
uart2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fbc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08003078  08003078  00013078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003164  08003164  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800316c  0800316c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800316c  0800316c  0001316c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003170  08003170  00013170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003174  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  080031e4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  080031e4  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a70d  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b55  00000000  00000000  0002a7a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  0002c300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007f0  00000000  00000000  0002cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001733a  00000000  00000000  0002d3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b1a1  00000000  00000000  000446e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d4eb  00000000  00000000  0004f883  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dcd6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000241c  00000000  00000000  000dcdc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003060 	.word	0x08003060

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	08003060 	.word	0x08003060

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	; (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	; (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			; (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	469b      	mov	fp, r3
 8000292:	d433      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000294:	465a      	mov	r2, fp
 8000296:	4653      	mov	r3, sl
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83a      	bhi.n	800031e <__udivmoddi4+0xc2>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e078      	b.n	80003a0 <__udivmoddi4+0x144>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e075      	b.n	80003a6 <__udivmoddi4+0x14a>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e028      	b.n	8000326 <__udivmoddi4+0xca>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	2320      	movs	r3, #32
 8000300:	1a9b      	subs	r3, r3, r2
 8000302:	4652      	mov	r2, sl
 8000304:	40da      	lsrs	r2, r3
 8000306:	4641      	mov	r1, r8
 8000308:	0013      	movs	r3, r2
 800030a:	464a      	mov	r2, r9
 800030c:	408a      	lsls	r2, r1
 800030e:	0017      	movs	r7, r2
 8000310:	4642      	mov	r2, r8
 8000312:	431f      	orrs	r7, r3
 8000314:	4653      	mov	r3, sl
 8000316:	4093      	lsls	r3, r2
 8000318:	001e      	movs	r6, r3
 800031a:	42af      	cmp	r7, r5
 800031c:	d9c4      	bls.n	80002a8 <__udivmoddi4+0x4c>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	4643      	mov	r3, r8
 8000328:	2b00      	cmp	r3, #0
 800032a:	d0d9      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032c:	07fb      	lsls	r3, r7, #31
 800032e:	0872      	lsrs	r2, r6, #1
 8000330:	431a      	orrs	r2, r3
 8000332:	4646      	mov	r6, r8
 8000334:	087b      	lsrs	r3, r7, #1
 8000336:	e00e      	b.n	8000356 <__udivmoddi4+0xfa>
 8000338:	42ab      	cmp	r3, r5
 800033a:	d101      	bne.n	8000340 <__udivmoddi4+0xe4>
 800033c:	42a2      	cmp	r2, r4
 800033e:	d80c      	bhi.n	800035a <__udivmoddi4+0xfe>
 8000340:	1aa4      	subs	r4, r4, r2
 8000342:	419d      	sbcs	r5, r3
 8000344:	2001      	movs	r0, #1
 8000346:	1924      	adds	r4, r4, r4
 8000348:	416d      	adcs	r5, r5
 800034a:	2100      	movs	r1, #0
 800034c:	3e01      	subs	r6, #1
 800034e:	1824      	adds	r4, r4, r0
 8000350:	414d      	adcs	r5, r1
 8000352:	2e00      	cmp	r6, #0
 8000354:	d006      	beq.n	8000364 <__udivmoddi4+0x108>
 8000356:	42ab      	cmp	r3, r5
 8000358:	d9ee      	bls.n	8000338 <__udivmoddi4+0xdc>
 800035a:	3e01      	subs	r6, #1
 800035c:	1924      	adds	r4, r4, r4
 800035e:	416d      	adcs	r5, r5
 8000360:	2e00      	cmp	r6, #0
 8000362:	d1f8      	bne.n	8000356 <__udivmoddi4+0xfa>
 8000364:	9800      	ldr	r0, [sp, #0]
 8000366:	9901      	ldr	r1, [sp, #4]
 8000368:	465b      	mov	r3, fp
 800036a:	1900      	adds	r0, r0, r4
 800036c:	4169      	adcs	r1, r5
 800036e:	2b00      	cmp	r3, #0
 8000370:	db24      	blt.n	80003bc <__udivmoddi4+0x160>
 8000372:	002b      	movs	r3, r5
 8000374:	465a      	mov	r2, fp
 8000376:	4644      	mov	r4, r8
 8000378:	40d3      	lsrs	r3, r2
 800037a:	002a      	movs	r2, r5
 800037c:	40e2      	lsrs	r2, r4
 800037e:	001c      	movs	r4, r3
 8000380:	465b      	mov	r3, fp
 8000382:	0015      	movs	r5, r2
 8000384:	2b00      	cmp	r3, #0
 8000386:	db2a      	blt.n	80003de <__udivmoddi4+0x182>
 8000388:	0026      	movs	r6, r4
 800038a:	409e      	lsls	r6, r3
 800038c:	0033      	movs	r3, r6
 800038e:	0026      	movs	r6, r4
 8000390:	4647      	mov	r7, r8
 8000392:	40be      	lsls	r6, r7
 8000394:	0032      	movs	r2, r6
 8000396:	1a80      	subs	r0, r0, r2
 8000398:	4199      	sbcs	r1, r3
 800039a:	9000      	str	r0, [sp, #0]
 800039c:	9101      	str	r1, [sp, #4]
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a0:	42a3      	cmp	r3, r4
 80003a2:	d8bc      	bhi.n	800031e <__udivmoddi4+0xc2>
 80003a4:	e783      	b.n	80002ae <__udivmoddi4+0x52>
 80003a6:	4642      	mov	r2, r8
 80003a8:	2320      	movs	r3, #32
 80003aa:	2100      	movs	r1, #0
 80003ac:	1a9b      	subs	r3, r3, r2
 80003ae:	2200      	movs	r2, #0
 80003b0:	9100      	str	r1, [sp, #0]
 80003b2:	9201      	str	r2, [sp, #4]
 80003b4:	2201      	movs	r2, #1
 80003b6:	40da      	lsrs	r2, r3
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	e786      	b.n	80002ca <__udivmoddi4+0x6e>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	002a      	movs	r2, r5
 80003c4:	4646      	mov	r6, r8
 80003c6:	409a      	lsls	r2, r3
 80003c8:	0023      	movs	r3, r4
 80003ca:	40f3      	lsrs	r3, r6
 80003cc:	4644      	mov	r4, r8
 80003ce:	4313      	orrs	r3, r2
 80003d0:	002a      	movs	r2, r5
 80003d2:	40e2      	lsrs	r2, r4
 80003d4:	001c      	movs	r4, r3
 80003d6:	465b      	mov	r3, fp
 80003d8:	0015      	movs	r5, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	dad4      	bge.n	8000388 <__udivmoddi4+0x12c>
 80003de:	4642      	mov	r2, r8
 80003e0:	002f      	movs	r7, r5
 80003e2:	2320      	movs	r3, #32
 80003e4:	0026      	movs	r6, r4
 80003e6:	4097      	lsls	r7, r2
 80003e8:	1a9b      	subs	r3, r3, r2
 80003ea:	40de      	lsrs	r6, r3
 80003ec:	003b      	movs	r3, r7
 80003ee:	4333      	orrs	r3, r6
 80003f0:	e7cd      	b.n	800038e <__udivmoddi4+0x132>
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			; (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	; (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000450:	4b07      	ldr	r3, [pc, #28]	; (8000470 <LL_IOP_GRP1_EnableClock+0x28>)
 8000452:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000454:	4b06      	ldr	r3, [pc, #24]	; (8000470 <LL_IOP_GRP1_EnableClock+0x28>)
 8000456:	687a      	ldr	r2, [r7, #4]
 8000458:	430a      	orrs	r2, r1
 800045a:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800045c:	4b04      	ldr	r3, [pc, #16]	; (8000470 <LL_IOP_GRP1_EnableClock+0x28>)
 800045e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000460:	687a      	ldr	r2, [r7, #4]
 8000462:	4013      	ands	r3, r2
 8000464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000466:	68fb      	ldr	r3, [r7, #12]
}
 8000468:	46c0      	nop			; (mov r8, r8)
 800046a:	46bd      	mov	sp, r7
 800046c:	b004      	add	sp, #16
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40021000 	.word	0x40021000

08000474 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	683a      	ldr	r2, [r7, #0]
 8000482:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000484:	46c0      	nop			; (mov r8, r8)
 8000486:	46bd      	mov	sp, r7
 8000488:	b002      	add	sp, #8
 800048a:	bd80      	pop	{r7, pc}

0800048c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b086      	sub	sp, #24
 8000490:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000492:	003b      	movs	r3, r7
 8000494:	0018      	movs	r0, r3
 8000496:	2318      	movs	r3, #24
 8000498:	001a      	movs	r2, r3
 800049a:	2100      	movs	r1, #0
 800049c:	f002 f88e 	bl	80025bc <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80004a0:	2001      	movs	r0, #1
 80004a2:	f7ff ffd1 	bl	8000448 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80004a6:	2002      	movs	r0, #2
 80004a8:	f7ff ffce 	bl	8000448 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 80004ac:	2380      	movs	r3, #128	; 0x80
 80004ae:	005b      	lsls	r3, r3, #1
 80004b0:	4a0f      	ldr	r2, [pc, #60]	; (80004f0 <MX_GPIO_Init+0x64>)
 80004b2:	0019      	movs	r1, r3
 80004b4:	0010      	movs	r0, r2
 80004b6:	f7ff ffdd 	bl	8000474 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 80004ba:	003b      	movs	r3, r7
 80004bc:	2280      	movs	r2, #128	; 0x80
 80004be:	0052      	lsls	r2, r2, #1
 80004c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004c2:	003b      	movs	r3, r7
 80004c4:	2201      	movs	r2, #1
 80004c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004c8:	003b      	movs	r3, r7
 80004ca:	2200      	movs	r2, #0
 80004cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004ce:	003b      	movs	r3, r7
 80004d0:	2200      	movs	r2, #0
 80004d2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004d4:	003b      	movs	r3, r7
 80004d6:	2200      	movs	r2, #0
 80004d8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80004da:	003b      	movs	r3, r7
 80004dc:	4a04      	ldr	r2, [pc, #16]	; (80004f0 <MX_GPIO_Init+0x64>)
 80004de:	0019      	movs	r1, r3
 80004e0:	0010      	movs	r0, r2
 80004e2:	f001 ffe6 	bl	80024b2 <LL_GPIO_Init>

}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b006      	add	sp, #24
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	50000400 	.word	0x50000400

080004f4 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 80004fc:	2301      	movs	r3, #1
 80004fe:	425b      	negs	r3, r3
 8000500:	1d39      	adds	r1, r7, #4
 8000502:	4804      	ldr	r0, [pc, #16]	; (8000514 <__io_putchar+0x20>)
 8000504:	2201      	movs	r2, #1
 8000506:	f001 fa3d 	bl	8001984 <HAL_UART_Transmit>
	return ch;
 800050a:	687b      	ldr	r3, [r7, #4]
}
 800050c:	0018      	movs	r0, r3
 800050e:	46bd      	mov	sp, r7
 8000510:	b002      	add	sp, #8
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000090 	.word	0x20000090

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 f9ee 	bl	80008fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f81a 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f7ff ffb2 	bl	800048c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000528:	f000 f940 	bl	80007ac <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOB, LED_Pin);
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	4a07      	ldr	r2, [pc, #28]	; (8000550 <main+0x38>)
 8000532:	0019      	movs	r1, r3
 8000534:	0010      	movs	r0, r2
 8000536:	f000 fca3 	bl	8000e80 <HAL_GPIO_TogglePin>
	  printf("hello world\r\n");
 800053a:	4b06      	ldr	r3, [pc, #24]	; (8000554 <main+0x3c>)
 800053c:	0018      	movs	r0, r3
 800053e:	f002 f8b7 	bl	80026b0 <puts>
	  HAL_Delay(2000);
 8000542:	23fa      	movs	r3, #250	; 0xfa
 8000544:	00db      	lsls	r3, r3, #3
 8000546:	0018      	movs	r0, r3
 8000548:	f000 fa5e 	bl	8000a08 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, LED_Pin);
 800054c:	e7ee      	b.n	800052c <main+0x14>
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	50000400 	.word	0x50000400
 8000554:	08003078 	.word	0x08003078

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b093      	sub	sp, #76	; 0x4c
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	2410      	movs	r4, #16
 8000560:	193b      	adds	r3, r7, r4
 8000562:	0018      	movs	r0, r3
 8000564:	2338      	movs	r3, #56	; 0x38
 8000566:	001a      	movs	r2, r3
 8000568:	2100      	movs	r1, #0
 800056a:	f002 f827 	bl	80025bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056e:	003b      	movs	r3, r7
 8000570:	0018      	movs	r0, r3
 8000572:	2310      	movs	r3, #16
 8000574:	001a      	movs	r2, r3
 8000576:	2100      	movs	r1, #0
 8000578:	f002 f820 	bl	80025bc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800057c:	2380      	movs	r3, #128	; 0x80
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	0018      	movs	r0, r3
 8000582:	f000 fc99 	bl	8000eb8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000586:	193b      	adds	r3, r7, r4
 8000588:	2202      	movs	r2, #2
 800058a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058c:	193b      	adds	r3, r7, r4
 800058e:	2280      	movs	r2, #128	; 0x80
 8000590:	0052      	lsls	r2, r2, #1
 8000592:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000594:	193b      	adds	r3, r7, r4
 8000596:	2200      	movs	r2, #0
 8000598:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	2240      	movs	r2, #64	; 0x40
 800059e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	2200      	movs	r2, #0
 80005a4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	0018      	movs	r0, r3
 80005aa:	f000 fcd1 	bl	8000f50 <HAL_RCC_OscConfig>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80005b2:	f000 f819 	bl	80005e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b6:	003b      	movs	r3, r7
 80005b8:	2207      	movs	r2, #7
 80005ba:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005bc:	003b      	movs	r3, r7
 80005be:	2200      	movs	r2, #0
 80005c0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c2:	003b      	movs	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c8:	003b      	movs	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005ce:	003b      	movs	r3, r7
 80005d0:	2100      	movs	r1, #0
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 ffd6 	bl	8001584 <HAL_RCC_ClockConfig>
 80005d8:	1e03      	subs	r3, r0, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80005dc:	f000 f804 	bl	80005e8 <Error_Handler>
  }
}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b013      	add	sp, #76	; 0x4c
 80005e6:	bd90      	pop	{r4, r7, pc}

080005e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ec:	b672      	cpsid	i
}
 80005ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <Error_Handler+0x8>
	...

080005f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005fa:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <HAL_MspInit+0x44>)
 80005fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005fe:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <HAL_MspInit+0x44>)
 8000600:	2101      	movs	r1, #1
 8000602:	430a      	orrs	r2, r1
 8000604:	641a      	str	r2, [r3, #64]	; 0x40
 8000606:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <HAL_MspInit+0x44>)
 8000608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060a:	2201      	movs	r2, #1
 800060c:	4013      	ands	r3, r2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <HAL_MspInit+0x44>)
 8000614:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000616:	4b08      	ldr	r3, [pc, #32]	; (8000638 <HAL_MspInit+0x44>)
 8000618:	2180      	movs	r1, #128	; 0x80
 800061a:	0549      	lsls	r1, r1, #21
 800061c:	430a      	orrs	r2, r1
 800061e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000620:	4b05      	ldr	r3, [pc, #20]	; (8000638 <HAL_MspInit+0x44>)
 8000622:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000624:	2380      	movs	r3, #128	; 0x80
 8000626:	055b      	lsls	r3, r3, #21
 8000628:	4013      	ands	r3, r2
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b002      	add	sp, #8
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	40021000 	.word	0x40021000

0800063c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000640:	e7fe      	b.n	8000640 <NMI_Handler+0x4>

08000642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000642:	b580      	push	{r7, lr}
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000646:	e7fe      	b.n	8000646 <HardFault_Handler+0x4>

08000648 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800064c:	46c0      	nop			; (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}

08000652 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}

0800065c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000660:	f000 f9b6 	bl	80009d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	b086      	sub	sp, #24
 800066e:	af00      	add	r7, sp, #0
 8000670:	60f8      	str	r0, [r7, #12]
 8000672:	60b9      	str	r1, [r7, #8]
 8000674:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000676:	2300      	movs	r3, #0
 8000678:	617b      	str	r3, [r7, #20]
 800067a:	e00a      	b.n	8000692 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800067c:	e000      	b.n	8000680 <_read+0x16>
 800067e:	bf00      	nop
 8000680:	0001      	movs	r1, r0
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	1c5a      	adds	r2, r3, #1
 8000686:	60ba      	str	r2, [r7, #8]
 8000688:	b2ca      	uxtb	r2, r1
 800068a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	3301      	adds	r3, #1
 8000690:	617b      	str	r3, [r7, #20]
 8000692:	697a      	ldr	r2, [r7, #20]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	429a      	cmp	r2, r3
 8000698:	dbf0      	blt.n	800067c <_read+0x12>
  }

  return len;
 800069a:	687b      	ldr	r3, [r7, #4]
}
 800069c:	0018      	movs	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	b006      	add	sp, #24
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	e009      	b.n	80006ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	1c5a      	adds	r2, r3, #1
 80006ba:	60ba      	str	r2, [r7, #8]
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	0018      	movs	r0, r3
 80006c0:	f7ff ff18 	bl	80004f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	3301      	adds	r3, #1
 80006c8:	617b      	str	r3, [r7, #20]
 80006ca:	697a      	ldr	r2, [r7, #20]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	dbf1      	blt.n	80006b6 <_write+0x12>
  }
  return len;
 80006d2:	687b      	ldr	r3, [r7, #4]
}
 80006d4:	0018      	movs	r0, r3
 80006d6:	46bd      	mov	sp, r7
 80006d8:	b006      	add	sp, #24
 80006da:	bd80      	pop	{r7, pc}

080006dc <_close>:

int _close(int file)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006e4:	2301      	movs	r3, #1
 80006e6:	425b      	negs	r3, r3
}
 80006e8:	0018      	movs	r0, r3
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b002      	add	sp, #8
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	2280      	movs	r2, #128	; 0x80
 80006fe:	0192      	lsls	r2, r2, #6
 8000700:	605a      	str	r2, [r3, #4]
  return 0;
 8000702:	2300      	movs	r3, #0
}
 8000704:	0018      	movs	r0, r3
 8000706:	46bd      	mov	sp, r7
 8000708:	b002      	add	sp, #8
 800070a:	bd80      	pop	{r7, pc}

0800070c <_isatty>:

int _isatty(int file)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000714:	2301      	movs	r3, #1
}
 8000716:	0018      	movs	r0, r3
 8000718:	46bd      	mov	sp, r7
 800071a:	b002      	add	sp, #8
 800071c:	bd80      	pop	{r7, pc}

0800071e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	b084      	sub	sp, #16
 8000722:	af00      	add	r7, sp, #0
 8000724:	60f8      	str	r0, [r7, #12]
 8000726:	60b9      	str	r1, [r7, #8]
 8000728:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800072a:	2300      	movs	r3, #0
}
 800072c:	0018      	movs	r0, r3
 800072e:	46bd      	mov	sp, r7
 8000730:	b004      	add	sp, #16
 8000732:	bd80      	pop	{r7, pc}

08000734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800073c:	4a14      	ldr	r2, [pc, #80]	; (8000790 <_sbrk+0x5c>)
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <_sbrk+0x60>)
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000748:	4b13      	ldr	r3, [pc, #76]	; (8000798 <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000750:	4b11      	ldr	r3, [pc, #68]	; (8000798 <_sbrk+0x64>)
 8000752:	4a12      	ldr	r2, [pc, #72]	; (800079c <_sbrk+0x68>)
 8000754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	18d3      	adds	r3, r2, r3
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	429a      	cmp	r2, r3
 8000762:	d207      	bcs.n	8000774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000764:	f001 ff00 	bl	8002568 <__errno>
 8000768:	0003      	movs	r3, r0
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076e:	2301      	movs	r3, #1
 8000770:	425b      	negs	r3, r3
 8000772:	e009      	b.n	8000788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800077a:	4b07      	ldr	r3, [pc, #28]	; (8000798 <_sbrk+0x64>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	18d2      	adds	r2, r2, r3
 8000782:	4b05      	ldr	r3, [pc, #20]	; (8000798 <_sbrk+0x64>)
 8000784:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	0018      	movs	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	b006      	add	sp, #24
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20002000 	.word	0x20002000
 8000794:	00000400 	.word	0x00000400
 8000798:	2000008c 	.word	0x2000008c
 800079c:	20000138 	.word	0x20000138

080007a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b0:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007b2:	4a17      	ldr	r2, [pc, #92]	; (8000810 <MX_USART2_UART_Init+0x64>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007b8:	22e1      	movs	r2, #225	; 0xe1
 80007ba:	0252      	lsls	r2, r2, #9
 80007bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b0d      	ldr	r3, [pc, #52]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b0b      	ldr	r3, [pc, #44]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e2:	4b0a      	ldr	r3, [pc, #40]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ee:	4b07      	ldr	r3, [pc, #28]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f4:	4b05      	ldr	r3, [pc, #20]	; (800080c <MX_USART2_UART_Init+0x60>)
 80007f6:	0018      	movs	r0, r3
 80007f8:	f001 f86e 	bl	80018d8 <HAL_UART_Init>
 80007fc:	1e03      	subs	r3, r0, #0
 80007fe:	d001      	beq.n	8000804 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000800:	f7ff fef2 	bl	80005e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	20000090 	.word	0x20000090
 8000810:	40004400 	.word	0x40004400

08000814 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b08b      	sub	sp, #44	; 0x2c
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	2414      	movs	r4, #20
 800081e:	193b      	adds	r3, r7, r4
 8000820:	0018      	movs	r0, r3
 8000822:	2314      	movs	r3, #20
 8000824:	001a      	movs	r2, r3
 8000826:	2100      	movs	r1, #0
 8000828:	f001 fec8 	bl	80025bc <memset>
  if(uartHandle->Instance==USART2)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a1b      	ldr	r2, [pc, #108]	; (80008a0 <HAL_UART_MspInit+0x8c>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d130      	bne.n	8000898 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000836:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <HAL_UART_MspInit+0x90>)
 8000838:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <HAL_UART_MspInit+0x90>)
 800083c:	2180      	movs	r1, #128	; 0x80
 800083e:	0289      	lsls	r1, r1, #10
 8000840:	430a      	orrs	r2, r1
 8000842:	63da      	str	r2, [r3, #60]	; 0x3c
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <HAL_UART_MspInit+0x90>)
 8000846:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000848:	2380      	movs	r3, #128	; 0x80
 800084a:	029b      	lsls	r3, r3, #10
 800084c:	4013      	ands	r3, r2
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <HAL_UART_MspInit+0x90>)
 8000854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000856:	4b13      	ldr	r3, [pc, #76]	; (80008a4 <HAL_UART_MspInit+0x90>)
 8000858:	2101      	movs	r1, #1
 800085a:	430a      	orrs	r2, r1
 800085c:	635a      	str	r2, [r3, #52]	; 0x34
 800085e:	4b11      	ldr	r3, [pc, #68]	; (80008a4 <HAL_UART_MspInit+0x90>)
 8000860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000862:	2201      	movs	r2, #1
 8000864:	4013      	ands	r3, r2
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800086a:	0021      	movs	r1, r4
 800086c:	187b      	adds	r3, r7, r1
 800086e:	220c      	movs	r2, #12
 8000870:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2202      	movs	r2, #2
 8000876:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2201      	movs	r2, #1
 8000888:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088a:	187a      	adds	r2, r7, r1
 800088c:	23a0      	movs	r3, #160	; 0xa0
 800088e:	05db      	lsls	r3, r3, #23
 8000890:	0011      	movs	r1, r2
 8000892:	0018      	movs	r0, r3
 8000894:	f000 f990 	bl	8000bb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000898:	46c0      	nop			; (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b00b      	add	sp, #44	; 0x2c
 800089e:	bd90      	pop	{r4, r7, pc}
 80008a0:	40004400 	.word	0x40004400
 80008a4:	40021000 	.word	0x40021000

080008a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008a8:	480d      	ldr	r0, [pc, #52]	; (80008e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008ac:	f7ff ff78 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008b0:	480c      	ldr	r0, [pc, #48]	; (80008e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008b2:	490d      	ldr	r1, [pc, #52]	; (80008e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008b4:	4a0d      	ldr	r2, [pc, #52]	; (80008ec <LoopForever+0xe>)
  movs r3, #0
 80008b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008b8:	e002      	b.n	80008c0 <LoopCopyDataInit>

080008ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008be:	3304      	adds	r3, #4

080008c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c4:	d3f9      	bcc.n	80008ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008c6:	4a0a      	ldr	r2, [pc, #40]	; (80008f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008c8:	4c0a      	ldr	r4, [pc, #40]	; (80008f4 <LoopForever+0x16>)
  movs r3, #0
 80008ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008cc:	e001      	b.n	80008d2 <LoopFillZerobss>

080008ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d0:	3204      	adds	r2, #4

080008d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d4:	d3fb      	bcc.n	80008ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008d6:	f001 fe4d 	bl	8002574 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80008da:	f7ff fe1d 	bl	8000518 <main>

080008de <LoopForever>:

LoopForever:
  b LoopForever
 80008de:	e7fe      	b.n	80008de <LoopForever>
  ldr   r0, =_estack
 80008e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008e8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80008ec:	08003174 	.word	0x08003174
  ldr r2, =_sbss
 80008f0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80008f4:	20000138 	.word	0x20000138

080008f8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008f8:	e7fe      	b.n	80008f8 <ADC1_IRQHandler>
	...

080008fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	2200      	movs	r2, #0
 8000906:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000908:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <HAL_Init+0x3c>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4b0a      	ldr	r3, [pc, #40]	; (8000938 <HAL_Init+0x3c>)
 800090e:	2180      	movs	r1, #128	; 0x80
 8000910:	0049      	lsls	r1, r1, #1
 8000912:	430a      	orrs	r2, r1
 8000914:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000916:	2003      	movs	r0, #3
 8000918:	f000 f810 	bl	800093c <HAL_InitTick>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d003      	beq.n	8000928 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000920:	1dfb      	adds	r3, r7, #7
 8000922:	2201      	movs	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	e001      	b.n	800092c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000928:	f7ff fe64 	bl	80005f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800092c:	1dfb      	adds	r3, r7, #7
 800092e:	781b      	ldrb	r3, [r3, #0]
}
 8000930:	0018      	movs	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	b002      	add	sp, #8
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40022000 	.word	0x40022000

0800093c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000944:	230f      	movs	r3, #15
 8000946:	18fb      	adds	r3, r7, r3
 8000948:	2200      	movs	r2, #0
 800094a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800094c:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <HAL_InitTick+0x88>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d02b      	beq.n	80009ac <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <HAL_InitTick+0x8c>)
 8000956:	681c      	ldr	r4, [r3, #0]
 8000958:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <HAL_InitTick+0x88>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	0019      	movs	r1, r3
 800095e:	23fa      	movs	r3, #250	; 0xfa
 8000960:	0098      	lsls	r0, r3, #2
 8000962:	f7ff fbcf 	bl	8000104 <__udivsi3>
 8000966:	0003      	movs	r3, r0
 8000968:	0019      	movs	r1, r3
 800096a:	0020      	movs	r0, r4
 800096c:	f7ff fbca 	bl	8000104 <__udivsi3>
 8000970:	0003      	movs	r3, r0
 8000972:	0018      	movs	r0, r3
 8000974:	f000 f913 	bl	8000b9e <HAL_SYSTICK_Config>
 8000978:	1e03      	subs	r3, r0, #0
 800097a:	d112      	bne.n	80009a2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2b03      	cmp	r3, #3
 8000980:	d80a      	bhi.n	8000998 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000982:	6879      	ldr	r1, [r7, #4]
 8000984:	2301      	movs	r3, #1
 8000986:	425b      	negs	r3, r3
 8000988:	2200      	movs	r2, #0
 800098a:	0018      	movs	r0, r3
 800098c:	f000 f8f2 	bl	8000b74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <HAL_InitTick+0x90>)
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	e00d      	b.n	80009b4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000998:	230f      	movs	r3, #15
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	2201      	movs	r2, #1
 800099e:	701a      	strb	r2, [r3, #0]
 80009a0:	e008      	b.n	80009b4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009a2:	230f      	movs	r3, #15
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	2201      	movs	r2, #1
 80009a8:	701a      	strb	r2, [r3, #0]
 80009aa:	e003      	b.n	80009b4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009ac:	230f      	movs	r3, #15
 80009ae:	18fb      	adds	r3, r7, r3
 80009b0:	2201      	movs	r2, #1
 80009b2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80009b4:	230f      	movs	r3, #15
 80009b6:	18fb      	adds	r3, r7, r3
 80009b8:	781b      	ldrb	r3, [r3, #0]
}
 80009ba:	0018      	movs	r0, r3
 80009bc:	46bd      	mov	sp, r7
 80009be:	b005      	add	sp, #20
 80009c0:	bd90      	pop	{r4, r7, pc}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	20000008 	.word	0x20000008
 80009c8:	20000000 	.word	0x20000000
 80009cc:	20000004 	.word	0x20000004

080009d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <HAL_IncTick+0x1c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	001a      	movs	r2, r3
 80009da:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <HAL_IncTick+0x20>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	18d2      	adds	r2, r2, r3
 80009e0:	4b03      	ldr	r3, [pc, #12]	; (80009f0 <HAL_IncTick+0x20>)
 80009e2:	601a      	str	r2, [r3, #0]
}
 80009e4:	46c0      	nop			; (mov r8, r8)
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000124 	.word	0x20000124

080009f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  return uwTick;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <HAL_GetTick+0x10>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	0018      	movs	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	20000124 	.word	0x20000124

08000a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a10:	f7ff fff0 	bl	80009f4 <HAL_GetTick>
 8000a14:	0003      	movs	r3, r0
 8000a16:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	d005      	beq.n	8000a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a22:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <HAL_Delay+0x44>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	001a      	movs	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	189b      	adds	r3, r3, r2
 8000a2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	f7ff ffe0 	bl	80009f4 <HAL_GetTick>
 8000a34:	0002      	movs	r2, r0
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	68fa      	ldr	r2, [r7, #12]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d8f7      	bhi.n	8000a30 <HAL_Delay+0x28>
  {
  }
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b004      	add	sp, #16
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	20000008 	.word	0x20000008

08000a50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a50:	b590      	push	{r4, r7, lr}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	0002      	movs	r2, r0
 8000a58:	6039      	str	r1, [r7, #0]
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b7f      	cmp	r3, #127	; 0x7f
 8000a64:	d828      	bhi.n	8000ab8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a66:	4a2f      	ldr	r2, [pc, #188]	; (8000b24 <__NVIC_SetPriority+0xd4>)
 8000a68:	1dfb      	adds	r3, r7, #7
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b25b      	sxtb	r3, r3
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	33c0      	adds	r3, #192	; 0xc0
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	589b      	ldr	r3, [r3, r2]
 8000a76:	1dfa      	adds	r2, r7, #7
 8000a78:	7812      	ldrb	r2, [r2, #0]
 8000a7a:	0011      	movs	r1, r2
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	400a      	ands	r2, r1
 8000a80:	00d2      	lsls	r2, r2, #3
 8000a82:	21ff      	movs	r1, #255	; 0xff
 8000a84:	4091      	lsls	r1, r2
 8000a86:	000a      	movs	r2, r1
 8000a88:	43d2      	mvns	r2, r2
 8000a8a:	401a      	ands	r2, r3
 8000a8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	019b      	lsls	r3, r3, #6
 8000a92:	22ff      	movs	r2, #255	; 0xff
 8000a94:	401a      	ands	r2, r3
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	4003      	ands	r3, r0
 8000aa0:	00db      	lsls	r3, r3, #3
 8000aa2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa4:	481f      	ldr	r0, [pc, #124]	; (8000b24 <__NVIC_SetPriority+0xd4>)
 8000aa6:	1dfb      	adds	r3, r7, #7
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	089b      	lsrs	r3, r3, #2
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	33c0      	adds	r3, #192	; 0xc0
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ab6:	e031      	b.n	8000b1c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab8:	4a1b      	ldr	r2, [pc, #108]	; (8000b28 <__NVIC_SetPriority+0xd8>)
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	0019      	movs	r1, r3
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	400b      	ands	r3, r1
 8000ac4:	3b08      	subs	r3, #8
 8000ac6:	089b      	lsrs	r3, r3, #2
 8000ac8:	3306      	adds	r3, #6
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	18d3      	adds	r3, r2, r3
 8000ace:	3304      	adds	r3, #4
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	1dfa      	adds	r2, r7, #7
 8000ad4:	7812      	ldrb	r2, [r2, #0]
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	2203      	movs	r2, #3
 8000ada:	400a      	ands	r2, r1
 8000adc:	00d2      	lsls	r2, r2, #3
 8000ade:	21ff      	movs	r1, #255	; 0xff
 8000ae0:	4091      	lsls	r1, r2
 8000ae2:	000a      	movs	r2, r1
 8000ae4:	43d2      	mvns	r2, r2
 8000ae6:	401a      	ands	r2, r3
 8000ae8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	019b      	lsls	r3, r3, #6
 8000aee:	22ff      	movs	r2, #255	; 0xff
 8000af0:	401a      	ands	r2, r3
 8000af2:	1dfb      	adds	r3, r7, #7
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	0018      	movs	r0, r3
 8000af8:	2303      	movs	r3, #3
 8000afa:	4003      	ands	r3, r0
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b00:	4809      	ldr	r0, [pc, #36]	; (8000b28 <__NVIC_SetPriority+0xd8>)
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	001c      	movs	r4, r3
 8000b08:	230f      	movs	r3, #15
 8000b0a:	4023      	ands	r3, r4
 8000b0c:	3b08      	subs	r3, #8
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	430a      	orrs	r2, r1
 8000b12:	3306      	adds	r3, #6
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	18c3      	adds	r3, r0, r3
 8000b18:	3304      	adds	r3, #4
 8000b1a:	601a      	str	r2, [r3, #0]
}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b003      	add	sp, #12
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	1e5a      	subs	r2, r3, #1
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	045b      	lsls	r3, r3, #17
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d301      	bcc.n	8000b44 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b40:	2301      	movs	r3, #1
 8000b42:	e010      	b.n	8000b66 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b44:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <SysTick_Config+0x44>)
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	3a01      	subs	r2, #1
 8000b4a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	425b      	negs	r3, r3
 8000b50:	2103      	movs	r1, #3
 8000b52:	0018      	movs	r0, r3
 8000b54:	f7ff ff7c 	bl	8000a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b58:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <SysTick_Config+0x44>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b5e:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <SysTick_Config+0x44>)
 8000b60:	2207      	movs	r2, #7
 8000b62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	0018      	movs	r0, r3
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b002      	add	sp, #8
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	e000e010 	.word	0xe000e010

08000b74 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	607a      	str	r2, [r7, #4]
 8000b7e:	210f      	movs	r1, #15
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	1c02      	adds	r2, r0, #0
 8000b84:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	0011      	movs	r1, r2
 8000b90:	0018      	movs	r0, r3
 8000b92:	f7ff ff5d 	bl	8000a50 <__NVIC_SetPriority>
}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b004      	add	sp, #16
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b082      	sub	sp, #8
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff ffbf 	bl	8000b2c <SysTick_Config>
 8000bae:	0003      	movs	r3, r0
}
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	b002      	add	sp, #8
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bc6:	e147      	b.n	8000e58 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2101      	movs	r1, #1
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	4091      	lsls	r1, r2
 8000bd2:	000a      	movs	r2, r1
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d100      	bne.n	8000be0 <HAL_GPIO_Init+0x28>
 8000bde:	e138      	b.n	8000e52 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	2203      	movs	r2, #3
 8000be6:	4013      	ands	r3, r2
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d005      	beq.n	8000bf8 <HAL_GPIO_Init+0x40>
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d130      	bne.n	8000c5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	2203      	movs	r2, #3
 8000c04:	409a      	lsls	r2, r3
 8000c06:	0013      	movs	r3, r2
 8000c08:	43da      	mvns	r2, r3
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	68da      	ldr	r2, [r3, #12]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	409a      	lsls	r2, r3
 8000c1a:	0013      	movs	r3, r2
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c2e:	2201      	movs	r2, #1
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	409a      	lsls	r2, r3
 8000c34:	0013      	movs	r3, r2
 8000c36:	43da      	mvns	r2, r3
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	091b      	lsrs	r3, r3, #4
 8000c44:	2201      	movs	r2, #1
 8000c46:	401a      	ands	r2, r3
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	409a      	lsls	r2, r3
 8000c4c:	0013      	movs	r3, r2
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	2203      	movs	r2, #3
 8000c60:	4013      	ands	r3, r2
 8000c62:	2b03      	cmp	r3, #3
 8000c64:	d017      	beq.n	8000c96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	2203      	movs	r2, #3
 8000c72:	409a      	lsls	r2, r3
 8000c74:	0013      	movs	r3, r2
 8000c76:	43da      	mvns	r2, r3
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	689a      	ldr	r2, [r3, #8]
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	409a      	lsls	r2, r3
 8000c88:	0013      	movs	r3, r2
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d123      	bne.n	8000cea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	08da      	lsrs	r2, r3, #3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	3208      	adds	r2, #8
 8000caa:	0092      	lsls	r2, r2, #2
 8000cac:	58d3      	ldr	r3, [r2, r3]
 8000cae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	2207      	movs	r2, #7
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	220f      	movs	r2, #15
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	0013      	movs	r3, r2
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	691a      	ldr	r2, [r3, #16]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	2107      	movs	r1, #7
 8000cce:	400b      	ands	r3, r1
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	409a      	lsls	r2, r3
 8000cd4:	0013      	movs	r3, r2
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	08da      	lsrs	r2, r3, #3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	3208      	adds	r2, #8
 8000ce4:	0092      	lsls	r2, r2, #2
 8000ce6:	6939      	ldr	r1, [r7, #16]
 8000ce8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	409a      	lsls	r2, r3
 8000cf8:	0013      	movs	r3, r2
 8000cfa:	43da      	mvns	r2, r3
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	4013      	ands	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2203      	movs	r2, #3
 8000d08:	401a      	ands	r2, r3
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	409a      	lsls	r2, r3
 8000d10:	0013      	movs	r3, r2
 8000d12:	693a      	ldr	r2, [r7, #16]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	23c0      	movs	r3, #192	; 0xc0
 8000d24:	029b      	lsls	r3, r3, #10
 8000d26:	4013      	ands	r3, r2
 8000d28:	d100      	bne.n	8000d2c <HAL_GPIO_Init+0x174>
 8000d2a:	e092      	b.n	8000e52 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d2c:	4a50      	ldr	r2, [pc, #320]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	089b      	lsrs	r3, r3, #2
 8000d32:	3318      	adds	r3, #24
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	589b      	ldr	r3, [r3, r2]
 8000d38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	4013      	ands	r3, r2
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	220f      	movs	r2, #15
 8000d44:	409a      	lsls	r2, r3
 8000d46:	0013      	movs	r3, r2
 8000d48:	43da      	mvns	r2, r3
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	23a0      	movs	r3, #160	; 0xa0
 8000d54:	05db      	lsls	r3, r3, #23
 8000d56:	429a      	cmp	r2, r3
 8000d58:	d013      	beq.n	8000d82 <HAL_GPIO_Init+0x1ca>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a45      	ldr	r2, [pc, #276]	; (8000e74 <HAL_GPIO_Init+0x2bc>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d00d      	beq.n	8000d7e <HAL_GPIO_Init+0x1c6>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a44      	ldr	r2, [pc, #272]	; (8000e78 <HAL_GPIO_Init+0x2c0>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d007      	beq.n	8000d7a <HAL_GPIO_Init+0x1c2>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a43      	ldr	r2, [pc, #268]	; (8000e7c <HAL_GPIO_Init+0x2c4>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d101      	bne.n	8000d76 <HAL_GPIO_Init+0x1be>
 8000d72:	2303      	movs	r3, #3
 8000d74:	e006      	b.n	8000d84 <HAL_GPIO_Init+0x1cc>
 8000d76:	2305      	movs	r3, #5
 8000d78:	e004      	b.n	8000d84 <HAL_GPIO_Init+0x1cc>
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	e002      	b.n	8000d84 <HAL_GPIO_Init+0x1cc>
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e000      	b.n	8000d84 <HAL_GPIO_Init+0x1cc>
 8000d82:	2300      	movs	r3, #0
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	2103      	movs	r1, #3
 8000d88:	400a      	ands	r2, r1
 8000d8a:	00d2      	lsls	r2, r2, #3
 8000d8c:	4093      	lsls	r3, r2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d94:	4936      	ldr	r1, [pc, #216]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	089b      	lsrs	r3, r3, #2
 8000d9a:	3318      	adds	r3, #24
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000da2:	4b33      	ldr	r3, [pc, #204]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	43da      	mvns	r2, r3
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	4013      	ands	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	2380      	movs	r3, #128	; 0x80
 8000db8:	035b      	lsls	r3, r3, #13
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d003      	beq.n	8000dc6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dc6:	4b2a      	ldr	r3, [pc, #168]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000dcc:	4b28      	ldr	r3, [pc, #160]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	43da      	mvns	r2, r3
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685a      	ldr	r2, [r3, #4]
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	039b      	lsls	r3, r3, #14
 8000de4:	4013      	ands	r3, r2
 8000de6:	d003      	beq.n	8000df0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000df0:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000df6:	4a1e      	ldr	r2, [pc, #120]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000df8:	2384      	movs	r3, #132	; 0x84
 8000dfa:	58d3      	ldr	r3, [r2, r3]
 8000dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	43da      	mvns	r2, r3
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	4013      	ands	r3, r2
 8000e12:	d003      	beq.n	8000e1c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e1c:	4914      	ldr	r1, [pc, #80]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000e1e:	2284      	movs	r2, #132	; 0x84
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e24:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	58d3      	ldr	r3, [r2, r3]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	2380      	movs	r3, #128	; 0x80
 8000e3c:	025b      	lsls	r3, r3, #9
 8000e3e:	4013      	ands	r3, r2
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e4a:	4909      	ldr	r1, [pc, #36]	; (8000e70 <HAL_GPIO_Init+0x2b8>)
 8000e4c:	2280      	movs	r2, #128	; 0x80
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	3301      	adds	r3, #1
 8000e56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	40da      	lsrs	r2, r3
 8000e60:	1e13      	subs	r3, r2, #0
 8000e62:	d000      	beq.n	8000e66 <HAL_GPIO_Init+0x2ae>
 8000e64:	e6b0      	b.n	8000bc8 <HAL_GPIO_Init+0x10>
  }
}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	46c0      	nop			; (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b006      	add	sp, #24
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40021800 	.word	0x40021800
 8000e74:	50000400 	.word	0x50000400
 8000e78:	50000800 	.word	0x50000800
 8000e7c:	50000c00 	.word	0x50000c00

08000e80 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	000a      	movs	r2, r1
 8000e8a:	1cbb      	adds	r3, r7, #2
 8000e8c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	695b      	ldr	r3, [r3, #20]
 8000e92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e94:	1cbb      	adds	r3, r7, #2
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	68fa      	ldr	r2, [r7, #12]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	041a      	lsls	r2, r3, #16
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	1cb9      	adds	r1, r7, #2
 8000ea4:	8809      	ldrh	r1, [r1, #0]
 8000ea6:	400b      	ands	r3, r1
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	619a      	str	r2, [r3, #24]
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b004      	add	sp, #16
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ec0:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a19      	ldr	r2, [pc, #100]	; (8000f2c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	0019      	movs	r1, r3
 8000eca:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	2380      	movs	r3, #128	; 0x80
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d11f      	bne.n	8000f1c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000edc:	4b14      	ldr	r3, [pc, #80]	; (8000f30 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	189b      	adds	r3, r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	4912      	ldr	r1, [pc, #72]	; (8000f34 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000eea:	0018      	movs	r0, r3
 8000eec:	f7ff f90a 	bl	8000104 <__udivsi3>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ef6:	e008      	b.n	8000f0a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d003      	beq.n	8000f06 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	3b01      	subs	r3, #1
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	e001      	b.n	8000f0a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e009      	b.n	8000f1e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f0c:	695a      	ldr	r2, [r3, #20]
 8000f0e:	2380      	movs	r3, #128	; 0x80
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	401a      	ands	r2, r3
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	00db      	lsls	r3, r3, #3
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d0ed      	beq.n	8000ef8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	0018      	movs	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b004      	add	sp, #16
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	40007000 	.word	0x40007000
 8000f2c:	fffff9ff 	.word	0xfffff9ff
 8000f30:	20000000 	.word	0x20000000
 8000f34:	000f4240 	.word	0x000f4240

08000f38 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000f3c:	4b03      	ldr	r3, [pc, #12]	; (8000f4c <LL_RCC_GetAPB1Prescaler+0x14>)
 8000f3e:	689a      	ldr	r2, [r3, #8]
 8000f40:	23e0      	movs	r3, #224	; 0xe0
 8000f42:	01db      	lsls	r3, r3, #7
 8000f44:	4013      	ands	r3, r2
}
 8000f46:	0018      	movs	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40021000 	.word	0x40021000

08000f50 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e2fe      	b.n	8001560 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2201      	movs	r2, #1
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d100      	bne.n	8000f6e <HAL_RCC_OscConfig+0x1e>
 8000f6c:	e07c      	b.n	8001068 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f6e:	4bc3      	ldr	r3, [pc, #780]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	2238      	movs	r2, #56	; 0x38
 8000f74:	4013      	ands	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f78:	4bc0      	ldr	r3, [pc, #768]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	4013      	ands	r3, r2
 8000f80:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	2b10      	cmp	r3, #16
 8000f86:	d102      	bne.n	8000f8e <HAL_RCC_OscConfig+0x3e>
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d002      	beq.n	8000f94 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	2b08      	cmp	r3, #8
 8000f92:	d10b      	bne.n	8000fac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f94:	4bb9      	ldr	r3, [pc, #740]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	2380      	movs	r3, #128	; 0x80
 8000f9a:	029b      	lsls	r3, r3, #10
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d062      	beq.n	8001066 <HAL_RCC_OscConfig+0x116>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d15e      	bne.n	8001066 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e2d9      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685a      	ldr	r2, [r3, #4]
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	025b      	lsls	r3, r3, #9
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d107      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x78>
 8000fb8:	4bb0      	ldr	r3, [pc, #704]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4baf      	ldr	r3, [pc, #700]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	2180      	movs	r1, #128	; 0x80
 8000fc0:	0249      	lsls	r1, r1, #9
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	e020      	b.n	800100a <HAL_RCC_OscConfig+0xba>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685a      	ldr	r2, [r3, #4]
 8000fcc:	23a0      	movs	r3, #160	; 0xa0
 8000fce:	02db      	lsls	r3, r3, #11
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d10e      	bne.n	8000ff2 <HAL_RCC_OscConfig+0xa2>
 8000fd4:	4ba9      	ldr	r3, [pc, #676]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4ba8      	ldr	r3, [pc, #672]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fda:	2180      	movs	r1, #128	; 0x80
 8000fdc:	02c9      	lsls	r1, r1, #11
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	4ba6      	ldr	r3, [pc, #664]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	4ba5      	ldr	r3, [pc, #660]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fe8:	2180      	movs	r1, #128	; 0x80
 8000fea:	0249      	lsls	r1, r1, #9
 8000fec:	430a      	orrs	r2, r1
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	e00b      	b.n	800100a <HAL_RCC_OscConfig+0xba>
 8000ff2:	4ba2      	ldr	r3, [pc, #648]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4ba1      	ldr	r3, [pc, #644]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000ff8:	49a1      	ldr	r1, [pc, #644]	; (8001280 <HAL_RCC_OscConfig+0x330>)
 8000ffa:	400a      	ands	r2, r1
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	4b9f      	ldr	r3, [pc, #636]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	4b9e      	ldr	r3, [pc, #632]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001004:	499f      	ldr	r1, [pc, #636]	; (8001284 <HAL_RCC_OscConfig+0x334>)
 8001006:	400a      	ands	r2, r1
 8001008:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d014      	beq.n	800103c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001012:	f7ff fcef 	bl	80009f4 <HAL_GetTick>
 8001016:	0003      	movs	r3, r0
 8001018:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800101c:	f7ff fcea 	bl	80009f4 <HAL_GetTick>
 8001020:	0002      	movs	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b64      	cmp	r3, #100	; 0x64
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e298      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800102e:	4b93      	ldr	r3, [pc, #588]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	2380      	movs	r3, #128	; 0x80
 8001034:	029b      	lsls	r3, r3, #10
 8001036:	4013      	ands	r3, r2
 8001038:	d0f0      	beq.n	800101c <HAL_RCC_OscConfig+0xcc>
 800103a:	e015      	b.n	8001068 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103c:	f7ff fcda 	bl	80009f4 <HAL_GetTick>
 8001040:	0003      	movs	r3, r0
 8001042:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001044:	e008      	b.n	8001058 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001046:	f7ff fcd5 	bl	80009f4 <HAL_GetTick>
 800104a:	0002      	movs	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b64      	cmp	r3, #100	; 0x64
 8001052:	d901      	bls.n	8001058 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e283      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001058:	4b88      	ldr	r3, [pc, #544]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	029b      	lsls	r3, r3, #10
 8001060:	4013      	ands	r3, r2
 8001062:	d1f0      	bne.n	8001046 <HAL_RCC_OscConfig+0xf6>
 8001064:	e000      	b.n	8001068 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001066:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2202      	movs	r2, #2
 800106e:	4013      	ands	r3, r2
 8001070:	d100      	bne.n	8001074 <HAL_RCC_OscConfig+0x124>
 8001072:	e099      	b.n	80011a8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001074:	4b81      	ldr	r3, [pc, #516]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	2238      	movs	r2, #56	; 0x38
 800107a:	4013      	ands	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800107e:	4b7f      	ldr	r3, [pc, #508]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001080:	68db      	ldr	r3, [r3, #12]
 8001082:	2203      	movs	r2, #3
 8001084:	4013      	ands	r3, r2
 8001086:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	2b10      	cmp	r3, #16
 800108c:	d102      	bne.n	8001094 <HAL_RCC_OscConfig+0x144>
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	2b02      	cmp	r3, #2
 8001092:	d002      	beq.n	800109a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d135      	bne.n	8001106 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800109a:	4b78      	ldr	r3, [pc, #480]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	2380      	movs	r3, #128	; 0x80
 80010a0:	00db      	lsls	r3, r3, #3
 80010a2:	4013      	ands	r3, r2
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_OscConfig+0x162>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e256      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b2:	4b72      	ldr	r3, [pc, #456]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	4a74      	ldr	r2, [pc, #464]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	0019      	movs	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	021a      	lsls	r2, r3, #8
 80010c2:	4b6e      	ldr	r3, [pc, #440]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010c4:	430a      	orrs	r2, r1
 80010c6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d112      	bne.n	80010f4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010ce:	4b6b      	ldr	r3, [pc, #428]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a6e      	ldr	r2, [pc, #440]	; (800128c <HAL_RCC_OscConfig+0x33c>)
 80010d4:	4013      	ands	r3, r2
 80010d6:	0019      	movs	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	691a      	ldr	r2, [r3, #16]
 80010dc:	4b67      	ldr	r3, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010de:	430a      	orrs	r2, r1
 80010e0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80010e2:	4b66      	ldr	r3, [pc, #408]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	0adb      	lsrs	r3, r3, #11
 80010e8:	2207      	movs	r2, #7
 80010ea:	4013      	ands	r3, r2
 80010ec:	4a68      	ldr	r2, [pc, #416]	; (8001290 <HAL_RCC_OscConfig+0x340>)
 80010ee:	40da      	lsrs	r2, r3
 80010f0:	4b68      	ldr	r3, [pc, #416]	; (8001294 <HAL_RCC_OscConfig+0x344>)
 80010f2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80010f4:	4b68      	ldr	r3, [pc, #416]	; (8001298 <HAL_RCC_OscConfig+0x348>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	0018      	movs	r0, r3
 80010fa:	f7ff fc1f 	bl	800093c <HAL_InitTick>
 80010fe:	1e03      	subs	r3, r0, #0
 8001100:	d051      	beq.n	80011a6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e22c      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d030      	beq.n	8001170 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800110e:	4b5b      	ldr	r3, [pc, #364]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a5e      	ldr	r2, [pc, #376]	; (800128c <HAL_RCC_OscConfig+0x33c>)
 8001114:	4013      	ands	r3, r2
 8001116:	0019      	movs	r1, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	691a      	ldr	r2, [r3, #16]
 800111c:	4b57      	ldr	r3, [pc, #348]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800111e:	430a      	orrs	r2, r1
 8001120:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001122:	4b56      	ldr	r3, [pc, #344]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4b55      	ldr	r3, [pc, #340]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001128:	2180      	movs	r1, #128	; 0x80
 800112a:	0049      	lsls	r1, r1, #1
 800112c:	430a      	orrs	r2, r1
 800112e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001130:	f7ff fc60 	bl	80009f4 <HAL_GetTick>
 8001134:	0003      	movs	r3, r0
 8001136:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800113a:	f7ff fc5b 	bl	80009f4 <HAL_GetTick>
 800113e:	0002      	movs	r2, r0
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e209      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800114c:	4b4b      	ldr	r3, [pc, #300]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	4013      	ands	r3, r2
 8001156:	d0f0      	beq.n	800113a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001158:	4b48      	ldr	r3, [pc, #288]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	4a4a      	ldr	r2, [pc, #296]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 800115e:	4013      	ands	r3, r2
 8001160:	0019      	movs	r1, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	021a      	lsls	r2, r3, #8
 8001168:	4b44      	ldr	r3, [pc, #272]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800116a:	430a      	orrs	r2, r1
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	e01b      	b.n	80011a8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001170:	4b42      	ldr	r3, [pc, #264]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b41      	ldr	r3, [pc, #260]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001176:	4949      	ldr	r1, [pc, #292]	; (800129c <HAL_RCC_OscConfig+0x34c>)
 8001178:	400a      	ands	r2, r1
 800117a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800117c:	f7ff fc3a 	bl	80009f4 <HAL_GetTick>
 8001180:	0003      	movs	r3, r0
 8001182:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001184:	e008      	b.n	8001198 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001186:	f7ff fc35 	bl	80009f4 <HAL_GetTick>
 800118a:	0002      	movs	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b02      	cmp	r3, #2
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e1e3      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001198:	4b38      	ldr	r3, [pc, #224]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	00db      	lsls	r3, r3, #3
 80011a0:	4013      	ands	r3, r2
 80011a2:	d1f0      	bne.n	8001186 <HAL_RCC_OscConfig+0x236>
 80011a4:	e000      	b.n	80011a8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011a6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2208      	movs	r2, #8
 80011ae:	4013      	ands	r3, r2
 80011b0:	d047      	beq.n	8001242 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80011b2:	4b32      	ldr	r3, [pc, #200]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2238      	movs	r2, #56	; 0x38
 80011b8:	4013      	ands	r3, r2
 80011ba:	2b18      	cmp	r3, #24
 80011bc:	d10a      	bne.n	80011d4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80011be:	4b2f      	ldr	r3, [pc, #188]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c2:	2202      	movs	r2, #2
 80011c4:	4013      	ands	r3, r2
 80011c6:	d03c      	beq.n	8001242 <HAL_RCC_OscConfig+0x2f2>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d138      	bne.n	8001242 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e1c5      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d019      	beq.n	8001210 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80011dc:	4b27      	ldr	r3, [pc, #156]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011e0:	4b26      	ldr	r3, [pc, #152]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011e2:	2101      	movs	r1, #1
 80011e4:	430a      	orrs	r2, r1
 80011e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011e8:	f7ff fc04 	bl	80009f4 <HAL_GetTick>
 80011ec:	0003      	movs	r3, r0
 80011ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f2:	f7ff fbff 	bl	80009f4 <HAL_GetTick>
 80011f6:	0002      	movs	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e1ad      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001208:	2202      	movs	r2, #2
 800120a:	4013      	ands	r3, r2
 800120c:	d0f1      	beq.n	80011f2 <HAL_RCC_OscConfig+0x2a2>
 800120e:	e018      	b.n	8001242 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001212:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001216:	2101      	movs	r1, #1
 8001218:	438a      	bics	r2, r1
 800121a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800121c:	f7ff fbea 	bl	80009f4 <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001226:	f7ff fbe5 	bl	80009f4 <HAL_GetTick>
 800122a:	0002      	movs	r2, r0
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b02      	cmp	r3, #2
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e193      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001238:	4b10      	ldr	r3, [pc, #64]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800123a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800123c:	2202      	movs	r2, #2
 800123e:	4013      	ands	r3, r2
 8001240:	d1f1      	bne.n	8001226 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2204      	movs	r2, #4
 8001248:	4013      	ands	r3, r2
 800124a:	d100      	bne.n	800124e <HAL_RCC_OscConfig+0x2fe>
 800124c:	e0c6      	b.n	80013dc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800124e:	231f      	movs	r3, #31
 8001250:	18fb      	adds	r3, r7, r3
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	2238      	movs	r2, #56	; 0x38
 800125c:	4013      	ands	r3, r2
 800125e:	2b20      	cmp	r3, #32
 8001260:	d11e      	bne.n	80012a0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001266:	2202      	movs	r2, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d100      	bne.n	800126e <HAL_RCC_OscConfig+0x31e>
 800126c:	e0b6      	b.n	80013dc <HAL_RCC_OscConfig+0x48c>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d000      	beq.n	8001278 <HAL_RCC_OscConfig+0x328>
 8001276:	e0b1      	b.n	80013dc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e171      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
 800127c:	40021000 	.word	0x40021000
 8001280:	fffeffff 	.word	0xfffeffff
 8001284:	fffbffff 	.word	0xfffbffff
 8001288:	ffff80ff 	.word	0xffff80ff
 800128c:	ffffc7ff 	.word	0xffffc7ff
 8001290:	00f42400 	.word	0x00f42400
 8001294:	20000000 	.word	0x20000000
 8001298:	20000004 	.word	0x20000004
 800129c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012a0:	4bb1      	ldr	r3, [pc, #708]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80012a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	055b      	lsls	r3, r3, #21
 80012a8:	4013      	ands	r3, r2
 80012aa:	d101      	bne.n	80012b0 <HAL_RCC_OscConfig+0x360>
 80012ac:	2301      	movs	r3, #1
 80012ae:	e000      	b.n	80012b2 <HAL_RCC_OscConfig+0x362>
 80012b0:	2300      	movs	r3, #0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d011      	beq.n	80012da <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	4bac      	ldr	r3, [pc, #688]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80012b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012ba:	4bab      	ldr	r3, [pc, #684]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80012bc:	2180      	movs	r1, #128	; 0x80
 80012be:	0549      	lsls	r1, r1, #21
 80012c0:	430a      	orrs	r2, r1
 80012c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80012c4:	4ba8      	ldr	r3, [pc, #672]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80012c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	055b      	lsls	r3, r3, #21
 80012cc:	4013      	ands	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80012d2:	231f      	movs	r3, #31
 80012d4:	18fb      	adds	r3, r7, r3
 80012d6:	2201      	movs	r2, #1
 80012d8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012da:	4ba4      	ldr	r3, [pc, #656]	; (800156c <HAL_RCC_OscConfig+0x61c>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	2380      	movs	r3, #128	; 0x80
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4013      	ands	r3, r2
 80012e4:	d11a      	bne.n	800131c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012e6:	4ba1      	ldr	r3, [pc, #644]	; (800156c <HAL_RCC_OscConfig+0x61c>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	4ba0      	ldr	r3, [pc, #640]	; (800156c <HAL_RCC_OscConfig+0x61c>)
 80012ec:	2180      	movs	r1, #128	; 0x80
 80012ee:	0049      	lsls	r1, r1, #1
 80012f0:	430a      	orrs	r2, r1
 80012f2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80012f4:	f7ff fb7e 	bl	80009f4 <HAL_GetTick>
 80012f8:	0003      	movs	r3, r0
 80012fa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012fe:	f7ff fb79 	bl	80009f4 <HAL_GetTick>
 8001302:	0002      	movs	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e127      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001310:	4b96      	ldr	r3, [pc, #600]	; (800156c <HAL_RCC_OscConfig+0x61c>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	4013      	ands	r3, r2
 800131a:	d0f0      	beq.n	80012fe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d106      	bne.n	8001332 <HAL_RCC_OscConfig+0x3e2>
 8001324:	4b90      	ldr	r3, [pc, #576]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001326:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001328:	4b8f      	ldr	r3, [pc, #572]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 800132a:	2101      	movs	r1, #1
 800132c:	430a      	orrs	r2, r1
 800132e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001330:	e01c      	b.n	800136c <HAL_RCC_OscConfig+0x41c>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	2b05      	cmp	r3, #5
 8001338:	d10c      	bne.n	8001354 <HAL_RCC_OscConfig+0x404>
 800133a:	4b8b      	ldr	r3, [pc, #556]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 800133c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800133e:	4b8a      	ldr	r3, [pc, #552]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001340:	2104      	movs	r1, #4
 8001342:	430a      	orrs	r2, r1
 8001344:	65da      	str	r2, [r3, #92]	; 0x5c
 8001346:	4b88      	ldr	r3, [pc, #544]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001348:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800134a:	4b87      	ldr	r3, [pc, #540]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 800134c:	2101      	movs	r1, #1
 800134e:	430a      	orrs	r2, r1
 8001350:	65da      	str	r2, [r3, #92]	; 0x5c
 8001352:	e00b      	b.n	800136c <HAL_RCC_OscConfig+0x41c>
 8001354:	4b84      	ldr	r3, [pc, #528]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001356:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001358:	4b83      	ldr	r3, [pc, #524]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 800135a:	2101      	movs	r1, #1
 800135c:	438a      	bics	r2, r1
 800135e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001360:	4b81      	ldr	r3, [pc, #516]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001362:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001364:	4b80      	ldr	r3, [pc, #512]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001366:	2104      	movs	r1, #4
 8001368:	438a      	bics	r2, r1
 800136a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d014      	beq.n	800139e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001374:	f7ff fb3e 	bl	80009f4 <HAL_GetTick>
 8001378:	0003      	movs	r3, r0
 800137a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800137c:	e009      	b.n	8001392 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800137e:	f7ff fb39 	bl	80009f4 <HAL_GetTick>
 8001382:	0002      	movs	r2, r0
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	4a79      	ldr	r2, [pc, #484]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e0e6      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001392:	4b75      	ldr	r3, [pc, #468]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001396:	2202      	movs	r2, #2
 8001398:	4013      	ands	r3, r2
 800139a:	d0f0      	beq.n	800137e <HAL_RCC_OscConfig+0x42e>
 800139c:	e013      	b.n	80013c6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139e:	f7ff fb29 	bl	80009f4 <HAL_GetTick>
 80013a2:	0003      	movs	r3, r0
 80013a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013a6:	e009      	b.n	80013bc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013a8:	f7ff fb24 	bl	80009f4 <HAL_GetTick>
 80013ac:	0002      	movs	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	4a6f      	ldr	r2, [pc, #444]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e0d1      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013bc:	4b6a      	ldr	r3, [pc, #424]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80013be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013c0:	2202      	movs	r2, #2
 80013c2:	4013      	ands	r3, r2
 80013c4:	d1f0      	bne.n	80013a8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80013c6:	231f      	movs	r3, #31
 80013c8:	18fb      	adds	r3, r7, r3
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d105      	bne.n	80013dc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80013d0:	4b65      	ldr	r3, [pc, #404]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80013d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013d4:	4b64      	ldr	r3, [pc, #400]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80013d6:	4967      	ldr	r1, [pc, #412]	; (8001574 <HAL_RCC_OscConfig+0x624>)
 80013d8:	400a      	ands	r2, r1
 80013da:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d100      	bne.n	80013e6 <HAL_RCC_OscConfig+0x496>
 80013e4:	e0bb      	b.n	800155e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013e6:	4b60      	ldr	r3, [pc, #384]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2238      	movs	r2, #56	; 0x38
 80013ec:	4013      	ands	r3, r2
 80013ee:	2b10      	cmp	r3, #16
 80013f0:	d100      	bne.n	80013f4 <HAL_RCC_OscConfig+0x4a4>
 80013f2:	e07b      	b.n	80014ec <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d156      	bne.n	80014aa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fc:	4b5a      	ldr	r3, [pc, #360]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	4b59      	ldr	r3, [pc, #356]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001402:	495d      	ldr	r1, [pc, #372]	; (8001578 <HAL_RCC_OscConfig+0x628>)
 8001404:	400a      	ands	r2, r1
 8001406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001408:	f7ff faf4 	bl	80009f4 <HAL_GetTick>
 800140c:	0003      	movs	r3, r0
 800140e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001412:	f7ff faef 	bl	80009f4 <HAL_GetTick>
 8001416:	0002      	movs	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e09d      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001424:	4b50      	ldr	r3, [pc, #320]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	049b      	lsls	r3, r3, #18
 800142c:	4013      	ands	r3, r2
 800142e:	d1f0      	bne.n	8001412 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001430:	4b4d      	ldr	r3, [pc, #308]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4a51      	ldr	r2, [pc, #324]	; (800157c <HAL_RCC_OscConfig+0x62c>)
 8001436:	4013      	ands	r3, r2
 8001438:	0019      	movs	r1, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a1a      	ldr	r2, [r3, #32]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001442:	431a      	orrs	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001448:	021b      	lsls	r3, r3, #8
 800144a:	431a      	orrs	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001450:	431a      	orrs	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	431a      	orrs	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800145c:	431a      	orrs	r2, r3
 800145e:	4b42      	ldr	r3, [pc, #264]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001460:	430a      	orrs	r2, r1
 8001462:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001464:	4b40      	ldr	r3, [pc, #256]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	4b3f      	ldr	r3, [pc, #252]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 800146a:	2180      	movs	r1, #128	; 0x80
 800146c:	0449      	lsls	r1, r1, #17
 800146e:	430a      	orrs	r2, r1
 8001470:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001472:	4b3d      	ldr	r3, [pc, #244]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001474:	68da      	ldr	r2, [r3, #12]
 8001476:	4b3c      	ldr	r3, [pc, #240]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 8001478:	2180      	movs	r1, #128	; 0x80
 800147a:	0549      	lsls	r1, r1, #21
 800147c:	430a      	orrs	r2, r1
 800147e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001480:	f7ff fab8 	bl	80009f4 <HAL_GetTick>
 8001484:	0003      	movs	r3, r0
 8001486:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800148a:	f7ff fab3 	bl	80009f4 <HAL_GetTick>
 800148e:	0002      	movs	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e061      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800149c:	4b32      	ldr	r3, [pc, #200]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	2380      	movs	r3, #128	; 0x80
 80014a2:	049b      	lsls	r3, r3, #18
 80014a4:	4013      	ands	r3, r2
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x53a>
 80014a8:	e059      	b.n	800155e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014aa:	4b2f      	ldr	r3, [pc, #188]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80014b0:	4931      	ldr	r1, [pc, #196]	; (8001578 <HAL_RCC_OscConfig+0x628>)
 80014b2:	400a      	ands	r2, r1
 80014b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b6:	f7ff fa9d 	bl	80009f4 <HAL_GetTick>
 80014ba:	0003      	movs	r3, r0
 80014bc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014c0:	f7ff fa98 	bl	80009f4 <HAL_GetTick>
 80014c4:	0002      	movs	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e046      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014d2:	4b25      	ldr	r3, [pc, #148]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	049b      	lsls	r3, r3, #18
 80014da:	4013      	ands	r3, r2
 80014dc:	d1f0      	bne.n	80014c0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80014de:	4b22      	ldr	r3, [pc, #136]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	4b21      	ldr	r3, [pc, #132]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80014e4:	4926      	ldr	r1, [pc, #152]	; (8001580 <HAL_RCC_OscConfig+0x630>)
 80014e6:	400a      	ands	r2, r1
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	e038      	b.n	800155e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d101      	bne.n	80014f8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e033      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80014f8:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <HAL_RCC_OscConfig+0x618>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2203      	movs	r2, #3
 8001502:	401a      	ands	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a1b      	ldr	r3, [r3, #32]
 8001508:	429a      	cmp	r2, r3
 800150a:	d126      	bne.n	800155a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	2270      	movs	r2, #112	; 0x70
 8001510:	401a      	ands	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001516:	429a      	cmp	r2, r3
 8001518:	d11f      	bne.n	800155a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	23fe      	movs	r3, #254	; 0xfe
 800151e:	01db      	lsls	r3, r3, #7
 8001520:	401a      	ands	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001526:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001528:	429a      	cmp	r2, r3
 800152a:	d116      	bne.n	800155a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	23f8      	movs	r3, #248	; 0xf8
 8001530:	039b      	lsls	r3, r3, #14
 8001532:	401a      	ands	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001538:	429a      	cmp	r2, r3
 800153a:	d10e      	bne.n	800155a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	23e0      	movs	r3, #224	; 0xe0
 8001540:	051b      	lsls	r3, r3, #20
 8001542:	401a      	ands	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001548:	429a      	cmp	r2, r3
 800154a:	d106      	bne.n	800155a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	0f5b      	lsrs	r3, r3, #29
 8001550:	075a      	lsls	r2, r3, #29
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001556:	429a      	cmp	r2, r3
 8001558:	d001      	beq.n	800155e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e000      	b.n	8001560 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800155e:	2300      	movs	r3, #0
}
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	b008      	add	sp, #32
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000
 800156c:	40007000 	.word	0x40007000
 8001570:	00001388 	.word	0x00001388
 8001574:	efffffff 	.word	0xefffffff
 8001578:	feffffff 	.word	0xfeffffff
 800157c:	11c1808c 	.word	0x11c1808c
 8001580:	eefefffc 	.word	0xeefefffc

08001584 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e0e9      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001598:	4b76      	ldr	r3, [pc, #472]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2207      	movs	r2, #7
 800159e:	4013      	ands	r3, r2
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d91e      	bls.n	80015e4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a6:	4b73      	ldr	r3, [pc, #460]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2207      	movs	r2, #7
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b70      	ldr	r3, [pc, #448]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015b8:	f7ff fa1c 	bl	80009f4 <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015c0:	e009      	b.n	80015d6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c2:	f7ff fa17 	bl	80009f4 <HAL_GetTick>
 80015c6:	0002      	movs	r2, r0
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	4a6a      	ldr	r2, [pc, #424]	; (8001778 <HAL_RCC_ClockConfig+0x1f4>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e0ca      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015d6:	4b67      	ldr	r3, [pc, #412]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2207      	movs	r2, #7
 80015dc:	4013      	ands	r3, r2
 80015de:	683a      	ldr	r2, [r7, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d1ee      	bne.n	80015c2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2202      	movs	r2, #2
 80015ea:	4013      	ands	r3, r2
 80015ec:	d015      	beq.n	800161a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2204      	movs	r2, #4
 80015f4:	4013      	ands	r3, r2
 80015f6:	d006      	beq.n	8001606 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015f8:	4b60      	ldr	r3, [pc, #384]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	4b5f      	ldr	r3, [pc, #380]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 80015fe:	21e0      	movs	r1, #224	; 0xe0
 8001600:	01c9      	lsls	r1, r1, #7
 8001602:	430a      	orrs	r2, r1
 8001604:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001606:	4b5d      	ldr	r3, [pc, #372]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	4a5d      	ldr	r2, [pc, #372]	; (8001780 <HAL_RCC_ClockConfig+0x1fc>)
 800160c:	4013      	ands	r3, r2
 800160e:	0019      	movs	r1, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	4b59      	ldr	r3, [pc, #356]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001616:	430a      	orrs	r2, r1
 8001618:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2201      	movs	r2, #1
 8001620:	4013      	ands	r3, r2
 8001622:	d057      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d107      	bne.n	800163c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800162c:	4b53      	ldr	r3, [pc, #332]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	2380      	movs	r3, #128	; 0x80
 8001632:	029b      	lsls	r3, r3, #10
 8001634:	4013      	ands	r3, r2
 8001636:	d12b      	bne.n	8001690 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e097      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d107      	bne.n	8001654 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001644:	4b4d      	ldr	r3, [pc, #308]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	049b      	lsls	r3, r3, #18
 800164c:	4013      	ands	r3, r2
 800164e:	d11f      	bne.n	8001690 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e08b      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d107      	bne.n	800166c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800165c:	4b47      	ldr	r3, [pc, #284]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	4013      	ands	r3, r2
 8001666:	d113      	bne.n	8001690 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e07f      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b03      	cmp	r3, #3
 8001672:	d106      	bne.n	8001682 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001674:	4b41      	ldr	r3, [pc, #260]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001678:	2202      	movs	r2, #2
 800167a:	4013      	ands	r3, r2
 800167c:	d108      	bne.n	8001690 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e074      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001682:	4b3e      	ldr	r3, [pc, #248]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001686:	2202      	movs	r2, #2
 8001688:	4013      	ands	r3, r2
 800168a:	d101      	bne.n	8001690 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e06d      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001690:	4b3a      	ldr	r3, [pc, #232]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	2207      	movs	r2, #7
 8001696:	4393      	bics	r3, r2
 8001698:	0019      	movs	r1, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	4b37      	ldr	r3, [pc, #220]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 80016a0:	430a      	orrs	r2, r1
 80016a2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016a4:	f7ff f9a6 	bl	80009f4 <HAL_GetTick>
 80016a8:	0003      	movs	r3, r0
 80016aa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ac:	e009      	b.n	80016c2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ae:	f7ff f9a1 	bl	80009f4 <HAL_GetTick>
 80016b2:	0002      	movs	r2, r0
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	4a2f      	ldr	r2, [pc, #188]	; (8001778 <HAL_RCC_ClockConfig+0x1f4>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e054      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	4b2e      	ldr	r3, [pc, #184]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2238      	movs	r2, #56	; 0x38
 80016c8:	401a      	ands	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d1ec      	bne.n	80016ae <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016d4:	4b27      	ldr	r3, [pc, #156]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2207      	movs	r2, #7
 80016da:	4013      	ands	r3, r2
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d21e      	bcs.n	8001720 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	4b24      	ldr	r3, [pc, #144]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2207      	movs	r2, #7
 80016e8:	4393      	bics	r3, r2
 80016ea:	0019      	movs	r1, r3
 80016ec:	4b21      	ldr	r3, [pc, #132]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 80016ee:	683a      	ldr	r2, [r7, #0]
 80016f0:	430a      	orrs	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016f4:	f7ff f97e 	bl	80009f4 <HAL_GetTick>
 80016f8:	0003      	movs	r3, r0
 80016fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016fc:	e009      	b.n	8001712 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016fe:	f7ff f979 	bl	80009f4 <HAL_GetTick>
 8001702:	0002      	movs	r2, r0
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	4a1b      	ldr	r2, [pc, #108]	; (8001778 <HAL_RCC_ClockConfig+0x1f4>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e02c      	b.n	800176c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001712:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_RCC_ClockConfig+0x1f0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2207      	movs	r2, #7
 8001718:	4013      	ands	r3, r2
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	429a      	cmp	r2, r3
 800171e:	d1ee      	bne.n	80016fe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2204      	movs	r2, #4
 8001726:	4013      	ands	r3, r2
 8001728:	d009      	beq.n	800173e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800172a:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	4a15      	ldr	r2, [pc, #84]	; (8001784 <HAL_RCC_ClockConfig+0x200>)
 8001730:	4013      	ands	r3, r2
 8001732:	0019      	movs	r1, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68da      	ldr	r2, [r3, #12]
 8001738:	4b10      	ldr	r3, [pc, #64]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 800173a:	430a      	orrs	r2, r1
 800173c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800173e:	f000 f829 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 8001742:	0001      	movs	r1, r0
 8001744:	4b0d      	ldr	r3, [pc, #52]	; (800177c <HAL_RCC_ClockConfig+0x1f8>)
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	220f      	movs	r2, #15
 800174c:	401a      	ands	r2, r3
 800174e:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <HAL_RCC_ClockConfig+0x204>)
 8001750:	0092      	lsls	r2, r2, #2
 8001752:	58d3      	ldr	r3, [r2, r3]
 8001754:	221f      	movs	r2, #31
 8001756:	4013      	ands	r3, r2
 8001758:	000a      	movs	r2, r1
 800175a:	40da      	lsrs	r2, r3
 800175c:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_RCC_ClockConfig+0x208>)
 800175e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001760:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <HAL_RCC_ClockConfig+0x20c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff f8e9 	bl	800093c <HAL_InitTick>
 800176a:	0003      	movs	r3, r0
}
 800176c:	0018      	movs	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	b004      	add	sp, #16
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40022000 	.word	0x40022000
 8001778:	00001388 	.word	0x00001388
 800177c:	40021000 	.word	0x40021000
 8001780:	fffff0ff 	.word	0xfffff0ff
 8001784:	ffff8fff 	.word	0xffff8fff
 8001788:	08003088 	.word	0x08003088
 800178c:	20000000 	.word	0x20000000
 8001790:	20000004 	.word	0x20000004

08001794 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800179a:	4b3c      	ldr	r3, [pc, #240]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	2238      	movs	r2, #56	; 0x38
 80017a0:	4013      	ands	r3, r2
 80017a2:	d10f      	bne.n	80017c4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80017a4:	4b39      	ldr	r3, [pc, #228]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	0adb      	lsrs	r3, r3, #11
 80017aa:	2207      	movs	r2, #7
 80017ac:	4013      	ands	r3, r2
 80017ae:	2201      	movs	r2, #1
 80017b0:	409a      	lsls	r2, r3
 80017b2:	0013      	movs	r3, r2
 80017b4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80017b6:	6839      	ldr	r1, [r7, #0]
 80017b8:	4835      	ldr	r0, [pc, #212]	; (8001890 <HAL_RCC_GetSysClockFreq+0xfc>)
 80017ba:	f7fe fca3 	bl	8000104 <__udivsi3>
 80017be:	0003      	movs	r3, r0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	e05d      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017c4:	4b31      	ldr	r3, [pc, #196]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2238      	movs	r2, #56	; 0x38
 80017ca:	4013      	ands	r3, r2
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d102      	bne.n	80017d6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017d0:	4b30      	ldr	r3, [pc, #192]	; (8001894 <HAL_RCC_GetSysClockFreq+0x100>)
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	e054      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017d6:	4b2d      	ldr	r3, [pc, #180]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	2238      	movs	r2, #56	; 0x38
 80017dc:	4013      	ands	r3, r2
 80017de:	2b10      	cmp	r3, #16
 80017e0:	d138      	bne.n	8001854 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80017e2:	4b2a      	ldr	r3, [pc, #168]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2203      	movs	r2, #3
 80017e8:	4013      	ands	r3, r2
 80017ea:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017ec:	4b27      	ldr	r3, [pc, #156]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	2207      	movs	r2, #7
 80017f4:	4013      	ands	r3, r2
 80017f6:	3301      	adds	r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2b03      	cmp	r3, #3
 80017fe:	d10d      	bne.n	800181c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001800:	68b9      	ldr	r1, [r7, #8]
 8001802:	4824      	ldr	r0, [pc, #144]	; (8001894 <HAL_RCC_GetSysClockFreq+0x100>)
 8001804:	f7fe fc7e 	bl	8000104 <__udivsi3>
 8001808:	0003      	movs	r3, r0
 800180a:	0019      	movs	r1, r3
 800180c:	4b1f      	ldr	r3, [pc, #124]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	227f      	movs	r2, #127	; 0x7f
 8001814:	4013      	ands	r3, r2
 8001816:	434b      	muls	r3, r1
 8001818:	617b      	str	r3, [r7, #20]
        break;
 800181a:	e00d      	b.n	8001838 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800181c:	68b9      	ldr	r1, [r7, #8]
 800181e:	481c      	ldr	r0, [pc, #112]	; (8001890 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001820:	f7fe fc70 	bl	8000104 <__udivsi3>
 8001824:	0003      	movs	r3, r0
 8001826:	0019      	movs	r1, r3
 8001828:	4b18      	ldr	r3, [pc, #96]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	227f      	movs	r2, #127	; 0x7f
 8001830:	4013      	ands	r3, r2
 8001832:	434b      	muls	r3, r1
 8001834:	617b      	str	r3, [r7, #20]
        break;
 8001836:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001838:	4b14      	ldr	r3, [pc, #80]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	0f5b      	lsrs	r3, r3, #29
 800183e:	2207      	movs	r2, #7
 8001840:	4013      	ands	r3, r2
 8001842:	3301      	adds	r3, #1
 8001844:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	6978      	ldr	r0, [r7, #20]
 800184a:	f7fe fc5b 	bl	8000104 <__udivsi3>
 800184e:	0003      	movs	r3, r0
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	e015      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	2238      	movs	r2, #56	; 0x38
 800185a:	4013      	ands	r3, r2
 800185c:	2b20      	cmp	r3, #32
 800185e:	d103      	bne.n	8001868 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	e00b      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <HAL_RCC_GetSysClockFreq+0xf8>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	2238      	movs	r2, #56	; 0x38
 800186e:	4013      	ands	r3, r2
 8001870:	2b18      	cmp	r3, #24
 8001872:	d103      	bne.n	800187c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001874:	23fa      	movs	r3, #250	; 0xfa
 8001876:	01db      	lsls	r3, r3, #7
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	e001      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001880:	693b      	ldr	r3, [r7, #16]
}
 8001882:	0018      	movs	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	b006      	add	sp, #24
 8001888:	bd80      	pop	{r7, pc}
 800188a:	46c0      	nop			; (mov r8, r8)
 800188c:	40021000 	.word	0x40021000
 8001890:	00f42400 	.word	0x00f42400
 8001894:	007a1200 	.word	0x007a1200

08001898 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800189c:	4b02      	ldr	r3, [pc, #8]	; (80018a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	0018      	movs	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	20000000 	.word	0x20000000

080018ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018ac:	b5b0      	push	{r4, r5, r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80018b0:	f7ff fff2 	bl	8001898 <HAL_RCC_GetHCLKFreq>
 80018b4:	0004      	movs	r4, r0
 80018b6:	f7ff fb3f 	bl	8000f38 <LL_RCC_GetAPB1Prescaler>
 80018ba:	0003      	movs	r3, r0
 80018bc:	0b1a      	lsrs	r2, r3, #12
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80018c0:	0092      	lsls	r2, r2, #2
 80018c2:	58d3      	ldr	r3, [r2, r3]
 80018c4:	221f      	movs	r2, #31
 80018c6:	4013      	ands	r3, r2
 80018c8:	40dc      	lsrs	r4, r3
 80018ca:	0023      	movs	r3, r4
}
 80018cc:	0018      	movs	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bdb0      	pop	{r4, r5, r7, pc}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	080030c8 	.word	0x080030c8

080018d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e046      	b.n	8001978 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2288      	movs	r2, #136	; 0x88
 80018ee:	589b      	ldr	r3, [r3, r2]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d107      	bne.n	8001904 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2284      	movs	r2, #132	; 0x84
 80018f8:	2100      	movs	r1, #0
 80018fa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	0018      	movs	r0, r3
 8001900:	f7fe ff88 	bl	8000814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2288      	movs	r2, #136	; 0x88
 8001908:	2124      	movs	r1, #36	; 0x24
 800190a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2101      	movs	r1, #1
 8001918:	438a      	bics	r2, r1
 800191a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	0018      	movs	r0, r3
 8001920:	f000 f8cc 	bl	8001abc <UART_SetConfig>
 8001924:	0003      	movs	r3, r0
 8001926:	2b01      	cmp	r3, #1
 8001928:	d101      	bne.n	800192e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e024      	b.n	8001978 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001932:	2b00      	cmp	r3, #0
 8001934:	d003      	beq.n	800193e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	0018      	movs	r0, r3
 800193a:	f000 fb37 	bl	8001fac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	685a      	ldr	r2, [r3, #4]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	490d      	ldr	r1, [pc, #52]	; (8001980 <HAL_UART_Init+0xa8>)
 800194a:	400a      	ands	r2, r1
 800194c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	212a      	movs	r1, #42	; 0x2a
 800195a:	438a      	bics	r2, r1
 800195c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2101      	movs	r1, #1
 800196a:	430a      	orrs	r2, r1
 800196c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	0018      	movs	r0, r3
 8001972:	f000 fbcf 	bl	8002114 <UART_CheckIdleState>
 8001976:	0003      	movs	r3, r0
}
 8001978:	0018      	movs	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	b002      	add	sp, #8
 800197e:	bd80      	pop	{r7, pc}
 8001980:	ffffb7ff 	.word	0xffffb7ff

08001984 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08a      	sub	sp, #40	; 0x28
 8001988:	af02      	add	r7, sp, #8
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	1dbb      	adds	r3, r7, #6
 8001992:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2288      	movs	r2, #136	; 0x88
 8001998:	589b      	ldr	r3, [r3, r2]
 800199a:	2b20      	cmp	r3, #32
 800199c:	d000      	beq.n	80019a0 <HAL_UART_Transmit+0x1c>
 800199e:	e088      	b.n	8001ab2 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <HAL_UART_Transmit+0x2a>
 80019a6:	1dbb      	adds	r3, r7, #6
 80019a8:	881b      	ldrh	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e080      	b.n	8001ab4 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	689a      	ldr	r2, [r3, #8]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	015b      	lsls	r3, r3, #5
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d109      	bne.n	80019d2 <HAL_UART_Transmit+0x4e>
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d105      	bne.n	80019d2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	2201      	movs	r2, #1
 80019ca:	4013      	ands	r3, r2
 80019cc:	d001      	beq.n	80019d2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e070      	b.n	8001ab4 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2290      	movs	r2, #144	; 0x90
 80019d6:	2100      	movs	r1, #0
 80019d8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2288      	movs	r2, #136	; 0x88
 80019de:	2121      	movs	r1, #33	; 0x21
 80019e0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80019e2:	f7ff f807 	bl	80009f4 <HAL_GetTick>
 80019e6:	0003      	movs	r3, r0
 80019e8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1dba      	adds	r2, r7, #6
 80019ee:	2154      	movs	r1, #84	; 0x54
 80019f0:	8812      	ldrh	r2, [r2, #0]
 80019f2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	1dba      	adds	r2, r7, #6
 80019f8:	2156      	movs	r1, #86	; 0x56
 80019fa:	8812      	ldrh	r2, [r2, #0]
 80019fc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	2380      	movs	r3, #128	; 0x80
 8001a04:	015b      	lsls	r3, r3, #5
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d108      	bne.n	8001a1c <HAL_UART_Transmit+0x98>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d104      	bne.n	8001a1c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	61bb      	str	r3, [r7, #24]
 8001a1a:	e003      	b.n	8001a24 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a24:	e02c      	b.n	8001a80 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	0013      	movs	r3, r2
 8001a30:	2200      	movs	r2, #0
 8001a32:	2180      	movs	r1, #128	; 0x80
 8001a34:	f000 fbbc 	bl	80021b0 <UART_WaitOnFlagUntilTimeout>
 8001a38:	1e03      	subs	r3, r0, #0
 8001a3a:	d001      	beq.n	8001a40 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e039      	b.n	8001ab4 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10b      	bne.n	8001a5e <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	001a      	movs	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	05d2      	lsls	r2, r2, #23
 8001a52:	0dd2      	lsrs	r2, r2, #23
 8001a54:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	3302      	adds	r3, #2
 8001a5a:	61bb      	str	r3, [r7, #24]
 8001a5c:	e007      	b.n	8001a6e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	781a      	ldrb	r2, [r3, #0]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2256      	movs	r2, #86	; 0x56
 8001a72:	5a9b      	ldrh	r3, [r3, r2]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	3b01      	subs	r3, #1
 8001a78:	b299      	uxth	r1, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2256      	movs	r2, #86	; 0x56
 8001a7e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2256      	movs	r2, #86	; 0x56
 8001a84:	5a9b      	ldrh	r3, [r3, r2]
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1cc      	bne.n	8001a26 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	0013      	movs	r3, r2
 8001a96:	2200      	movs	r2, #0
 8001a98:	2140      	movs	r1, #64	; 0x40
 8001a9a:	f000 fb89 	bl	80021b0 <UART_WaitOnFlagUntilTimeout>
 8001a9e:	1e03      	subs	r3, r0, #0
 8001aa0:	d001      	beq.n	8001aa6 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e006      	b.n	8001ab4 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2288      	movs	r2, #136	; 0x88
 8001aaa:	2120      	movs	r1, #32
 8001aac:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	e000      	b.n	8001ab4 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8001ab2:	2302      	movs	r3, #2
  }
}
 8001ab4:	0018      	movs	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	b008      	add	sp, #32
 8001aba:	bd80      	pop	{r7, pc}

08001abc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001abc:	b5b0      	push	{r4, r5, r7, lr}
 8001abe:	b090      	sub	sp, #64	; 0x40
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ac4:	231a      	movs	r3, #26
 8001ac6:	2220      	movs	r2, #32
 8001ac8:	189b      	adds	r3, r3, r2
 8001aca:	19db      	adds	r3, r3, r7
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4ac4      	ldr	r2, [pc, #784]	; (8001e00 <UART_SetConfig+0x344>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	0019      	movs	r1, r3
 8001af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001afa:	430b      	orrs	r3, r1
 8001afc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	4abf      	ldr	r2, [pc, #764]	; (8001e04 <UART_SetConfig+0x348>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	0018      	movs	r0, r3
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0c:	68d9      	ldr	r1, [r3, #12]
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	0003      	movs	r3, r0
 8001b14:	430b      	orrs	r3, r1
 8001b16:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4ab9      	ldr	r2, [pc, #740]	; (8001e08 <UART_SetConfig+0x34c>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d004      	beq.n	8001b32 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	4ab4      	ldr	r2, [pc, #720]	; (8001e0c <UART_SetConfig+0x350>)
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	0019      	movs	r1, r3
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b44:	430b      	orrs	r3, r1
 8001b46:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4e:	220f      	movs	r2, #15
 8001b50:	4393      	bics	r3, r2
 8001b52:	0018      	movs	r0, r3
 8001b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b56:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	430b      	orrs	r3, r1
 8001b60:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4aaa      	ldr	r2, [pc, #680]	; (8001e10 <UART_SetConfig+0x354>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d131      	bne.n	8001bd0 <UART_SetConfig+0x114>
 8001b6c:	4ba9      	ldr	r3, [pc, #676]	; (8001e14 <UART_SetConfig+0x358>)
 8001b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b70:	2203      	movs	r2, #3
 8001b72:	4013      	ands	r3, r2
 8001b74:	2b03      	cmp	r3, #3
 8001b76:	d01d      	beq.n	8001bb4 <UART_SetConfig+0xf8>
 8001b78:	d823      	bhi.n	8001bc2 <UART_SetConfig+0x106>
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d00c      	beq.n	8001b98 <UART_SetConfig+0xdc>
 8001b7e:	d820      	bhi.n	8001bc2 <UART_SetConfig+0x106>
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d002      	beq.n	8001b8a <UART_SetConfig+0xce>
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d00e      	beq.n	8001ba6 <UART_SetConfig+0xea>
 8001b88:	e01b      	b.n	8001bc2 <UART_SetConfig+0x106>
 8001b8a:	231b      	movs	r3, #27
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	189b      	adds	r3, r3, r2
 8001b90:	19db      	adds	r3, r3, r7
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
 8001b96:	e071      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001b98:	231b      	movs	r3, #27
 8001b9a:	2220      	movs	r2, #32
 8001b9c:	189b      	adds	r3, r3, r2
 8001b9e:	19db      	adds	r3, r3, r7
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	701a      	strb	r2, [r3, #0]
 8001ba4:	e06a      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001ba6:	231b      	movs	r3, #27
 8001ba8:	2220      	movs	r2, #32
 8001baa:	189b      	adds	r3, r3, r2
 8001bac:	19db      	adds	r3, r3, r7
 8001bae:	2204      	movs	r2, #4
 8001bb0:	701a      	strb	r2, [r3, #0]
 8001bb2:	e063      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001bb4:	231b      	movs	r3, #27
 8001bb6:	2220      	movs	r2, #32
 8001bb8:	189b      	adds	r3, r3, r2
 8001bba:	19db      	adds	r3, r3, r7
 8001bbc:	2208      	movs	r2, #8
 8001bbe:	701a      	strb	r2, [r3, #0]
 8001bc0:	e05c      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001bc2:	231b      	movs	r3, #27
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	189b      	adds	r3, r3, r2
 8001bc8:	19db      	adds	r3, r3, r7
 8001bca:	2210      	movs	r2, #16
 8001bcc:	701a      	strb	r2, [r3, #0]
 8001bce:	e055      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a90      	ldr	r2, [pc, #576]	; (8001e18 <UART_SetConfig+0x35c>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d106      	bne.n	8001be8 <UART_SetConfig+0x12c>
 8001bda:	231b      	movs	r3, #27
 8001bdc:	2220      	movs	r2, #32
 8001bde:	189b      	adds	r3, r3, r2
 8001be0:	19db      	adds	r3, r3, r7
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	e049      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a86      	ldr	r2, [pc, #536]	; (8001e08 <UART_SetConfig+0x34c>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d13e      	bne.n	8001c70 <UART_SetConfig+0x1b4>
 8001bf2:	4b88      	ldr	r3, [pc, #544]	; (8001e14 <UART_SetConfig+0x358>)
 8001bf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001bf6:	23c0      	movs	r3, #192	; 0xc0
 8001bf8:	011b      	lsls	r3, r3, #4
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	22c0      	movs	r2, #192	; 0xc0
 8001bfe:	0112      	lsls	r2, r2, #4
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d027      	beq.n	8001c54 <UART_SetConfig+0x198>
 8001c04:	22c0      	movs	r2, #192	; 0xc0
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d82a      	bhi.n	8001c62 <UART_SetConfig+0x1a6>
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	0112      	lsls	r2, r2, #4
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d011      	beq.n	8001c38 <UART_SetConfig+0x17c>
 8001c14:	2280      	movs	r2, #128	; 0x80
 8001c16:	0112      	lsls	r2, r2, #4
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d822      	bhi.n	8001c62 <UART_SetConfig+0x1a6>
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d004      	beq.n	8001c2a <UART_SetConfig+0x16e>
 8001c20:	2280      	movs	r2, #128	; 0x80
 8001c22:	00d2      	lsls	r2, r2, #3
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d00e      	beq.n	8001c46 <UART_SetConfig+0x18a>
 8001c28:	e01b      	b.n	8001c62 <UART_SetConfig+0x1a6>
 8001c2a:	231b      	movs	r3, #27
 8001c2c:	2220      	movs	r2, #32
 8001c2e:	189b      	adds	r3, r3, r2
 8001c30:	19db      	adds	r3, r3, r7
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
 8001c36:	e021      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001c38:	231b      	movs	r3, #27
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	189b      	adds	r3, r3, r2
 8001c3e:	19db      	adds	r3, r3, r7
 8001c40:	2202      	movs	r2, #2
 8001c42:	701a      	strb	r2, [r3, #0]
 8001c44:	e01a      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001c46:	231b      	movs	r3, #27
 8001c48:	2220      	movs	r2, #32
 8001c4a:	189b      	adds	r3, r3, r2
 8001c4c:	19db      	adds	r3, r3, r7
 8001c4e:	2204      	movs	r2, #4
 8001c50:	701a      	strb	r2, [r3, #0]
 8001c52:	e013      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001c54:	231b      	movs	r3, #27
 8001c56:	2220      	movs	r2, #32
 8001c58:	189b      	adds	r3, r3, r2
 8001c5a:	19db      	adds	r3, r3, r7
 8001c5c:	2208      	movs	r2, #8
 8001c5e:	701a      	strb	r2, [r3, #0]
 8001c60:	e00c      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001c62:	231b      	movs	r3, #27
 8001c64:	2220      	movs	r2, #32
 8001c66:	189b      	adds	r3, r3, r2
 8001c68:	19db      	adds	r3, r3, r7
 8001c6a:	2210      	movs	r2, #16
 8001c6c:	701a      	strb	r2, [r3, #0]
 8001c6e:	e005      	b.n	8001c7c <UART_SetConfig+0x1c0>
 8001c70:	231b      	movs	r3, #27
 8001c72:	2220      	movs	r2, #32
 8001c74:	189b      	adds	r3, r3, r2
 8001c76:	19db      	adds	r3, r3, r7
 8001c78:	2210      	movs	r2, #16
 8001c7a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a61      	ldr	r2, [pc, #388]	; (8001e08 <UART_SetConfig+0x34c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d000      	beq.n	8001c88 <UART_SetConfig+0x1cc>
 8001c86:	e092      	b.n	8001dae <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001c88:	231b      	movs	r3, #27
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	189b      	adds	r3, r3, r2
 8001c8e:	19db      	adds	r3, r3, r7
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d015      	beq.n	8001cc2 <UART_SetConfig+0x206>
 8001c96:	dc18      	bgt.n	8001cca <UART_SetConfig+0x20e>
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d00d      	beq.n	8001cb8 <UART_SetConfig+0x1fc>
 8001c9c:	dc15      	bgt.n	8001cca <UART_SetConfig+0x20e>
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d002      	beq.n	8001ca8 <UART_SetConfig+0x1ec>
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d005      	beq.n	8001cb2 <UART_SetConfig+0x1f6>
 8001ca6:	e010      	b.n	8001cca <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ca8:	f7ff fe00 	bl	80018ac <HAL_RCC_GetPCLK1Freq>
 8001cac:	0003      	movs	r3, r0
 8001cae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cb0:	e014      	b.n	8001cdc <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001cb2:	4b5a      	ldr	r3, [pc, #360]	; (8001e1c <UART_SetConfig+0x360>)
 8001cb4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cb6:	e011      	b.n	8001cdc <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001cb8:	f7ff fd6c 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cc0:	e00c      	b.n	8001cdc <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001cc2:	2380      	movs	r3, #128	; 0x80
 8001cc4:	021b      	lsls	r3, r3, #8
 8001cc6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cc8:	e008      	b.n	8001cdc <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8001cce:	231a      	movs	r3, #26
 8001cd0:	2220      	movs	r2, #32
 8001cd2:	189b      	adds	r3, r3, r2
 8001cd4:	19db      	adds	r3, r3, r7
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]
        break;
 8001cda:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d100      	bne.n	8001ce4 <UART_SetConfig+0x228>
 8001ce2:	e147      	b.n	8001f74 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ce8:	4b4d      	ldr	r3, [pc, #308]	; (8001e20 <UART_SetConfig+0x364>)
 8001cea:	0052      	lsls	r2, r2, #1
 8001cec:	5ad3      	ldrh	r3, [r2, r3]
 8001cee:	0019      	movs	r1, r3
 8001cf0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001cf2:	f7fe fa07 	bl	8000104 <__udivsi3>
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	0013      	movs	r3, r2
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	189b      	adds	r3, r3, r2
 8001d04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d305      	bcc.n	8001d16 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001d10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d906      	bls.n	8001d24 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8001d16:	231a      	movs	r3, #26
 8001d18:	2220      	movs	r2, #32
 8001d1a:	189b      	adds	r3, r3, r2
 8001d1c:	19db      	adds	r3, r3, r7
 8001d1e:	2201      	movs	r2, #1
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	e127      	b.n	8001f74 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d26:	61bb      	str	r3, [r7, #24]
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d30:	4b3b      	ldr	r3, [pc, #236]	; (8001e20 <UART_SetConfig+0x364>)
 8001d32:	0052      	lsls	r2, r2, #1
 8001d34:	5ad3      	ldrh	r3, [r2, r3]
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	69b8      	ldr	r0, [r7, #24]
 8001d42:	69f9      	ldr	r1, [r7, #28]
 8001d44:	f7fe fa6a 	bl	800021c <__aeabi_uldivmod>
 8001d48:	0002      	movs	r2, r0
 8001d4a:	000b      	movs	r3, r1
 8001d4c:	0e11      	lsrs	r1, r2, #24
 8001d4e:	021d      	lsls	r5, r3, #8
 8001d50:	430d      	orrs	r5, r1
 8001d52:	0214      	lsls	r4, r2, #8
 8001d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	085b      	lsrs	r3, r3, #1
 8001d5a:	60bb      	str	r3, [r7, #8]
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68b8      	ldr	r0, [r7, #8]
 8001d62:	68f9      	ldr	r1, [r7, #12]
 8001d64:	1900      	adds	r0, r0, r4
 8001d66:	4169      	adcs	r1, r5
 8001d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	603b      	str	r3, [r7, #0]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f7fe fa51 	bl	800021c <__aeabi_uldivmod>
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	000b      	movs	r3, r1
 8001d7e:	0013      	movs	r3, r2
 8001d80:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001d82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d84:	23c0      	movs	r3, #192	; 0xc0
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d309      	bcc.n	8001da0 <UART_SetConfig+0x2e4>
 8001d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d8e:	2380      	movs	r3, #128	; 0x80
 8001d90:	035b      	lsls	r3, r3, #13
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d204      	bcs.n	8001da0 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8001d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	e0e9      	b.n	8001f74 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8001da0:	231a      	movs	r3, #26
 8001da2:	2220      	movs	r2, #32
 8001da4:	189b      	adds	r3, r3, r2
 8001da6:	19db      	adds	r3, r3, r7
 8001da8:	2201      	movs	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	e0e2      	b.n	8001f74 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db0:	69da      	ldr	r2, [r3, #28]
 8001db2:	2380      	movs	r3, #128	; 0x80
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d000      	beq.n	8001dbc <UART_SetConfig+0x300>
 8001dba:	e083      	b.n	8001ec4 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8001dbc:	231b      	movs	r3, #27
 8001dbe:	2220      	movs	r2, #32
 8001dc0:	189b      	adds	r3, r3, r2
 8001dc2:	19db      	adds	r3, r3, r7
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d015      	beq.n	8001df6 <UART_SetConfig+0x33a>
 8001dca:	dc2b      	bgt.n	8001e24 <UART_SetConfig+0x368>
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d00d      	beq.n	8001dec <UART_SetConfig+0x330>
 8001dd0:	dc28      	bgt.n	8001e24 <UART_SetConfig+0x368>
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d002      	beq.n	8001ddc <UART_SetConfig+0x320>
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d005      	beq.n	8001de6 <UART_SetConfig+0x32a>
 8001dda:	e023      	b.n	8001e24 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ddc:	f7ff fd66 	bl	80018ac <HAL_RCC_GetPCLK1Freq>
 8001de0:	0003      	movs	r3, r0
 8001de2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001de4:	e027      	b.n	8001e36 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001de6:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <UART_SetConfig+0x360>)
 8001de8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001dea:	e024      	b.n	8001e36 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001dec:	f7ff fcd2 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 8001df0:	0003      	movs	r3, r0
 8001df2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001df4:	e01f      	b.n	8001e36 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001df6:	2380      	movs	r3, #128	; 0x80
 8001df8:	021b      	lsls	r3, r3, #8
 8001dfa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001dfc:	e01b      	b.n	8001e36 <UART_SetConfig+0x37a>
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	cfff69f3 	.word	0xcfff69f3
 8001e04:	ffffcfff 	.word	0xffffcfff
 8001e08:	40008000 	.word	0x40008000
 8001e0c:	11fff4ff 	.word	0x11fff4ff
 8001e10:	40013800 	.word	0x40013800
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40004400 	.word	0x40004400
 8001e1c:	00f42400 	.word	0x00f42400
 8001e20:	080030e8 	.word	0x080030e8
      default:
        pclk = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8001e28:	231a      	movs	r3, #26
 8001e2a:	2220      	movs	r2, #32
 8001e2c:	189b      	adds	r3, r3, r2
 8001e2e:	19db      	adds	r3, r3, r7
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
        break;
 8001e34:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d100      	bne.n	8001e3e <UART_SetConfig+0x382>
 8001e3c:	e09a      	b.n	8001f74 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e42:	4b58      	ldr	r3, [pc, #352]	; (8001fa4 <UART_SetConfig+0x4e8>)
 8001e44:	0052      	lsls	r2, r2, #1
 8001e46:	5ad3      	ldrh	r3, [r2, r3]
 8001e48:	0019      	movs	r1, r3
 8001e4a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001e4c:	f7fe f95a 	bl	8000104 <__udivsi3>
 8001e50:	0003      	movs	r3, r0
 8001e52:	005a      	lsls	r2, r3, #1
 8001e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	085b      	lsrs	r3, r3, #1
 8001e5a:	18d2      	adds	r2, r2, r3
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	0019      	movs	r1, r3
 8001e62:	0010      	movs	r0, r2
 8001e64:	f7fe f94e 	bl	8000104 <__udivsi3>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e6e:	2b0f      	cmp	r3, #15
 8001e70:	d921      	bls.n	8001eb6 <UART_SetConfig+0x3fa>
 8001e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e74:	2380      	movs	r3, #128	; 0x80
 8001e76:	025b      	lsls	r3, r3, #9
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d21c      	bcs.n	8001eb6 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	200e      	movs	r0, #14
 8001e82:	2420      	movs	r4, #32
 8001e84:	1903      	adds	r3, r0, r4
 8001e86:	19db      	adds	r3, r3, r7
 8001e88:	210f      	movs	r1, #15
 8001e8a:	438a      	bics	r2, r1
 8001e8c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e90:	085b      	lsrs	r3, r3, #1
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	2207      	movs	r2, #7
 8001e96:	4013      	ands	r3, r2
 8001e98:	b299      	uxth	r1, r3
 8001e9a:	1903      	adds	r3, r0, r4
 8001e9c:	19db      	adds	r3, r3, r7
 8001e9e:	1902      	adds	r2, r0, r4
 8001ea0:	19d2      	adds	r2, r2, r7
 8001ea2:	8812      	ldrh	r2, [r2, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	1902      	adds	r2, r0, r4
 8001eae:	19d2      	adds	r2, r2, r7
 8001eb0:	8812      	ldrh	r2, [r2, #0]
 8001eb2:	60da      	str	r2, [r3, #12]
 8001eb4:	e05e      	b.n	8001f74 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8001eb6:	231a      	movs	r3, #26
 8001eb8:	2220      	movs	r2, #32
 8001eba:	189b      	adds	r3, r3, r2
 8001ebc:	19db      	adds	r3, r3, r7
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	701a      	strb	r2, [r3, #0]
 8001ec2:	e057      	b.n	8001f74 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001ec4:	231b      	movs	r3, #27
 8001ec6:	2220      	movs	r2, #32
 8001ec8:	189b      	adds	r3, r3, r2
 8001eca:	19db      	adds	r3, r3, r7
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d015      	beq.n	8001efe <UART_SetConfig+0x442>
 8001ed2:	dc18      	bgt.n	8001f06 <UART_SetConfig+0x44a>
 8001ed4:	2b04      	cmp	r3, #4
 8001ed6:	d00d      	beq.n	8001ef4 <UART_SetConfig+0x438>
 8001ed8:	dc15      	bgt.n	8001f06 <UART_SetConfig+0x44a>
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d002      	beq.n	8001ee4 <UART_SetConfig+0x428>
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d005      	beq.n	8001eee <UART_SetConfig+0x432>
 8001ee2:	e010      	b.n	8001f06 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ee4:	f7ff fce2 	bl	80018ac <HAL_RCC_GetPCLK1Freq>
 8001ee8:	0003      	movs	r3, r0
 8001eea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001eec:	e014      	b.n	8001f18 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001eee:	4b2e      	ldr	r3, [pc, #184]	; (8001fa8 <UART_SetConfig+0x4ec>)
 8001ef0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001ef2:	e011      	b.n	8001f18 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ef4:	f7ff fc4e 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001efc:	e00c      	b.n	8001f18 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001efe:	2380      	movs	r3, #128	; 0x80
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001f04:	e008      	b.n	8001f18 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8001f0a:	231a      	movs	r3, #26
 8001f0c:	2220      	movs	r2, #32
 8001f0e:	189b      	adds	r3, r3, r2
 8001f10:	19db      	adds	r3, r3, r7
 8001f12:	2201      	movs	r2, #1
 8001f14:	701a      	strb	r2, [r3, #0]
        break;
 8001f16:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d02a      	beq.n	8001f74 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <UART_SetConfig+0x4e8>)
 8001f24:	0052      	lsls	r2, r2, #1
 8001f26:	5ad3      	ldrh	r3, [r2, r3]
 8001f28:	0019      	movs	r1, r3
 8001f2a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001f2c:	f7fe f8ea 	bl	8000104 <__udivsi3>
 8001f30:	0003      	movs	r3, r0
 8001f32:	001a      	movs	r2, r3
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	18d2      	adds	r2, r2, r3
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	0019      	movs	r1, r3
 8001f42:	0010      	movs	r0, r2
 8001f44:	f7fe f8de 	bl	8000104 <__udivsi3>
 8001f48:	0003      	movs	r3, r0
 8001f4a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f4e:	2b0f      	cmp	r3, #15
 8001f50:	d90a      	bls.n	8001f68 <UART_SetConfig+0x4ac>
 8001f52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	025b      	lsls	r3, r3, #9
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d205      	bcs.n	8001f68 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	e005      	b.n	8001f74 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8001f68:	231a      	movs	r3, #26
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	189b      	adds	r3, r3, r2
 8001f6e:	19db      	adds	r3, r3, r7
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	226a      	movs	r2, #106	; 0x6a
 8001f78:	2101      	movs	r1, #1
 8001f7a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7e:	2268      	movs	r2, #104	; 0x68
 8001f80:	2101      	movs	r1, #1
 8001f82:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f86:	2200      	movs	r2, #0
 8001f88:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8001f90:	231a      	movs	r3, #26
 8001f92:	2220      	movs	r2, #32
 8001f94:	189b      	adds	r3, r3, r2
 8001f96:	19db      	adds	r3, r3, r7
 8001f98:	781b      	ldrb	r3, [r3, #0]
}
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	b010      	add	sp, #64	; 0x40
 8001fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	080030e8 	.word	0x080030e8
 8001fa8:	00f42400 	.word	0x00f42400

08001fac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d00b      	beq.n	8001fd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4a4a      	ldr	r2, [pc, #296]	; (80020f0 <UART_AdvFeatureConfig+0x144>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	0019      	movs	r1, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d00b      	beq.n	8001ff8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	4a43      	ldr	r2, [pc, #268]	; (80020f4 <UART_AdvFeatureConfig+0x148>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	0019      	movs	r1, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	2204      	movs	r2, #4
 8001ffe:	4013      	ands	r3, r2
 8002000:	d00b      	beq.n	800201a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	4a3b      	ldr	r2, [pc, #236]	; (80020f8 <UART_AdvFeatureConfig+0x14c>)
 800200a:	4013      	ands	r3, r2
 800200c:	0019      	movs	r1, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201e:	2208      	movs	r2, #8
 8002020:	4013      	ands	r3, r2
 8002022:	d00b      	beq.n	800203c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4a34      	ldr	r2, [pc, #208]	; (80020fc <UART_AdvFeatureConfig+0x150>)
 800202c:	4013      	ands	r3, r2
 800202e:	0019      	movs	r1, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	2210      	movs	r2, #16
 8002042:	4013      	ands	r3, r2
 8002044:	d00b      	beq.n	800205e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	4a2c      	ldr	r2, [pc, #176]	; (8002100 <UART_AdvFeatureConfig+0x154>)
 800204e:	4013      	ands	r3, r2
 8002050:	0019      	movs	r1, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002062:	2220      	movs	r2, #32
 8002064:	4013      	ands	r3, r2
 8002066:	d00b      	beq.n	8002080 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	4a25      	ldr	r2, [pc, #148]	; (8002104 <UART_AdvFeatureConfig+0x158>)
 8002070:	4013      	ands	r3, r2
 8002072:	0019      	movs	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	430a      	orrs	r2, r1
 800207e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	2240      	movs	r2, #64	; 0x40
 8002086:	4013      	ands	r3, r2
 8002088:	d01d      	beq.n	80020c6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	4a1d      	ldr	r2, [pc, #116]	; (8002108 <UART_AdvFeatureConfig+0x15c>)
 8002092:	4013      	ands	r3, r2
 8002094:	0019      	movs	r1, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	035b      	lsls	r3, r3, #13
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d10b      	bne.n	80020c6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a15      	ldr	r2, [pc, #84]	; (800210c <UART_AdvFeatureConfig+0x160>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	430a      	orrs	r2, r1
 80020c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ca:	2280      	movs	r2, #128	; 0x80
 80020cc:	4013      	ands	r3, r2
 80020ce:	d00b      	beq.n	80020e8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4a0e      	ldr	r2, [pc, #56]	; (8002110 <UART_AdvFeatureConfig+0x164>)
 80020d8:	4013      	ands	r3, r2
 80020da:	0019      	movs	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	605a      	str	r2, [r3, #4]
  }
}
 80020e8:	46c0      	nop			; (mov r8, r8)
 80020ea:	46bd      	mov	sp, r7
 80020ec:	b002      	add	sp, #8
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	fffdffff 	.word	0xfffdffff
 80020f4:	fffeffff 	.word	0xfffeffff
 80020f8:	fffbffff 	.word	0xfffbffff
 80020fc:	ffff7fff 	.word	0xffff7fff
 8002100:	ffffefff 	.word	0xffffefff
 8002104:	ffffdfff 	.word	0xffffdfff
 8002108:	ffefffff 	.word	0xffefffff
 800210c:	ff9fffff 	.word	0xff9fffff
 8002110:	fff7ffff 	.word	0xfff7ffff

08002114 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af02      	add	r7, sp, #8
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2290      	movs	r2, #144	; 0x90
 8002120:	2100      	movs	r1, #0
 8002122:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002124:	f7fe fc66 	bl	80009f4 <HAL_GetTick>
 8002128:	0003      	movs	r3, r0
 800212a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2208      	movs	r2, #8
 8002134:	4013      	ands	r3, r2
 8002136:	2b08      	cmp	r3, #8
 8002138:	d10c      	bne.n	8002154 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2280      	movs	r2, #128	; 0x80
 800213e:	0391      	lsls	r1, r2, #14
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	4a1a      	ldr	r2, [pc, #104]	; (80021ac <UART_CheckIdleState+0x98>)
 8002144:	9200      	str	r2, [sp, #0]
 8002146:	2200      	movs	r2, #0
 8002148:	f000 f832 	bl	80021b0 <UART_WaitOnFlagUntilTimeout>
 800214c:	1e03      	subs	r3, r0, #0
 800214e:	d001      	beq.n	8002154 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e026      	b.n	80021a2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2204      	movs	r2, #4
 800215c:	4013      	ands	r3, r2
 800215e:	2b04      	cmp	r3, #4
 8002160:	d10c      	bne.n	800217c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2280      	movs	r2, #128	; 0x80
 8002166:	03d1      	lsls	r1, r2, #15
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	4a10      	ldr	r2, [pc, #64]	; (80021ac <UART_CheckIdleState+0x98>)
 800216c:	9200      	str	r2, [sp, #0]
 800216e:	2200      	movs	r2, #0
 8002170:	f000 f81e 	bl	80021b0 <UART_WaitOnFlagUntilTimeout>
 8002174:	1e03      	subs	r3, r0, #0
 8002176:	d001      	beq.n	800217c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e012      	b.n	80021a2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2288      	movs	r2, #136	; 0x88
 8002180:	2120      	movs	r1, #32
 8002182:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	228c      	movs	r2, #140	; 0x8c
 8002188:	2120      	movs	r1, #32
 800218a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2284      	movs	r2, #132	; 0x84
 800219c:	2100      	movs	r1, #0
 800219e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	0018      	movs	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	b004      	add	sp, #16
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	01ffffff 	.word	0x01ffffff

080021b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b094      	sub	sp, #80	; 0x50
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	1dfb      	adds	r3, r7, #7
 80021be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021c0:	e0a7      	b.n	8002312 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021c4:	3301      	adds	r3, #1
 80021c6:	d100      	bne.n	80021ca <UART_WaitOnFlagUntilTimeout+0x1a>
 80021c8:	e0a3      	b.n	8002312 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ca:	f7fe fc13 	bl	80009f4 <HAL_GetTick>
 80021ce:	0002      	movs	r2, r0
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d302      	bcc.n	80021e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80021da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d13f      	bne.n	8002260 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021e0:	f3ef 8310 	mrs	r3, PRIMASK
 80021e4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80021e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80021e8:	647b      	str	r3, [r7, #68]	; 0x44
 80021ea:	2301      	movs	r3, #1
 80021ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f0:	f383 8810 	msr	PRIMASK, r3
}
 80021f4:	46c0      	nop			; (mov r8, r8)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	494e      	ldr	r1, [pc, #312]	; (800233c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002202:	400a      	ands	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002208:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800220a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800220c:	f383 8810 	msr	PRIMASK, r3
}
 8002210:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002212:	f3ef 8310 	mrs	r3, PRIMASK
 8002216:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800221a:	643b      	str	r3, [r7, #64]	; 0x40
 800221c:	2301      	movs	r3, #1
 800221e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002222:	f383 8810 	msr	PRIMASK, r3
}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2101      	movs	r1, #1
 8002234:	438a      	bics	r2, r1
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800223a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800223c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800223e:	f383 8810 	msr	PRIMASK, r3
}
 8002242:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2288      	movs	r2, #136	; 0x88
 8002248:	2120      	movs	r1, #32
 800224a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	228c      	movs	r2, #140	; 0x8c
 8002250:	2120      	movs	r1, #32
 8002252:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2284      	movs	r2, #132	; 0x84
 8002258:	2100      	movs	r1, #0
 800225a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e069      	b.n	8002334 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2204      	movs	r2, #4
 8002268:	4013      	ands	r3, r2
 800226a:	d052      	beq.n	8002312 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	69da      	ldr	r2, [r3, #28]
 8002272:	2380      	movs	r3, #128	; 0x80
 8002274:	011b      	lsls	r3, r3, #4
 8002276:	401a      	ands	r2, r3
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	429a      	cmp	r2, r3
 800227e:	d148      	bne.n	8002312 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2280      	movs	r2, #128	; 0x80
 8002286:	0112      	lsls	r2, r2, #4
 8002288:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800228a:	f3ef 8310 	mrs	r3, PRIMASK
 800228e:	613b      	str	r3, [r7, #16]
  return(result);
 8002290:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002292:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002294:	2301      	movs	r3, #1
 8002296:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	f383 8810 	msr	PRIMASK, r3
}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4924      	ldr	r1, [pc, #144]	; (800233c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80022ac:	400a      	ands	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f383 8810 	msr	PRIMASK, r3
}
 80022ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022bc:	f3ef 8310 	mrs	r3, PRIMASK
 80022c0:	61fb      	str	r3, [r7, #28]
  return(result);
 80022c2:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80022c6:	2301      	movs	r3, #1
 80022c8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	f383 8810 	msr	PRIMASK, r3
}
 80022d0:	46c0      	nop			; (mov r8, r8)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2101      	movs	r1, #1
 80022de:	438a      	bics	r2, r1
 80022e0:	609a      	str	r2, [r3, #8]
 80022e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022e4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e8:	f383 8810 	msr	PRIMASK, r3
}
 80022ec:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2288      	movs	r2, #136	; 0x88
 80022f2:	2120      	movs	r1, #32
 80022f4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	228c      	movs	r2, #140	; 0x8c
 80022fa:	2120      	movs	r1, #32
 80022fc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2290      	movs	r2, #144	; 0x90
 8002302:	2120      	movs	r1, #32
 8002304:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2284      	movs	r2, #132	; 0x84
 800230a:	2100      	movs	r1, #0
 800230c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e010      	b.n	8002334 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	4013      	ands	r3, r2
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	425a      	negs	r2, r3
 8002322:	4153      	adcs	r3, r2
 8002324:	b2db      	uxtb	r3, r3
 8002326:	001a      	movs	r2, r3
 8002328:	1dfb      	adds	r3, r7, #7
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	429a      	cmp	r2, r3
 800232e:	d100      	bne.n	8002332 <UART_WaitOnFlagUntilTimeout+0x182>
 8002330:	e747      	b.n	80021c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	0018      	movs	r0, r3
 8002336:	46bd      	mov	sp, r7
 8002338:	b014      	add	sp, #80	; 0x50
 800233a:	bd80      	pop	{r7, pc}
 800233c:	fffffe5f 	.word	0xfffffe5f

08002340 <LL_GPIO_SetPinMode>:
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6819      	ldr	r1, [r3, #0]
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	435b      	muls	r3, r3
 8002354:	001a      	movs	r2, r3
 8002356:	0013      	movs	r3, r2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	189b      	adds	r3, r3, r2
 800235c:	43db      	mvns	r3, r3
 800235e:	400b      	ands	r3, r1
 8002360:	001a      	movs	r2, r3
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	435b      	muls	r3, r3
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	434b      	muls	r3, r1
 800236a:	431a      	orrs	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	601a      	str	r2, [r3, #0]
}
 8002370:	46c0      	nop			; (mov r8, r8)
 8002372:	46bd      	mov	sp, r7
 8002374:	b004      	add	sp, #16
 8002376:	bd80      	pop	{r7, pc}

08002378 <LL_GPIO_SetPinOutputType>:
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	43d2      	mvns	r2, r2
 800238c:	401a      	ands	r2, r3
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	434b      	muls	r3, r1
 8002394:	431a      	orrs	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	605a      	str	r2, [r3, #4]
}
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	46bd      	mov	sp, r7
 800239e:	b004      	add	sp, #16
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <LL_GPIO_SetPinSpeed>:
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b084      	sub	sp, #16
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6899      	ldr	r1, [r3, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	435b      	muls	r3, r3
 80023b6:	001a      	movs	r2, r3
 80023b8:	0013      	movs	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	189b      	adds	r3, r3, r2
 80023be:	43db      	mvns	r3, r3
 80023c0:	400b      	ands	r3, r1
 80023c2:	001a      	movs	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	435b      	muls	r3, r3
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	434b      	muls	r3, r1
 80023cc:	431a      	orrs	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	609a      	str	r2, [r3, #8]
}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	46bd      	mov	sp, r7
 80023d6:	b004      	add	sp, #16
 80023d8:	bd80      	pop	{r7, pc}

080023da <LL_GPIO_SetPinPull>:
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b084      	sub	sp, #16
 80023de:	af00      	add	r7, sp, #0
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	68d9      	ldr	r1, [r3, #12]
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	435b      	muls	r3, r3
 80023ee:	001a      	movs	r2, r3
 80023f0:	0013      	movs	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	189b      	adds	r3, r3, r2
 80023f6:	43db      	mvns	r3, r3
 80023f8:	400b      	ands	r3, r1
 80023fa:	001a      	movs	r2, r3
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	435b      	muls	r3, r3
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	434b      	muls	r3, r1
 8002404:	431a      	orrs	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	60da      	str	r2, [r3, #12]
}
 800240a:	46c0      	nop			; (mov r8, r8)
 800240c:	46bd      	mov	sp, r7
 800240e:	b004      	add	sp, #16
 8002410:	bd80      	pop	{r7, pc}

08002412 <LL_GPIO_SetAFPin_0_7>:
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	60f8      	str	r0, [r7, #12]
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a19      	ldr	r1, [r3, #32]
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	435b      	muls	r3, r3
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	4353      	muls	r3, r2
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	435a      	muls	r2, r3
 800242e:	0013      	movs	r3, r2
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	1a9b      	subs	r3, r3, r2
 8002434:	43db      	mvns	r3, r3
 8002436:	400b      	ands	r3, r1
 8002438:	001a      	movs	r2, r3
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	435b      	muls	r3, r3
 800243e:	68b9      	ldr	r1, [r7, #8]
 8002440:	434b      	muls	r3, r1
 8002442:	68b9      	ldr	r1, [r7, #8]
 8002444:	434b      	muls	r3, r1
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	434b      	muls	r3, r1
 800244a:	431a      	orrs	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	621a      	str	r2, [r3, #32]
}
 8002450:	46c0      	nop			; (mov r8, r8)
 8002452:	46bd      	mov	sp, r7
 8002454:	b004      	add	sp, #16
 8002456:	bd80      	pop	{r7, pc}

08002458 <LL_GPIO_SetAFPin_8_15>:
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	0a1b      	lsrs	r3, r3, #8
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	0a12      	lsrs	r2, r2, #8
 8002470:	4353      	muls	r3, r2
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	0a12      	lsrs	r2, r2, #8
 8002476:	4353      	muls	r3, r2
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	0a12      	lsrs	r2, r2, #8
 800247c:	435a      	muls	r2, r3
 800247e:	0013      	movs	r3, r2
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	43db      	mvns	r3, r3
 8002486:	400b      	ands	r3, r1
 8002488:	001a      	movs	r2, r3
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	0a1b      	lsrs	r3, r3, #8
 800248e:	68b9      	ldr	r1, [r7, #8]
 8002490:	0a09      	lsrs	r1, r1, #8
 8002492:	434b      	muls	r3, r1
 8002494:	68b9      	ldr	r1, [r7, #8]
 8002496:	0a09      	lsrs	r1, r1, #8
 8002498:	434b      	muls	r3, r1
 800249a:	68b9      	ldr	r1, [r7, #8]
 800249c:	0a09      	lsrs	r1, r1, #8
 800249e:	434b      	muls	r3, r1
 80024a0:	6879      	ldr	r1, [r7, #4]
 80024a2:	434b      	muls	r3, r1
 80024a4:	431a      	orrs	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	46bd      	mov	sp, r7
 80024ae:	b004      	add	sp, #16
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b084      	sub	sp, #16
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
 80024ba:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80024c0:	e047      	b.n	8002552 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2101      	movs	r1, #1
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	4091      	lsls	r1, r2
 80024cc:	000a      	movs	r2, r1
 80024ce:	4013      	ands	r3, r2
 80024d0:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d039      	beq.n	800254c <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d003      	beq.n	80024e8 <LL_GPIO_Init+0x36>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d10d      	bne.n	8002504 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	0018      	movs	r0, r3
 80024f2:	f7ff ff56 	bl	80023a2 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	68b9      	ldr	r1, [r7, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	0018      	movs	r0, r3
 8002500:	f7ff ff3a 	bl	8002378 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	691a      	ldr	r2, [r3, #16]
 8002508:	68b9      	ldr	r1, [r7, #8]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	0018      	movs	r0, r3
 800250e:	f7ff ff64 	bl	80023da <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d111      	bne.n	800253e <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2bff      	cmp	r3, #255	; 0xff
 800251e:	d807      	bhi.n	8002530 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	695a      	ldr	r2, [r3, #20]
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	0018      	movs	r0, r3
 800252a:	f7ff ff72 	bl	8002412 <LL_GPIO_SetAFPin_0_7>
 800252e:	e006      	b.n	800253e <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	695a      	ldr	r2, [r3, #20]
 8002534:	68b9      	ldr	r1, [r7, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	0018      	movs	r0, r3
 800253a:	f7ff ff8d 	bl	8002458 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	68b9      	ldr	r1, [r7, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	0018      	movs	r0, r3
 8002548:	f7ff fefa 	bl	8002340 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	3301      	adds	r3, #1
 8002550:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	40da      	lsrs	r2, r3
 800255a:	1e13      	subs	r3, r2, #0
 800255c:	d1b1      	bne.n	80024c2 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800255e:	2300      	movs	r3, #0
}
 8002560:	0018      	movs	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	b004      	add	sp, #16
 8002566:	bd80      	pop	{r7, pc}

08002568 <__errno>:
 8002568:	4b01      	ldr	r3, [pc, #4]	; (8002570 <__errno+0x8>)
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	4770      	bx	lr
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	2000000c 	.word	0x2000000c

08002574 <__libc_init_array>:
 8002574:	b570      	push	{r4, r5, r6, lr}
 8002576:	2600      	movs	r6, #0
 8002578:	4d0c      	ldr	r5, [pc, #48]	; (80025ac <__libc_init_array+0x38>)
 800257a:	4c0d      	ldr	r4, [pc, #52]	; (80025b0 <__libc_init_array+0x3c>)
 800257c:	1b64      	subs	r4, r4, r5
 800257e:	10a4      	asrs	r4, r4, #2
 8002580:	42a6      	cmp	r6, r4
 8002582:	d109      	bne.n	8002598 <__libc_init_array+0x24>
 8002584:	2600      	movs	r6, #0
 8002586:	f000 fd6b 	bl	8003060 <_init>
 800258a:	4d0a      	ldr	r5, [pc, #40]	; (80025b4 <__libc_init_array+0x40>)
 800258c:	4c0a      	ldr	r4, [pc, #40]	; (80025b8 <__libc_init_array+0x44>)
 800258e:	1b64      	subs	r4, r4, r5
 8002590:	10a4      	asrs	r4, r4, #2
 8002592:	42a6      	cmp	r6, r4
 8002594:	d105      	bne.n	80025a2 <__libc_init_array+0x2e>
 8002596:	bd70      	pop	{r4, r5, r6, pc}
 8002598:	00b3      	lsls	r3, r6, #2
 800259a:	58eb      	ldr	r3, [r5, r3]
 800259c:	4798      	blx	r3
 800259e:	3601      	adds	r6, #1
 80025a0:	e7ee      	b.n	8002580 <__libc_init_array+0xc>
 80025a2:	00b3      	lsls	r3, r6, #2
 80025a4:	58eb      	ldr	r3, [r5, r3]
 80025a6:	4798      	blx	r3
 80025a8:	3601      	adds	r6, #1
 80025aa:	e7f2      	b.n	8002592 <__libc_init_array+0x1e>
 80025ac:	0800316c 	.word	0x0800316c
 80025b0:	0800316c 	.word	0x0800316c
 80025b4:	0800316c 	.word	0x0800316c
 80025b8:	08003170 	.word	0x08003170

080025bc <memset>:
 80025bc:	0003      	movs	r3, r0
 80025be:	1882      	adds	r2, r0, r2
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d100      	bne.n	80025c6 <memset+0xa>
 80025c4:	4770      	bx	lr
 80025c6:	7019      	strb	r1, [r3, #0]
 80025c8:	3301      	adds	r3, #1
 80025ca:	e7f9      	b.n	80025c0 <memset+0x4>

080025cc <_puts_r>:
 80025cc:	b570      	push	{r4, r5, r6, lr}
 80025ce:	0005      	movs	r5, r0
 80025d0:	000e      	movs	r6, r1
 80025d2:	2800      	cmp	r0, #0
 80025d4:	d004      	beq.n	80025e0 <_puts_r+0x14>
 80025d6:	6983      	ldr	r3, [r0, #24]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <_puts_r+0x14>
 80025dc:	f000 fa6e 	bl	8002abc <__sinit>
 80025e0:	69ab      	ldr	r3, [r5, #24]
 80025e2:	68ac      	ldr	r4, [r5, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d102      	bne.n	80025ee <_puts_r+0x22>
 80025e8:	0028      	movs	r0, r5
 80025ea:	f000 fa67 	bl	8002abc <__sinit>
 80025ee:	4b2d      	ldr	r3, [pc, #180]	; (80026a4 <_puts_r+0xd8>)
 80025f0:	429c      	cmp	r4, r3
 80025f2:	d122      	bne.n	800263a <_puts_r+0x6e>
 80025f4:	686c      	ldr	r4, [r5, #4]
 80025f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80025f8:	07db      	lsls	r3, r3, #31
 80025fa:	d405      	bmi.n	8002608 <_puts_r+0x3c>
 80025fc:	89a3      	ldrh	r3, [r4, #12]
 80025fe:	059b      	lsls	r3, r3, #22
 8002600:	d402      	bmi.n	8002608 <_puts_r+0x3c>
 8002602:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002604:	f000 fafb 	bl	8002bfe <__retarget_lock_acquire_recursive>
 8002608:	89a3      	ldrh	r3, [r4, #12]
 800260a:	071b      	lsls	r3, r3, #28
 800260c:	d502      	bpl.n	8002614 <_puts_r+0x48>
 800260e:	6923      	ldr	r3, [r4, #16]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d129      	bne.n	8002668 <_puts_r+0x9c>
 8002614:	0021      	movs	r1, r4
 8002616:	0028      	movs	r0, r5
 8002618:	f000 f8aa 	bl	8002770 <__swsetup_r>
 800261c:	2800      	cmp	r0, #0
 800261e:	d023      	beq.n	8002668 <_puts_r+0x9c>
 8002620:	2501      	movs	r5, #1
 8002622:	426d      	negs	r5, r5
 8002624:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002626:	07db      	lsls	r3, r3, #31
 8002628:	d405      	bmi.n	8002636 <_puts_r+0x6a>
 800262a:	89a3      	ldrh	r3, [r4, #12]
 800262c:	059b      	lsls	r3, r3, #22
 800262e:	d402      	bmi.n	8002636 <_puts_r+0x6a>
 8002630:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002632:	f000 fae5 	bl	8002c00 <__retarget_lock_release_recursive>
 8002636:	0028      	movs	r0, r5
 8002638:	bd70      	pop	{r4, r5, r6, pc}
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <_puts_r+0xdc>)
 800263c:	429c      	cmp	r4, r3
 800263e:	d101      	bne.n	8002644 <_puts_r+0x78>
 8002640:	68ac      	ldr	r4, [r5, #8]
 8002642:	e7d8      	b.n	80025f6 <_puts_r+0x2a>
 8002644:	4b19      	ldr	r3, [pc, #100]	; (80026ac <_puts_r+0xe0>)
 8002646:	429c      	cmp	r4, r3
 8002648:	d1d5      	bne.n	80025f6 <_puts_r+0x2a>
 800264a:	68ec      	ldr	r4, [r5, #12]
 800264c:	e7d3      	b.n	80025f6 <_puts_r+0x2a>
 800264e:	3601      	adds	r6, #1
 8002650:	60a3      	str	r3, [r4, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	da04      	bge.n	8002660 <_puts_r+0x94>
 8002656:	69a2      	ldr	r2, [r4, #24]
 8002658:	429a      	cmp	r2, r3
 800265a:	dc16      	bgt.n	800268a <_puts_r+0xbe>
 800265c:	290a      	cmp	r1, #10
 800265e:	d014      	beq.n	800268a <_puts_r+0xbe>
 8002660:	6823      	ldr	r3, [r4, #0]
 8002662:	1c5a      	adds	r2, r3, #1
 8002664:	6022      	str	r2, [r4, #0]
 8002666:	7019      	strb	r1, [r3, #0]
 8002668:	68a3      	ldr	r3, [r4, #8]
 800266a:	7831      	ldrb	r1, [r6, #0]
 800266c:	3b01      	subs	r3, #1
 800266e:	2900      	cmp	r1, #0
 8002670:	d1ed      	bne.n	800264e <_puts_r+0x82>
 8002672:	60a3      	str	r3, [r4, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	da0f      	bge.n	8002698 <_puts_r+0xcc>
 8002678:	0028      	movs	r0, r5
 800267a:	0022      	movs	r2, r4
 800267c:	310a      	adds	r1, #10
 800267e:	f000 f821 	bl	80026c4 <__swbuf_r>
 8002682:	250a      	movs	r5, #10
 8002684:	1c43      	adds	r3, r0, #1
 8002686:	d1cd      	bne.n	8002624 <_puts_r+0x58>
 8002688:	e7ca      	b.n	8002620 <_puts_r+0x54>
 800268a:	0022      	movs	r2, r4
 800268c:	0028      	movs	r0, r5
 800268e:	f000 f819 	bl	80026c4 <__swbuf_r>
 8002692:	1c43      	adds	r3, r0, #1
 8002694:	d1e8      	bne.n	8002668 <_puts_r+0x9c>
 8002696:	e7c3      	b.n	8002620 <_puts_r+0x54>
 8002698:	250a      	movs	r5, #10
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	1c5a      	adds	r2, r3, #1
 800269e:	6022      	str	r2, [r4, #0]
 80026a0:	701d      	strb	r5, [r3, #0]
 80026a2:	e7bf      	b.n	8002624 <_puts_r+0x58>
 80026a4:	08003124 	.word	0x08003124
 80026a8:	08003144 	.word	0x08003144
 80026ac:	08003104 	.word	0x08003104

080026b0 <puts>:
 80026b0:	b510      	push	{r4, lr}
 80026b2:	4b03      	ldr	r3, [pc, #12]	; (80026c0 <puts+0x10>)
 80026b4:	0001      	movs	r1, r0
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	f7ff ff88 	bl	80025cc <_puts_r>
 80026bc:	bd10      	pop	{r4, pc}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	2000000c 	.word	0x2000000c

080026c4 <__swbuf_r>:
 80026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c6:	0005      	movs	r5, r0
 80026c8:	000e      	movs	r6, r1
 80026ca:	0014      	movs	r4, r2
 80026cc:	2800      	cmp	r0, #0
 80026ce:	d004      	beq.n	80026da <__swbuf_r+0x16>
 80026d0:	6983      	ldr	r3, [r0, #24]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <__swbuf_r+0x16>
 80026d6:	f000 f9f1 	bl	8002abc <__sinit>
 80026da:	4b22      	ldr	r3, [pc, #136]	; (8002764 <__swbuf_r+0xa0>)
 80026dc:	429c      	cmp	r4, r3
 80026de:	d12e      	bne.n	800273e <__swbuf_r+0x7a>
 80026e0:	686c      	ldr	r4, [r5, #4]
 80026e2:	69a3      	ldr	r3, [r4, #24]
 80026e4:	60a3      	str	r3, [r4, #8]
 80026e6:	89a3      	ldrh	r3, [r4, #12]
 80026e8:	071b      	lsls	r3, r3, #28
 80026ea:	d532      	bpl.n	8002752 <__swbuf_r+0x8e>
 80026ec:	6923      	ldr	r3, [r4, #16]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d02f      	beq.n	8002752 <__swbuf_r+0x8e>
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	6922      	ldr	r2, [r4, #16]
 80026f6:	b2f7      	uxtb	r7, r6
 80026f8:	1a98      	subs	r0, r3, r2
 80026fa:	6963      	ldr	r3, [r4, #20]
 80026fc:	b2f6      	uxtb	r6, r6
 80026fe:	4283      	cmp	r3, r0
 8002700:	dc05      	bgt.n	800270e <__swbuf_r+0x4a>
 8002702:	0021      	movs	r1, r4
 8002704:	0028      	movs	r0, r5
 8002706:	f000 f937 	bl	8002978 <_fflush_r>
 800270a:	2800      	cmp	r0, #0
 800270c:	d127      	bne.n	800275e <__swbuf_r+0x9a>
 800270e:	68a3      	ldr	r3, [r4, #8]
 8002710:	3001      	adds	r0, #1
 8002712:	3b01      	subs	r3, #1
 8002714:	60a3      	str	r3, [r4, #8]
 8002716:	6823      	ldr	r3, [r4, #0]
 8002718:	1c5a      	adds	r2, r3, #1
 800271a:	6022      	str	r2, [r4, #0]
 800271c:	701f      	strb	r7, [r3, #0]
 800271e:	6963      	ldr	r3, [r4, #20]
 8002720:	4283      	cmp	r3, r0
 8002722:	d004      	beq.n	800272e <__swbuf_r+0x6a>
 8002724:	89a3      	ldrh	r3, [r4, #12]
 8002726:	07db      	lsls	r3, r3, #31
 8002728:	d507      	bpl.n	800273a <__swbuf_r+0x76>
 800272a:	2e0a      	cmp	r6, #10
 800272c:	d105      	bne.n	800273a <__swbuf_r+0x76>
 800272e:	0021      	movs	r1, r4
 8002730:	0028      	movs	r0, r5
 8002732:	f000 f921 	bl	8002978 <_fflush_r>
 8002736:	2800      	cmp	r0, #0
 8002738:	d111      	bne.n	800275e <__swbuf_r+0x9a>
 800273a:	0030      	movs	r0, r6
 800273c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800273e:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <__swbuf_r+0xa4>)
 8002740:	429c      	cmp	r4, r3
 8002742:	d101      	bne.n	8002748 <__swbuf_r+0x84>
 8002744:	68ac      	ldr	r4, [r5, #8]
 8002746:	e7cc      	b.n	80026e2 <__swbuf_r+0x1e>
 8002748:	4b08      	ldr	r3, [pc, #32]	; (800276c <__swbuf_r+0xa8>)
 800274a:	429c      	cmp	r4, r3
 800274c:	d1c9      	bne.n	80026e2 <__swbuf_r+0x1e>
 800274e:	68ec      	ldr	r4, [r5, #12]
 8002750:	e7c7      	b.n	80026e2 <__swbuf_r+0x1e>
 8002752:	0021      	movs	r1, r4
 8002754:	0028      	movs	r0, r5
 8002756:	f000 f80b 	bl	8002770 <__swsetup_r>
 800275a:	2800      	cmp	r0, #0
 800275c:	d0c9      	beq.n	80026f2 <__swbuf_r+0x2e>
 800275e:	2601      	movs	r6, #1
 8002760:	4276      	negs	r6, r6
 8002762:	e7ea      	b.n	800273a <__swbuf_r+0x76>
 8002764:	08003124 	.word	0x08003124
 8002768:	08003144 	.word	0x08003144
 800276c:	08003104 	.word	0x08003104

08002770 <__swsetup_r>:
 8002770:	4b37      	ldr	r3, [pc, #220]	; (8002850 <__swsetup_r+0xe0>)
 8002772:	b570      	push	{r4, r5, r6, lr}
 8002774:	681d      	ldr	r5, [r3, #0]
 8002776:	0006      	movs	r6, r0
 8002778:	000c      	movs	r4, r1
 800277a:	2d00      	cmp	r5, #0
 800277c:	d005      	beq.n	800278a <__swsetup_r+0x1a>
 800277e:	69ab      	ldr	r3, [r5, #24]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d102      	bne.n	800278a <__swsetup_r+0x1a>
 8002784:	0028      	movs	r0, r5
 8002786:	f000 f999 	bl	8002abc <__sinit>
 800278a:	4b32      	ldr	r3, [pc, #200]	; (8002854 <__swsetup_r+0xe4>)
 800278c:	429c      	cmp	r4, r3
 800278e:	d10f      	bne.n	80027b0 <__swsetup_r+0x40>
 8002790:	686c      	ldr	r4, [r5, #4]
 8002792:	230c      	movs	r3, #12
 8002794:	5ee2      	ldrsh	r2, [r4, r3]
 8002796:	b293      	uxth	r3, r2
 8002798:	0711      	lsls	r1, r2, #28
 800279a:	d42d      	bmi.n	80027f8 <__swsetup_r+0x88>
 800279c:	06d9      	lsls	r1, r3, #27
 800279e:	d411      	bmi.n	80027c4 <__swsetup_r+0x54>
 80027a0:	2309      	movs	r3, #9
 80027a2:	2001      	movs	r0, #1
 80027a4:	6033      	str	r3, [r6, #0]
 80027a6:	3337      	adds	r3, #55	; 0x37
 80027a8:	4313      	orrs	r3, r2
 80027aa:	81a3      	strh	r3, [r4, #12]
 80027ac:	4240      	negs	r0, r0
 80027ae:	bd70      	pop	{r4, r5, r6, pc}
 80027b0:	4b29      	ldr	r3, [pc, #164]	; (8002858 <__swsetup_r+0xe8>)
 80027b2:	429c      	cmp	r4, r3
 80027b4:	d101      	bne.n	80027ba <__swsetup_r+0x4a>
 80027b6:	68ac      	ldr	r4, [r5, #8]
 80027b8:	e7eb      	b.n	8002792 <__swsetup_r+0x22>
 80027ba:	4b28      	ldr	r3, [pc, #160]	; (800285c <__swsetup_r+0xec>)
 80027bc:	429c      	cmp	r4, r3
 80027be:	d1e8      	bne.n	8002792 <__swsetup_r+0x22>
 80027c0:	68ec      	ldr	r4, [r5, #12]
 80027c2:	e7e6      	b.n	8002792 <__swsetup_r+0x22>
 80027c4:	075b      	lsls	r3, r3, #29
 80027c6:	d513      	bpl.n	80027f0 <__swsetup_r+0x80>
 80027c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027ca:	2900      	cmp	r1, #0
 80027cc:	d008      	beq.n	80027e0 <__swsetup_r+0x70>
 80027ce:	0023      	movs	r3, r4
 80027d0:	3344      	adds	r3, #68	; 0x44
 80027d2:	4299      	cmp	r1, r3
 80027d4:	d002      	beq.n	80027dc <__swsetup_r+0x6c>
 80027d6:	0030      	movs	r0, r6
 80027d8:	f000 fa80 	bl	8002cdc <_free_r>
 80027dc:	2300      	movs	r3, #0
 80027de:	6363      	str	r3, [r4, #52]	; 0x34
 80027e0:	2224      	movs	r2, #36	; 0x24
 80027e2:	89a3      	ldrh	r3, [r4, #12]
 80027e4:	4393      	bics	r3, r2
 80027e6:	81a3      	strh	r3, [r4, #12]
 80027e8:	2300      	movs	r3, #0
 80027ea:	6063      	str	r3, [r4, #4]
 80027ec:	6923      	ldr	r3, [r4, #16]
 80027ee:	6023      	str	r3, [r4, #0]
 80027f0:	2308      	movs	r3, #8
 80027f2:	89a2      	ldrh	r2, [r4, #12]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	81a3      	strh	r3, [r4, #12]
 80027f8:	6923      	ldr	r3, [r4, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10b      	bne.n	8002816 <__swsetup_r+0xa6>
 80027fe:	21a0      	movs	r1, #160	; 0xa0
 8002800:	2280      	movs	r2, #128	; 0x80
 8002802:	89a3      	ldrh	r3, [r4, #12]
 8002804:	0089      	lsls	r1, r1, #2
 8002806:	0092      	lsls	r2, r2, #2
 8002808:	400b      	ands	r3, r1
 800280a:	4293      	cmp	r3, r2
 800280c:	d003      	beq.n	8002816 <__swsetup_r+0xa6>
 800280e:	0021      	movs	r1, r4
 8002810:	0030      	movs	r0, r6
 8002812:	f000 fa1f 	bl	8002c54 <__smakebuf_r>
 8002816:	220c      	movs	r2, #12
 8002818:	5ea3      	ldrsh	r3, [r4, r2]
 800281a:	2001      	movs	r0, #1
 800281c:	001a      	movs	r2, r3
 800281e:	b299      	uxth	r1, r3
 8002820:	4002      	ands	r2, r0
 8002822:	4203      	tst	r3, r0
 8002824:	d00f      	beq.n	8002846 <__swsetup_r+0xd6>
 8002826:	2200      	movs	r2, #0
 8002828:	60a2      	str	r2, [r4, #8]
 800282a:	6962      	ldr	r2, [r4, #20]
 800282c:	4252      	negs	r2, r2
 800282e:	61a2      	str	r2, [r4, #24]
 8002830:	2000      	movs	r0, #0
 8002832:	6922      	ldr	r2, [r4, #16]
 8002834:	4282      	cmp	r2, r0
 8002836:	d1ba      	bne.n	80027ae <__swsetup_r+0x3e>
 8002838:	060a      	lsls	r2, r1, #24
 800283a:	d5b8      	bpl.n	80027ae <__swsetup_r+0x3e>
 800283c:	2240      	movs	r2, #64	; 0x40
 800283e:	4313      	orrs	r3, r2
 8002840:	81a3      	strh	r3, [r4, #12]
 8002842:	3801      	subs	r0, #1
 8002844:	e7b3      	b.n	80027ae <__swsetup_r+0x3e>
 8002846:	0788      	lsls	r0, r1, #30
 8002848:	d400      	bmi.n	800284c <__swsetup_r+0xdc>
 800284a:	6962      	ldr	r2, [r4, #20]
 800284c:	60a2      	str	r2, [r4, #8]
 800284e:	e7ef      	b.n	8002830 <__swsetup_r+0xc0>
 8002850:	2000000c 	.word	0x2000000c
 8002854:	08003124 	.word	0x08003124
 8002858:	08003144 	.word	0x08003144
 800285c:	08003104 	.word	0x08003104

08002860 <__sflush_r>:
 8002860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002862:	898b      	ldrh	r3, [r1, #12]
 8002864:	0005      	movs	r5, r0
 8002866:	000c      	movs	r4, r1
 8002868:	071a      	lsls	r2, r3, #28
 800286a:	d45f      	bmi.n	800292c <__sflush_r+0xcc>
 800286c:	684a      	ldr	r2, [r1, #4]
 800286e:	2a00      	cmp	r2, #0
 8002870:	dc04      	bgt.n	800287c <__sflush_r+0x1c>
 8002872:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8002874:	2a00      	cmp	r2, #0
 8002876:	dc01      	bgt.n	800287c <__sflush_r+0x1c>
 8002878:	2000      	movs	r0, #0
 800287a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800287c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800287e:	2f00      	cmp	r7, #0
 8002880:	d0fa      	beq.n	8002878 <__sflush_r+0x18>
 8002882:	2200      	movs	r2, #0
 8002884:	2180      	movs	r1, #128	; 0x80
 8002886:	682e      	ldr	r6, [r5, #0]
 8002888:	602a      	str	r2, [r5, #0]
 800288a:	001a      	movs	r2, r3
 800288c:	0149      	lsls	r1, r1, #5
 800288e:	400a      	ands	r2, r1
 8002890:	420b      	tst	r3, r1
 8002892:	d034      	beq.n	80028fe <__sflush_r+0x9e>
 8002894:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002896:	89a3      	ldrh	r3, [r4, #12]
 8002898:	075b      	lsls	r3, r3, #29
 800289a:	d506      	bpl.n	80028aa <__sflush_r+0x4a>
 800289c:	6863      	ldr	r3, [r4, #4]
 800289e:	1ac0      	subs	r0, r0, r3
 80028a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <__sflush_r+0x4a>
 80028a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028a8:	1ac0      	subs	r0, r0, r3
 80028aa:	0002      	movs	r2, r0
 80028ac:	6a21      	ldr	r1, [r4, #32]
 80028ae:	2300      	movs	r3, #0
 80028b0:	0028      	movs	r0, r5
 80028b2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80028b4:	47b8      	blx	r7
 80028b6:	89a1      	ldrh	r1, [r4, #12]
 80028b8:	1c43      	adds	r3, r0, #1
 80028ba:	d106      	bne.n	80028ca <__sflush_r+0x6a>
 80028bc:	682b      	ldr	r3, [r5, #0]
 80028be:	2b1d      	cmp	r3, #29
 80028c0:	d831      	bhi.n	8002926 <__sflush_r+0xc6>
 80028c2:	4a2c      	ldr	r2, [pc, #176]	; (8002974 <__sflush_r+0x114>)
 80028c4:	40da      	lsrs	r2, r3
 80028c6:	07d3      	lsls	r3, r2, #31
 80028c8:	d52d      	bpl.n	8002926 <__sflush_r+0xc6>
 80028ca:	2300      	movs	r3, #0
 80028cc:	6063      	str	r3, [r4, #4]
 80028ce:	6923      	ldr	r3, [r4, #16]
 80028d0:	6023      	str	r3, [r4, #0]
 80028d2:	04cb      	lsls	r3, r1, #19
 80028d4:	d505      	bpl.n	80028e2 <__sflush_r+0x82>
 80028d6:	1c43      	adds	r3, r0, #1
 80028d8:	d102      	bne.n	80028e0 <__sflush_r+0x80>
 80028da:	682b      	ldr	r3, [r5, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d100      	bne.n	80028e2 <__sflush_r+0x82>
 80028e0:	6560      	str	r0, [r4, #84]	; 0x54
 80028e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80028e4:	602e      	str	r6, [r5, #0]
 80028e6:	2900      	cmp	r1, #0
 80028e8:	d0c6      	beq.n	8002878 <__sflush_r+0x18>
 80028ea:	0023      	movs	r3, r4
 80028ec:	3344      	adds	r3, #68	; 0x44
 80028ee:	4299      	cmp	r1, r3
 80028f0:	d002      	beq.n	80028f8 <__sflush_r+0x98>
 80028f2:	0028      	movs	r0, r5
 80028f4:	f000 f9f2 	bl	8002cdc <_free_r>
 80028f8:	2000      	movs	r0, #0
 80028fa:	6360      	str	r0, [r4, #52]	; 0x34
 80028fc:	e7bd      	b.n	800287a <__sflush_r+0x1a>
 80028fe:	2301      	movs	r3, #1
 8002900:	0028      	movs	r0, r5
 8002902:	6a21      	ldr	r1, [r4, #32]
 8002904:	47b8      	blx	r7
 8002906:	1c43      	adds	r3, r0, #1
 8002908:	d1c5      	bne.n	8002896 <__sflush_r+0x36>
 800290a:	682b      	ldr	r3, [r5, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0c2      	beq.n	8002896 <__sflush_r+0x36>
 8002910:	2b1d      	cmp	r3, #29
 8002912:	d001      	beq.n	8002918 <__sflush_r+0xb8>
 8002914:	2b16      	cmp	r3, #22
 8002916:	d101      	bne.n	800291c <__sflush_r+0xbc>
 8002918:	602e      	str	r6, [r5, #0]
 800291a:	e7ad      	b.n	8002878 <__sflush_r+0x18>
 800291c:	2340      	movs	r3, #64	; 0x40
 800291e:	89a2      	ldrh	r2, [r4, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	81a3      	strh	r3, [r4, #12]
 8002924:	e7a9      	b.n	800287a <__sflush_r+0x1a>
 8002926:	2340      	movs	r3, #64	; 0x40
 8002928:	430b      	orrs	r3, r1
 800292a:	e7fa      	b.n	8002922 <__sflush_r+0xc2>
 800292c:	690f      	ldr	r7, [r1, #16]
 800292e:	2f00      	cmp	r7, #0
 8002930:	d0a2      	beq.n	8002878 <__sflush_r+0x18>
 8002932:	680a      	ldr	r2, [r1, #0]
 8002934:	600f      	str	r7, [r1, #0]
 8002936:	1bd2      	subs	r2, r2, r7
 8002938:	9201      	str	r2, [sp, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	079b      	lsls	r3, r3, #30
 800293e:	d100      	bne.n	8002942 <__sflush_r+0xe2>
 8002940:	694a      	ldr	r2, [r1, #20]
 8002942:	60a2      	str	r2, [r4, #8]
 8002944:	9b01      	ldr	r3, [sp, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	dc00      	bgt.n	800294c <__sflush_r+0xec>
 800294a:	e795      	b.n	8002878 <__sflush_r+0x18>
 800294c:	003a      	movs	r2, r7
 800294e:	0028      	movs	r0, r5
 8002950:	9b01      	ldr	r3, [sp, #4]
 8002952:	6a21      	ldr	r1, [r4, #32]
 8002954:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002956:	47b0      	blx	r6
 8002958:	2800      	cmp	r0, #0
 800295a:	dc06      	bgt.n	800296a <__sflush_r+0x10a>
 800295c:	2340      	movs	r3, #64	; 0x40
 800295e:	2001      	movs	r0, #1
 8002960:	89a2      	ldrh	r2, [r4, #12]
 8002962:	4240      	negs	r0, r0
 8002964:	4313      	orrs	r3, r2
 8002966:	81a3      	strh	r3, [r4, #12]
 8002968:	e787      	b.n	800287a <__sflush_r+0x1a>
 800296a:	9b01      	ldr	r3, [sp, #4]
 800296c:	183f      	adds	r7, r7, r0
 800296e:	1a1b      	subs	r3, r3, r0
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	e7e7      	b.n	8002944 <__sflush_r+0xe4>
 8002974:	20400001 	.word	0x20400001

08002978 <_fflush_r>:
 8002978:	690b      	ldr	r3, [r1, #16]
 800297a:	b570      	push	{r4, r5, r6, lr}
 800297c:	0005      	movs	r5, r0
 800297e:	000c      	movs	r4, r1
 8002980:	2b00      	cmp	r3, #0
 8002982:	d102      	bne.n	800298a <_fflush_r+0x12>
 8002984:	2500      	movs	r5, #0
 8002986:	0028      	movs	r0, r5
 8002988:	bd70      	pop	{r4, r5, r6, pc}
 800298a:	2800      	cmp	r0, #0
 800298c:	d004      	beq.n	8002998 <_fflush_r+0x20>
 800298e:	6983      	ldr	r3, [r0, #24]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <_fflush_r+0x20>
 8002994:	f000 f892 	bl	8002abc <__sinit>
 8002998:	4b14      	ldr	r3, [pc, #80]	; (80029ec <_fflush_r+0x74>)
 800299a:	429c      	cmp	r4, r3
 800299c:	d11b      	bne.n	80029d6 <_fflush_r+0x5e>
 800299e:	686c      	ldr	r4, [r5, #4]
 80029a0:	220c      	movs	r2, #12
 80029a2:	5ea3      	ldrsh	r3, [r4, r2]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0ed      	beq.n	8002984 <_fflush_r+0xc>
 80029a8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029aa:	07d2      	lsls	r2, r2, #31
 80029ac:	d404      	bmi.n	80029b8 <_fflush_r+0x40>
 80029ae:	059b      	lsls	r3, r3, #22
 80029b0:	d402      	bmi.n	80029b8 <_fflush_r+0x40>
 80029b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029b4:	f000 f923 	bl	8002bfe <__retarget_lock_acquire_recursive>
 80029b8:	0028      	movs	r0, r5
 80029ba:	0021      	movs	r1, r4
 80029bc:	f7ff ff50 	bl	8002860 <__sflush_r>
 80029c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029c2:	0005      	movs	r5, r0
 80029c4:	07db      	lsls	r3, r3, #31
 80029c6:	d4de      	bmi.n	8002986 <_fflush_r+0xe>
 80029c8:	89a3      	ldrh	r3, [r4, #12]
 80029ca:	059b      	lsls	r3, r3, #22
 80029cc:	d4db      	bmi.n	8002986 <_fflush_r+0xe>
 80029ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029d0:	f000 f916 	bl	8002c00 <__retarget_lock_release_recursive>
 80029d4:	e7d7      	b.n	8002986 <_fflush_r+0xe>
 80029d6:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <_fflush_r+0x78>)
 80029d8:	429c      	cmp	r4, r3
 80029da:	d101      	bne.n	80029e0 <_fflush_r+0x68>
 80029dc:	68ac      	ldr	r4, [r5, #8]
 80029de:	e7df      	b.n	80029a0 <_fflush_r+0x28>
 80029e0:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <_fflush_r+0x7c>)
 80029e2:	429c      	cmp	r4, r3
 80029e4:	d1dc      	bne.n	80029a0 <_fflush_r+0x28>
 80029e6:	68ec      	ldr	r4, [r5, #12]
 80029e8:	e7da      	b.n	80029a0 <_fflush_r+0x28>
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	08003124 	.word	0x08003124
 80029f0:	08003144 	.word	0x08003144
 80029f4:	08003104 	.word	0x08003104

080029f8 <std>:
 80029f8:	2300      	movs	r3, #0
 80029fa:	b510      	push	{r4, lr}
 80029fc:	0004      	movs	r4, r0
 80029fe:	6003      	str	r3, [r0, #0]
 8002a00:	6043      	str	r3, [r0, #4]
 8002a02:	6083      	str	r3, [r0, #8]
 8002a04:	8181      	strh	r1, [r0, #12]
 8002a06:	6643      	str	r3, [r0, #100]	; 0x64
 8002a08:	0019      	movs	r1, r3
 8002a0a:	81c2      	strh	r2, [r0, #14]
 8002a0c:	6103      	str	r3, [r0, #16]
 8002a0e:	6143      	str	r3, [r0, #20]
 8002a10:	6183      	str	r3, [r0, #24]
 8002a12:	2208      	movs	r2, #8
 8002a14:	305c      	adds	r0, #92	; 0x5c
 8002a16:	f7ff fdd1 	bl	80025bc <memset>
 8002a1a:	4b05      	ldr	r3, [pc, #20]	; (8002a30 <std+0x38>)
 8002a1c:	6224      	str	r4, [r4, #32]
 8002a1e:	6263      	str	r3, [r4, #36]	; 0x24
 8002a20:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <std+0x3c>)
 8002a22:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a24:	4b04      	ldr	r3, [pc, #16]	; (8002a38 <std+0x40>)
 8002a26:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a28:	4b04      	ldr	r3, [pc, #16]	; (8002a3c <std+0x44>)
 8002a2a:	6323      	str	r3, [r4, #48]	; 0x30
 8002a2c:	bd10      	pop	{r4, pc}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	08002ec5 	.word	0x08002ec5
 8002a34:	08002eed 	.word	0x08002eed
 8002a38:	08002f25 	.word	0x08002f25
 8002a3c:	08002f51 	.word	0x08002f51

08002a40 <_cleanup_r>:
 8002a40:	b510      	push	{r4, lr}
 8002a42:	4902      	ldr	r1, [pc, #8]	; (8002a4c <_cleanup_r+0xc>)
 8002a44:	f000 f8ba 	bl	8002bbc <_fwalk_reent>
 8002a48:	bd10      	pop	{r4, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	08002979 	.word	0x08002979

08002a50 <__sfmoreglue>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	2568      	movs	r5, #104	; 0x68
 8002a54:	1e4a      	subs	r2, r1, #1
 8002a56:	4355      	muls	r5, r2
 8002a58:	000e      	movs	r6, r1
 8002a5a:	0029      	movs	r1, r5
 8002a5c:	3174      	adds	r1, #116	; 0x74
 8002a5e:	f000 f9a9 	bl	8002db4 <_malloc_r>
 8002a62:	1e04      	subs	r4, r0, #0
 8002a64:	d008      	beq.n	8002a78 <__sfmoreglue+0x28>
 8002a66:	2100      	movs	r1, #0
 8002a68:	002a      	movs	r2, r5
 8002a6a:	6001      	str	r1, [r0, #0]
 8002a6c:	6046      	str	r6, [r0, #4]
 8002a6e:	300c      	adds	r0, #12
 8002a70:	60a0      	str	r0, [r4, #8]
 8002a72:	3268      	adds	r2, #104	; 0x68
 8002a74:	f7ff fda2 	bl	80025bc <memset>
 8002a78:	0020      	movs	r0, r4
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}

08002a7c <__sfp_lock_acquire>:
 8002a7c:	b510      	push	{r4, lr}
 8002a7e:	4802      	ldr	r0, [pc, #8]	; (8002a88 <__sfp_lock_acquire+0xc>)
 8002a80:	f000 f8bd 	bl	8002bfe <__retarget_lock_acquire_recursive>
 8002a84:	bd10      	pop	{r4, pc}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	20000129 	.word	0x20000129

08002a8c <__sfp_lock_release>:
 8002a8c:	b510      	push	{r4, lr}
 8002a8e:	4802      	ldr	r0, [pc, #8]	; (8002a98 <__sfp_lock_release+0xc>)
 8002a90:	f000 f8b6 	bl	8002c00 <__retarget_lock_release_recursive>
 8002a94:	bd10      	pop	{r4, pc}
 8002a96:	46c0      	nop			; (mov r8, r8)
 8002a98:	20000129 	.word	0x20000129

08002a9c <__sinit_lock_acquire>:
 8002a9c:	b510      	push	{r4, lr}
 8002a9e:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <__sinit_lock_acquire+0xc>)
 8002aa0:	f000 f8ad 	bl	8002bfe <__retarget_lock_acquire_recursive>
 8002aa4:	bd10      	pop	{r4, pc}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	2000012a 	.word	0x2000012a

08002aac <__sinit_lock_release>:
 8002aac:	b510      	push	{r4, lr}
 8002aae:	4802      	ldr	r0, [pc, #8]	; (8002ab8 <__sinit_lock_release+0xc>)
 8002ab0:	f000 f8a6 	bl	8002c00 <__retarget_lock_release_recursive>
 8002ab4:	bd10      	pop	{r4, pc}
 8002ab6:	46c0      	nop			; (mov r8, r8)
 8002ab8:	2000012a 	.word	0x2000012a

08002abc <__sinit>:
 8002abc:	b513      	push	{r0, r1, r4, lr}
 8002abe:	0004      	movs	r4, r0
 8002ac0:	f7ff ffec 	bl	8002a9c <__sinit_lock_acquire>
 8002ac4:	69a3      	ldr	r3, [r4, #24]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <__sinit+0x14>
 8002aca:	f7ff ffef 	bl	8002aac <__sinit_lock_release>
 8002ace:	bd13      	pop	{r0, r1, r4, pc}
 8002ad0:	64a3      	str	r3, [r4, #72]	; 0x48
 8002ad2:	64e3      	str	r3, [r4, #76]	; 0x4c
 8002ad4:	6523      	str	r3, [r4, #80]	; 0x50
 8002ad6:	4b13      	ldr	r3, [pc, #76]	; (8002b24 <__sinit+0x68>)
 8002ad8:	4a13      	ldr	r2, [pc, #76]	; (8002b28 <__sinit+0x6c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	62a2      	str	r2, [r4, #40]	; 0x28
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	42a3      	cmp	r3, r4
 8002ae2:	d101      	bne.n	8002ae8 <__sinit+0x2c>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	61a3      	str	r3, [r4, #24]
 8002ae8:	0020      	movs	r0, r4
 8002aea:	f000 f81f 	bl	8002b2c <__sfp>
 8002aee:	6060      	str	r0, [r4, #4]
 8002af0:	0020      	movs	r0, r4
 8002af2:	f000 f81b 	bl	8002b2c <__sfp>
 8002af6:	60a0      	str	r0, [r4, #8]
 8002af8:	0020      	movs	r0, r4
 8002afa:	f000 f817 	bl	8002b2c <__sfp>
 8002afe:	2200      	movs	r2, #0
 8002b00:	2104      	movs	r1, #4
 8002b02:	60e0      	str	r0, [r4, #12]
 8002b04:	6860      	ldr	r0, [r4, #4]
 8002b06:	f7ff ff77 	bl	80029f8 <std>
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2109      	movs	r1, #9
 8002b0e:	68a0      	ldr	r0, [r4, #8]
 8002b10:	f7ff ff72 	bl	80029f8 <std>
 8002b14:	2202      	movs	r2, #2
 8002b16:	2112      	movs	r1, #18
 8002b18:	68e0      	ldr	r0, [r4, #12]
 8002b1a:	f7ff ff6d 	bl	80029f8 <std>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	61a3      	str	r3, [r4, #24]
 8002b22:	e7d2      	b.n	8002aca <__sinit+0xe>
 8002b24:	08003100 	.word	0x08003100
 8002b28:	08002a41 	.word	0x08002a41

08002b2c <__sfp>:
 8002b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2e:	0007      	movs	r7, r0
 8002b30:	f7ff ffa4 	bl	8002a7c <__sfp_lock_acquire>
 8002b34:	4b1f      	ldr	r3, [pc, #124]	; (8002bb4 <__sfp+0x88>)
 8002b36:	681e      	ldr	r6, [r3, #0]
 8002b38:	69b3      	ldr	r3, [r6, #24]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d102      	bne.n	8002b44 <__sfp+0x18>
 8002b3e:	0030      	movs	r0, r6
 8002b40:	f7ff ffbc 	bl	8002abc <__sinit>
 8002b44:	3648      	adds	r6, #72	; 0x48
 8002b46:	68b4      	ldr	r4, [r6, #8]
 8002b48:	6873      	ldr	r3, [r6, #4]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	d504      	bpl.n	8002b58 <__sfp+0x2c>
 8002b4e:	6833      	ldr	r3, [r6, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d022      	beq.n	8002b9a <__sfp+0x6e>
 8002b54:	6836      	ldr	r6, [r6, #0]
 8002b56:	e7f6      	b.n	8002b46 <__sfp+0x1a>
 8002b58:	220c      	movs	r2, #12
 8002b5a:	5ea5      	ldrsh	r5, [r4, r2]
 8002b5c:	2d00      	cmp	r5, #0
 8002b5e:	d11a      	bne.n	8002b96 <__sfp+0x6a>
 8002b60:	0020      	movs	r0, r4
 8002b62:	4b15      	ldr	r3, [pc, #84]	; (8002bb8 <__sfp+0x8c>)
 8002b64:	3058      	adds	r0, #88	; 0x58
 8002b66:	60e3      	str	r3, [r4, #12]
 8002b68:	6665      	str	r5, [r4, #100]	; 0x64
 8002b6a:	f000 f847 	bl	8002bfc <__retarget_lock_init_recursive>
 8002b6e:	f7ff ff8d 	bl	8002a8c <__sfp_lock_release>
 8002b72:	0020      	movs	r0, r4
 8002b74:	2208      	movs	r2, #8
 8002b76:	0029      	movs	r1, r5
 8002b78:	6025      	str	r5, [r4, #0]
 8002b7a:	60a5      	str	r5, [r4, #8]
 8002b7c:	6065      	str	r5, [r4, #4]
 8002b7e:	6125      	str	r5, [r4, #16]
 8002b80:	6165      	str	r5, [r4, #20]
 8002b82:	61a5      	str	r5, [r4, #24]
 8002b84:	305c      	adds	r0, #92	; 0x5c
 8002b86:	f7ff fd19 	bl	80025bc <memset>
 8002b8a:	6365      	str	r5, [r4, #52]	; 0x34
 8002b8c:	63a5      	str	r5, [r4, #56]	; 0x38
 8002b8e:	64a5      	str	r5, [r4, #72]	; 0x48
 8002b90:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002b92:	0020      	movs	r0, r4
 8002b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b96:	3468      	adds	r4, #104	; 0x68
 8002b98:	e7d7      	b.n	8002b4a <__sfp+0x1e>
 8002b9a:	2104      	movs	r1, #4
 8002b9c:	0038      	movs	r0, r7
 8002b9e:	f7ff ff57 	bl	8002a50 <__sfmoreglue>
 8002ba2:	1e04      	subs	r4, r0, #0
 8002ba4:	6030      	str	r0, [r6, #0]
 8002ba6:	d1d5      	bne.n	8002b54 <__sfp+0x28>
 8002ba8:	f7ff ff70 	bl	8002a8c <__sfp_lock_release>
 8002bac:	230c      	movs	r3, #12
 8002bae:	603b      	str	r3, [r7, #0]
 8002bb0:	e7ef      	b.n	8002b92 <__sfp+0x66>
 8002bb2:	46c0      	nop			; (mov r8, r8)
 8002bb4:	08003100 	.word	0x08003100
 8002bb8:	ffff0001 	.word	0xffff0001

08002bbc <_fwalk_reent>:
 8002bbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bbe:	0004      	movs	r4, r0
 8002bc0:	0006      	movs	r6, r0
 8002bc2:	2700      	movs	r7, #0
 8002bc4:	9101      	str	r1, [sp, #4]
 8002bc6:	3448      	adds	r4, #72	; 0x48
 8002bc8:	6863      	ldr	r3, [r4, #4]
 8002bca:	68a5      	ldr	r5, [r4, #8]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	9b00      	ldr	r3, [sp, #0]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	d504      	bpl.n	8002be0 <_fwalk_reent+0x24>
 8002bd6:	6824      	ldr	r4, [r4, #0]
 8002bd8:	2c00      	cmp	r4, #0
 8002bda:	d1f5      	bne.n	8002bc8 <_fwalk_reent+0xc>
 8002bdc:	0038      	movs	r0, r7
 8002bde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002be0:	89ab      	ldrh	r3, [r5, #12]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d908      	bls.n	8002bf8 <_fwalk_reent+0x3c>
 8002be6:	220e      	movs	r2, #14
 8002be8:	5eab      	ldrsh	r3, [r5, r2]
 8002bea:	3301      	adds	r3, #1
 8002bec:	d004      	beq.n	8002bf8 <_fwalk_reent+0x3c>
 8002bee:	0029      	movs	r1, r5
 8002bf0:	0030      	movs	r0, r6
 8002bf2:	9b01      	ldr	r3, [sp, #4]
 8002bf4:	4798      	blx	r3
 8002bf6:	4307      	orrs	r7, r0
 8002bf8:	3568      	adds	r5, #104	; 0x68
 8002bfa:	e7e8      	b.n	8002bce <_fwalk_reent+0x12>

08002bfc <__retarget_lock_init_recursive>:
 8002bfc:	4770      	bx	lr

08002bfe <__retarget_lock_acquire_recursive>:
 8002bfe:	4770      	bx	lr

08002c00 <__retarget_lock_release_recursive>:
 8002c00:	4770      	bx	lr
	...

08002c04 <__swhatbuf_r>:
 8002c04:	b570      	push	{r4, r5, r6, lr}
 8002c06:	000e      	movs	r6, r1
 8002c08:	001d      	movs	r5, r3
 8002c0a:	230e      	movs	r3, #14
 8002c0c:	5ec9      	ldrsh	r1, [r1, r3]
 8002c0e:	0014      	movs	r4, r2
 8002c10:	b096      	sub	sp, #88	; 0x58
 8002c12:	2900      	cmp	r1, #0
 8002c14:	da08      	bge.n	8002c28 <__swhatbuf_r+0x24>
 8002c16:	220c      	movs	r2, #12
 8002c18:	5eb3      	ldrsh	r3, [r6, r2]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	602a      	str	r2, [r5, #0]
 8002c1e:	061b      	lsls	r3, r3, #24
 8002c20:	d411      	bmi.n	8002c46 <__swhatbuf_r+0x42>
 8002c22:	2380      	movs	r3, #128	; 0x80
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	e00f      	b.n	8002c48 <__swhatbuf_r+0x44>
 8002c28:	466a      	mov	r2, sp
 8002c2a:	f000 f9bd 	bl	8002fa8 <_fstat_r>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	dbf1      	blt.n	8002c16 <__swhatbuf_r+0x12>
 8002c32:	23f0      	movs	r3, #240	; 0xf0
 8002c34:	9901      	ldr	r1, [sp, #4]
 8002c36:	021b      	lsls	r3, r3, #8
 8002c38:	4019      	ands	r1, r3
 8002c3a:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <__swhatbuf_r+0x4c>)
 8002c3c:	18c9      	adds	r1, r1, r3
 8002c3e:	424b      	negs	r3, r1
 8002c40:	4159      	adcs	r1, r3
 8002c42:	6029      	str	r1, [r5, #0]
 8002c44:	e7ed      	b.n	8002c22 <__swhatbuf_r+0x1e>
 8002c46:	2340      	movs	r3, #64	; 0x40
 8002c48:	2000      	movs	r0, #0
 8002c4a:	6023      	str	r3, [r4, #0]
 8002c4c:	b016      	add	sp, #88	; 0x58
 8002c4e:	bd70      	pop	{r4, r5, r6, pc}
 8002c50:	ffffe000 	.word	0xffffe000

08002c54 <__smakebuf_r>:
 8002c54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c56:	2602      	movs	r6, #2
 8002c58:	898b      	ldrh	r3, [r1, #12]
 8002c5a:	0005      	movs	r5, r0
 8002c5c:	000c      	movs	r4, r1
 8002c5e:	4233      	tst	r3, r6
 8002c60:	d006      	beq.n	8002c70 <__smakebuf_r+0x1c>
 8002c62:	0023      	movs	r3, r4
 8002c64:	3347      	adds	r3, #71	; 0x47
 8002c66:	6023      	str	r3, [r4, #0]
 8002c68:	6123      	str	r3, [r4, #16]
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	6163      	str	r3, [r4, #20]
 8002c6e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002c70:	466a      	mov	r2, sp
 8002c72:	ab01      	add	r3, sp, #4
 8002c74:	f7ff ffc6 	bl	8002c04 <__swhatbuf_r>
 8002c78:	9900      	ldr	r1, [sp, #0]
 8002c7a:	0007      	movs	r7, r0
 8002c7c:	0028      	movs	r0, r5
 8002c7e:	f000 f899 	bl	8002db4 <_malloc_r>
 8002c82:	2800      	cmp	r0, #0
 8002c84:	d108      	bne.n	8002c98 <__smakebuf_r+0x44>
 8002c86:	220c      	movs	r2, #12
 8002c88:	5ea3      	ldrsh	r3, [r4, r2]
 8002c8a:	059a      	lsls	r2, r3, #22
 8002c8c:	d4ef      	bmi.n	8002c6e <__smakebuf_r+0x1a>
 8002c8e:	2203      	movs	r2, #3
 8002c90:	4393      	bics	r3, r2
 8002c92:	431e      	orrs	r6, r3
 8002c94:	81a6      	strh	r6, [r4, #12]
 8002c96:	e7e4      	b.n	8002c62 <__smakebuf_r+0xe>
 8002c98:	4b0f      	ldr	r3, [pc, #60]	; (8002cd8 <__smakebuf_r+0x84>)
 8002c9a:	62ab      	str	r3, [r5, #40]	; 0x28
 8002c9c:	2380      	movs	r3, #128	; 0x80
 8002c9e:	89a2      	ldrh	r2, [r4, #12]
 8002ca0:	6020      	str	r0, [r4, #0]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	81a3      	strh	r3, [r4, #12]
 8002ca6:	9b00      	ldr	r3, [sp, #0]
 8002ca8:	6120      	str	r0, [r4, #16]
 8002caa:	6163      	str	r3, [r4, #20]
 8002cac:	9b01      	ldr	r3, [sp, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00d      	beq.n	8002cce <__smakebuf_r+0x7a>
 8002cb2:	0028      	movs	r0, r5
 8002cb4:	230e      	movs	r3, #14
 8002cb6:	5ee1      	ldrsh	r1, [r4, r3]
 8002cb8:	f000 f988 	bl	8002fcc <_isatty_r>
 8002cbc:	2800      	cmp	r0, #0
 8002cbe:	d006      	beq.n	8002cce <__smakebuf_r+0x7a>
 8002cc0:	2203      	movs	r2, #3
 8002cc2:	89a3      	ldrh	r3, [r4, #12]
 8002cc4:	4393      	bics	r3, r2
 8002cc6:	001a      	movs	r2, r3
 8002cc8:	2301      	movs	r3, #1
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	81a3      	strh	r3, [r4, #12]
 8002cce:	89a0      	ldrh	r0, [r4, #12]
 8002cd0:	4307      	orrs	r7, r0
 8002cd2:	81a7      	strh	r7, [r4, #12]
 8002cd4:	e7cb      	b.n	8002c6e <__smakebuf_r+0x1a>
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	08002a41 	.word	0x08002a41

08002cdc <_free_r>:
 8002cdc:	b570      	push	{r4, r5, r6, lr}
 8002cde:	0005      	movs	r5, r0
 8002ce0:	2900      	cmp	r1, #0
 8002ce2:	d010      	beq.n	8002d06 <_free_r+0x2a>
 8002ce4:	1f0c      	subs	r4, r1, #4
 8002ce6:	6823      	ldr	r3, [r4, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	da00      	bge.n	8002cee <_free_r+0x12>
 8002cec:	18e4      	adds	r4, r4, r3
 8002cee:	0028      	movs	r0, r5
 8002cf0:	f000 f992 	bl	8003018 <__malloc_lock>
 8002cf4:	4a1d      	ldr	r2, [pc, #116]	; (8002d6c <_free_r+0x90>)
 8002cf6:	6813      	ldr	r3, [r2, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d105      	bne.n	8002d08 <_free_r+0x2c>
 8002cfc:	6063      	str	r3, [r4, #4]
 8002cfe:	6014      	str	r4, [r2, #0]
 8002d00:	0028      	movs	r0, r5
 8002d02:	f000 f991 	bl	8003028 <__malloc_unlock>
 8002d06:	bd70      	pop	{r4, r5, r6, pc}
 8002d08:	42a3      	cmp	r3, r4
 8002d0a:	d908      	bls.n	8002d1e <_free_r+0x42>
 8002d0c:	6821      	ldr	r1, [r4, #0]
 8002d0e:	1860      	adds	r0, r4, r1
 8002d10:	4283      	cmp	r3, r0
 8002d12:	d1f3      	bne.n	8002cfc <_free_r+0x20>
 8002d14:	6818      	ldr	r0, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	1841      	adds	r1, r0, r1
 8002d1a:	6021      	str	r1, [r4, #0]
 8002d1c:	e7ee      	b.n	8002cfc <_free_r+0x20>
 8002d1e:	001a      	movs	r2, r3
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <_free_r+0x4e>
 8002d26:	42a3      	cmp	r3, r4
 8002d28:	d9f9      	bls.n	8002d1e <_free_r+0x42>
 8002d2a:	6811      	ldr	r1, [r2, #0]
 8002d2c:	1850      	adds	r0, r2, r1
 8002d2e:	42a0      	cmp	r0, r4
 8002d30:	d10b      	bne.n	8002d4a <_free_r+0x6e>
 8002d32:	6820      	ldr	r0, [r4, #0]
 8002d34:	1809      	adds	r1, r1, r0
 8002d36:	1850      	adds	r0, r2, r1
 8002d38:	6011      	str	r1, [r2, #0]
 8002d3a:	4283      	cmp	r3, r0
 8002d3c:	d1e0      	bne.n	8002d00 <_free_r+0x24>
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	1841      	adds	r1, r0, r1
 8002d44:	6011      	str	r1, [r2, #0]
 8002d46:	6053      	str	r3, [r2, #4]
 8002d48:	e7da      	b.n	8002d00 <_free_r+0x24>
 8002d4a:	42a0      	cmp	r0, r4
 8002d4c:	d902      	bls.n	8002d54 <_free_r+0x78>
 8002d4e:	230c      	movs	r3, #12
 8002d50:	602b      	str	r3, [r5, #0]
 8002d52:	e7d5      	b.n	8002d00 <_free_r+0x24>
 8002d54:	6821      	ldr	r1, [r4, #0]
 8002d56:	1860      	adds	r0, r4, r1
 8002d58:	4283      	cmp	r3, r0
 8002d5a:	d103      	bne.n	8002d64 <_free_r+0x88>
 8002d5c:	6818      	ldr	r0, [r3, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	1841      	adds	r1, r0, r1
 8002d62:	6021      	str	r1, [r4, #0]
 8002d64:	6063      	str	r3, [r4, #4]
 8002d66:	6054      	str	r4, [r2, #4]
 8002d68:	e7ca      	b.n	8002d00 <_free_r+0x24>
 8002d6a:	46c0      	nop			; (mov r8, r8)
 8002d6c:	2000012c 	.word	0x2000012c

08002d70 <sbrk_aligned>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	4e0f      	ldr	r6, [pc, #60]	; (8002db0 <sbrk_aligned+0x40>)
 8002d74:	000d      	movs	r5, r1
 8002d76:	6831      	ldr	r1, [r6, #0]
 8002d78:	0004      	movs	r4, r0
 8002d7a:	2900      	cmp	r1, #0
 8002d7c:	d102      	bne.n	8002d84 <sbrk_aligned+0x14>
 8002d7e:	f000 f88f 	bl	8002ea0 <_sbrk_r>
 8002d82:	6030      	str	r0, [r6, #0]
 8002d84:	0029      	movs	r1, r5
 8002d86:	0020      	movs	r0, r4
 8002d88:	f000 f88a 	bl	8002ea0 <_sbrk_r>
 8002d8c:	1c43      	adds	r3, r0, #1
 8002d8e:	d00a      	beq.n	8002da6 <sbrk_aligned+0x36>
 8002d90:	2303      	movs	r3, #3
 8002d92:	1cc5      	adds	r5, r0, #3
 8002d94:	439d      	bics	r5, r3
 8002d96:	42a8      	cmp	r0, r5
 8002d98:	d007      	beq.n	8002daa <sbrk_aligned+0x3a>
 8002d9a:	1a29      	subs	r1, r5, r0
 8002d9c:	0020      	movs	r0, r4
 8002d9e:	f000 f87f 	bl	8002ea0 <_sbrk_r>
 8002da2:	1c43      	adds	r3, r0, #1
 8002da4:	d101      	bne.n	8002daa <sbrk_aligned+0x3a>
 8002da6:	2501      	movs	r5, #1
 8002da8:	426d      	negs	r5, r5
 8002daa:	0028      	movs	r0, r5
 8002dac:	bd70      	pop	{r4, r5, r6, pc}
 8002dae:	46c0      	nop			; (mov r8, r8)
 8002db0:	20000130 	.word	0x20000130

08002db4 <_malloc_r>:
 8002db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002db6:	2203      	movs	r2, #3
 8002db8:	1ccb      	adds	r3, r1, #3
 8002dba:	4393      	bics	r3, r2
 8002dbc:	3308      	adds	r3, #8
 8002dbe:	0006      	movs	r6, r0
 8002dc0:	001f      	movs	r7, r3
 8002dc2:	2b0c      	cmp	r3, #12
 8002dc4:	d232      	bcs.n	8002e2c <_malloc_r+0x78>
 8002dc6:	270c      	movs	r7, #12
 8002dc8:	42b9      	cmp	r1, r7
 8002dca:	d831      	bhi.n	8002e30 <_malloc_r+0x7c>
 8002dcc:	0030      	movs	r0, r6
 8002dce:	f000 f923 	bl	8003018 <__malloc_lock>
 8002dd2:	4d32      	ldr	r5, [pc, #200]	; (8002e9c <_malloc_r+0xe8>)
 8002dd4:	682b      	ldr	r3, [r5, #0]
 8002dd6:	001c      	movs	r4, r3
 8002dd8:	2c00      	cmp	r4, #0
 8002dda:	d12e      	bne.n	8002e3a <_malloc_r+0x86>
 8002ddc:	0039      	movs	r1, r7
 8002dde:	0030      	movs	r0, r6
 8002de0:	f7ff ffc6 	bl	8002d70 <sbrk_aligned>
 8002de4:	0004      	movs	r4, r0
 8002de6:	1c43      	adds	r3, r0, #1
 8002de8:	d11e      	bne.n	8002e28 <_malloc_r+0x74>
 8002dea:	682c      	ldr	r4, [r5, #0]
 8002dec:	0025      	movs	r5, r4
 8002dee:	2d00      	cmp	r5, #0
 8002df0:	d14a      	bne.n	8002e88 <_malloc_r+0xd4>
 8002df2:	6823      	ldr	r3, [r4, #0]
 8002df4:	0029      	movs	r1, r5
 8002df6:	18e3      	adds	r3, r4, r3
 8002df8:	0030      	movs	r0, r6
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	f000 f850 	bl	8002ea0 <_sbrk_r>
 8002e00:	9b01      	ldr	r3, [sp, #4]
 8002e02:	4283      	cmp	r3, r0
 8002e04:	d143      	bne.n	8002e8e <_malloc_r+0xda>
 8002e06:	6823      	ldr	r3, [r4, #0]
 8002e08:	3703      	adds	r7, #3
 8002e0a:	1aff      	subs	r7, r7, r3
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	439f      	bics	r7, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	2f0c      	cmp	r7, #12
 8002e14:	d200      	bcs.n	8002e18 <_malloc_r+0x64>
 8002e16:	270c      	movs	r7, #12
 8002e18:	0039      	movs	r1, r7
 8002e1a:	0030      	movs	r0, r6
 8002e1c:	f7ff ffa8 	bl	8002d70 <sbrk_aligned>
 8002e20:	1c43      	adds	r3, r0, #1
 8002e22:	d034      	beq.n	8002e8e <_malloc_r+0xda>
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	19df      	adds	r7, r3, r7
 8002e28:	6027      	str	r7, [r4, #0]
 8002e2a:	e013      	b.n	8002e54 <_malloc_r+0xa0>
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	dacb      	bge.n	8002dc8 <_malloc_r+0x14>
 8002e30:	230c      	movs	r3, #12
 8002e32:	2500      	movs	r5, #0
 8002e34:	6033      	str	r3, [r6, #0]
 8002e36:	0028      	movs	r0, r5
 8002e38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e3a:	6822      	ldr	r2, [r4, #0]
 8002e3c:	1bd1      	subs	r1, r2, r7
 8002e3e:	d420      	bmi.n	8002e82 <_malloc_r+0xce>
 8002e40:	290b      	cmp	r1, #11
 8002e42:	d917      	bls.n	8002e74 <_malloc_r+0xc0>
 8002e44:	19e2      	adds	r2, r4, r7
 8002e46:	6027      	str	r7, [r4, #0]
 8002e48:	42a3      	cmp	r3, r4
 8002e4a:	d111      	bne.n	8002e70 <_malloc_r+0xbc>
 8002e4c:	602a      	str	r2, [r5, #0]
 8002e4e:	6863      	ldr	r3, [r4, #4]
 8002e50:	6011      	str	r1, [r2, #0]
 8002e52:	6053      	str	r3, [r2, #4]
 8002e54:	0030      	movs	r0, r6
 8002e56:	0025      	movs	r5, r4
 8002e58:	f000 f8e6 	bl	8003028 <__malloc_unlock>
 8002e5c:	2207      	movs	r2, #7
 8002e5e:	350b      	adds	r5, #11
 8002e60:	1d23      	adds	r3, r4, #4
 8002e62:	4395      	bics	r5, r2
 8002e64:	1aea      	subs	r2, r5, r3
 8002e66:	429d      	cmp	r5, r3
 8002e68:	d0e5      	beq.n	8002e36 <_malloc_r+0x82>
 8002e6a:	1b5b      	subs	r3, r3, r5
 8002e6c:	50a3      	str	r3, [r4, r2]
 8002e6e:	e7e2      	b.n	8002e36 <_malloc_r+0x82>
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	e7ec      	b.n	8002e4e <_malloc_r+0x9a>
 8002e74:	6862      	ldr	r2, [r4, #4]
 8002e76:	42a3      	cmp	r3, r4
 8002e78:	d101      	bne.n	8002e7e <_malloc_r+0xca>
 8002e7a:	602a      	str	r2, [r5, #0]
 8002e7c:	e7ea      	b.n	8002e54 <_malloc_r+0xa0>
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	e7e8      	b.n	8002e54 <_malloc_r+0xa0>
 8002e82:	0023      	movs	r3, r4
 8002e84:	6864      	ldr	r4, [r4, #4]
 8002e86:	e7a7      	b.n	8002dd8 <_malloc_r+0x24>
 8002e88:	002c      	movs	r4, r5
 8002e8a:	686d      	ldr	r5, [r5, #4]
 8002e8c:	e7af      	b.n	8002dee <_malloc_r+0x3a>
 8002e8e:	230c      	movs	r3, #12
 8002e90:	0030      	movs	r0, r6
 8002e92:	6033      	str	r3, [r6, #0]
 8002e94:	f000 f8c8 	bl	8003028 <__malloc_unlock>
 8002e98:	e7cd      	b.n	8002e36 <_malloc_r+0x82>
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	2000012c 	.word	0x2000012c

08002ea0 <_sbrk_r>:
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	b570      	push	{r4, r5, r6, lr}
 8002ea4:	4d06      	ldr	r5, [pc, #24]	; (8002ec0 <_sbrk_r+0x20>)
 8002ea6:	0004      	movs	r4, r0
 8002ea8:	0008      	movs	r0, r1
 8002eaa:	602b      	str	r3, [r5, #0]
 8002eac:	f7fd fc42 	bl	8000734 <_sbrk>
 8002eb0:	1c43      	adds	r3, r0, #1
 8002eb2:	d103      	bne.n	8002ebc <_sbrk_r+0x1c>
 8002eb4:	682b      	ldr	r3, [r5, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d000      	beq.n	8002ebc <_sbrk_r+0x1c>
 8002eba:	6023      	str	r3, [r4, #0]
 8002ebc:	bd70      	pop	{r4, r5, r6, pc}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	20000134 	.word	0x20000134

08002ec4 <__sread>:
 8002ec4:	b570      	push	{r4, r5, r6, lr}
 8002ec6:	000c      	movs	r4, r1
 8002ec8:	250e      	movs	r5, #14
 8002eca:	5f49      	ldrsh	r1, [r1, r5]
 8002ecc:	f000 f8b4 	bl	8003038 <_read_r>
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	db03      	blt.n	8002edc <__sread+0x18>
 8002ed4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ed6:	181b      	adds	r3, r3, r0
 8002ed8:	6563      	str	r3, [r4, #84]	; 0x54
 8002eda:	bd70      	pop	{r4, r5, r6, pc}
 8002edc:	89a3      	ldrh	r3, [r4, #12]
 8002ede:	4a02      	ldr	r2, [pc, #8]	; (8002ee8 <__sread+0x24>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	81a3      	strh	r3, [r4, #12]
 8002ee4:	e7f9      	b.n	8002eda <__sread+0x16>
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	ffffefff 	.word	0xffffefff

08002eec <__swrite>:
 8002eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eee:	001f      	movs	r7, r3
 8002ef0:	898b      	ldrh	r3, [r1, #12]
 8002ef2:	0005      	movs	r5, r0
 8002ef4:	000c      	movs	r4, r1
 8002ef6:	0016      	movs	r6, r2
 8002ef8:	05db      	lsls	r3, r3, #23
 8002efa:	d505      	bpl.n	8002f08 <__swrite+0x1c>
 8002efc:	230e      	movs	r3, #14
 8002efe:	5ec9      	ldrsh	r1, [r1, r3]
 8002f00:	2200      	movs	r2, #0
 8002f02:	2302      	movs	r3, #2
 8002f04:	f000 f874 	bl	8002ff0 <_lseek_r>
 8002f08:	89a3      	ldrh	r3, [r4, #12]
 8002f0a:	4a05      	ldr	r2, [pc, #20]	; (8002f20 <__swrite+0x34>)
 8002f0c:	0028      	movs	r0, r5
 8002f0e:	4013      	ands	r3, r2
 8002f10:	81a3      	strh	r3, [r4, #12]
 8002f12:	0032      	movs	r2, r6
 8002f14:	230e      	movs	r3, #14
 8002f16:	5ee1      	ldrsh	r1, [r4, r3]
 8002f18:	003b      	movs	r3, r7
 8002f1a:	f000 f81f 	bl	8002f5c <_write_r>
 8002f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f20:	ffffefff 	.word	0xffffefff

08002f24 <__sseek>:
 8002f24:	b570      	push	{r4, r5, r6, lr}
 8002f26:	000c      	movs	r4, r1
 8002f28:	250e      	movs	r5, #14
 8002f2a:	5f49      	ldrsh	r1, [r1, r5]
 8002f2c:	f000 f860 	bl	8002ff0 <_lseek_r>
 8002f30:	89a3      	ldrh	r3, [r4, #12]
 8002f32:	1c42      	adds	r2, r0, #1
 8002f34:	d103      	bne.n	8002f3e <__sseek+0x1a>
 8002f36:	4a05      	ldr	r2, [pc, #20]	; (8002f4c <__sseek+0x28>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	81a3      	strh	r3, [r4, #12]
 8002f3c:	bd70      	pop	{r4, r5, r6, pc}
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	0152      	lsls	r2, r2, #5
 8002f42:	4313      	orrs	r3, r2
 8002f44:	81a3      	strh	r3, [r4, #12]
 8002f46:	6560      	str	r0, [r4, #84]	; 0x54
 8002f48:	e7f8      	b.n	8002f3c <__sseek+0x18>
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	ffffefff 	.word	0xffffefff

08002f50 <__sclose>:
 8002f50:	b510      	push	{r4, lr}
 8002f52:	230e      	movs	r3, #14
 8002f54:	5ec9      	ldrsh	r1, [r1, r3]
 8002f56:	f000 f815 	bl	8002f84 <_close_r>
 8002f5a:	bd10      	pop	{r4, pc}

08002f5c <_write_r>:
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	0004      	movs	r4, r0
 8002f60:	0008      	movs	r0, r1
 8002f62:	0011      	movs	r1, r2
 8002f64:	001a      	movs	r2, r3
 8002f66:	2300      	movs	r3, #0
 8002f68:	4d05      	ldr	r5, [pc, #20]	; (8002f80 <_write_r+0x24>)
 8002f6a:	602b      	str	r3, [r5, #0]
 8002f6c:	f7fd fb9a 	bl	80006a4 <_write>
 8002f70:	1c43      	adds	r3, r0, #1
 8002f72:	d103      	bne.n	8002f7c <_write_r+0x20>
 8002f74:	682b      	ldr	r3, [r5, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d000      	beq.n	8002f7c <_write_r+0x20>
 8002f7a:	6023      	str	r3, [r4, #0]
 8002f7c:	bd70      	pop	{r4, r5, r6, pc}
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	20000134 	.word	0x20000134

08002f84 <_close_r>:
 8002f84:	2300      	movs	r3, #0
 8002f86:	b570      	push	{r4, r5, r6, lr}
 8002f88:	4d06      	ldr	r5, [pc, #24]	; (8002fa4 <_close_r+0x20>)
 8002f8a:	0004      	movs	r4, r0
 8002f8c:	0008      	movs	r0, r1
 8002f8e:	602b      	str	r3, [r5, #0]
 8002f90:	f7fd fba4 	bl	80006dc <_close>
 8002f94:	1c43      	adds	r3, r0, #1
 8002f96:	d103      	bne.n	8002fa0 <_close_r+0x1c>
 8002f98:	682b      	ldr	r3, [r5, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d000      	beq.n	8002fa0 <_close_r+0x1c>
 8002f9e:	6023      	str	r3, [r4, #0]
 8002fa0:	bd70      	pop	{r4, r5, r6, pc}
 8002fa2:	46c0      	nop			; (mov r8, r8)
 8002fa4:	20000134 	.word	0x20000134

08002fa8 <_fstat_r>:
 8002fa8:	2300      	movs	r3, #0
 8002faa:	b570      	push	{r4, r5, r6, lr}
 8002fac:	4d06      	ldr	r5, [pc, #24]	; (8002fc8 <_fstat_r+0x20>)
 8002fae:	0004      	movs	r4, r0
 8002fb0:	0008      	movs	r0, r1
 8002fb2:	0011      	movs	r1, r2
 8002fb4:	602b      	str	r3, [r5, #0]
 8002fb6:	f7fd fb9b 	bl	80006f0 <_fstat>
 8002fba:	1c43      	adds	r3, r0, #1
 8002fbc:	d103      	bne.n	8002fc6 <_fstat_r+0x1e>
 8002fbe:	682b      	ldr	r3, [r5, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d000      	beq.n	8002fc6 <_fstat_r+0x1e>
 8002fc4:	6023      	str	r3, [r4, #0]
 8002fc6:	bd70      	pop	{r4, r5, r6, pc}
 8002fc8:	20000134 	.word	0x20000134

08002fcc <_isatty_r>:
 8002fcc:	2300      	movs	r3, #0
 8002fce:	b570      	push	{r4, r5, r6, lr}
 8002fd0:	4d06      	ldr	r5, [pc, #24]	; (8002fec <_isatty_r+0x20>)
 8002fd2:	0004      	movs	r4, r0
 8002fd4:	0008      	movs	r0, r1
 8002fd6:	602b      	str	r3, [r5, #0]
 8002fd8:	f7fd fb98 	bl	800070c <_isatty>
 8002fdc:	1c43      	adds	r3, r0, #1
 8002fde:	d103      	bne.n	8002fe8 <_isatty_r+0x1c>
 8002fe0:	682b      	ldr	r3, [r5, #0]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d000      	beq.n	8002fe8 <_isatty_r+0x1c>
 8002fe6:	6023      	str	r3, [r4, #0]
 8002fe8:	bd70      	pop	{r4, r5, r6, pc}
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	20000134 	.word	0x20000134

08002ff0 <_lseek_r>:
 8002ff0:	b570      	push	{r4, r5, r6, lr}
 8002ff2:	0004      	movs	r4, r0
 8002ff4:	0008      	movs	r0, r1
 8002ff6:	0011      	movs	r1, r2
 8002ff8:	001a      	movs	r2, r3
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	4d05      	ldr	r5, [pc, #20]	; (8003014 <_lseek_r+0x24>)
 8002ffe:	602b      	str	r3, [r5, #0]
 8003000:	f7fd fb8d 	bl	800071e <_lseek>
 8003004:	1c43      	adds	r3, r0, #1
 8003006:	d103      	bne.n	8003010 <_lseek_r+0x20>
 8003008:	682b      	ldr	r3, [r5, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d000      	beq.n	8003010 <_lseek_r+0x20>
 800300e:	6023      	str	r3, [r4, #0]
 8003010:	bd70      	pop	{r4, r5, r6, pc}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	20000134 	.word	0x20000134

08003018 <__malloc_lock>:
 8003018:	b510      	push	{r4, lr}
 800301a:	4802      	ldr	r0, [pc, #8]	; (8003024 <__malloc_lock+0xc>)
 800301c:	f7ff fdef 	bl	8002bfe <__retarget_lock_acquire_recursive>
 8003020:	bd10      	pop	{r4, pc}
 8003022:	46c0      	nop			; (mov r8, r8)
 8003024:	20000128 	.word	0x20000128

08003028 <__malloc_unlock>:
 8003028:	b510      	push	{r4, lr}
 800302a:	4802      	ldr	r0, [pc, #8]	; (8003034 <__malloc_unlock+0xc>)
 800302c:	f7ff fde8 	bl	8002c00 <__retarget_lock_release_recursive>
 8003030:	bd10      	pop	{r4, pc}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	20000128 	.word	0x20000128

08003038 <_read_r>:
 8003038:	b570      	push	{r4, r5, r6, lr}
 800303a:	0004      	movs	r4, r0
 800303c:	0008      	movs	r0, r1
 800303e:	0011      	movs	r1, r2
 8003040:	001a      	movs	r2, r3
 8003042:	2300      	movs	r3, #0
 8003044:	4d05      	ldr	r5, [pc, #20]	; (800305c <_read_r+0x24>)
 8003046:	602b      	str	r3, [r5, #0]
 8003048:	f7fd fb0f 	bl	800066a <_read>
 800304c:	1c43      	adds	r3, r0, #1
 800304e:	d103      	bne.n	8003058 <_read_r+0x20>
 8003050:	682b      	ldr	r3, [r5, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d000      	beq.n	8003058 <_read_r+0x20>
 8003056:	6023      	str	r3, [r4, #0]
 8003058:	bd70      	pop	{r4, r5, r6, pc}
 800305a:	46c0      	nop			; (mov r8, r8)
 800305c:	20000134 	.word	0x20000134

08003060 <_init>:
 8003060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003062:	46c0      	nop			; (mov r8, r8)
 8003064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003066:	bc08      	pop	{r3}
 8003068:	469e      	mov	lr, r3
 800306a:	4770      	bx	lr

0800306c <_fini>:
 800306c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003072:	bc08      	pop	{r3}
 8003074:	469e      	mov	lr, r3
 8003076:	4770      	bx	lr
