Analysis & Synthesis report for seg_test
Wed Nov  6 14:45:57 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |seg_test|uart_seg:uart_seg_inst|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Mod2
 23. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_mult:Mult0
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "count_m6:count10_m7"
 27. Port Connectivity Checks: "count_m10:count10_m6"
 28. Port Connectivity Checks: "count_m6:count10_m5"
 29. Port Connectivity Checks: "count_m10:count10_m4"
 30. Port Connectivity Checks: "count_m2:count10_m3"
 31. Port Connectivity Checks: "count_m10:count10_m2"
 32. Port Connectivity Checks: "count_m10:count10_m1"
 33. Port Connectivity Checks: "count_m10:count10_m0"
 34. Signal Tap Logic Analyzer Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Connections to In-System Debugging Instance "auto_signaltap_0"
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov  6 14:45:57 2024          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; seg_test                                       ;
; Top-level Entity Name              ; seg_test                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,935                                          ;
;     Total combinational functions  ; 1,424                                          ;
;     Dedicated logic registers      ; 986                                            ;
; Total registers                    ; 986                                            ;
; Total pins                         ; 59                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 4,096                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; seg_test           ; seg_test           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; src/count_m2.v                                                     ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/count_m2.v                                                     ;             ;
; src/count_m6.v                                                     ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/count_m6.v                                                     ;             ;
; src/seg_test.v                                                     ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v                                                     ;             ;
; src/seg_decoder.v                                                  ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/seg_decoder.v                                                  ;             ;
; src/count_m10.v                                                    ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/count_m10.v                                                    ;             ;
; src/uart_rx.v                                                      ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/uart_rx.v                                                      ;             ;
; src/uart_seg.v                                                     ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/uart_seg.v                                                     ;             ;
; src/seg_test_time.v                                                ; yes             ; User Verilog HDL File                        ; E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                             ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; db/altsyncram_0524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/altsyncram_0524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                           ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/cntr_fgi.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/sld199b2d66/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;             ;
; db/lpm_divide_2bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_2bm.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_27f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_27f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_vim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_vim.tdf                                              ;             ;
; db/lpm_divide_2jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_2jm.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_87f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_87f.tdf                                               ;             ;
; db/lpm_divide_ckm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_ckm.tdf                                              ;             ;
; db/sign_div_unsign_4nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_4nh.tdf                                         ;             ;
; db/alt_u_div_s9f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_s9f.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                           ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf                           ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                            ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc                           ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc                            ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc                           ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc                         ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                       ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                     ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                            ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf                           ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf                           ;             ;
; db/lpm_divide_kkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_kkm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_6af.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,935     ;
;                                             ;           ;
; Total combinational functions               ; 1424      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 512       ;
;     -- 3 input functions                    ; 360       ;
;     -- <=2 input functions                  ; 552       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1096      ;
;     -- arithmetic mode                      ; 328       ;
;                                             ;           ;
; Total registers                             ; 986       ;
;     -- Dedicated logic registers            ; 986       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
; Total memory bits                           ; 4096      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 628       ;
; Total fan-out                               ; 7990      ;
; Average fan-out                             ; 3.11      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |seg_test                                                                                                                               ; 1424 (46)           ; 986 (34)                  ; 4096        ; 0            ; 0       ; 0         ; 59   ; 0            ; |seg_test                                                                                                                                                                                                                                                                                                                                            ; seg_test                          ; work         ;
;    |count_m10:count10_m0|                                                                                                               ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m10:count10_m0                                                                                                                                                                                                                                                                                                                       ; count_m10                         ; work         ;
;    |count_m10:count10_m1|                                                                                                               ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m10:count10_m1                                                                                                                                                                                                                                                                                                                       ; count_m10                         ; work         ;
;    |count_m10:count10_m2|                                                                                                               ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m10:count10_m2                                                                                                                                                                                                                                                                                                                       ; count_m10                         ; work         ;
;    |count_m10:count10_m4|                                                                                                               ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m10:count10_m4                                                                                                                                                                                                                                                                                                                       ; count_m10                         ; work         ;
;    |count_m10:count10_m6|                                                                                                               ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m10:count10_m6                                                                                                                                                                                                                                                                                                                       ; count_m10                         ; work         ;
;    |count_m2:count10_m3|                                                                                                                ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m2:count10_m3                                                                                                                                                                                                                                                                                                                        ; count_m2                          ; work         ;
;    |count_m6:count10_m5|                                                                                                                ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m6:count10_m5                                                                                                                                                                                                                                                                                                                        ; count_m6                          ; work         ;
;    |count_m6:count10_m7|                                                                                                                ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|count_m6:count10_m7                                                                                                                                                                                                                                                                                                                        ; count_m6                          ; work         ;
;    |seg_decoder:seg_decoder_m0|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m0                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m1|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m1                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m2|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m2                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m3|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m3                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m4|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m4                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m5|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m5                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m6|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m6                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_decoder:seg_decoder_m7|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_decoder:seg_decoder_m7                                                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;    |seg_test_time:seg_test_time_inst|                                                                                                   ; 641 (34)            ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst                                                                                                                                                                                                                                                                                                           ; seg_test_time                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 121 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_vim:auto_generated|                                                                                                ; 121 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_vim                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 121 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 121 (121)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                           ; alt_u_div_27f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_2jm:auto_generated|                                                                                                ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_2jm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                           ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div2                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_ckm:auto_generated|                                                                                                ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div2|lpm_divide_ckm:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_ckm                    ; work         ;
;             |sign_div_unsign_4nh:divider|                                                                                               ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div2|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_4nh               ; work         ;
;                |alt_u_div_s9f:divider|                                                                                                  ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Div2|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                                                                                                                                                                                                           ; alt_u_div_s9f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 124 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_2bm:auto_generated|                                                                                                ; 124 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod0|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_2bm                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 124 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod0|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 124 (124)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod0|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                           ; alt_u_div_27f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod1                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_2bm:auto_generated|                                                                                                ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_2bm                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 86 (86)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                           ; alt_u_div_27f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod2                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;          |lpm_divide_2bm:auto_generated|                                                                                                ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                             ; lpm_divide_2bm                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                 ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                           ; alt_u_div_27f                     ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|seg_test_time:seg_test_time_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                         ; multcore                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 395 (2)             ; 656 (64)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 393 (0)             ; 592 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 393 (88)            ; 592 (202)                 ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated                                                                                                                                                 ; altsyncram_0524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 76 (1)              ; 176 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 64 (0)              ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 64 (0)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 92 (9)              ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                             ; cntr_fgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_seg:uart_seg_inst|                                                                                                             ; 91 (58)             ; 119 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|uart_seg:uart_seg_inst                                                                                                                                                                                                                                                                                                                     ; uart_seg                          ; work         ;
;       |uart_rx:uart_rx_inst|                                                                                                            ; 33 (33)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |seg_test|uart_seg:uart_seg_inst|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                                                                ; uart_rx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |seg_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |seg_test|uart_seg:uart_seg_inst|state          ;
+-------------------+-------------------+------------+------------+
; Name              ; state.RECEIVING_1 ; state.DONE ; state.IDLE ;
+-------------------+-------------------+------------+------------+
; state.IDLE        ; 0                 ; 0          ; 0          ;
; state.RECEIVING_1 ; 1                 ; 0          ; 1          ;
; state.DONE        ; 0                 ; 1          ; 1          ;
+-------------------+-------------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; seg_test_time:seg_test_time_inst|data_in_12bit_times_2[0] ; Stuck at GND due to stuck port data_in ;
; uart_seg:uart_seg_inst|rx_cnt_1[2]                        ; Stuck at GND due to stuck port data_in ;
; seg_test_time:seg_test_time_inst|seg0[0]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3                     ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-----------------------------------------------------------+---------------------------+------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register   ;
+-----------------------------------------------------------+---------------------------+------------------------------------------+
; seg_test_time:seg_test_time_inst|data_in_12bit_times_2[0] ; Stuck at GND              ; seg_test_time:seg_test_time_inst|seg0[0] ;
;                                                           ; due to stuck port data_in ;                                          ;
+-----------------------------------------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 986   ;
; Number of registers using Synchronous Clear  ; 121   ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 472   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 490   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_seg:uart_seg_inst|uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                                                                                                                                             ; 2       ;
; uart_seg:uart_seg_inst|uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                                                                                                                             ; 2       ;
; uart_seg:uart_seg_inst|uart_rx:uart_rx_inst|rx_reg1                                                                                                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |seg_test|uart_seg:uart_seg_inst|temp_frame_head[7] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m10:count10_m0|data[0]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m10:count10_m1|data[0]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m10:count10_m2|data[0]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m2:count10_m3|data[0]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m10:count10_m4|data[0]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m6:count10_m5|data[1]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m10:count10_m6|data[2]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |seg_test|count_m6:count10_m7|data[3]               ;
; 6:1                ; 28 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |seg_test|uart_seg:uart_seg_inst|data_sum_1[18]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 32                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 32                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 117                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 32                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_test_time:seg_test_time_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 4            ; Untyped                          ;
; LPM_WIDTHB                                     ; 7            ; Untyped                          ;
; LPM_WIDTHP                                     ; 11           ; Untyped                          ;
; LPM_WIDTHR                                     ; 11           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 1                                               ;
; Entity Instance                       ; seg_test_time:seg_test_time_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                               ;
;     -- LPM_WIDTHB                     ; 7                                               ;
;     -- LPM_WIDTHP                     ; 11                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m6:count10_m7"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m10:count10_m6"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m6:count10_m5"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m10:count10_m4"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m2:count10_m3"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m10:count10_m2"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m10:count10_m1"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_m10:count10_m0"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 240                         ;
;     CLR               ; 67                          ;
;     CLR SCLR          ; 45                          ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 76                          ;
;     ENA CLR SCLR      ; 28                          ;
; cycloneiii_lcell_comb ; 953                         ;
;     arith             ; 255                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 181                         ;
;     normal            ; 698                         ;
;         0 data inputs ; 43                          ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 292                         ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 272                         ;
;                       ;                             ;
; Max LUT depth         ; 23.90                       ;
; Average LUT depth     ; 11.93                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; clk                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; uart_seg:uart_seg_inst|data_out[0]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[0]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[10] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[10] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[11] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[11] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[12] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[12] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[13] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[13] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[14] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[14] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[15] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[15] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[16] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[16] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[17] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[17] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[18] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[18] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[19] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[19] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[1]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[1]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[20] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[20] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[21] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[21] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[22] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[22] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[23] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[23] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[24] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[24] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[25] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[25] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[26] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[26] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[27] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[27] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[28] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[28] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[29] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[29] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[2]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[2]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[30] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[30] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[31] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[31] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[3]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[3]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[4]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[4]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[5]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[5]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[6]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[6]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[7]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[7]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[8]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[8]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[9]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_seg:uart_seg_inst|data_out[9]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed Nov  6 14:45:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seg_test -c seg_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/count_m2.v
    Info (12023): Found entity 1: count_m2 File: E:/FPGA/Altera/seg/seg_test_3/src/count_m2.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/count_m6.v
    Info (12023): Found entity 1: count_m6 File: E:/FPGA/Altera/seg/seg_test_3/src/count_m6.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_test.v
    Info (12023): Found entity 1: seg_test File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_scan.v
    Info (12023): Found entity 1: seg_scan File: E:/FPGA/Altera/seg/seg_test_3/src/seg_scan.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_decoder.v
    Info (12023): Found entity 1: seg_decoder File: E:/FPGA/Altera/seg/seg_test_3/src/seg_decoder.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/count_m10.v
    Info (12023): Found entity 1: count_m10 File: E:/FPGA/Altera/seg/seg_test_3/src/count_m10.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: E:/FPGA/Altera/seg/seg_test_3/src/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_seg.v
    Info (12023): Found entity 1: uart_seg File: E:/FPGA/Altera/seg/seg_test_3/src/uart_seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tb_seg_test.v
    Info (12023): Found entity 1: tb_seg_test File: E:/FPGA/Altera/seg/seg_test_3/src/tb_seg_test.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_test_time.v
    Info (12023): Found entity 1: seg_test_time File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(116): created implicit net for "en1" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(131): created implicit net for "en2" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 131
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(145): created implicit net for "en3" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 145
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(159): created implicit net for "en4" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(173): created implicit net for "en5" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(187): created implicit net for "en6" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at seg_test.v(201): created implicit net for "en7" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 201
Info (12127): Elaborating entity "seg_test" for the top level hierarchy
Info (12128): Elaborating entity "uart_seg" for hierarchy "uart_seg:uart_seg_inst" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 78
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_seg:uart_seg_inst|uart_rx:uart_rx_inst" File: E:/FPGA/Altera/seg/seg_test_3/src/uart_seg.v Line: 37
Info (12128): Elaborating entity "seg_test_time" for hierarchy "seg_test_time:seg_test_time_inst" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 91
Warning (10230): Verilog HDL assignment warning at seg_test_time.v(28): truncated value with size 32 to match size of target (12) File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 28
Warning (10230): Verilog HDL assignment warning at seg_test_time.v(29): truncated value with size 32 to match size of target (13) File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 29
Warning (10230): Verilog HDL assignment warning at seg_test_time.v(31): truncated value with size 32 to match size of target (4) File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 31
Warning (10230): Verilog HDL assignment warning at seg_test_time.v(32): truncated value with size 32 to match size of target (4) File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
Warning (10230): Verilog HDL assignment warning at seg_test_time.v(33): truncated value with size 32 to match size of target (4) File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 33
Warning (10230): Verilog HDL assignment warning at seg_test_time.v(34): truncated value with size 32 to match size of target (4) File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 34
Info (12128): Elaborating entity "count_m10" for hierarchy "count_m10:count10_m0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 114
Info (12128): Elaborating entity "count_m2" for hierarchy "count_m2:count10_m3" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 157
Info (12128): Elaborating entity "count_m6" for hierarchy "count_m6:count10_m5" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 185
Info (12128): Elaborating entity "seg_decoder" for hierarchy "seg_decoder:seg_decoder_m0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf
    Info (12023): Found entity 1: altsyncram_0524 File: E:/FPGA/Altera/seg/seg_test_3/db/altsyncram_0524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: E:/FPGA/Altera/seg/seg_test_3/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/FPGA/Altera/seg/seg_test_3/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: E:/FPGA/Altera/seg/seg_test_3/db/cntr_fgi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: E:/FPGA/Altera/seg/seg_test_3/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: E:/FPGA/Altera/seg/seg_test_3/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: E:/FPGA/Altera/seg/seg_test_3/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/FPGA/Altera/seg/seg_test_3/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/FPGA/Altera/seg/seg_test_3/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.06.14:45:46 Progress: Loading sld199b2d66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA/Altera/seg/seg_test_3/db/ip/sld199b2d66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_test_time:seg_test_time_inst|Mod0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_test_time:seg_test_time_inst|Div0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_test_time:seg_test_time_inst|Mod1" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_test_time:seg_test_time_inst|Div1" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_test_time:seg_test_time_inst|Mod2" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_test_time:seg_test_time_inst|Div2" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "seg_test_time:seg_test_time_inst|Mult0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 28
Info (12130): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_divide:Mod0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 31
Info (12133): Instantiated megafunction "seg_test_time:seg_test_time_inst|lpm_divide:Mod0" with the following parameter: File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_2bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_27f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/FPGA/Altera/seg/seg_test_3/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/FPGA/Altera/seg/seg_test_3/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_divide:Div0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
Info (12133): Instantiated megafunction "seg_test_time:seg_test_time_inst|lpm_divide:Div0" with the following parameter: File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_vim.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_divide:Mod1" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
Info (12133): Instantiated megafunction "seg_test_time:seg_test_time_inst|lpm_divide:Mod1" with the following parameter: File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_divide:Div1" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 33
Info (12133): Instantiated megafunction "seg_test_time:seg_test_time_inst|lpm_divide:Div1" with the following parameter: File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_2jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_divide:Div2" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 34
Info (12133): Instantiated megafunction "seg_test_time:seg_test_time_inst|lpm_divide:Div2" with the following parameter: File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf
    Info (12023): Found entity 1: lpm_divide_ckm File: E:/FPGA/Altera/seg/seg_test_3/db/lpm_divide_ckm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: E:/FPGA/Altera/seg/seg_test_3/db/sign_div_unsign_4nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf
    Info (12023): Found entity 1: alt_u_div_s9f File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_s9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0" File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 28
Info (12133): Instantiated megafunction "seg_test_time:seg_test_time_inst|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/Altera/seg/seg_test_3/src/seg_test_time.v Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "seg_test_time:seg_test_time_inst|lpm_mult:Mult0" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13000): Registers with preset signals will power-up high File: E:/FPGA/Altera/seg/seg_test_3/src/uart_rx.v Line: 15
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_12_result_int[0]~0" File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_27f.tdf Line: 47
    Info (17048): Logic cell "seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_9_result_int[0]~10" File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_27f.tdf Line: 87
    Info (17048): Logic cell "seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_10_result_int[0]~10" File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_27f.tdf Line: 37
    Info (17048): Logic cell "seg_test_time:seg_test_time_inst|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_11_result_int[0]~10" File: E:/FPGA/Altera/seg/seg_test_3/db/alt_u_div_27f.tdf Line: 42
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2047 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 1951 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Wed Nov  6 14:45:57 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:21


