Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: Skipping generation of XG: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
