// Seed: 1131050178
`timescale 1 ps / 1ps
module module_0;
  supply1 id_1;
  always @(posedge 1) begin
    SystemTFIdentifier(id_0);
  end
  wand  id_2;
  logic id_3;
  logic id_4;
  assign id_4 = id_1[1];
  logic id_5;
  logic id_6, id_7;
  defparam id_8.id_9 = {
    id_4, id_3
  };
  type_18 id_10 (
      id_4,
      id_7
  );
  type_1 id_11 = id_10;
  assign id_2[1] = id_4;
  logic id_12 = (1);
endmodule
