// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.700000,HLS_SYN_LAT=33,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1266,HLS_SYN_LUT=1322}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_din,
        d_o_full_n,
        d_o_write,
        d_i_address0,
        d_i_ce0,
        d_i_q0,
        d_i_address1,
        d_i_ce1,
        d_i_q1
);

parameter    ap_ST_st1_fsm_0 = 34'b1;
parameter    ap_ST_st2_fsm_1 = 34'b10;
parameter    ap_ST_st3_fsm_2 = 34'b100;
parameter    ap_ST_st4_fsm_3 = 34'b1000;
parameter    ap_ST_st5_fsm_4 = 34'b10000;
parameter    ap_ST_st6_fsm_5 = 34'b100000;
parameter    ap_ST_st7_fsm_6 = 34'b1000000;
parameter    ap_ST_st8_fsm_7 = 34'b10000000;
parameter    ap_ST_st9_fsm_8 = 34'b100000000;
parameter    ap_ST_st10_fsm_9 = 34'b1000000000;
parameter    ap_ST_st11_fsm_10 = 34'b10000000000;
parameter    ap_ST_st12_fsm_11 = 34'b100000000000;
parameter    ap_ST_st13_fsm_12 = 34'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 34'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 34'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 34'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 34'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 34'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 34'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 34'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 34'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 34'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 34'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 34'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 34'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 34'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 34'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 34'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 34'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 34'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 34'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 34'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 34'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv64_D = 64'b1101;
parameter    ap_const_lv64_E = 64'b1110;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv64_10 = 64'b10000;
parameter    ap_const_lv64_11 = 64'b10001;
parameter    ap_const_lv64_12 = 64'b10010;
parameter    ap_const_lv64_13 = 64'b10011;
parameter    ap_const_lv64_14 = 64'b10100;
parameter    ap_const_lv64_15 = 64'b10101;
parameter    ap_const_lv64_16 = 64'b10110;
parameter    ap_const_lv64_17 = 64'b10111;
parameter    ap_const_lv64_18 = 64'b11000;
parameter    ap_const_lv64_19 = 64'b11001;
parameter    ap_const_lv64_1A = 64'b11010;
parameter    ap_const_lv64_1B = 64'b11011;
parameter    ap_const_lv64_1C = 64'b11100;
parameter    ap_const_lv64_1D = 64'b11101;
parameter    ap_const_lv64_1E = 64'b11110;
parameter    ap_const_lv64_1F = 64'b11111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_din;
input   d_o_full_n;
output   d_o_write;
output  [4:0] d_i_address0;
output   d_i_ce0;
input  [15:0] d_i_q0;
output  [4:0] d_i_address1;
output   d_i_ce1;
input  [15:0] d_i_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_din;
reg d_o_write;
reg[4:0] d_i_address0;
reg d_i_ce0;
reg[4:0] d_i_address1;
reg d_i_ce1;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_49;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_blk_n;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_83;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_90;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_98;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_106;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_114;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_122;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_130;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_138;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_146;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_154;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_162;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_170;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_178;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_186;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_194;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_202;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_210;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_218;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_226;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_234;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_242;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_250;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_258;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_266;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_274;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_282;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_290;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_298;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_306;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_314;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_322;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_330;
reg   [15:0] reg_408;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_339;
reg   [15:0] reg_412;
reg   [15:0] reg_417;
reg   [15:0] reg_422;
wire   [31:0] acc_0_loc_assign_2_fu_434_p2;
reg   [31:0] acc_0_loc_assign_2_reg_963;
wire   [31:0] acc_1_loc_assign_2_fu_453_p2;
reg   [31:0] acc_1_loc_assign_2_reg_973;
wire   [31:0] acc_2_loc_assign_2_fu_472_p2;
reg   [31:0] acc_2_loc_assign_2_reg_983;
wire   [31:0] acc_3_loc_assign_2_fu_491_p2;
reg   [31:0] acc_3_loc_assign_2_reg_993;
wire   [31:0] acc_4_loc_assign_2_fu_510_p2;
reg   [31:0] acc_4_loc_assign_2_reg_1003;
wire   [31:0] acc_5_loc_assign_2_fu_529_p2;
reg   [31:0] acc_5_loc_assign_2_reg_1013;
wire   [31:0] acc_6_loc_assign_2_fu_548_p2;
reg   [31:0] acc_6_loc_assign_2_reg_1023;
wire   [31:0] acc_7_loc_assign_2_fu_567_p2;
reg   [31:0] acc_7_loc_assign_2_reg_1033;
wire   [31:0] acc_0_loc_assign_1_fu_582_p2;
reg   [31:0] acc_0_loc_assign_1_reg_1043;
wire   [31:0] acc_1_loc_assign_1_fu_596_p2;
reg   [31:0] acc_1_loc_assign_1_reg_1053;
wire   [31:0] acc_2_loc_assign_1_fu_610_p2;
reg   [31:0] acc_2_loc_assign_1_reg_1063;
wire   [31:0] acc_3_loc_assign_1_fu_624_p2;
reg   [31:0] acc_3_loc_assign_1_reg_1073;
wire   [31:0] acc_4_loc_assign_1_fu_638_p2;
reg   [31:0] acc_4_loc_assign_1_reg_1083;
wire   [31:0] acc_5_loc_assign_1_fu_652_p2;
reg   [31:0] acc_5_loc_assign_1_reg_1093;
wire   [31:0] acc_6_loc_assign_1_fu_666_p2;
reg   [31:0] acc_6_loc_assign_1_reg_1103;
wire   [31:0] acc_7_loc_assign_1_fu_680_p2;
reg   [31:0] acc_7_loc_assign_1_reg_1113;
wire   [31:0] acc_0_loc_fu_694_p2;
reg   [31:0] acc_0_loc_reg_1128;
wire   [31:0] acc_1_loc_fu_708_p2;
reg   [31:0] acc_1_loc_reg_1143;
wire   [31:0] acc_2_loc_fu_722_p2;
reg   [31:0] acc_2_loc_reg_1158;
reg   [15:0] d_i_load_22_reg_1163;
wire   [31:0] acc_3_loc_fu_736_p2;
reg   [31:0] acc_3_loc_reg_1178;
wire   [31:0] acc_4_loc_fu_750_p2;
reg   [31:0] acc_4_loc_reg_1193;
wire   [15:0] tmp_25_fu_775_p1;
reg   [15:0] tmp_25_reg_1198;
wire   [31:0] acc_5_loc_fu_783_p2;
reg   [31:0] acc_5_loc_reg_1213;
wire   [15:0] tmp_26_fu_808_p1;
reg   [15:0] tmp_26_reg_1218;
wire   [15:0] tmp_27_fu_827_p1;
reg   [15:0] tmp_27_reg_1223;
wire   [31:0] acc_6_loc_fu_834_p2;
reg   [31:0] acc_6_loc_reg_1238;
wire   [15:0] tmp_28_fu_859_p1;
reg   [15:0] tmp_28_reg_1243;
wire   [15:0] tmp_29_fu_878_p1;
reg   [15:0] tmp_29_reg_1248;
wire   [31:0] acc_7_loc_fu_886_p2;
reg   [31:0] acc_7_loc_reg_1258;
wire   [15:0] tmp_30_fu_911_p1;
reg   [15:0] tmp_30_reg_1263;
wire   [15:0] tmp_31_fu_930_p1;
reg   [15:0] tmp_31_reg_1268;
wire   [15:0] tmp_32_fu_949_p1;
reg   [15:0] tmp_32_reg_1273;
wire   [15:0] tmp_fu_440_p1;
wire   [15:0] tmp_1_fu_459_p1;
wire   [15:0] tmp_3_fu_478_p1;
wire   [15:0] tmp_4_fu_497_p1;
wire   [15:0] tmp_5_fu_516_p1;
wire   [15:0] tmp_6_fu_535_p1;
wire   [15:0] tmp_7_fu_554_p1;
wire   [15:0] tmp_8_fu_573_p1;
wire   [15:0] tmp_9_fu_587_p1;
wire   [15:0] tmp_10_fu_601_p1;
wire   [15:0] tmp_11_fu_615_p1;
wire   [15:0] tmp_12_fu_629_p1;
wire   [15:0] tmp_13_fu_643_p1;
wire   [15:0] tmp_14_fu_657_p1;
wire   [15:0] tmp_15_fu_671_p1;
wire   [15:0] tmp_16_fu_685_p1;
wire   [15:0] tmp_17_fu_699_p1;
wire   [15:0] tmp_18_fu_713_p1;
wire   [15:0] tmp_19_fu_727_p1;
wire   [15:0] tmp_20_fu_741_p1;
wire   [15:0] tmp_21_fu_755_p1;
wire   [15:0] tmp_22_fu_788_p1;
wire   [15:0] tmp_23_fu_839_p1;
wire   [15:0] tmp_24_fu_891_p1;
wire   [31:0] temp_s_fu_764_p2;
wire   [31:0] temp_1_fu_797_p2;
wire   [31:0] temp_2_fu_816_p2;
wire   [31:0] temp_3_fu_848_p2;
wire   [31:0] temp_4_fu_867_p2;
wire   [31:0] temp_5_fu_900_p2;
wire   [31:0] temp_6_fu_919_p2;
wire   [31:0] temp_7_fu_938_p2;
wire  signed [31:0] tmp_2_fu_430_p1;
wire  signed [31:0] tmp_2_1_fu_449_p1;
wire  signed [31:0] tmp_2_2_fu_468_p1;
wire  signed [31:0] tmp_2_3_fu_487_p1;
wire  signed [31:0] tmp_2_4_fu_506_p1;
wire  signed [31:0] tmp_2_5_fu_525_p1;
wire  signed [31:0] tmp_2_6_fu_544_p1;
wire  signed [31:0] tmp_2_7_fu_563_p1;
wire  signed [31:0] tmp_2_8_fu_578_p1;
wire  signed [31:0] tmp_2_9_fu_592_p1;
wire  signed [31:0] tmp_2_s_fu_606_p1;
wire  signed [31:0] tmp_2_10_fu_620_p1;
wire  signed [31:0] tmp_2_11_fu_634_p1;
wire  signed [31:0] tmp_2_12_fu_648_p1;
wire  signed [31:0] tmp_2_13_fu_662_p1;
wire  signed [31:0] tmp_2_14_fu_676_p1;
wire  signed [31:0] tmp_2_15_fu_690_p1;
wire  signed [31:0] tmp_2_16_fu_704_p1;
wire  signed [31:0] tmp_2_17_fu_718_p1;
wire  signed [31:0] tmp_2_18_fu_732_p1;
wire  signed [31:0] tmp_2_19_fu_746_p1;
wire  signed [31:0] tmp_2_23_fu_760_p1;
wire  signed [31:0] tmp_2_20_fu_779_p1;
wire  signed [31:0] tmp_2_24_fu_793_p1;
wire  signed [31:0] tmp_2_25_fu_812_p1;
wire  signed [31:0] tmp_2_21_fu_831_p1;
wire  signed [31:0] tmp_2_26_fu_844_p1;
wire  signed [31:0] tmp_2_27_fu_863_p1;
wire  signed [31:0] tmp_2_22_fu_882_p1;
wire  signed [31:0] tmp_2_28_fu_896_p1;
wire  signed [31:0] tmp_2_29_fu_915_p1;
wire  signed [31:0] tmp_2_30_fu_934_p1;
reg   [33:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'b1;
#0 acc_0 = 32'b00000000000000000000000000000000;
#0 acc_1 = 32'b00000000000000000000000000000000;
#0 acc_2 = 32'b00000000000000000000000000000000;
#0 acc_3 = 32'b00000000000000000000000000000000;
#0 acc_4 = 32'b00000000000000000000000000000000;
#0 acc_5 = 32'b00000000000000000000000000000000;
#0 acc_6 = 32'b00000000000000000000000000000000;
#0 acc_7 = 32'b00000000000000000000000000000000;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(d_o_full_n == 1'b0)))) begin
        reg_412 <= d_i_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(d_o_full_n == 1'b0))) begin
        reg_412 <= d_i_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) & ~(d_o_full_n == 1'b0))) begin
        reg_417 <= d_i_q0;
    end else if ((((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(d_o_full_n == 1'b0)))) begin
        reg_417 <= d_i_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) & ~(d_o_full_n == 1'b0))) begin
        acc_0 <= temp_s_fu_764_p2;
        acc_4_loc_reg_1193 <= acc_4_loc_fu_750_p2;
        tmp_25_reg_1198 <= tmp_25_fu_775_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(d_o_full_n == 1'b0))) begin
        acc_0_loc_assign_1_reg_1043 <= acc_0_loc_assign_1_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(d_o_full_n == 1'b0))) begin
        acc_0_loc_assign_2_reg_963 <= acc_0_loc_assign_2_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(d_o_full_n == 1'b0))) begin
        acc_0_loc_reg_1128 <= acc_0_loc_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(d_o_full_n == 1'b0))) begin
        acc_1 <= temp_1_fu_797_p2;
        acc_2 <= temp_2_fu_816_p2;
        acc_5_loc_reg_1213 <= acc_5_loc_fu_783_p2;
        tmp_26_reg_1218 <= tmp_26_fu_808_p1;
        tmp_27_reg_1223 <= tmp_27_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(d_o_full_n == 1'b0))) begin
        acc_1_loc_assign_1_reg_1053 <= acc_1_loc_assign_1_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(d_o_full_n == 1'b0))) begin
        acc_1_loc_assign_2_reg_973 <= acc_1_loc_assign_2_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(d_o_full_n == 1'b0))) begin
        acc_1_loc_reg_1143 <= acc_1_loc_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(d_o_full_n == 1'b0))) begin
        acc_2_loc_assign_1_reg_1063 <= acc_2_loc_assign_1_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(d_o_full_n == 1'b0))) begin
        acc_2_loc_assign_2_reg_983 <= acc_2_loc_assign_2_fu_472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(d_o_full_n == 1'b0))) begin
        acc_2_loc_reg_1158 <= acc_2_loc_fu_722_p2;
        d_i_load_22_reg_1163 <= d_i_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(d_o_full_n == 1'b0))) begin
        acc_3 <= temp_3_fu_848_p2;
        acc_4 <= temp_4_fu_867_p2;
        acc_6_loc_reg_1238 <= acc_6_loc_fu_834_p2;
        tmp_28_reg_1243 <= tmp_28_fu_859_p1;
        tmp_29_reg_1248 <= tmp_29_fu_878_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(d_o_full_n == 1'b0))) begin
        acc_3_loc_assign_1_reg_1073 <= acc_3_loc_assign_1_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(d_o_full_n == 1'b0))) begin
        acc_3_loc_assign_2_reg_993 <= acc_3_loc_assign_2_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_21) & ~(d_o_full_n == 1'b0))) begin
        acc_3_loc_reg_1178 <= acc_3_loc_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(d_o_full_n == 1'b0))) begin
        acc_4_loc_assign_1_reg_1083 <= acc_4_loc_assign_1_fu_638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(d_o_full_n == 1'b0))) begin
        acc_4_loc_assign_2_reg_1003 <= acc_4_loc_assign_2_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & ~(d_o_full_n == 1'b0))) begin
        acc_5 <= temp_5_fu_900_p2;
        acc_6 <= temp_6_fu_919_p2;
        acc_7_loc_reg_1258 <= acc_7_loc_fu_886_p2;
        tmp_30_reg_1263 <= tmp_30_fu_911_p1;
        tmp_31_reg_1268 <= tmp_31_fu_930_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(d_o_full_n == 1'b0))) begin
        acc_5_loc_assign_1_reg_1093 <= acc_5_loc_assign_1_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(d_o_full_n == 1'b0))) begin
        acc_5_loc_assign_2_reg_1013 <= acc_5_loc_assign_2_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(d_o_full_n == 1'b0))) begin
        acc_6_loc_assign_1_reg_1103 <= acc_6_loc_assign_1_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(d_o_full_n == 1'b0))) begin
        acc_6_loc_assign_2_reg_1023 <= acc_6_loc_assign_2_fu_548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st27_fsm_26) & ~(d_o_full_n == 1'b0))) begin
        acc_7 <= temp_7_fu_938_p2;
        tmp_32_reg_1273 <= tmp_32_fu_949_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(d_o_full_n == 1'b0))) begin
        acc_7_loc_assign_1_reg_1113 <= acc_7_loc_assign_1_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(d_o_full_n == 1'b0))) begin
        acc_7_loc_assign_2_reg_1033 <= acc_7_loc_assign_2_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st22_fsm_21) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & ~(d_o_full_n == 1'b0)))) begin
        reg_408 <= d_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st22_fsm_21) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_22) & ~(d_o_full_n == 1'b0)))) begin
        reg_422 <= d_i_q1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(d_o_full_n == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(d_o_full_n == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_138) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_154) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_162) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_170) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_178) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_186) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_194) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_202) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_210) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_49) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_218) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_226) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_234) begin
        ap_sig_cseq_ST_st22_fsm_21 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_242) begin
        ap_sig_cseq_ST_st23_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_250) begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_258) begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_266) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_274) begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_282) begin
        ap_sig_cseq_ST_st28_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_290) begin
        ap_sig_cseq_ST_st29_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_339) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_298) begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_306) begin
        ap_sig_cseq_ST_st31_fsm_30 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_314) begin
        ap_sig_cseq_ST_st32_fsm_31 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_322) begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_330) begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_83) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_90) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_98) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_106) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_114) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_122) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_130) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        d_i_address0 = ap_const_lv64_1F;
    end else if ((1'b1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        d_i_address0 = ap_const_lv64_1D;
    end else if ((1'b1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        d_i_address0 = ap_const_lv64_1B;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        d_i_address0 = ap_const_lv64_19;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        d_i_address0 = ap_const_lv64_17;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        d_i_address0 = ap_const_lv64_15;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        d_i_address0 = ap_const_lv64_13;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        d_i_address0 = ap_const_lv64_11;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        d_i_address0 = ap_const_lv64_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        d_i_address0 = ap_const_lv64_F;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        d_i_address0 = ap_const_lv64_E;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        d_i_address0 = ap_const_lv64_D;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        d_i_address0 = ap_const_lv64_C;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        d_i_address0 = ap_const_lv64_B;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        d_i_address0 = ap_const_lv64_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        d_i_address0 = ap_const_lv64_9;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        d_i_address0 = ap_const_lv64_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        d_i_address0 = ap_const_lv64_7;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        d_i_address0 = ap_const_lv64_6;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        d_i_address0 = ap_const_lv64_5;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        d_i_address0 = ap_const_lv64_4;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        d_i_address0 = ap_const_lv64_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        d_i_address0 = ap_const_lv64_2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        d_i_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        d_i_address0 = ap_const_lv64_0;
    end else begin
        d_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        d_i_address1 = ap_const_lv64_1E;
    end else if ((1'b1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        d_i_address1 = ap_const_lv64_1C;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        d_i_address1 = ap_const_lv64_1A;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        d_i_address1 = ap_const_lv64_18;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        d_i_address1 = ap_const_lv64_16;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        d_i_address1 = ap_const_lv64_14;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        d_i_address1 = ap_const_lv64_12;
    end else begin
        d_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st22_fsm_21) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_22) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)))) begin
        d_i_ce0 = 1'b1;
    end else begin
        d_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st22_fsm_21) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_22) & ~(d_o_full_n == 1'b0)))) begin
        d_i_ce1 = 1'b1;
    end else begin
        d_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st34_fsm_33))) begin
        d_o_blk_n = d_o_full_n;
    end else begin
        d_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (~(d_o_full_n == 1'b0)) begin
        if ((1'b1 == ap_sig_cseq_ST_st34_fsm_33)) begin
            d_o_din = tmp_32_reg_1273;
        end else if ((1'b1 == ap_sig_cseq_ST_st33_fsm_32)) begin
            d_o_din = tmp_31_reg_1268;
        end else if ((1'b1 == ap_sig_cseq_ST_st32_fsm_31)) begin
            d_o_din = tmp_30_reg_1263;
        end else if ((1'b1 == ap_sig_cseq_ST_st31_fsm_30)) begin
            d_o_din = tmp_29_reg_1248;
        end else if ((1'b1 == ap_sig_cseq_ST_st30_fsm_29)) begin
            d_o_din = tmp_28_reg_1243;
        end else if ((1'b1 == ap_sig_cseq_ST_st29_fsm_28)) begin
            d_o_din = tmp_27_reg_1223;
        end else if ((1'b1 == ap_sig_cseq_ST_st28_fsm_27)) begin
            d_o_din = tmp_26_reg_1218;
        end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
            d_o_din = tmp_25_reg_1198;
        end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
            d_o_din = tmp_24_fu_891_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st25_fsm_24)) begin
            d_o_din = tmp_23_fu_839_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st24_fsm_23)) begin
            d_o_din = tmp_22_fu_788_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st23_fsm_22)) begin
            d_o_din = tmp_21_fu_755_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
            d_o_din = tmp_20_fu_741_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
            d_o_din = tmp_19_fu_727_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
            d_o_din = tmp_18_fu_713_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
            d_o_din = tmp_17_fu_699_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
            d_o_din = tmp_16_fu_685_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
            d_o_din = tmp_15_fu_671_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
            d_o_din = tmp_14_fu_657_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            d_o_din = tmp_13_fu_643_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
            d_o_din = tmp_12_fu_629_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
            d_o_din = tmp_11_fu_615_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            d_o_din = tmp_10_fu_601_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            d_o_din = tmp_9_fu_587_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            d_o_din = tmp_8_fu_573_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            d_o_din = tmp_7_fu_554_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            d_o_din = tmp_6_fu_535_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            d_o_din = tmp_5_fu_516_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            d_o_din = tmp_4_fu_497_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            d_o_din = tmp_3_fu_478_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            d_o_din = tmp_1_fu_459_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
            d_o_din = tmp_fu_440_p1;
        end else begin
            d_o_din = 'bx;
        end
    end else begin
        d_o_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st15_fsm_14) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st22_fsm_21) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_22) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st27_fsm_26) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st28_fsm_27) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st29_fsm_28) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st30_fsm_29) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st31_fsm_30) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st32_fsm_31) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~(d_o_full_n == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(d_o_full_n == 1'b0)))) begin
        d_o_write = 1'b1;
    end else begin
        d_o_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st14_fsm_13 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st16_fsm_15 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end
        end
        ap_ST_st18_fsm_17 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st19_fsm_18 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st20_fsm_19 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        ap_ST_st21_fsm_20 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end
        end
        ap_ST_st22_fsm_21 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end else begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end
        end
        ap_ST_st23_fsm_22 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end
        end
        ap_ST_st24_fsm_23 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end
        end
        ap_ST_st25_fsm_24 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end
        end
        ap_ST_st26_fsm_25 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end
        end
        ap_ST_st27_fsm_26 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end
        end
        ap_ST_st28_fsm_27 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st29_fsm_28;
            end else begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end
        end
        ap_ST_st29_fsm_28 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st30_fsm_29;
            end else begin
                ap_NS_fsm = ap_ST_st29_fsm_28;
            end
        end
        ap_ST_st30_fsm_29 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st31_fsm_30;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_29;
            end
        end
        ap_ST_st31_fsm_30 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st32_fsm_31;
            end else begin
                ap_NS_fsm = ap_ST_st31_fsm_30;
            end
        end
        ap_ST_st32_fsm_31 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st33_fsm_32;
            end else begin
                ap_NS_fsm = ap_ST_st32_fsm_31;
            end
        end
        ap_ST_st33_fsm_32 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st34_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_st33_fsm_32;
            end
        end
        ap_ST_st34_fsm_33 : begin
            if (~(d_o_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st34_fsm_33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_loc_assign_1_fu_582_p2 = ($signed(acc_0_loc_assign_2_reg_963) + $signed(tmp_2_8_fu_578_p1));

assign acc_0_loc_assign_2_fu_434_p2 = ($signed(acc_0) + $signed(tmp_2_fu_430_p1));

assign acc_0_loc_fu_694_p2 = ($signed(acc_0_loc_assign_1_reg_1043) + $signed(tmp_2_15_fu_690_p1));

assign acc_1_loc_assign_1_fu_596_p2 = ($signed(acc_1_loc_assign_2_reg_973) + $signed(tmp_2_9_fu_592_p1));

assign acc_1_loc_assign_2_fu_453_p2 = ($signed(acc_1) + $signed(tmp_2_1_fu_449_p1));

assign acc_1_loc_fu_708_p2 = ($signed(acc_1_loc_assign_1_reg_1053) + $signed(tmp_2_16_fu_704_p1));

assign acc_2_loc_assign_1_fu_610_p2 = ($signed(acc_2_loc_assign_2_reg_983) + $signed(tmp_2_s_fu_606_p1));

assign acc_2_loc_assign_2_fu_472_p2 = ($signed(acc_2) + $signed(tmp_2_2_fu_468_p1));

assign acc_2_loc_fu_722_p2 = ($signed(acc_2_loc_assign_1_reg_1063) + $signed(tmp_2_17_fu_718_p1));

assign acc_3_loc_assign_1_fu_624_p2 = ($signed(acc_3_loc_assign_2_reg_993) + $signed(tmp_2_10_fu_620_p1));

assign acc_3_loc_assign_2_fu_491_p2 = ($signed(acc_3) + $signed(tmp_2_3_fu_487_p1));

assign acc_3_loc_fu_736_p2 = ($signed(acc_3_loc_assign_1_reg_1073) + $signed(tmp_2_18_fu_732_p1));

assign acc_4_loc_assign_1_fu_638_p2 = ($signed(acc_4_loc_assign_2_reg_1003) + $signed(tmp_2_11_fu_634_p1));

assign acc_4_loc_assign_2_fu_510_p2 = ($signed(acc_4) + $signed(tmp_2_4_fu_506_p1));

assign acc_4_loc_fu_750_p2 = ($signed(acc_4_loc_assign_1_reg_1083) + $signed(tmp_2_19_fu_746_p1));

assign acc_5_loc_assign_1_fu_652_p2 = ($signed(acc_5_loc_assign_2_reg_1013) + $signed(tmp_2_12_fu_648_p1));

assign acc_5_loc_assign_2_fu_529_p2 = ($signed(acc_5) + $signed(tmp_2_5_fu_525_p1));

assign acc_5_loc_fu_783_p2 = ($signed(acc_5_loc_assign_1_reg_1093) + $signed(tmp_2_20_fu_779_p1));

assign acc_6_loc_assign_1_fu_666_p2 = ($signed(acc_6_loc_assign_2_reg_1023) + $signed(tmp_2_13_fu_662_p1));

assign acc_6_loc_assign_2_fu_548_p2 = ($signed(acc_6) + $signed(tmp_2_6_fu_544_p1));

assign acc_6_loc_fu_834_p2 = ($signed(acc_6_loc_assign_1_reg_1103) + $signed(tmp_2_21_fu_831_p1));

assign acc_7_loc_assign_1_fu_680_p2 = ($signed(acc_7_loc_assign_2_reg_1033) + $signed(tmp_2_14_fu_676_p1));

assign acc_7_loc_assign_2_fu_567_p2 = ($signed(acc_7) + $signed(tmp_2_7_fu_563_p1));

assign acc_7_loc_fu_886_p2 = ($signed(acc_7_loc_assign_1_reg_1113) + $signed(tmp_2_22_fu_882_p1));

always @ (*) begin
    ap_sig_106 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_114 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_122 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_130 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_138 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_154 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_162 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_170 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_178 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_186 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_194 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_202 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_210 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_218 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_226 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_234 = (1'b1 == ap_CS_fsm[ap_const_lv32_15]);
end

always @ (*) begin
    ap_sig_242 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_250 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_258 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_266 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_274 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_282 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_290 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_298 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_306 = (1'b1 == ap_CS_fsm[ap_const_lv32_1E]);
end

always @ (*) begin
    ap_sig_314 = (1'b1 == ap_CS_fsm[ap_const_lv32_1F]);
end

always @ (*) begin
    ap_sig_322 = (1'b1 == ap_CS_fsm[ap_const_lv32_20]);
end

always @ (*) begin
    ap_sig_330 = (1'b1 == ap_CS_fsm[ap_const_lv32_21]);
end

always @ (*) begin
    ap_sig_339 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_49 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_83 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_90 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_98 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign temp_1_fu_797_p2 = ($signed(acc_1_loc_reg_1143) + $signed(tmp_2_24_fu_793_p1));

assign temp_2_fu_816_p2 = ($signed(acc_2_loc_reg_1158) + $signed(tmp_2_25_fu_812_p1));

assign temp_3_fu_848_p2 = ($signed(acc_3_loc_reg_1178) + $signed(tmp_2_26_fu_844_p1));

assign temp_4_fu_867_p2 = ($signed(acc_4_loc_reg_1193) + $signed(tmp_2_27_fu_863_p1));

assign temp_5_fu_900_p2 = ($signed(acc_5_loc_reg_1213) + $signed(tmp_2_28_fu_896_p1));

assign temp_6_fu_919_p2 = ($signed(acc_6_loc_reg_1238) + $signed(tmp_2_29_fu_915_p1));

assign temp_7_fu_938_p2 = ($signed(acc_7_loc_reg_1258) + $signed(tmp_2_30_fu_934_p1));

assign temp_s_fu_764_p2 = ($signed(acc_0_loc_reg_1128) + $signed(tmp_2_23_fu_760_p1));

assign tmp_10_fu_601_p1 = acc_1_loc_assign_1_fu_596_p2[15:0];

assign tmp_11_fu_615_p1 = acc_2_loc_assign_1_fu_610_p2[15:0];

assign tmp_12_fu_629_p1 = acc_3_loc_assign_1_fu_624_p2[15:0];

assign tmp_13_fu_643_p1 = acc_4_loc_assign_1_fu_638_p2[15:0];

assign tmp_14_fu_657_p1 = acc_5_loc_assign_1_fu_652_p2[15:0];

assign tmp_15_fu_671_p1 = acc_6_loc_assign_1_fu_666_p2[15:0];

assign tmp_16_fu_685_p1 = acc_7_loc_assign_1_fu_680_p2[15:0];

assign tmp_17_fu_699_p1 = acc_0_loc_fu_694_p2[15:0];

assign tmp_18_fu_713_p1 = acc_1_loc_fu_708_p2[15:0];

assign tmp_19_fu_727_p1 = acc_2_loc_fu_722_p2[15:0];

assign tmp_1_fu_459_p1 = acc_1_loc_assign_2_fu_453_p2[15:0];

assign tmp_20_fu_741_p1 = acc_3_loc_fu_736_p2[15:0];

assign tmp_21_fu_755_p1 = acc_4_loc_fu_750_p2[15:0];

assign tmp_22_fu_788_p1 = acc_5_loc_fu_783_p2[15:0];

assign tmp_23_fu_839_p1 = acc_6_loc_fu_834_p2[15:0];

assign tmp_24_fu_891_p1 = acc_7_loc_fu_886_p2[15:0];

assign tmp_25_fu_775_p1 = temp_s_fu_764_p2[15:0];

assign tmp_26_fu_808_p1 = temp_1_fu_797_p2[15:0];

assign tmp_27_fu_827_p1 = temp_2_fu_816_p2[15:0];

assign tmp_28_fu_859_p1 = temp_3_fu_848_p2[15:0];

assign tmp_29_fu_878_p1 = temp_4_fu_867_p2[15:0];

assign tmp_2_10_fu_620_p1 = $signed(reg_408);

assign tmp_2_11_fu_634_p1 = $signed(reg_408);

assign tmp_2_12_fu_648_p1 = $signed(reg_408);

assign tmp_2_13_fu_662_p1 = $signed(reg_408);

assign tmp_2_14_fu_676_p1 = $signed(reg_408);

assign tmp_2_15_fu_690_p1 = $signed(reg_408);

assign tmp_2_16_fu_704_p1 = $signed(reg_408);

assign tmp_2_17_fu_718_p1 = $signed(reg_412);

assign tmp_2_18_fu_732_p1 = $signed(reg_408);

assign tmp_2_19_fu_746_p1 = $signed(reg_417);

assign tmp_2_1_fu_449_p1 = $signed(reg_408);

assign tmp_2_20_fu_779_p1 = $signed(reg_412);

assign tmp_2_21_fu_831_p1 = $signed(d_i_load_22_reg_1163);

assign tmp_2_22_fu_882_p1 = $signed(reg_408);

assign tmp_2_23_fu_760_p1 = $signed(reg_422);

assign tmp_2_24_fu_793_p1 = $signed(reg_417);

assign tmp_2_25_fu_812_p1 = $signed(reg_422);

assign tmp_2_26_fu_844_p1 = $signed(reg_412);

assign tmp_2_27_fu_863_p1 = $signed(reg_417);

assign tmp_2_28_fu_896_p1 = $signed(reg_412);

assign tmp_2_29_fu_915_p1 = $signed(reg_417);

assign tmp_2_2_fu_468_p1 = $signed(reg_408);

assign tmp_2_30_fu_934_p1 = $signed(reg_408);

assign tmp_2_3_fu_487_p1 = $signed(reg_408);

assign tmp_2_4_fu_506_p1 = $signed(reg_408);

assign tmp_2_5_fu_525_p1 = $signed(reg_408);

assign tmp_2_6_fu_544_p1 = $signed(reg_408);

assign tmp_2_7_fu_563_p1 = $signed(reg_408);

assign tmp_2_8_fu_578_p1 = $signed(reg_408);

assign tmp_2_9_fu_592_p1 = $signed(reg_408);

assign tmp_2_fu_430_p1 = $signed(reg_408);

assign tmp_2_s_fu_606_p1 = $signed(reg_408);

assign tmp_30_fu_911_p1 = temp_5_fu_900_p2[15:0];

assign tmp_31_fu_930_p1 = temp_6_fu_919_p2[15:0];

assign tmp_32_fu_949_p1 = temp_7_fu_938_p2[15:0];

assign tmp_3_fu_478_p1 = acc_2_loc_assign_2_fu_472_p2[15:0];

assign tmp_4_fu_497_p1 = acc_3_loc_assign_2_fu_491_p2[15:0];

assign tmp_5_fu_516_p1 = acc_4_loc_assign_2_fu_510_p2[15:0];

assign tmp_6_fu_535_p1 = acc_5_loc_assign_2_fu_529_p2[15:0];

assign tmp_7_fu_554_p1 = acc_6_loc_assign_2_fu_548_p2[15:0];

assign tmp_8_fu_573_p1 = acc_7_loc_assign_2_fu_567_p2[15:0];

assign tmp_9_fu_587_p1 = acc_0_loc_assign_1_fu_582_p2[15:0];

assign tmp_fu_440_p1 = acc_0_loc_assign_2_fu_434_p2[15:0];

endmodule //array_io
