maxBlockSize	,	V_50
userData	,	V_103
dmacHw_getInterruptStatus	,	F_54
"llp    0x%0X\n"	,	L_52
dmacHw_ERROR_INT_CLEAR	,	F_53
"Module %d: SW dest signal                      0x%X\n"	,	L_26
fpFree	,	F_65
dataLen	,	V_29
dmacHw_DESC_INIT	,	V_102
virt2PhyOffset	,	V_81
dstMaxTransactionWidth	,	V_54
len	,	V_63
dmacHw_CONFIG_t	,	T_3
dmacHw_clearInterrupt	,	F_49
transferMode	,	V_84
"Module %d: SW dest req                         0x%X\n"	,	L_24
srcMaxTransactionWidth	,	V_32
dmacHw_REG_CTL_TTFC_PM_PERI	,	V_75
ctl	,	V_16
dmacHw_REG_INT_STAT_ERROR	,	F_12
"Prog\n"	,	L_46
dmacHw_stopTransfer	,	F_62
dmacHw_REG_MISC_ID	,	F_31
pSrcAddr	,	V_45
module	,	V_1
fpAlloc	,	F_69
descCount	,	V_48
"Module %d: Interrupt clear block               0x%X\n"	,	L_19
dmacHw_REG_MISC_CFG	,	F_29
"Module %d: Channel %d Control (LO)             0x%X\n"	,	L_36
dmacHw_REG_CTL_TTFC_PP_DMAC	,	V_27
dmacHw_REG_INT_RAW_DTRAN	,	F_6
pStart	,	V_7
"Module %d: Interrupt clear src transfer        0x%X\n"	,	L_20
"Module %d: Channel %d Dest Stats Addr          0x%X\n"	,	L_41
dmacHw_NEXT_DESC	,	F_67
pHead	,	V_8
srcMasterInterface	,	V_71
dmacHw_REG_MISC_CH_ENABLE	,	F_30
dmacHw_setChannelUserData	,	F_74
"Module %d: Interrupt mask block                0x%X\n"	,	L_14
dmacHw_setDataLength	,	F_47
"Module %d: Interrupt raw block                 0x%X\n"	,	L_3
"End\n"	,	L_47
ctlAddress	,	V_91
dmacHw_getChannelUserData	,	F_75
dmacHw_INTERRUPT_STATUS_NONE	,	V_37
"Module %d: Interrupt clear error               0x%X\n"	,	L_22
"Module %d: Channel %d LLP                      0x%X\n"	,	L_35
dmacHw_setVariableDataDescriptor	,	F_68
uint32_t	,	V_4
i	,	V_41
dmacHw_REG_SW_HS_SRC_SGL_REQ	,	F_25
dmacHw_REG_CTL_BLOCK_TS_MASK	,	V_33
dmacHw_REG_INT_CLEAR_ERROR	,	F_22
dmacHw_printDebugInfo	,	F_77
"Module %d: SW dest last                        0x%X\n"	,	L_28
srcAddr	,	V_62
dmacHw_REG_INT_MASK_BLOCK	,	F_14
dmacHw_DESC_t	,	T_2
dstUpdate	,	V_70
"Module %d: Interrupt stat src transfer         0x%X\n"	,	L_10
pEnd	,	V_12
dmacHw_INTERRUPT_STATUS_TRANS	,	V_38
dmacHw_DESC_RING_t	,	T_1
dmacHw_GET_DESC_RING	,	F_45
dmacHw_readTransferredData	,	F_72
"Module %d: Interrupt mask transfer             0x%X\n"	,	L_13
"sar    0x%0X\n"	,	L_50
"Module %d: Interrupt stat block                0x%X\n"	,	L_9
"Module %d: Channel %d Source                   0x%X\n"	,	L_33
descUpdated	,	V_79
"Module %d: Interrupt stat transfer             0x%X\n"	,	L_8
pConfig	,	V_28
"Module %d: Channel %d Source Stats Addr        0x%X\n"	,	L_40
pRing	,	V_6
dmacHw_ASSERT	,	F_70
dmacHw_MAX_BLOCKSIZE	,	V_51
dmacHw_REG_SSTAT	,	F_38
"Module %d: Interrupt stat error                0x%X\n"	,	L_12
"Module %d: Interrupt raw error                 0x%X\n"	,	L_6
dmacHw_REG_CTL_TTFC_MP_PERI	,	V_101
dmacHw_REG_INT_CLEAR_BLOCK	,	F_19
dmacHw_REG_INT_RAW_ERROR	,	F_7
count	,	V_58
dmacHw_REG_INT_MASK_TRAN	,	F_13
pDstAddr	,	V_46
"Module %d: Interrupt mask dst transfer         0x%X\n"	,	L_16
"Module %d: Interrupt stat dst transfer         0x%X\n"	,	L_11
pTail	,	V_10
DisplayRegisterContents	,	F_1
dmacHw_DST_ADDRESS_UPDATE_MODE_INC	,	V_96
pFree	,	V_13
"Module %d: Interrupt clear transfer            0x%X\n"	,	L_18
dmacHw_REG_CTL_TTFC_MASK	,	V_23
srcUpdate	,	V_69
dmacHw_FLOW_CONTROL_DMA	,	V_94
srcGatherWidth	,	V_55
dmacHw_GetTrWidthInBytes	,	F_48
"Module %d: SW source req                       0x%X\n"	,	L_23
dmacHw_CBLK_t	,	T_6
"ctl.lo 0x%0X\n"	,	L_53
dmacHw_gCblk	,	V_44
CHANNEL_BUSY	,	F_61
dmacHw_REG_SAR	,	F_33
varDataStarted	,	V_80
dmacHw_REG_CFG_LO	,	F_42
DisplayDescRing	,	F_44
DmaIsFlowController	,	F_46
dmacHw_BLOCK_INT_CLEAR	,	F_52
dmacHw_DESC_FREE	,	V_59
pCblk	,	V_35
dstTrWidth	,	V_52
"Head\n"	,	L_44
dmacHw_getInterruptSource	,	F_55
"Module %d: Interrupt mask error                0x%X\n"	,	L_17
dmacHw_INTERRUPT_STATUS_ERROR	,	V_40
llp	,	V_9
dmacHw_DST_BURST_WIDTH_0	,	V_99
dmacHw_REG_CTL_SRC_TR_WIDTH_MASK	,	V_86
dmacHw_REG_INT_MASK_STRAN	,	F_15
"Module %d: SW source last                      0x%X\n"	,	L_27
pLlen	,	V_83
"Module %d: misc config                         0x%X\n"	,	L_29
dmacHw_REG_INT_STAT_BLOCK	,	F_9
dmacHw_CBLK_TO_HANDLE	,	F_56
"Module %d: SW source signal                    0x%X\n"	,	L_25
dmacHw_HANDLE_t	,	T_5
hi	,	V_18
dmacHw_SRC_ADDRESS_UPDATE_MODE_INC	,	V_95
"Module %d: misc ID                             0x%X\n"	,	L_31
dmacHw_REG_DAR	,	F_34
channel	,	V_2
srcTs	,	V_30
ttfc	,	V_22
"Tail\n"	,	L_45
dstat	,	V_20
dmacHw_REG_SW_HS_DST_SGL_REQ	,	F_26
dmacHw_REG_CTL_TTFC_MP_DMAC	,	V_25
"devCtl 0x%0X\n"	,	L_57
dmacHw_REG_INT_RAW_BLOCK	,	F_4
"Module %d: misc channel enable                 0x%X\n"	,	L_30
dmacHw_setControlDescriptor	,	F_73
dmacHw_REG_INT_CLEAR_TRAN	,	F_18
handle	,	V_34
dmacHw_REG_SW_HS_DST_LST_REQ	,	F_28
dmacHw_calculateDescriptorCount	,	F_57
dmacHw_TRANSFER_MODE_CONTINUOUS	,	V_85
dstTrSize	,	V_49
status	,	V_36
dmacHw_REG_INT_CLEAR_STRAN	,	F_20
"Module %d: Channel %d Control (HI)             0x%X\n"	,	L_37
"Free\n"	,	L_48
"0x%X:\n"	,	L_49
dmacHw_REG_SW_HS_DST_REQ	,	F_24
dmacHw_REG_CTL_SRC_TR_WIDTH_64	,	V_90
dmacHw_SRC_BURST_WIDTH_0	,	V_98
dmacHw_REG_INT_STAT_TRAN	,	F_8
srcMaxBurstWidth	,	V_73
"Module %d: Interrupt raw transfer              0x%X\n"	,	L_2
dmacHw_INTERRUPT_STATUS_e	,	T_7
dmacHw_GetNextTrWidth	,	F_59
dmacHw_freeMem	,	F_64
dmacHw_REG_INT_MASK_DTRAN	,	F_16
controlParam	,	V_67
dmacHw_REG_CFG_HI	,	F_43
dmacHw_INTERRUPT_STATUS_BLOCK	,	V_39
flowControler	,	V_93
"Module %d: Interrupt clear dst transfer        0x%X\n"	,	L_21
pLast	,	V_65
dmacHw_REG_CTL_LO	,	F_36
pDesc	,	V_104
dmacHw_resetDescriptorControl	,	F_76
dstMasterInterface	,	V_72
srcTrSize	,	V_31
fpPrint	,	F_2
"Module %d: Channel %d Dest Stats               0x%X\n"	,	L_39
"Module %d: Interrupt mask src transfer         0x%X\n"	,	L_15
dmacHw_REG_CTL_LLP_SRC_EN	,	V_77
dmacHw_DMA_STOP	,	F_63
dmacHw_REG_CTL_LLP_DST_EN	,	V_76
chan	,	V_3
dmacHw_REG_INT_STAT_STRAN	,	F_10
dmacHw_FREE_USER_MEMORY	,	V_60
dmacHw_REG_SW_HS_SRC_REQ	,	F_23
lo	,	V_17
dmacHw_REG_INT_CLEAR_DTRAN	,	F_21
num	,	V_64
dstMaxBurstWidth	,	V_74
dmacHw_SET_LLP	,	F_71
size_t	,	T_4
"dar    0x%0X\n"	,	L_51
dmacHw_REG_CTL_INT_EN	,	V_78
dar	,	V_15
"dstat  0x%0X\n"	,	L_56
ppBbuf	,	V_82
dmacHw_TRANSACTION_WIDTH_e	,	T_8
dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM	,	V_68
"--------------------------------------------------\n"	,	L_7
"sstat  0x%0X\n"	,	L_55
dmacHw_REG_CTL_SRC_TR_WIDTH_32	,	V_89
dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL	,	V_100
dmacHw_TRAN_INT_CLEAR	,	F_51
dmacHw_REG_SSTATAR	,	F_40
"Module %d: Channel %d Config (HI)              0x%X\n"	,	L_43
dmacHw_descriptorPending	,	F_60
dmacHw_SRC_TRANSACTION_WIDTH_32	,	V_97
dmacHw_REG_CTL_TTFC_PM_DMAC	,	V_26
devCtl	,	V_21
"Module %d: Interrupt raw src transfer          0x%X\n"	,	L_4
pProg	,	V_11
pDescriptor	,	V_5
maxDataPerBlock	,	V_57
dmacHw_ADDRESS_MASK	,	F_58
dmacHw_REG_INT_RAW_TRAN	,	F_3
dmacHw_REG_INT_MASK_ERROR	,	F_17
dmaChannelCount_0	,	V_42
dmaChannelCount_1	,	V_43
sstat	,	V_19
dmacHw_REG_SW_HS_SRC_LST_REQ	,	F_27
dmacHw_REG_INT_RAW_STRAN	,	F_5
dmacHw_REG_DSTATAR	,	F_41
"Module %d: Channel %d Config (LO)              0x%X\n"	,	L_42
"Module %d: Interrupt raw dst transfer          0x%X\n"	,	L_5
dmacHw_REG_INT_STAT_DTRAN	,	F_11
dmacHw_REG_CTL_TTFC_MM_DMAC	,	V_24
"ctl.hi 0x%0X\n"	,	L_54
sar	,	V_14
dmacHw_REG_LLP	,	F_35
"Displaying register content \n\n"	,	L_1
dmacHw_REG_MISC_TEST	,	F_32
dmacHw_REG_CTL_SRC_TR_WIDTH_8	,	V_87
control	,	V_92
"Module %d: misc test                           0x%X\n"	,	L_32
dmacHw_REG_CTL_HI	,	F_37
"Module %d: Channel %d Destination              0x%X\n"	,	L_34
oddSize	,	V_47
"Module %d: Channel %d Source Stats             0x%X\n"	,	L_38
dmacHw_REG_DSTAT	,	F_39
dstAddr	,	V_66
transferType	,	V_61
dstScatterWidth	,	V_56
dmacHw_HANDLE_TO_CBLK	,	F_50
dmacHw_DST_IS_MEMORY	,	F_66
dmacHw_REG_CTL_SRC_TR_WIDTH_16	,	V_88
srcTrWidth	,	V_53
