Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:18:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_place_timing_summary.rpt
| Design       : attention
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_0/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_0/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_1/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_1/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp0_out_stage1_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp0_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp1_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/outp_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1052 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.224        0.000                      0                 8860        0.081        0.000                      0                 8860        4.230        0.000                       0                  3018  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.224        0.000                      0                 8860        0.081        0.000                      0                 8860        4.230        0.000                       0                  3018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 soft/mode4_adder_tree/outp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fxout2_reg_reg_i_6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.294ns (30.522%)  route 5.222ns (69.478%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3017, unset)         0.704     0.704    soft/mode4_adder_tree/clk
    SLICE_X59Y42         FDRE                                         r  soft/mode4_adder_tree/outp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  soft/mode4_adder_tree/outp_reg[0]/Q
                         net (fo=7, estimated)        0.369     1.414    soft/mode4_adder_tree/mode4_adder_tree_outp[0]
    SLICE_X62Y42         LUT1 (Prop_lut1_I0_O)        0.097     1.511 r  soft/mode4_adder_tree/fpin_f_reg[14]_i_36/O
                         net (fo=1, estimated)        0.223     1.734    soft/mode4_adder_tree/fpin_f_reg[14]_i_36_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     2.166 r  soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_24/CO[3]
                         net (fo=1, estimated)        0.000     2.166    soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_24_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_25/CO[3]
                         net (fo=1, estimated)        0.000     2.255    soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_25_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.485 f  soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_26/O[1]
                         net (fo=2, estimated)        0.604     3.089    soft/mode4_adder_tree/mode5_ln/value0[10]
    SLICE_X62Y44         LUT5 (Prop_lut5_I4_O)        0.228     3.317 f  soft/mode4_adder_tree/fpin_f_reg[14]_i_13/O
                         net (fo=5, estimated)        0.721     4.038    soft/mode4_adder_tree/fpin_f_reg[14]_i_13_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I1_O)        0.234     4.272 r  soft/mode4_adder_tree/fpin_f_reg[14]_i_20/O
                         net (fo=4, estimated)        0.540     4.812    soft/mode4_adder_tree/fpin_f_reg[14]_i_20_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I1_O)        0.097     4.909 r  soft/mode4_adder_tree/fpin_f_reg[14]_i_6/O
                         net (fo=16, estimated)       0.458     5.367    soft/mode4_adder_tree/fpin_f_reg[14]_i_6_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.097     5.464 f  soft/mode4_adder_tree/fxout2_reg_reg_i_43/O
                         net (fo=4, estimated)        0.834     6.298    soft/mode4_adder_tree/fxout2_reg_reg_i_43_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.097     6.395 f  soft/mode4_adder_tree/fxout2_reg_reg_i_28/O
                         net (fo=4, estimated)        0.606     7.001    soft/mode4_adder_tree/fxout2_reg_reg_i_28_n_0
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.097     7.098 r  soft/mode4_adder_tree/fxout2_reg_reg_i_25/O
                         net (fo=3, estimated)        0.543     7.641    soft/mode4_adder_tree/fxout2_reg_reg_i_25_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I2_O)        0.255     7.896 r  soft/mode4_adder_tree/fxout2_reg_reg_i_14/O
                         net (fo=1, estimated)        0.324     8.220    mode5_ln/ln/int_float/dut_final_out/output_z[4]
    SLICE_X63Y47         FDRE                                         r  fxout2_reg_reg_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3017, unset)         0.669    10.669    clk
    SLICE_X63Y47         FDRE                                         r  fxout2_reg_reg_i_6/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)       -0.189    10.444    fxout2_reg_reg_i_6
  -------------------------------------------------------------------
                         required time                         10.444    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  2.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 wr_data_34_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buffer34/ram_reg_7/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3017, unset)         0.411     0.411    clk
    SLICE_X55Y86         FDRE                                         r  wr_data_34_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  wr_data_34_reg[250]/Q
                         net (fo=1, estimated)        0.117     0.668    out_buffer34/Q[250]
    RAMB36_X3Y17         RAMB36E1                                     r  out_buffer34/ram_reg_7/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3017, unset)         0.432     0.432    out_buffer34/clk
    RAMB36_X3Y17         RAMB36E1                                     r  out_buffer34/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     0.587    out_buffer34/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X0Y3    qk_mul/mult_u19/result_ff_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X58Y52  soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X58Y52  soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK



