
####################################################
# Sites
sites - DSP48_X0Y50 DSP48_X0Y51 DSP48_X0Y52 DSP48_X0Y53 DSP48_X0Y54 DSP48_X0Y55 DSP48_X0Y56 DSP48_X0Y57 RAMB18_X0Y50 RAMB18_X0Y51 RAMB18_X0Y52 RAMB18_X0Y53 RAMB18_X0Y54 RAMB18_X0Y55 RAMB18_X0Y56 RAMB18_X0Y57 RAMB36_X0Y25 RAMB36_X0Y26 RAMB36_X0Y27 RAMB36_X0Y28 SLICE_X10Y123 SLICE_X10Y124 SLICE_X10Y125 SLICE_X10Y126 SLICE_X10Y127 SLICE_X10Y128 SLICE_X10Y129 SLICE_X10Y130 SLICE_X10Y131 SLICE_X10Y132 SLICE_X10Y133 SLICE_X10Y134 SLICE_X10Y135 SLICE_X10Y136 SLICE_X10Y137 SLICE_X10Y138 SLICE_X10Y139 SLICE_X10Y140 SLICE_X10Y141 SLICE_X10Y142 SLICE_X10Y143 SLICE_X10Y144 SLICE_X10Y145 SLICE_X10Y146 SLICE_X10Y147 SLICE_X11Y123 SLICE_X11Y124 SLICE_X11Y125 SLICE_X11Y126 SLICE_X11Y127 SLICE_X11Y128 SLICE_X11Y129 SLICE_X11Y130 SLICE_X11Y131 SLICE_X11Y132 SLICE_X11Y133 SLICE_X11Y134 SLICE_X11Y135 SLICE_X11Y136 SLICE_X11Y137 SLICE_X11Y138 SLICE_X11Y139 SLICE_X11Y140 SLICE_X11Y141 SLICE_X11Y142 SLICE_X11Y143 SLICE_X11Y144 SLICE_X11Y145 SLICE_X11Y146 SLICE_X11Y147 SLICE_X12Y123 SLICE_X12Y124 SLICE_X12Y125 SLICE_X12Y126 SLICE_X12Y127 SLICE_X12Y128 SLICE_X12Y129 SLICE_X12Y130 SLICE_X12Y131 SLICE_X12Y132 SLICE_X12Y133 SLICE_X12Y134 SLICE_X12Y135 SLICE_X12Y136 SLICE_X12Y137 SLICE_X12Y138 SLICE_X12Y139 SLICE_X12Y140 SLICE_X12Y141 SLICE_X12Y142 SLICE_X12Y143 SLICE_X12Y144 SLICE_X12Y145 SLICE_X12Y146 SLICE_X12Y147 SLICE_X13Y123 SLICE_X13Y124 SLICE_X13Y125 SLICE_X13Y126 SLICE_X13Y127 SLICE_X13Y128 SLICE_X13Y129 SLICE_X13Y130 SLICE_X13Y131 SLICE_X13Y132 SLICE_X13Y133 SLICE_X13Y134 SLICE_X13Y135 SLICE_X13Y136 SLICE_X13Y137 SLICE_X13Y138 SLICE_X13Y139 SLICE_X13Y140 SLICE_X13Y141 SLICE_X13Y142 SLICE_X13Y143 SLICE_X13Y144 SLICE_X13Y145 SLICE_X13Y146 SLICE_X13Y147 SLICE_X4Y123 SLICE_X4Y124 SLICE_X4Y125 SLICE_X4Y126 SLICE_X4Y127 SLICE_X4Y128 SLICE_X4Y129 SLICE_X4Y130 SLICE_X4Y131 SLICE_X4Y132 SLICE_X4Y133 SLICE_X4Y134 SLICE_X4Y135 SLICE_X4Y136 SLICE_X4Y137 SLICE_X4Y138 SLICE_X4Y139 SLICE_X4Y140 SLICE_X4Y141 SLICE_X4Y142 SLICE_X4Y143 SLICE_X4Y144 SLICE_X4Y145 SLICE_X4Y146 SLICE_X4Y147 SLICE_X5Y123 SLICE_X5Y124 SLICE_X5Y125 SLICE_X5Y126 SLICE_X5Y127 SLICE_X5Y128 SLICE_X5Y129 SLICE_X5Y130 SLICE_X5Y131 SLICE_X5Y132 SLICE_X5Y133 SLICE_X5Y134 SLICE_X5Y135 SLICE_X5Y136 SLICE_X5Y137 SLICE_X5Y138 SLICE_X5Y139 SLICE_X5Y140 SLICE_X5Y141 SLICE_X5Y142 SLICE_X5Y143 SLICE_X5Y144 SLICE_X5Y145 SLICE_X5Y146 SLICE_X5Y147 SLICE_X6Y123 SLICE_X6Y124 SLICE_X6Y125 SLICE_X6Y126 SLICE_X6Y127 SLICE_X6Y128 SLICE_X6Y129 SLICE_X6Y130 SLICE_X6Y131 SLICE_X6Y132 SLICE_X6Y133 SLICE_X6Y134 SLICE_X6Y135 SLICE_X6Y136 SLICE_X6Y137 SLICE_X6Y138 SLICE_X6Y139 SLICE_X6Y140 SLICE_X6Y141 SLICE_X6Y142 SLICE_X6Y143 SLICE_X6Y144 SLICE_X6Y145 SLICE_X6Y146 SLICE_X6Y147 SLICE_X7Y123 SLICE_X7Y124 SLICE_X7Y125 SLICE_X7Y126 SLICE_X7Y127 SLICE_X7Y128 SLICE_X7Y129 SLICE_X7Y130 SLICE_X7Y131 SLICE_X7Y132 SLICE_X7Y133 SLICE_X7Y134 SLICE_X7Y135 SLICE_X7Y136 SLICE_X7Y137 SLICE_X7Y138 SLICE_X7Y139 SLICE_X7Y140 SLICE_X7Y141 SLICE_X7Y142 SLICE_X7Y143 SLICE_X7Y144 SLICE_X7Y145 SLICE_X7Y146 SLICE_X7Y147 SLICE_X8Y123 SLICE_X8Y124 SLICE_X8Y125 SLICE_X8Y126 SLICE_X8Y127 SLICE_X8Y128 SLICE_X8Y129 SLICE_X8Y130 SLICE_X8Y131 SLICE_X8Y132 SLICE_X8Y133 SLICE_X8Y134 SLICE_X8Y135 SLICE_X8Y136 SLICE_X8Y137 SLICE_X8Y138 SLICE_X8Y139 SLICE_X8Y140 SLICE_X8Y141 SLICE_X8Y142 SLICE_X8Y143 SLICE_X8Y144 SLICE_X8Y145 SLICE_X8Y146 SLICE_X8Y147 SLICE_X9Y123 SLICE_X9Y124 SLICE_X9Y125 SLICE_X9Y126 SLICE_X9Y127 SLICE_X9Y128 SLICE_X9Y129 SLICE_X9Y130 SLICE_X9Y131 SLICE_X9Y132 SLICE_X9Y133 SLICE_X9Y134 SLICE_X9Y135 SLICE_X9Y136 SLICE_X9Y137 SLICE_X9Y138 SLICE_X9Y139 SLICE_X9Y140 SLICE_X9Y141 SLICE_X9Y142 SLICE_X9Y143 SLICE_X9Y144 SLICE_X9Y145 SLICE_X9Y146 SLICE_X9Y147

####################################################
# Cells
coeff_b_reg_reg[0] - 
nets: {coeff_b_reg[0] coeff_b_reg_reg[0]/Q}, {clk coeff_b_reg_reg[0]/C}, {en coeff_b_reg_reg[0]/CE}, {coeff_b[0] coeff_b_reg_reg[0]/D}, {<const0> coeff_b_reg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[1] - 
nets: {coeff_b_reg[1] coeff_b_reg_reg[1]/Q}, {clk coeff_b_reg_reg[1]/C}, {en coeff_b_reg_reg[1]/CE}, {coeff_b[1] coeff_b_reg_reg[1]/D}, {<const0> coeff_b_reg_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[2] - 
nets: {coeff_b_reg[2] coeff_b_reg_reg[2]/Q}, {clk coeff_b_reg_reg[2]/C}, {en coeff_b_reg_reg[2]/CE}, {coeff_b[2] coeff_b_reg_reg[2]/D}, {<const0> coeff_b_reg_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[3] - 
nets: {coeff_b_reg[3] coeff_b_reg_reg[3]/Q}, {clk coeff_b_reg_reg[3]/C}, {en coeff_b_reg_reg[3]/CE}, {coeff_b[3] coeff_b_reg_reg[3]/D}, {<const0> coeff_b_reg_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[4] - 
nets: {coeff_b_reg[4] coeff_b_reg_reg[4]/Q}, {clk coeff_b_reg_reg[4]/C}, {en coeff_b_reg_reg[4]/CE}, {coeff_b[4] coeff_b_reg_reg[4]/D}, {<const0> coeff_b_reg_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[5] - 
nets: {coeff_b_reg[5] coeff_b_reg_reg[5]/Q}, {clk coeff_b_reg_reg[5]/C}, {en coeff_b_reg_reg[5]/CE}, {coeff_b[5] coeff_b_reg_reg[5]/D}, {<const0> coeff_b_reg_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[6] - 
nets: {coeff_b_reg[6] coeff_b_reg_reg[6]/Q}, {clk coeff_b_reg_reg[6]/C}, {en coeff_b_reg_reg[6]/CE}, {coeff_b[6] coeff_b_reg_reg[6]/D}, {<const0> coeff_b_reg_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_b_reg_reg[7] - 
nets: {coeff_b_reg[7] coeff_b_reg_reg[7]/Q}, {clk coeff_b_reg_reg[7]/C}, {en coeff_b_reg_reg[7]/CE}, {coeff_b[7] coeff_b_reg_reg[7]/D}, {<const0> coeff_b_reg_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[0] - 
nets: {C[12] coeff_c_reg_reg[0]/Q}, {clk coeff_c_reg_reg[0]/C}, {en coeff_c_reg_reg[0]/CE}, {coeff_c[0] coeff_c_reg_reg[0]/D}, {<const0> coeff_c_reg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[1] - 
nets: {C[13] coeff_c_reg_reg[1]/Q}, {clk coeff_c_reg_reg[1]/C}, {en coeff_c_reg_reg[1]/CE}, {coeff_c[1] coeff_c_reg_reg[1]/D}, {<const0> coeff_c_reg_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[2] - 
nets: {C[14] coeff_c_reg_reg[2]/Q}, {clk coeff_c_reg_reg[2]/C}, {en coeff_c_reg_reg[2]/CE}, {coeff_c[2] coeff_c_reg_reg[2]/D}, {<const0> coeff_c_reg_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[3] - 
nets: {C[15] coeff_c_reg_reg[3]/Q}, {clk coeff_c_reg_reg[3]/C}, {en coeff_c_reg_reg[3]/CE}, {coeff_c[3] coeff_c_reg_reg[3]/D}, {<const0> coeff_c_reg_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[4] - 
nets: {C[16] coeff_c_reg_reg[4]/Q}, {clk coeff_c_reg_reg[4]/C}, {en coeff_c_reg_reg[4]/CE}, {coeff_c[4] coeff_c_reg_reg[4]/D}, {<const0> coeff_c_reg_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[5] - 
nets: {C[17] coeff_c_reg_reg[5]/Q}, {clk coeff_c_reg_reg[5]/C}, {en coeff_c_reg_reg[5]/CE}, {coeff_c[5] coeff_c_reg_reg[5]/D}, {<const0> coeff_c_reg_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[6] - 
nets: {C[18] coeff_c_reg_reg[6]/Q}, {clk coeff_c_reg_reg[6]/C}, {en coeff_c_reg_reg[6]/CE}, {coeff_c[6] coeff_c_reg_reg[6]/D}, {<const0> coeff_c_reg_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

coeff_c_reg_reg[7] - 
nets: {C[19] coeff_c_reg_reg[7]/Q}, {clk coeff_c_reg_reg[7]/C}, {en coeff_c_reg_reg[7]/CE}, {coeff_c[7] coeff_c_reg_reg[7]/D}, {<const0> coeff_c_reg_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sum_reg_reg - 
nets: { sum_reg_reg/ACOUT[29]}, { sum_reg_reg/ACOUT[28]}, { sum_reg_reg/ACOUT[27]}, { sum_reg_reg/ACOUT[26]}, { sum_reg_reg/ACOUT[25]}, { sum_reg_reg/ACOUT[24]}, { sum_reg_reg/ACOUT[23]}, { sum_reg_reg/ACOUT[22]}, { sum_reg_reg/ACOUT[21]}, { sum_reg_reg/ACOUT[20]}, { sum_reg_reg/ACOUT[19]}, { sum_reg_reg/ACOUT[18]}, { sum_reg_reg/ACOUT[17]}, { sum_reg_reg/ACOUT[16]}, { sum_reg_reg/ACOUT[15]}, { sum_reg_reg/ACOUT[14]}, { sum_reg_reg/ACOUT[13]}, { sum_reg_reg/ACOUT[12]}, { sum_reg_reg/ACOUT[11]}, { sum_reg_reg/ACOUT[10]}, { sum_reg_reg/ACOUT[9]}, { sum_reg_reg/ACOUT[8]}, { sum_reg_reg/ACOUT[7]}, { sum_reg_reg/ACOUT[6]}, { sum_reg_reg/ACOUT[5]}, { sum_reg_reg/ACOUT[4]}, { sum_reg_reg/ACOUT[3]}, { sum_reg_reg/ACOUT[2]}, { sum_reg_reg/ACOUT[1]}, { sum_reg_reg/ACOUT[0]}, { sum_reg_reg/BCOUT[17]}, { sum_reg_reg/BCOUT[16]}, { sum_reg_reg/BCOUT[15]}, { sum_reg_reg/BCOUT[14]}, { sum_reg_reg/BCOUT[13]}, { sum_reg_reg/BCOUT[12]}, { sum_reg_reg/BCOUT[11]}, { sum_reg_reg/BCOUT[10]}, { sum_reg_reg/BCOUT[9]}, { sum_reg_reg/BCOUT[8]}, { sum_reg_reg/BCOUT[7]}, { sum_reg_reg/BCOUT[6]}, { sum_reg_reg/BCOUT[5]}, { sum_reg_reg/BCOUT[4]}, { sum_reg_reg/BCOUT[3]}, { sum_reg_reg/BCOUT[2]}, { sum_reg_reg/BCOUT[1]}, { sum_reg_reg/BCOUT[0]}, { sum_reg_reg/CARRYCASCOUT}, { sum_reg_reg/CARRYOUT[3]}, { sum_reg_reg/CARRYOUT[2]}, { sum_reg_reg/CARRYOUT[1]}, { sum_reg_reg/CARRYOUT[0]}, { sum_reg_reg/MULTSIGNOUT}, { sum_reg_reg/OVERFLOW}, { sum_reg_reg/PATTERNBDETECT}, { sum_reg_reg/PATTERNDETECT}, { sum_reg_reg/PCOUT[47]}, { sum_reg_reg/PCOUT[46]}, { sum_reg_reg/PCOUT[45]}, { sum_reg_reg/PCOUT[44]}, { sum_reg_reg/PCOUT[43]}, { sum_reg_reg/PCOUT[42]}, { sum_reg_reg/PCOUT[41]}, { sum_reg_reg/PCOUT[40]}, { sum_reg_reg/PCOUT[39]}, { sum_reg_reg/PCOUT[38]}, { sum_reg_reg/PCOUT[37]}, { sum_reg_reg/PCOUT[36]}, { sum_reg_reg/PCOUT[35]}, { sum_reg_reg/PCOUT[34]}, { sum_reg_reg/PCOUT[33]}, { sum_reg_reg/PCOUT[32]}, { sum_reg_reg/PCOUT[31]}, { sum_reg_reg/PCOUT[30]}, { sum_reg_reg/PCOUT[29]}, { sum_reg_reg/PCOUT[28]}, { sum_reg_reg/PCOUT[27]}, { sum_reg_reg/PCOUT[26]}, { sum_reg_reg/PCOUT[25]}, { sum_reg_reg/PCOUT[24]}, { sum_reg_reg/PCOUT[23]}, { sum_reg_reg/PCOUT[22]}, { sum_reg_reg/PCOUT[21]}, { sum_reg_reg/PCOUT[20]}, { sum_reg_reg/PCOUT[19]}, { sum_reg_reg/PCOUT[18]}, { sum_reg_reg/PCOUT[17]}, { sum_reg_reg/PCOUT[16]}, { sum_reg_reg/PCOUT[15]}, { sum_reg_reg/PCOUT[14]}, { sum_reg_reg/PCOUT[13]}, { sum_reg_reg/PCOUT[12]}, { sum_reg_reg/PCOUT[11]}, { sum_reg_reg/PCOUT[10]}, { sum_reg_reg/PCOUT[9]}, { sum_reg_reg/PCOUT[8]}, { sum_reg_reg/PCOUT[7]}, { sum_reg_reg/PCOUT[6]}, { sum_reg_reg/PCOUT[5]}, { sum_reg_reg/PCOUT[4]}, { sum_reg_reg/PCOUT[3]}, { sum_reg_reg/PCOUT[2]}, { sum_reg_reg/PCOUT[1]}, { sum_reg_reg/PCOUT[0]}, { sum_reg_reg/P[47]}, { sum_reg_reg/P[46]}, { sum_reg_reg/P[45]}, { sum_reg_reg/P[44]}, { sum_reg_reg/P[43]}, { sum_reg_reg/P[42]}, { sum_reg_reg/P[41]}, { sum_reg_reg/P[40]}, { sum_reg_reg/P[39]}, { sum_reg_reg/P[38]}, { sum_reg_reg/P[37]}, { sum_reg_reg/P[36]}, { sum_reg_reg/P[35]}, { sum_reg_reg/P[34]}, { sum_reg_reg/P[33]}, { sum_reg_reg/P[32]}, { sum_reg_reg/P[31]}, { sum_reg_reg/P[30]}, { sum_reg_reg/P[29]}, { sum_reg_reg/P[28]}, { sum_reg_reg/P[27]}, { sum_reg_reg/P[26]}, { sum_reg_reg/P[25]}, { sum_reg_reg/P[24]}, {y_out[23] sum_reg_reg/P[23]}, {y_out[22] sum_reg_reg/P[22]}, {y_out[21] sum_reg_reg/P[21]}, {y_out[20] sum_reg_reg/P[20]}, {y_out[19] sum_reg_reg/P[19]}, {y_out[18] sum_reg_reg/P[18]}, {y_out[17] sum_reg_reg/P[17]}, {y_out[16] sum_reg_reg/P[16]}, {y_out[15] sum_reg_reg/P[15]}, {y_out[14] sum_reg_reg/P[14]}, {y_out[13] sum_reg_reg/P[13]}, {y_out[12] sum_reg_reg/P[12]}, {y_out[11] sum_reg_reg/P[11]}, {y_out[10] sum_reg_reg/P[10]}, {y_out[9] sum_reg_reg/P[9]}, {y_out[8] sum_reg_reg/P[8]}, {y_out[7] sum_reg_reg/P[7]}, {y_out[6] sum_reg_reg/P[6]}, {y_out[5] sum_reg_reg/P[5]}, {y_out[4] sum_reg_reg/P[4]}, {y_out[3] sum_reg_reg/P[3]}, {y_out[2] sum_reg_reg/P[2]}, {y_out[1] sum_reg_reg/P[1]}, {y_out[0] sum_reg_reg/P[0]}, { sum_reg_reg/UNDERFLOW}, {<const0> sum_reg_reg/ACIN[29]}, {<const0> sum_reg_reg/ACIN[28]}, {<const0> sum_reg_reg/ACIN[27]}, {<const0> sum_reg_reg/ACIN[26]}, {<const0> sum_reg_reg/ACIN[25]}, {<const0> sum_reg_reg/ACIN[24]}, {<const0> sum_reg_reg/ACIN[23]}, {<const0> sum_reg_reg/ACIN[22]}, {<const0> sum_reg_reg/ACIN[21]}, {<const0> sum_reg_reg/ACIN[20]}, {<const0> sum_reg_reg/ACIN[19]}, {<const0> sum_reg_reg/ACIN[18]}, {<const0> sum_reg_reg/ACIN[17]}, {<const0> sum_reg_reg/ACIN[16]}, {<const0> sum_reg_reg/ACIN[15]}, {<const0> sum_reg_reg/ACIN[14]}, {<const0> sum_reg_reg/ACIN[13]}, {<const0> sum_reg_reg/ACIN[12]}, {<const0> sum_reg_reg/ACIN[11]}, {<const0> sum_reg_reg/ACIN[10]}, {<const0> sum_reg_reg/ACIN[9]}, {<const0> sum_reg_reg/ACIN[8]}, {<const0> sum_reg_reg/ACIN[7]}, {<const0> sum_reg_reg/ACIN[6]}, {<const0> sum_reg_reg/ACIN[5]}, {<const0> sum_reg_reg/ACIN[4]}, {<const0> sum_reg_reg/ACIN[3]}, {<const0> sum_reg_reg/ACIN[2]}, {<const0> sum_reg_reg/ACIN[1]}, {<const0> sum_reg_reg/ACIN[0]}, {<const0> sum_reg_reg/ALUMODE[3]}, {<const0> sum_reg_reg/ALUMODE[2]}, {<const0> sum_reg_reg/ALUMODE[1]}, {<const0> sum_reg_reg/ALUMODE[0]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[29]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[28]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[27]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[26]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[25]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[24]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[23]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[22]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[21]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[20]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[19]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[18]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[17]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[16]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[15]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[14]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[13]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[12]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[11]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[10]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[9]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[8]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[7]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[6]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[5]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[4]}, {sum_reg_reg_i_5_n_7 sum_reg_reg/A[3]}, {sum_reg_reg_i_1_n_4 sum_reg_reg/A[2]}, {sum_reg_reg_i_1_n_5 sum_reg_reg/A[1]}, {sum_reg_reg_i_1_n_6 sum_reg_reg/A[0]}, {<const0> sum_reg_reg/BCIN[17]}, {<const0> sum_reg_reg/BCIN[16]}, {<const0> sum_reg_reg/BCIN[15]}, {<const0> sum_reg_reg/BCIN[14]}, {<const0> sum_reg_reg/BCIN[13]}, {<const0> sum_reg_reg/BCIN[12]}, {<const0> sum_reg_reg/BCIN[11]}, {<const0> sum_reg_reg/BCIN[10]}, {<const0> sum_reg_reg/BCIN[9]}, {<const0> sum_reg_reg/BCIN[8]}, {<const0> sum_reg_reg/BCIN[7]}, {<const0> sum_reg_reg/BCIN[6]}, {<const0> sum_reg_reg/BCIN[5]}, {<const0> sum_reg_reg/BCIN[4]}, {<const0> sum_reg_reg/BCIN[3]}, {<const0> sum_reg_reg/BCIN[2]}, {<const0> sum_reg_reg/BCIN[1]}, {<const0> sum_reg_reg/BCIN[0]}, {sum_reg_reg_i_1_n_7 sum_reg_reg/B[17]}, {sum_reg_reg_i_2_n_4 sum_reg_reg/B[16]}, {sum_reg_reg_i_2_n_5 sum_reg_reg/B[15]}, {sum_reg_reg_i_2_n_6 sum_reg_reg/B[14]}, {sum_reg_reg_i_2_n_7 sum_reg_reg/B[13]}, {sum_reg_reg_i_3_n_4 sum_reg_reg/B[12]}, {sum_reg_reg_i_3_n_5 sum_reg_reg/B[11]}, {sum_reg_reg_i_3_n_6 sum_reg_reg/B[10]}, {sum_reg_reg_i_3_n_7 sum_reg_reg/B[9]}, {sum_reg_reg_i_4_n_5 sum_reg_reg/B[8]}, {sum_reg_reg_i_4_n_6 sum_reg_reg/B[7]}, {sum_reg_reg_i_4_n_7 sum_reg_reg/B[6]}, {<const0> sum_reg_reg/B[5]}, {<const0> sum_reg_reg/B[4]}, {<const0> sum_reg_reg/B[3]}, {<const0> sum_reg_reg/B[2]}, {<const0> sum_reg_reg/B[1]}, {<const0> sum_reg_reg/B[0]}, {<const0> sum_reg_reg/CARRYCASCIN}, {<const0> sum_reg_reg/CARRYIN}, {<const0> sum_reg_reg/CARRYINSEL[2]}, {<const0> sum_reg_reg/CARRYINSEL[1]}, {<const0> sum_reg_reg/CARRYINSEL[0]}, {<const0> sum_reg_reg/CEA1}, {en sum_reg_reg/CEA2}, {<const0> sum_reg_reg/CEAD}, {<const0> sum_reg_reg/CEALUMODE}, {<const0> sum_reg_reg/CEB1}, {en sum_reg_reg/CEB2}, {en sum_reg_reg/CEC}, {<const0> sum_reg_reg/CECARRYIN}, {<const0> sum_reg_reg/CECTRL}, {<const0> sum_reg_reg/CED}, {<const0> sum_reg_reg/CEINMODE}, {<const0> sum_reg_reg/CEM}, {en sum_reg_reg/CEP}, {clk sum_reg_reg/CLK}, {C[19] sum_reg_reg/C[47]}, {C[19] sum_reg_reg/C[46]}, {C[19] sum_reg_reg/C[45]}, {C[19] sum_reg_reg/C[44]}, {C[19] sum_reg_reg/C[43]}, {C[19] sum_reg_reg/C[42]}, {C[19] sum_reg_reg/C[41]}, {C[19] sum_reg_reg/C[40]}, {C[19] sum_reg_reg/C[39]}, {C[19] sum_reg_reg/C[38]}, {C[19] sum_reg_reg/C[37]}, {C[19] sum_reg_reg/C[36]}, {C[19] sum_reg_reg/C[35]}, {C[19] sum_reg_reg/C[34]}, {C[19] sum_reg_reg/C[33]}, {C[19] sum_reg_reg/C[32]}, {C[19] sum_reg_reg/C[31]}, {C[19] sum_reg_reg/C[30]}, {C[19] sum_reg_reg/C[29]}, {C[19] sum_reg_reg/C[28]}, {C[19] sum_reg_reg/C[27]}, {C[19] sum_reg_reg/C[26]}, {C[19] sum_reg_reg/C[25]}, {C[19] sum_reg_reg/C[24]}, {C[19] sum_reg_reg/C[23]}, {C[19] sum_reg_reg/C[22]}, {C[19] sum_reg_reg/C[21]}, {C[19] sum_reg_reg/C[20]}, {C[19] sum_reg_reg/C[19]}, {C[18] sum_reg_reg/C[18]}, {C[17] sum_reg_reg/C[17]}, {C[16] sum_reg_reg/C[16]}, {C[15] sum_reg_reg/C[15]}, {C[14] sum_reg_reg/C[14]}, {C[13] sum_reg_reg/C[13]}, {C[12] sum_reg_reg/C[12]}, {<const0> sum_reg_reg/C[11]}, {<const0> sum_reg_reg/C[10]}, {<const0> sum_reg_reg/C[9]}, {<const0> sum_reg_reg/C[8]}, {<const0> sum_reg_reg/C[7]}, {<const0> sum_reg_reg/C[6]}, {<const0> sum_reg_reg/C[5]}, {<const0> sum_reg_reg/C[4]}, {<const0> sum_reg_reg/C[3]}, {<const0> sum_reg_reg/C[2]}, {<const0> sum_reg_reg/C[1]}, {<const0> sum_reg_reg/C[0]}, {GND_2 sum_reg_reg/D[24]}, {GND_2 sum_reg_reg/D[23]}, {GND_2 sum_reg_reg/D[22]}, {GND_2 sum_reg_reg/D[21]}, {GND_2 sum_reg_reg/D[20]}, {GND_2 sum_reg_reg/D[19]}, {GND_2 sum_reg_reg/D[18]}, {GND_2 sum_reg_reg/D[17]}, {GND_2 sum_reg_reg/D[16]}, {GND_2 sum_reg_reg/D[15]}, {GND_2 sum_reg_reg/D[14]}, {GND_2 sum_reg_reg/D[13]}, {GND_2 sum_reg_reg/D[12]}, {GND_2 sum_reg_reg/D[11]}, {GND_2 sum_reg_reg/D[10]}, {GND_2 sum_reg_reg/D[9]}, {GND_2 sum_reg_reg/D[8]}, {GND_2 sum_reg_reg/D[7]}, {GND_2 sum_reg_reg/D[6]}, {GND_2 sum_reg_reg/D[5]}, {GND_2 sum_reg_reg/D[4]}, {GND_2 sum_reg_reg/D[3]}, {GND_2 sum_reg_reg/D[2]}, {GND_2 sum_reg_reg/D[1]}, {GND_2 sum_reg_reg/D[0]}, {<const0> sum_reg_reg/INMODE[4]}, {<const0> sum_reg_reg/INMODE[3]}, {<const0> sum_reg_reg/INMODE[2]}, {<const0> sum_reg_reg/INMODE[1]}, {<const0> sum_reg_reg/INMODE[0]}, {<const0> sum_reg_reg/MULTSIGNIN}, {<const0> sum_reg_reg/OPMODE[6]}, {<const0> sum_reg_reg/OPMODE[5]}, {<const1> sum_reg_reg/OPMODE[4]}, {<const1> sum_reg_reg/OPMODE[3]}, {<const1> sum_reg_reg/OPMODE[2]}, {<const1> sum_reg_reg/OPMODE[1]}, {<const1> sum_reg_reg/OPMODE[0]}, {x2_a_reg_n_106 sum_reg_reg/PCIN[47]}, {x2_a_reg_n_107 sum_reg_reg/PCIN[46]}, {x2_a_reg_n_108 sum_reg_reg/PCIN[45]}, {x2_a_reg_n_109 sum_reg_reg/PCIN[44]}, {x2_a_reg_n_110 sum_reg_reg/PCIN[43]}, {x2_a_reg_n_111 sum_reg_reg/PCIN[42]}, {x2_a_reg_n_112 sum_reg_reg/PCIN[41]}, {x2_a_reg_n_113 sum_reg_reg/PCIN[40]}, {x2_a_reg_n_114 sum_reg_reg/PCIN[39]}, {x2_a_reg_n_115 sum_reg_reg/PCIN[38]}, {x2_a_reg_n_116 sum_reg_reg/PCIN[37]}, {x2_a_reg_n_117 sum_reg_reg/PCIN[36]}, {x2_a_reg_n_118 sum_reg_reg/PCIN[35]}, {x2_a_reg_n_119 sum_reg_reg/PCIN[34]}, {x2_a_reg_n_120 sum_reg_reg/PCIN[33]}, {x2_a_reg_n_121 sum_reg_reg/PCIN[32]}, {x2_a_reg_n_122 sum_reg_reg/PCIN[31]}, {x2_a_reg_n_123 sum_reg_reg/PCIN[30]}, {x2_a_reg_n_124 sum_reg_reg/PCIN[29]}, {x2_a_reg_n_125 sum_reg_reg/PCIN[28]}, {x2_a_reg_n_126 sum_reg_reg/PCIN[27]}, {x2_a_reg_n_127 sum_reg_reg/PCIN[26]}, {x2_a_reg_n_128 sum_reg_reg/PCIN[25]}, {x2_a_reg_n_129 sum_reg_reg/PCIN[24]}, {x2_a_reg_n_130 sum_reg_reg/PCIN[23]}, {x2_a_reg_n_131 sum_reg_reg/PCIN[22]}, {x2_a_reg_n_132 sum_reg_reg/PCIN[21]}, {x2_a_reg_n_133 sum_reg_reg/PCIN[20]}, {x2_a_reg_n_134 sum_reg_reg/PCIN[19]}, {x2_a_reg_n_135 sum_reg_reg/PCIN[18]}, {x2_a_reg_n_136 sum_reg_reg/PCIN[17]}, {x2_a_reg_n_137 sum_reg_reg/PCIN[16]}, {x2_a_reg_n_138 sum_reg_reg/PCIN[15]}, {x2_a_reg_n_139 sum_reg_reg/PCIN[14]}, {x2_a_reg_n_140 sum_reg_reg/PCIN[13]}, {x2_a_reg_n_141 sum_reg_reg/PCIN[12]}, {x2_a_reg_n_142 sum_reg_reg/PCIN[11]}, {x2_a_reg_n_143 sum_reg_reg/PCIN[10]}, {x2_a_reg_n_144 sum_reg_reg/PCIN[9]}, {x2_a_reg_n_145 sum_reg_reg/PCIN[8]}, {x2_a_reg_n_146 sum_reg_reg/PCIN[7]}, {x2_a_reg_n_147 sum_reg_reg/PCIN[6]}, {x2_a_reg_n_148 sum_reg_reg/PCIN[5]}, {x2_a_reg_n_149 sum_reg_reg/PCIN[4]}, {x2_a_reg_n_150 sum_reg_reg/PCIN[3]}, {x2_a_reg_n_151 sum_reg_reg/PCIN[2]}, {x2_a_reg_n_152 sum_reg_reg/PCIN[1]}, {x2_a_reg_n_153 sum_reg_reg/PCIN[0]}, {<const0> sum_reg_reg/RSTA}, {<const0> sum_reg_reg/RSTALLCARRYIN}, {<const0> sum_reg_reg/RSTALUMODE}, {<const0> sum_reg_reg/RSTB}, {<const0> sum_reg_reg/RSTC}, {<const0> sum_reg_reg/RSTCTRL}, {<const0> sum_reg_reg/RSTD}, {<const0> sum_reg_reg/RSTINMODE}, {<const0> sum_reg_reg/RSTM}, {<const0> sum_reg_reg/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X0Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

sum_reg_reg_i_1 - 
nets: {sum_reg_reg_i_1_n_0 sum_reg_reg_i_1/CO[3]}, { sum_reg_reg_i_1/CO[2]}, { sum_reg_reg_i_1/CO[1]}, { sum_reg_reg_i_1/CO[0]}, {sum_reg_reg_i_1_n_4 sum_reg_reg_i_1/O[3]}, {sum_reg_reg_i_1_n_5 sum_reg_reg_i_1/O[2]}, {sum_reg_reg_i_1_n_6 sum_reg_reg_i_1/O[1]}, {sum_reg_reg_i_1_n_7 sum_reg_reg_i_1/O[0]}, {sum_reg_reg_i_2_n_0 sum_reg_reg_i_1/CI}, {<const0> sum_reg_reg_i_1/CYINIT}, {sum_reg_reg_i_6_n_7 sum_reg_reg_i_1/DI[3]}, {sum_reg_reg_i_7_n_0 sum_reg_reg_i_1/DI[2]}, {sum_reg_reg_i_8_n_0 sum_reg_reg_i_1/DI[1]}, {sum_reg_reg_i_9_n_0 sum_reg_reg_i_1/DI[0]}, {sum_reg_reg_i_10_n_0 sum_reg_reg_i_1/S[3]}, {sum_reg_reg_i_11_n_0 sum_reg_reg_i_1/S[2]}, {sum_reg_reg_i_12_n_0 sum_reg_reg_i_1/S[1]}, {sum_reg_reg_i_13_n_0 sum_reg_reg_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y130, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_10 - 
nets: {sum_reg_reg_i_10_n_0 sum_reg_reg_i_10/O}, {sum_reg_reg_i_40_n_1 sum_reg_reg_i_10/I0}, {sum_reg_reg_i_37_n_4 sum_reg_reg_i_10/I1}, {sum_reg_reg_i_6_n_7 sum_reg_reg_i_10/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h78, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sum_reg_reg_i_100 - 
nets: {sum_reg_reg_i_100_n_0 sum_reg_reg_i_100/O}, {x1_del[2] sum_reg_reg_i_100/I0}, {coeff_b_reg[2] sum_reg_reg_i_100/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_101 - 
nets: {sum_reg_reg_i_101_n_0 sum_reg_reg_i_101/O}, {x1_del[3] sum_reg_reg_i_101/I0}, {coeff_b_reg[3] sum_reg_reg_i_101/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_11 - 
nets: {sum_reg_reg_i_11_n_0 sum_reg_reg_i_11/O}, {sum_reg_reg_i_40_n_6 sum_reg_reg_i_11/I0}, {sum_reg_reg_i_37_n_5 sum_reg_reg_i_11/I1}, {sum_reg_reg_i_37_n_4 sum_reg_reg_i_11/I2}, {sum_reg_reg_i_40_n_1 sum_reg_reg_i_11/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_12 - 
nets: {sum_reg_reg_i_12_n_0 sum_reg_reg_i_12/O}, {sum_reg_reg_i_40_n_7 sum_reg_reg_i_12/I0}, {sum_reg_reg_i_37_n_6 sum_reg_reg_i_12/I1}, {sum_reg_reg_i_37_n_5 sum_reg_reg_i_12/I2}, {sum_reg_reg_i_40_n_6 sum_reg_reg_i_12/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_13 - 
nets: {sum_reg_reg_i_13_n_0 sum_reg_reg_i_13/O}, {sum_reg_reg_i_42_n_1 sum_reg_reg_i_13/I0}, {sum_reg_reg_i_41_n_4 sum_reg_reg_i_13/I1}, {sum_reg_reg_i_37_n_7 sum_reg_reg_i_13/I2}, {sum_reg_reg_i_37_n_6 sum_reg_reg_i_13/I3}, {sum_reg_reg_i_40_n_7 sum_reg_reg_i_13/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hE81717E8, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sum_reg_reg_i_14 - 
nets: {sum_reg_reg_i_14_n_0 sum_reg_reg_i_14/O}, {sum_reg_reg_i_43_n_4 sum_reg_reg_i_14/I0}, {sum_reg_reg_i_41_n_5 sum_reg_reg_i_14/I1}, {sum_reg_reg_i_42_n_6 sum_reg_reg_i_14/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sum_reg_reg_i_15 - 
nets: {sum_reg_reg_i_15_n_0 sum_reg_reg_i_15/O}, {sum_reg_reg_i_43_n_5 sum_reg_reg_i_15/I0}, {sum_reg_reg_i_41_n_6 sum_reg_reg_i_15/I1}, {sum_reg_reg_i_42_n_7 sum_reg_reg_i_15/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sum_reg_reg_i_16 - 
nets: {sum_reg_reg_i_16_n_0 sum_reg_reg_i_16/O}, {sum_reg_reg_i_43_n_6 sum_reg_reg_i_16/I0}, {sum_reg_reg_i_41_n_7 sum_reg_reg_i_16/I1}, {sum_reg_reg_i_44_n_4 sum_reg_reg_i_16/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sum_reg_reg_i_17 - 
nets: {sum_reg_reg_i_17_n_0 sum_reg_reg_i_17/O}, {sum_reg_reg_i_43_n_7 sum_reg_reg_i_17/I0}, {sum_reg_reg_i_45_n_4 sum_reg_reg_i_17/I1}, {sum_reg_reg_i_44_n_5 sum_reg_reg_i_17/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sum_reg_reg_i_18 - 
nets: {sum_reg_reg_i_18_n_0 sum_reg_reg_i_18/O}, {sum_reg_reg_i_14_n_0 sum_reg_reg_i_18/I0}, {sum_reg_reg_i_41_n_4 sum_reg_reg_i_18/I1}, {sum_reg_reg_i_37_n_7 sum_reg_reg_i_18/I2}, {sum_reg_reg_i_42_n_1 sum_reg_reg_i_18/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_19 - 
nets: {sum_reg_reg_i_19_n_0 sum_reg_reg_i_19/O}, {sum_reg_reg_i_43_n_4 sum_reg_reg_i_19/I0}, {sum_reg_reg_i_41_n_5 sum_reg_reg_i_19/I1}, {sum_reg_reg_i_42_n_6 sum_reg_reg_i_19/I2}, {sum_reg_reg_i_15_n_0 sum_reg_reg_i_19/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_2 - 
nets: {sum_reg_reg_i_2_n_0 sum_reg_reg_i_2/CO[3]}, { sum_reg_reg_i_2/CO[2]}, { sum_reg_reg_i_2/CO[1]}, { sum_reg_reg_i_2/CO[0]}, {sum_reg_reg_i_2_n_4 sum_reg_reg_i_2/O[3]}, {sum_reg_reg_i_2_n_5 sum_reg_reg_i_2/O[2]}, {sum_reg_reg_i_2_n_6 sum_reg_reg_i_2/O[1]}, {sum_reg_reg_i_2_n_7 sum_reg_reg_i_2/O[0]}, {sum_reg_reg_i_3_n_0 sum_reg_reg_i_2/CI}, {<const0> sum_reg_reg_i_2/CYINIT}, {sum_reg_reg_i_14_n_0 sum_reg_reg_i_2/DI[3]}, {sum_reg_reg_i_15_n_0 sum_reg_reg_i_2/DI[2]}, {sum_reg_reg_i_16_n_0 sum_reg_reg_i_2/DI[1]}, {sum_reg_reg_i_17_n_0 sum_reg_reg_i_2/DI[0]}, {sum_reg_reg_i_18_n_0 sum_reg_reg_i_2/S[3]}, {sum_reg_reg_i_19_n_0 sum_reg_reg_i_2/S[2]}, {sum_reg_reg_i_20_n_0 sum_reg_reg_i_2/S[1]}, {sum_reg_reg_i_21_n_0 sum_reg_reg_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y129, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_20 - 
nets: {sum_reg_reg_i_20_n_0 sum_reg_reg_i_20/O}, {sum_reg_reg_i_43_n_5 sum_reg_reg_i_20/I0}, {sum_reg_reg_i_41_n_6 sum_reg_reg_i_20/I1}, {sum_reg_reg_i_42_n_7 sum_reg_reg_i_20/I2}, {sum_reg_reg_i_16_n_0 sum_reg_reg_i_20/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_21 - 
nets: {sum_reg_reg_i_21_n_0 sum_reg_reg_i_21/O}, {sum_reg_reg_i_43_n_6 sum_reg_reg_i_21/I0}, {sum_reg_reg_i_41_n_7 sum_reg_reg_i_21/I1}, {sum_reg_reg_i_44_n_4 sum_reg_reg_i_21/I2}, {sum_reg_reg_i_17_n_0 sum_reg_reg_i_21/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X7Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_22 - 
nets: {sum_reg_reg_i_22_n_0 sum_reg_reg_i_22/O}, {sum_reg_reg_i_45_n_5 sum_reg_reg_i_22/I0}, {sum_reg_reg_i_44_n_6 sum_reg_reg_i_22/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_23 - 
nets: {sum_reg_reg_i_23_n_0 sum_reg_reg_i_23/O}, {sum_reg_reg_i_44_n_7 sum_reg_reg_i_23/I0}, {sum_reg_reg_i_45_n_6 sum_reg_reg_i_23/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X6Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_24 - 
nets: {sum_reg_reg_i_24_n_0 sum_reg_reg_i_24/O}, {sum_reg_reg_i_4_n_4 sum_reg_reg_i_24/I0}, {sum_reg_reg_i_45_n_7 sum_reg_reg_i_24/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_25 - 
nets: {sum_reg_reg_i_25_n_0 sum_reg_reg_i_25/O}, {sum_reg_reg_i_43_n_7 sum_reg_reg_i_25/I0}, {sum_reg_reg_i_45_n_4 sum_reg_reg_i_25/I1}, {sum_reg_reg_i_44_n_5 sum_reg_reg_i_25/I2}, {sum_reg_reg_i_22_n_0 sum_reg_reg_i_25/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_26 - 
nets: {sum_reg_reg_i_26_n_0 sum_reg_reg_i_26/O}, {sum_reg_reg_i_45_n_5 sum_reg_reg_i_26/I0}, {sum_reg_reg_i_44_n_6 sum_reg_reg_i_26/I1}, {sum_reg_reg_i_44_n_7 sum_reg_reg_i_26/I2}, {sum_reg_reg_i_45_n_6 sum_reg_reg_i_26/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h9666, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_27 - 
nets: {sum_reg_reg_i_27_n_0 sum_reg_reg_i_27/O}, {sum_reg_reg_i_4_n_4 sum_reg_reg_i_27/I0}, {sum_reg_reg_i_45_n_7 sum_reg_reg_i_27/I1}, {sum_reg_reg_i_45_n_6 sum_reg_reg_i_27/I2}, {sum_reg_reg_i_44_n_7 sum_reg_reg_i_27/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_28 - 
nets: {sum_reg_reg_i_28_n_0 sum_reg_reg_i_28/O}, {sum_reg_reg_i_4_n_4 sum_reg_reg_i_28/I0}, {sum_reg_reg_i_45_n_7 sum_reg_reg_i_28/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X7Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_29 - 
nets: {sum_reg_reg_i_29_n_0 sum_reg_reg_i_29/O}, {coeff_b_reg[1] sum_reg_reg_i_29/I0}, {x1_del[2] sum_reg_reg_i_29/I1}, {coeff_b_reg[2] sum_reg_reg_i_29/I2}, {x1_del[1] sum_reg_reg_i_29/I3}, {x1_del[3] sum_reg_reg_i_29/I4}, {coeff_b_reg[0] sum_reg_reg_i_29/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8777788878887888, 
LOC: SLICE_X8Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_3 - 
nets: {sum_reg_reg_i_3_n_0 sum_reg_reg_i_3/CO[3]}, { sum_reg_reg_i_3/CO[2]}, { sum_reg_reg_i_3/CO[1]}, { sum_reg_reg_i_3/CO[0]}, {sum_reg_reg_i_3_n_4 sum_reg_reg_i_3/O[3]}, {sum_reg_reg_i_3_n_5 sum_reg_reg_i_3/O[2]}, {sum_reg_reg_i_3_n_6 sum_reg_reg_i_3/O[1]}, {sum_reg_reg_i_3_n_7 sum_reg_reg_i_3/O[0]}, {<const0> sum_reg_reg_i_3/CI}, {<const0> sum_reg_reg_i_3/CYINIT}, {sum_reg_reg_i_22_n_0 sum_reg_reg_i_3/DI[3]}, {sum_reg_reg_i_23_n_0 sum_reg_reg_i_3/DI[2]}, {sum_reg_reg_i_24_n_0 sum_reg_reg_i_3/DI[1]}, {<const0> sum_reg_reg_i_3/DI[0]}, {sum_reg_reg_i_25_n_0 sum_reg_reg_i_3/S[3]}, {sum_reg_reg_i_26_n_0 sum_reg_reg_i_3/S[2]}, {sum_reg_reg_i_27_n_0 sum_reg_reg_i_3/S[1]}, {sum_reg_reg_i_28_n_0 sum_reg_reg_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y128, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_30 - 
nets: {sum_reg_reg_i_30_n_0 sum_reg_reg_i_30/O}, {coeff_b_reg[1] sum_reg_reg_i_30/I0}, {x1_del[1] sum_reg_reg_i_30/I1}, {coeff_b_reg[2] sum_reg_reg_i_30/I2}, {x1_del[0] sum_reg_reg_i_30/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X8Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_31 - 
nets: {sum_reg_reg_i_31_n_0 sum_reg_reg_i_31/O}, {coeff_b_reg[0] sum_reg_reg_i_31/I0}, {x1_del[1] sum_reg_reg_i_31/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_32 - 
nets: {sum_reg_reg_i_32_n_0 sum_reg_reg_i_32/O}, {x1_del[2] sum_reg_reg_i_32/I0}, {sum_reg_reg_i_46_n_0 sum_reg_reg_i_32/I1}, {x1_del[1] sum_reg_reg_i_32/I2}, {coeff_b_reg[1] sum_reg_reg_i_32/I3}, {x1_del[0] sum_reg_reg_i_32/I4}, {coeff_b_reg[2] sum_reg_reg_i_32/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h99C369C399339933, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_33 - 
nets: {sum_reg_reg_i_33_n_0 sum_reg_reg_i_33/O}, {x1_del[0] sum_reg_reg_i_33/I0}, {coeff_b_reg[2] sum_reg_reg_i_33/I1}, {x1_del[1] sum_reg_reg_i_33/I2}, {coeff_b_reg[1] sum_reg_reg_i_33/I3}, {coeff_b_reg[0] sum_reg_reg_i_33/I4}, {x1_del[2] sum_reg_reg_i_33/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8777788878887888, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_34 - 
nets: {sum_reg_reg_i_34_n_0 sum_reg_reg_i_34/O}, {coeff_b_reg[0] sum_reg_reg_i_34/I0}, {x1_del[1] sum_reg_reg_i_34/I1}, {coeff_b_reg[1] sum_reg_reg_i_34/I2}, {x1_del[0] sum_reg_reg_i_34/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_35 - 
nets: {sum_reg_reg_i_35_n_0 sum_reg_reg_i_35/O}, {x1_del[0] sum_reg_reg_i_35/I0}, {coeff_b_reg[0] sum_reg_reg_i_35/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_37 - 
nets: {sum_reg_reg_i_37_n_0 sum_reg_reg_i_37/CO[3]}, { sum_reg_reg_i_37/CO[2]}, { sum_reg_reg_i_37/CO[1]}, { sum_reg_reg_i_37/CO[0]}, {sum_reg_reg_i_37_n_4 sum_reg_reg_i_37/O[3]}, {sum_reg_reg_i_37_n_5 sum_reg_reg_i_37/O[2]}, {sum_reg_reg_i_37_n_6 sum_reg_reg_i_37/O[1]}, {sum_reg_reg_i_37_n_7 sum_reg_reg_i_37/O[0]}, {sum_reg_reg_i_43_n_0 sum_reg_reg_i_37/CI}, {<const0> sum_reg_reg_i_37/CYINIT}, {sum_reg_reg_i_47_n_0 sum_reg_reg_i_37/DI[3]}, {sum_reg_reg_i_48_n_0 sum_reg_reg_i_37/DI[2]}, {sum_reg_reg_i_49_n_0 sum_reg_reg_i_37/DI[1]}, {sum_reg_reg_i_50_n_0 sum_reg_reg_i_37/DI[0]}, {sum_reg_reg_i_51_n_0 sum_reg_reg_i_37/S[3]}, {sum_reg_reg_i_52_n_0 sum_reg_reg_i_37/S[2]}, {sum_reg_reg_i_53_n_0 sum_reg_reg_i_37/S[1]}, {sum_reg_reg_i_54_n_0 sum_reg_reg_i_37/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y133, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_38 - 
nets: {sum_reg_reg_i_38_n_0 sum_reg_reg_i_38/O}, {coeff_b_reg[7] sum_reg_reg_i_38/I0}, {x1_del[6] sum_reg_reg_i_38/I1}, {coeff_b_reg[6] sum_reg_reg_i_38/I2}, {x1_del[7] sum_reg_reg_i_38/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0777, 
LOC: SLICE_X7Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_39 - 
nets: {sum_reg_reg_i_39_n_0 sum_reg_reg_i_39/O}, {coeff_b_reg[6] sum_reg_reg_i_39/I0}, {x1_del[6] sum_reg_reg_i_39/I1}, {coeff_b_reg[7] sum_reg_reg_i_39/I2}, {x1_del[7] sum_reg_reg_i_39/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hE53F, 
LOC: SLICE_X7Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_4 - 
nets: {sum_reg_reg_i_4_n_0 sum_reg_reg_i_4/CO[3]}, { sum_reg_reg_i_4/CO[2]}, { sum_reg_reg_i_4/CO[1]}, { sum_reg_reg_i_4/CO[0]}, {sum_reg_reg_i_4_n_4 sum_reg_reg_i_4/O[3]}, {sum_reg_reg_i_4_n_5 sum_reg_reg_i_4/O[2]}, {sum_reg_reg_i_4_n_6 sum_reg_reg_i_4/O[1]}, {sum_reg_reg_i_4_n_7 sum_reg_reg_i_4/O[0]}, {<const0> sum_reg_reg_i_4/CI}, {<const0> sum_reg_reg_i_4/CYINIT}, {sum_reg_reg_i_29_n_0 sum_reg_reg_i_4/DI[3]}, {sum_reg_reg_i_30_n_0 sum_reg_reg_i_4/DI[2]}, {sum_reg_reg_i_31_n_0 sum_reg_reg_i_4/DI[1]}, {<const0> sum_reg_reg_i_4/DI[0]}, {sum_reg_reg_i_32_n_0 sum_reg_reg_i_4/S[3]}, {sum_reg_reg_i_33_n_0 sum_reg_reg_i_4/S[2]}, {sum_reg_reg_i_34_n_0 sum_reg_reg_i_4/S[1]}, {sum_reg_reg_i_35_n_0 sum_reg_reg_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y127, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_40 - 
nets: { sum_reg_reg_i_40/CO[3]}, {sum_reg_reg_i_40_n_1 sum_reg_reg_i_40/CO[2]}, { sum_reg_reg_i_40/CO[1]}, { sum_reg_reg_i_40/CO[0]}, { sum_reg_reg_i_40/O[3]}, { sum_reg_reg_i_40/O[2]}, {sum_reg_reg_i_40_n_6 sum_reg_reg_i_40/O[1]}, {sum_reg_reg_i_40_n_7 sum_reg_reg_i_40/O[0]}, {sum_reg_reg_i_41_n_0 sum_reg_reg_i_40/CI}, {<const0> sum_reg_reg_i_40/CYINIT}, {<const0> sum_reg_reg_i_40/DI[3]}, {<const0> sum_reg_reg_i_40/DI[2]}, {sum_reg_reg_i_55_n_0 sum_reg_reg_i_40/DI[1]}, {sum_reg_reg_i_56_n_0 sum_reg_reg_i_40/DI[0]}, {<const0> sum_reg_reg_i_40/S[3]}, {<const1> sum_reg_reg_i_40/S[2]}, {sum_reg_reg_i_57_n_0 sum_reg_reg_i_40/S[1]}, {sum_reg_reg_i_58_n_0 sum_reg_reg_i_40/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y130, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_41 - 
nets: {sum_reg_reg_i_41_n_0 sum_reg_reg_i_41/CO[3]}, { sum_reg_reg_i_41/CO[2]}, { sum_reg_reg_i_41/CO[1]}, { sum_reg_reg_i_41/CO[0]}, {sum_reg_reg_i_41_n_4 sum_reg_reg_i_41/O[3]}, {sum_reg_reg_i_41_n_5 sum_reg_reg_i_41/O[2]}, {sum_reg_reg_i_41_n_6 sum_reg_reg_i_41/O[1]}, {sum_reg_reg_i_41_n_7 sum_reg_reg_i_41/O[0]}, {sum_reg_reg_i_45_n_0 sum_reg_reg_i_41/CI}, {<const0> sum_reg_reg_i_41/CYINIT}, {sum_reg_reg_i_59_n_0 sum_reg_reg_i_41/DI[3]}, {sum_reg_reg_i_60_n_0 sum_reg_reg_i_41/DI[2]}, {sum_reg_reg_i_61_n_0 sum_reg_reg_i_41/DI[1]}, {sum_reg_reg_i_62_n_0 sum_reg_reg_i_41/DI[0]}, {sum_reg_reg_i_63_n_0 sum_reg_reg_i_41/S[3]}, {sum_reg_reg_i_64_n_0 sum_reg_reg_i_41/S[2]}, {sum_reg_reg_i_65_n_0 sum_reg_reg_i_41/S[1]}, {sum_reg_reg_i_66_n_0 sum_reg_reg_i_41/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y129, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_42 - 
nets: { sum_reg_reg_i_42/CO[3]}, {sum_reg_reg_i_42_n_1 sum_reg_reg_i_42/CO[2]}, { sum_reg_reg_i_42/CO[1]}, { sum_reg_reg_i_42/CO[0]}, { sum_reg_reg_i_42/O[3]}, { sum_reg_reg_i_42/O[2]}, {sum_reg_reg_i_42_n_6 sum_reg_reg_i_42/O[1]}, {sum_reg_reg_i_42_n_7 sum_reg_reg_i_42/O[0]}, {sum_reg_reg_i_44_n_0 sum_reg_reg_i_42/CI}, {<const0> sum_reg_reg_i_42/CYINIT}, {<const0> sum_reg_reg_i_42/DI[3]}, {<const0> sum_reg_reg_i_42/DI[2]}, {sum_reg_reg_i_67_n_0 sum_reg_reg_i_42/DI[1]}, {sum_reg_reg_i_68_n_0 sum_reg_reg_i_42/DI[0]}, {<const0> sum_reg_reg_i_42/S[3]}, {<const1> sum_reg_reg_i_42/S[2]}, {sum_reg_reg_i_69_n_0 sum_reg_reg_i_42/S[1]}, {sum_reg_reg_i_70_n_0 sum_reg_reg_i_42/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y129, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_43 - 
nets: {sum_reg_reg_i_43_n_0 sum_reg_reg_i_43/CO[3]}, { sum_reg_reg_i_43/CO[2]}, { sum_reg_reg_i_43/CO[1]}, { sum_reg_reg_i_43/CO[0]}, {sum_reg_reg_i_43_n_4 sum_reg_reg_i_43/O[3]}, {sum_reg_reg_i_43_n_5 sum_reg_reg_i_43/O[2]}, {sum_reg_reg_i_43_n_6 sum_reg_reg_i_43/O[1]}, {sum_reg_reg_i_43_n_7 sum_reg_reg_i_43/O[0]}, {<const0> sum_reg_reg_i_43/CI}, {<const0> sum_reg_reg_i_43/CYINIT}, {sum_reg_reg_i_71_n_0 sum_reg_reg_i_43/DI[3]}, {sum_reg_reg_i_72_n_0 sum_reg_reg_i_43/DI[2]}, {sum_reg_reg_i_73_n_0 sum_reg_reg_i_43/DI[1]}, {<const0> sum_reg_reg_i_43/DI[0]}, {sum_reg_reg_i_74_n_0 sum_reg_reg_i_43/S[3]}, {sum_reg_reg_i_75_n_0 sum_reg_reg_i_43/S[2]}, {sum_reg_reg_i_76_n_0 sum_reg_reg_i_43/S[1]}, {sum_reg_reg_i_77_n_0 sum_reg_reg_i_43/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y132, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_44 - 
nets: {sum_reg_reg_i_44_n_0 sum_reg_reg_i_44/CO[3]}, { sum_reg_reg_i_44/CO[2]}, { sum_reg_reg_i_44/CO[1]}, { sum_reg_reg_i_44/CO[0]}, {sum_reg_reg_i_44_n_4 sum_reg_reg_i_44/O[3]}, {sum_reg_reg_i_44_n_5 sum_reg_reg_i_44/O[2]}, {sum_reg_reg_i_44_n_6 sum_reg_reg_i_44/O[1]}, {sum_reg_reg_i_44_n_7 sum_reg_reg_i_44/O[0]}, {sum_reg_reg_i_4_n_0 sum_reg_reg_i_44/CI}, {<const0> sum_reg_reg_i_44/CYINIT}, {sum_reg_reg_i_78_n_0 sum_reg_reg_i_44/DI[3]}, {sum_reg_reg_i_79_n_0 sum_reg_reg_i_44/DI[2]}, {sum_reg_reg_i_80_n_0 sum_reg_reg_i_44/DI[1]}, {sum_reg_reg_i_81_n_0 sum_reg_reg_i_44/DI[0]}, {sum_reg_reg_i_82_n_0 sum_reg_reg_i_44/S[3]}, {sum_reg_reg_i_83_n_0 sum_reg_reg_i_44/S[2]}, {sum_reg_reg_i_84_n_0 sum_reg_reg_i_44/S[1]}, {sum_reg_reg_i_85_n_0 sum_reg_reg_i_44/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y128, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_45 - 
nets: {sum_reg_reg_i_45_n_0 sum_reg_reg_i_45/CO[3]}, { sum_reg_reg_i_45/CO[2]}, { sum_reg_reg_i_45/CO[1]}, { sum_reg_reg_i_45/CO[0]}, {sum_reg_reg_i_45_n_4 sum_reg_reg_i_45/O[3]}, {sum_reg_reg_i_45_n_5 sum_reg_reg_i_45/O[2]}, {sum_reg_reg_i_45_n_6 sum_reg_reg_i_45/O[1]}, {sum_reg_reg_i_45_n_7 sum_reg_reg_i_45/O[0]}, {<const0> sum_reg_reg_i_45/CI}, {<const0> sum_reg_reg_i_45/CYINIT}, {sum_reg_reg_i_86_n_0 sum_reg_reg_i_45/DI[3]}, {sum_reg_reg_i_87_n_0 sum_reg_reg_i_45/DI[2]}, {sum_reg_reg_i_88_n_0 sum_reg_reg_i_45/DI[1]}, {<const0> sum_reg_reg_i_45/DI[0]}, {sum_reg_reg_i_89_n_0 sum_reg_reg_i_45/S[3]}, {sum_reg_reg_i_90_n_0 sum_reg_reg_i_45/S[2]}, {sum_reg_reg_i_91_n_0 sum_reg_reg_i_45/S[1]}, {sum_reg_reg_i_92_n_0 sum_reg_reg_i_45/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y128, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_46 - 
nets: {sum_reg_reg_i_46_n_0 sum_reg_reg_i_46/O}, {x1_del[3] sum_reg_reg_i_46/I0}, {coeff_b_reg[0] sum_reg_reg_i_46/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X8Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_47 - 
nets: {sum_reg_reg_i_47_n_0 sum_reg_reg_i_47/O}, {coeff_b_reg[7] sum_reg_reg_i_47/I0}, {x1_del[5] sum_reg_reg_i_47/I1}, {coeff_b_reg[6] sum_reg_reg_i_47/I2}, {x1_del[6] sum_reg_reg_i_47/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_48 - 
nets: {sum_reg_reg_i_48_n_0 sum_reg_reg_i_48/O}, {coeff_b_reg[7] sum_reg_reg_i_48/I0}, {x1_del[4] sum_reg_reg_i_48/I1}, {coeff_b_reg[6] sum_reg_reg_i_48/I2}, {x1_del[5] sum_reg_reg_i_48/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_49 - 
nets: {sum_reg_reg_i_49_n_0 sum_reg_reg_i_49/O}, {coeff_b_reg[7] sum_reg_reg_i_49/I0}, {x1_del[3] sum_reg_reg_i_49/I1}, {coeff_b_reg[6] sum_reg_reg_i_49/I2}, {x1_del[4] sum_reg_reg_i_49/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_5 - 
nets: { sum_reg_reg_i_5/CO[3]}, { sum_reg_reg_i_5/CO[2]}, { sum_reg_reg_i_5/CO[1]}, { sum_reg_reg_i_5/CO[0]}, { sum_reg_reg_i_5/O[3]}, { sum_reg_reg_i_5/O[2]}, { sum_reg_reg_i_5/O[1]}, {sum_reg_reg_i_5_n_7 sum_reg_reg_i_5/O[0]}, {sum_reg_reg_i_1_n_0 sum_reg_reg_i_5/CI}, {<const0> sum_reg_reg_i_5/CYINIT}, {<const0> sum_reg_reg_i_5/DI[3]}, {<const0> sum_reg_reg_i_5/DI[2]}, {<const0> sum_reg_reg_i_5/DI[1]}, {<const0> sum_reg_reg_i_5/DI[0]}, {<const0> sum_reg_reg_i_5/S[3]}, {<const0> sum_reg_reg_i_5/S[2]}, {<const0> sum_reg_reg_i_5/S[1]}, {sum_reg_reg_i_6_n_6 sum_reg_reg_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y131, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_50 - 
nets: {sum_reg_reg_i_50_n_0 sum_reg_reg_i_50/O}, {coeff_b_reg[7] sum_reg_reg_i_50/I0}, {x1_del[2] sum_reg_reg_i_50/I1}, {coeff_b_reg[6] sum_reg_reg_i_50/I2}, {x1_del[3] sum_reg_reg_i_50/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_51 - 
nets: {sum_reg_reg_i_51_n_0 sum_reg_reg_i_51/O}, {x1_del[5] sum_reg_reg_i_51/I0}, {x1_del[6] sum_reg_reg_i_51/I1}, {coeff_b_reg[7] sum_reg_reg_i_51/I2}, {x1_del[7] sum_reg_reg_i_51/I3}, {coeff_b_reg[6] sum_reg_reg_i_51/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h738CC0C0, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sum_reg_reg_i_52 - 
nets: {sum_reg_reg_i_52_n_0 sum_reg_reg_i_52/O}, {x1_del[4] sum_reg_reg_i_52/I0}, {x1_del[5] sum_reg_reg_i_52/I1}, {coeff_b_reg[7] sum_reg_reg_i_52/I2}, {x1_del[6] sum_reg_reg_i_52/I3}, {coeff_b_reg[6] sum_reg_reg_i_52/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8C733F3F, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sum_reg_reg_i_53 - 
nets: {sum_reg_reg_i_53_n_0 sum_reg_reg_i_53/O}, {x1_del[3] sum_reg_reg_i_53/I0}, {x1_del[4] sum_reg_reg_i_53/I1}, {coeff_b_reg[7] sum_reg_reg_i_53/I2}, {x1_del[5] sum_reg_reg_i_53/I3}, {coeff_b_reg[6] sum_reg_reg_i_53/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h8C733F3F, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sum_reg_reg_i_54 - 
nets: {sum_reg_reg_i_54_n_0 sum_reg_reg_i_54/O}, {x1_del[2] sum_reg_reg_i_54/I0}, {x1_del[3] sum_reg_reg_i_54/I1}, {coeff_b_reg[7] sum_reg_reg_i_54/I2}, {x1_del[4] sum_reg_reg_i_54/I3}, {coeff_b_reg[6] sum_reg_reg_i_54/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8C733F3F, 
LOC: SLICE_X7Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sum_reg_reg_i_55 - 
nets: {sum_reg_reg_i_55_n_0 sum_reg_reg_i_55/O}, {coeff_b_reg[4] sum_reg_reg_i_55/I0}, {x1_del[7] sum_reg_reg_i_55/I1}, {coeff_b_reg[5] sum_reg_reg_i_55/I2}, {x1_del[6] sum_reg_reg_i_55/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X8Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_56 - 
nets: {sum_reg_reg_i_56_n_0 sum_reg_reg_i_56/O}, {coeff_b_reg[5] sum_reg_reg_i_56/I0}, {x1_del[5] sum_reg_reg_i_56/I1}, {coeff_b_reg[4] sum_reg_reg_i_56/I2}, {x1_del[6] sum_reg_reg_i_56/I3}, {coeff_b_reg[3] sum_reg_reg_i_56/I4}, {x1_del[7] sum_reg_reg_i_56/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8000F888F888F888, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_57 - 
nets: {sum_reg_reg_i_57_n_0 sum_reg_reg_i_57/O}, {x1_del[6] sum_reg_reg_i_57/I0}, {coeff_b_reg[4] sum_reg_reg_i_57/I1}, {coeff_b_reg[5] sum_reg_reg_i_57/I2}, {x1_del[7] sum_reg_reg_i_57/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h2F5F, 
LOC: SLICE_X8Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_58 - 
nets: {sum_reg_reg_i_58_n_0 sum_reg_reg_i_58/O}, {coeff_b_reg[3] sum_reg_reg_i_58/I0}, {x1_del[5] sum_reg_reg_i_58/I1}, {x1_del[6] sum_reg_reg_i_58/I2}, {coeff_b_reg[5] sum_reg_reg_i_58/I3}, {x1_del[7] sum_reg_reg_i_58/I4}, {coeff_b_reg[4] sum_reg_reg_i_58/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h2450F30F4BFFC3FF, 
LOC: SLICE_X8Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_59 - 
nets: {sum_reg_reg_i_59_n_0 sum_reg_reg_i_59/O}, {coeff_b_reg[5] sum_reg_reg_i_59/I0}, {x1_del[4] sum_reg_reg_i_59/I1}, {coeff_b_reg[4] sum_reg_reg_i_59/I2}, {x1_del[5] sum_reg_reg_i_59/I3}, {coeff_b_reg[3] sum_reg_reg_i_59/I4}, {x1_del[6] sum_reg_reg_i_59/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_6 - 
nets: { sum_reg_reg_i_6/CO[3]}, { sum_reg_reg_i_6/CO[2]}, { sum_reg_reg_i_6/CO[1]}, { sum_reg_reg_i_6/CO[0]}, { sum_reg_reg_i_6/O[3]}, { sum_reg_reg_i_6/O[2]}, {sum_reg_reg_i_6_n_6 sum_reg_reg_i_6/O[1]}, {sum_reg_reg_i_6_n_7 sum_reg_reg_i_6/O[0]}, {sum_reg_reg_i_37_n_0 sum_reg_reg_i_6/CI}, {<const0> sum_reg_reg_i_6/CYINIT}, {<const0> sum_reg_reg_i_6/DI[3]}, {<const0> sum_reg_reg_i_6/DI[2]}, {<const0> sum_reg_reg_i_6/DI[1]}, {sum_reg_reg_i_38_n_0 sum_reg_reg_i_6/DI[0]}, {<const0> sum_reg_reg_i_6/S[3]}, {<const0> sum_reg_reg_i_6/S[2]}, {<const1> sum_reg_reg_i_6/S[1]}, {sum_reg_reg_i_39_n_0 sum_reg_reg_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y134, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sum_reg_reg_i_60 - 
nets: {sum_reg_reg_i_60_n_0 sum_reg_reg_i_60/O}, {coeff_b_reg[5] sum_reg_reg_i_60/I0}, {x1_del[3] sum_reg_reg_i_60/I1}, {coeff_b_reg[4] sum_reg_reg_i_60/I2}, {x1_del[4] sum_reg_reg_i_60/I3}, {coeff_b_reg[3] sum_reg_reg_i_60/I4}, {x1_del[5] sum_reg_reg_i_60/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_61 - 
nets: {sum_reg_reg_i_61_n_0 sum_reg_reg_i_61/O}, {coeff_b_reg[5] sum_reg_reg_i_61/I0}, {x1_del[2] sum_reg_reg_i_61/I1}, {coeff_b_reg[4] sum_reg_reg_i_61/I2}, {x1_del[3] sum_reg_reg_i_61/I3}, {coeff_b_reg[3] sum_reg_reg_i_61/I4}, {x1_del[4] sum_reg_reg_i_61/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_62 - 
nets: {sum_reg_reg_i_62_n_0 sum_reg_reg_i_62/O}, {coeff_b_reg[5] sum_reg_reg_i_62/I0}, {x1_del[1] sum_reg_reg_i_62/I1}, {coeff_b_reg[4] sum_reg_reg_i_62/I2}, {x1_del[2] sum_reg_reg_i_62/I3}, {coeff_b_reg[3] sum_reg_reg_i_62/I4}, {x1_del[3] sum_reg_reg_i_62/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_63 - 
nets: {sum_reg_reg_i_63_n_0 sum_reg_reg_i_63/O}, {sum_reg_reg_i_59_n_0 sum_reg_reg_i_63/I0}, {coeff_b_reg[4] sum_reg_reg_i_63/I1}, {x1_del[6] sum_reg_reg_i_63/I2}, {sum_reg_reg_i_93_n_0 sum_reg_reg_i_63/I3}, {x1_del[7] sum_reg_reg_i_63/I4}, {coeff_b_reg[3] sum_reg_reg_i_63/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h6A95956A956A956A, 
LOC: SLICE_X8Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_64 - 
nets: {sum_reg_reg_i_64_n_0 sum_reg_reg_i_64/O}, {sum_reg_reg_i_60_n_0 sum_reg_reg_i_64/I0}, {coeff_b_reg[4] sum_reg_reg_i_64/I1}, {x1_del[5] sum_reg_reg_i_64/I2}, {sum_reg_reg_i_94_n_0 sum_reg_reg_i_64/I3}, {x1_del[6] sum_reg_reg_i_64/I4}, {coeff_b_reg[3] sum_reg_reg_i_64/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X8Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_65 - 
nets: {sum_reg_reg_i_65_n_0 sum_reg_reg_i_65/O}, {sum_reg_reg_i_61_n_0 sum_reg_reg_i_65/I0}, {coeff_b_reg[4] sum_reg_reg_i_65/I1}, {x1_del[4] sum_reg_reg_i_65/I2}, {sum_reg_reg_i_95_n_0 sum_reg_reg_i_65/I3}, {x1_del[5] sum_reg_reg_i_65/I4}, {coeff_b_reg[3] sum_reg_reg_i_65/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X8Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_66 - 
nets: {sum_reg_reg_i_66_n_0 sum_reg_reg_i_66/O}, {sum_reg_reg_i_62_n_0 sum_reg_reg_i_66/I0}, {coeff_b_reg[4] sum_reg_reg_i_66/I1}, {x1_del[3] sum_reg_reg_i_66/I2}, {sum_reg_reg_i_96_n_0 sum_reg_reg_i_66/I3}, {x1_del[4] sum_reg_reg_i_66/I4}, {coeff_b_reg[3] sum_reg_reg_i_66/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X8Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_67 - 
nets: {sum_reg_reg_i_67_n_0 sum_reg_reg_i_67/O}, {coeff_b_reg[1] sum_reg_reg_i_67/I0}, {x1_del[7] sum_reg_reg_i_67/I1}, {coeff_b_reg[2] sum_reg_reg_i_67/I2}, {x1_del[6] sum_reg_reg_i_67/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X9Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_68 - 
nets: {sum_reg_reg_i_68_n_0 sum_reg_reg_i_68/O}, {coeff_b_reg[2] sum_reg_reg_i_68/I0}, {x1_del[5] sum_reg_reg_i_68/I1}, {coeff_b_reg[1] sum_reg_reg_i_68/I2}, {x1_del[6] sum_reg_reg_i_68/I3}, {coeff_b_reg[0] sum_reg_reg_i_68/I4}, {x1_del[7] sum_reg_reg_i_68/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8000F888F888F888, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_69 - 
nets: {sum_reg_reg_i_69_n_0 sum_reg_reg_i_69/O}, {x1_del[6] sum_reg_reg_i_69/I0}, {coeff_b_reg[1] sum_reg_reg_i_69/I1}, {coeff_b_reg[2] sum_reg_reg_i_69/I2}, {x1_del[7] sum_reg_reg_i_69/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2F5F, 
LOC: SLICE_X9Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_7 - 
nets: {sum_reg_reg_i_7_n_0 sum_reg_reg_i_7/O}, {sum_reg_reg_i_40_n_6 sum_reg_reg_i_7/I0}, {sum_reg_reg_i_37_n_5 sum_reg_reg_i_7/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_70 - 
nets: {sum_reg_reg_i_70_n_0 sum_reg_reg_i_70/O}, {coeff_b_reg[0] sum_reg_reg_i_70/I0}, {x1_del[5] sum_reg_reg_i_70/I1}, {x1_del[6] sum_reg_reg_i_70/I2}, {coeff_b_reg[2] sum_reg_reg_i_70/I3}, {x1_del[7] sum_reg_reg_i_70/I4}, {coeff_b_reg[1] sum_reg_reg_i_70/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2450F30F4BFFC3FF, 
LOC: SLICE_X9Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_71 - 
nets: {sum_reg_reg_i_71_n_0 sum_reg_reg_i_71/O}, {x1_del[1] sum_reg_reg_i_71/I0}, {coeff_b_reg[7] sum_reg_reg_i_71/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_72 - 
nets: {sum_reg_reg_i_72_n_0 sum_reg_reg_i_72/O}, {coeff_b_reg[7] sum_reg_reg_i_72/I0}, {x1_del[1] sum_reg_reg_i_72/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_73 - 
nets: {sum_reg_reg_i_73_n_0 sum_reg_reg_i_73/O}, {x1_del[0] sum_reg_reg_i_73/I0}, {coeff_b_reg[7] sum_reg_reg_i_73/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_74 - 
nets: {sum_reg_reg_i_74_n_0 sum_reg_reg_i_74/O}, {x1_del[1] sum_reg_reg_i_74/I0}, {x1_del[2] sum_reg_reg_i_74/I1}, {coeff_b_reg[7] sum_reg_reg_i_74/I2}, {x1_del[3] sum_reg_reg_i_74/I3}, {coeff_b_reg[6] sum_reg_reg_i_74/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h9F606060, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sum_reg_reg_i_75 - 
nets: {sum_reg_reg_i_75_n_0 sum_reg_reg_i_75/O}, {coeff_b_reg[7] sum_reg_reg_i_75/I0}, {x1_del[1] sum_reg_reg_i_75/I1}, {coeff_b_reg[6] sum_reg_reg_i_75/I2}, {x1_del[2] sum_reg_reg_i_75/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_76 - 
nets: {sum_reg_reg_i_76_n_0 sum_reg_reg_i_76/O}, {coeff_b_reg[7] sum_reg_reg_i_76/I0}, {x1_del[0] sum_reg_reg_i_76/I1}, {coeff_b_reg[6] sum_reg_reg_i_76/I2}, {x1_del[1] sum_reg_reg_i_76/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8777, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_77 - 
nets: {sum_reg_reg_i_77_n_0 sum_reg_reg_i_77/O}, {x1_del[0] sum_reg_reg_i_77/I0}, {coeff_b_reg[6] sum_reg_reg_i_77/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_78 - 
nets: {sum_reg_reg_i_78_n_0 sum_reg_reg_i_78/O}, {coeff_b_reg[2] sum_reg_reg_i_78/I0}, {x1_del[4] sum_reg_reg_i_78/I1}, {coeff_b_reg[1] sum_reg_reg_i_78/I2}, {x1_del[5] sum_reg_reg_i_78/I3}, {coeff_b_reg[0] sum_reg_reg_i_78/I4}, {x1_del[6] sum_reg_reg_i_78/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_79 - 
nets: {sum_reg_reg_i_79_n_0 sum_reg_reg_i_79/O}, {coeff_b_reg[2] sum_reg_reg_i_79/I0}, {x1_del[3] sum_reg_reg_i_79/I1}, {coeff_b_reg[1] sum_reg_reg_i_79/I2}, {x1_del[4] sum_reg_reg_i_79/I3}, {coeff_b_reg[0] sum_reg_reg_i_79/I4}, {x1_del[5] sum_reg_reg_i_79/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_8 - 
nets: {sum_reg_reg_i_8_n_0 sum_reg_reg_i_8/O}, {sum_reg_reg_i_40_n_7 sum_reg_reg_i_8/I0}, {sum_reg_reg_i_37_n_6 sum_reg_reg_i_8/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_80 - 
nets: {sum_reg_reg_i_80_n_0 sum_reg_reg_i_80/O}, {coeff_b_reg[2] sum_reg_reg_i_80/I0}, {x1_del[2] sum_reg_reg_i_80/I1}, {coeff_b_reg[1] sum_reg_reg_i_80/I2}, {x1_del[3] sum_reg_reg_i_80/I3}, {coeff_b_reg[0] sum_reg_reg_i_80/I4}, {x1_del[4] sum_reg_reg_i_80/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_81 - 
nets: {sum_reg_reg_i_81_n_0 sum_reg_reg_i_81/O}, {coeff_b_reg[2] sum_reg_reg_i_81/I0}, {x1_del[1] sum_reg_reg_i_81/I1}, {coeff_b_reg[1] sum_reg_reg_i_81/I2}, {x1_del[2] sum_reg_reg_i_81/I3}, {coeff_b_reg[0] sum_reg_reg_i_81/I4}, {x1_del[3] sum_reg_reg_i_81/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_82 - 
nets: {sum_reg_reg_i_82_n_0 sum_reg_reg_i_82/O}, {sum_reg_reg_i_78_n_0 sum_reg_reg_i_82/I0}, {coeff_b_reg[1] sum_reg_reg_i_82/I1}, {x1_del[6] sum_reg_reg_i_82/I2}, {sum_reg_reg_i_97_n_0 sum_reg_reg_i_82/I3}, {x1_del[7] sum_reg_reg_i_82/I4}, {coeff_b_reg[0] sum_reg_reg_i_82/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h6A95956A956A956A, 
LOC: SLICE_X9Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_83 - 
nets: {sum_reg_reg_i_83_n_0 sum_reg_reg_i_83/O}, {sum_reg_reg_i_79_n_0 sum_reg_reg_i_83/I0}, {coeff_b_reg[1] sum_reg_reg_i_83/I1}, {x1_del[5] sum_reg_reg_i_83/I2}, {sum_reg_reg_i_98_n_0 sum_reg_reg_i_83/I3}, {x1_del[6] sum_reg_reg_i_83/I4}, {coeff_b_reg[0] sum_reg_reg_i_83/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X9Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_84 - 
nets: {sum_reg_reg_i_84_n_0 sum_reg_reg_i_84/O}, {sum_reg_reg_i_80_n_0 sum_reg_reg_i_84/I0}, {coeff_b_reg[1] sum_reg_reg_i_84/I1}, {x1_del[4] sum_reg_reg_i_84/I2}, {sum_reg_reg_i_99_n_0 sum_reg_reg_i_84/I3}, {x1_del[5] sum_reg_reg_i_84/I4}, {coeff_b_reg[0] sum_reg_reg_i_84/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X9Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_85 - 
nets: {sum_reg_reg_i_85_n_0 sum_reg_reg_i_85/O}, {sum_reg_reg_i_81_n_0 sum_reg_reg_i_85/I0}, {coeff_b_reg[1] sum_reg_reg_i_85/I1}, {x1_del[3] sum_reg_reg_i_85/I2}, {sum_reg_reg_i_100_n_0 sum_reg_reg_i_85/I3}, {x1_del[4] sum_reg_reg_i_85/I4}, {coeff_b_reg[0] sum_reg_reg_i_85/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X9Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_86 - 
nets: {sum_reg_reg_i_86_n_0 sum_reg_reg_i_86/O}, {coeff_b_reg[4] sum_reg_reg_i_86/I0}, {x1_del[2] sum_reg_reg_i_86/I1}, {coeff_b_reg[5] sum_reg_reg_i_86/I2}, {x1_del[1] sum_reg_reg_i_86/I3}, {x1_del[3] sum_reg_reg_i_86/I4}, {coeff_b_reg[3] sum_reg_reg_i_86/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8777788878887888, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_87 - 
nets: {sum_reg_reg_i_87_n_0 sum_reg_reg_i_87/O}, {coeff_b_reg[4] sum_reg_reg_i_87/I0}, {x1_del[1] sum_reg_reg_i_87/I1}, {coeff_b_reg[5] sum_reg_reg_i_87/I2}, {x1_del[0] sum_reg_reg_i_87/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X10Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_88 - 
nets: {sum_reg_reg_i_88_n_0 sum_reg_reg_i_88/O}, {coeff_b_reg[3] sum_reg_reg_i_88/I0}, {x1_del[1] sum_reg_reg_i_88/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_89 - 
nets: {sum_reg_reg_i_89_n_0 sum_reg_reg_i_89/O}, {x1_del[2] sum_reg_reg_i_89/I0}, {sum_reg_reg_i_101_n_0 sum_reg_reg_i_89/I1}, {x1_del[1] sum_reg_reg_i_89/I2}, {coeff_b_reg[4] sum_reg_reg_i_89/I3}, {x1_del[0] sum_reg_reg_i_89/I4}, {coeff_b_reg[5] sum_reg_reg_i_89/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h99C369C399339933, 
LOC: SLICE_X8Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_9 - 
nets: {sum_reg_reg_i_9_n_0 sum_reg_reg_i_9/O}, {sum_reg_reg_i_37_n_7 sum_reg_reg_i_9/I0}, {sum_reg_reg_i_41_n_4 sum_reg_reg_i_9/I1}, {sum_reg_reg_i_42_n_1 sum_reg_reg_i_9/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X7Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sum_reg_reg_i_90 - 
nets: {sum_reg_reg_i_90_n_0 sum_reg_reg_i_90/O}, {x1_del[0] sum_reg_reg_i_90/I0}, {coeff_b_reg[5] sum_reg_reg_i_90/I1}, {x1_del[1] sum_reg_reg_i_90/I2}, {coeff_b_reg[4] sum_reg_reg_i_90/I3}, {coeff_b_reg[3] sum_reg_reg_i_90/I4}, {x1_del[2] sum_reg_reg_i_90/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8777788878887888, 
LOC: SLICE_X8Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sum_reg_reg_i_91 - 
nets: {sum_reg_reg_i_91_n_0 sum_reg_reg_i_91/O}, {coeff_b_reg[3] sum_reg_reg_i_91/I0}, {x1_del[1] sum_reg_reg_i_91/I1}, {coeff_b_reg[4] sum_reg_reg_i_91/I2}, {x1_del[0] sum_reg_reg_i_91/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X8Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sum_reg_reg_i_92 - 
nets: {sum_reg_reg_i_92_n_0 sum_reg_reg_i_92/O}, {x1_del[0] sum_reg_reg_i_92/I0}, {coeff_b_reg[3] sum_reg_reg_i_92/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_93 - 
nets: {sum_reg_reg_i_93_n_0 sum_reg_reg_i_93/O}, {x1_del[5] sum_reg_reg_i_93/I0}, {coeff_b_reg[5] sum_reg_reg_i_93/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_94 - 
nets: {sum_reg_reg_i_94_n_0 sum_reg_reg_i_94/O}, {x1_del[4] sum_reg_reg_i_94/I0}, {coeff_b_reg[5] sum_reg_reg_i_94/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_95 - 
nets: {sum_reg_reg_i_95_n_0 sum_reg_reg_i_95/O}, {x1_del[3] sum_reg_reg_i_95/I0}, {coeff_b_reg[5] sum_reg_reg_i_95/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_96 - 
nets: {sum_reg_reg_i_96_n_0 sum_reg_reg_i_96/O}, {x1_del[2] sum_reg_reg_i_96/I0}, {coeff_b_reg[5] sum_reg_reg_i_96/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_97 - 
nets: {sum_reg_reg_i_97_n_0 sum_reg_reg_i_97/O}, {x1_del[5] sum_reg_reg_i_97/I0}, {coeff_b_reg[2] sum_reg_reg_i_97/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X9Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_98 - 
nets: {sum_reg_reg_i_98_n_0 sum_reg_reg_i_98/O}, {x1_del[4] sum_reg_reg_i_98/I0}, {coeff_b_reg[2] sum_reg_reg_i_98/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sum_reg_reg_i_99 - 
nets: {sum_reg_reg_i_99_n_0 sum_reg_reg_i_99/O}, {x1_del[3] sum_reg_reg_i_99/I0}, {coeff_b_reg[2] sum_reg_reg_i_99/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X8Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x1_del_reg[0] - 
nets: {x1_del[0] x1_del_reg[0]/Q}, {clk x1_del_reg[0]/C}, {en x1_del_reg[0]/CE}, {x_in[0] x1_del_reg[0]/D}, {<const0> x1_del_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[1] - 
nets: {x1_del[1] x1_del_reg[1]/Q}, {clk x1_del_reg[1]/C}, {en x1_del_reg[1]/CE}, {x_in[1] x1_del_reg[1]/D}, {<const0> x1_del_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[2] - 
nets: {x1_del[2] x1_del_reg[2]/Q}, {clk x1_del_reg[2]/C}, {en x1_del_reg[2]/CE}, {x_in[2] x1_del_reg[2]/D}, {<const0> x1_del_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[3] - 
nets: {x1_del[3] x1_del_reg[3]/Q}, {clk x1_del_reg[3]/C}, {en x1_del_reg[3]/CE}, {x_in[3] x1_del_reg[3]/D}, {<const0> x1_del_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[4] - 
nets: {x1_del[4] x1_del_reg[4]/Q}, {clk x1_del_reg[4]/C}, {en x1_del_reg[4]/CE}, {x_in[4] x1_del_reg[4]/D}, {<const0> x1_del_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[5] - 
nets: {x1_del[5] x1_del_reg[5]/Q}, {clk x1_del_reg[5]/C}, {en x1_del_reg[5]/CE}, {x_in[5] x1_del_reg[5]/D}, {<const0> x1_del_reg[5]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[6] - 
nets: {x1_del[6] x1_del_reg[6]/Q}, {clk x1_del_reg[6]/C}, {en x1_del_reg[6]/CE}, {x_in[6] x1_del_reg[6]/D}, {<const0> x1_del_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x1_del_reg[7] - 
nets: {x1_del[7] x1_del_reg[7]/Q}, {clk x1_del_reg[7]/C}, {en x1_del_reg[7]/CE}, {x_in[7] x1_del_reg[7]/D}, {<const0> x1_del_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x2_a_reg - 
nets: { x2_a_reg/ACOUT[29]}, { x2_a_reg/ACOUT[28]}, { x2_a_reg/ACOUT[27]}, { x2_a_reg/ACOUT[26]}, { x2_a_reg/ACOUT[25]}, { x2_a_reg/ACOUT[24]}, { x2_a_reg/ACOUT[23]}, { x2_a_reg/ACOUT[22]}, { x2_a_reg/ACOUT[21]}, { x2_a_reg/ACOUT[20]}, { x2_a_reg/ACOUT[19]}, { x2_a_reg/ACOUT[18]}, { x2_a_reg/ACOUT[17]}, { x2_a_reg/ACOUT[16]}, { x2_a_reg/ACOUT[15]}, { x2_a_reg/ACOUT[14]}, { x2_a_reg/ACOUT[13]}, { x2_a_reg/ACOUT[12]}, { x2_a_reg/ACOUT[11]}, { x2_a_reg/ACOUT[10]}, { x2_a_reg/ACOUT[9]}, { x2_a_reg/ACOUT[8]}, { x2_a_reg/ACOUT[7]}, { x2_a_reg/ACOUT[6]}, { x2_a_reg/ACOUT[5]}, { x2_a_reg/ACOUT[4]}, { x2_a_reg/ACOUT[3]}, { x2_a_reg/ACOUT[2]}, { x2_a_reg/ACOUT[1]}, { x2_a_reg/ACOUT[0]}, { x2_a_reg/BCOUT[17]}, { x2_a_reg/BCOUT[16]}, { x2_a_reg/BCOUT[15]}, { x2_a_reg/BCOUT[14]}, { x2_a_reg/BCOUT[13]}, { x2_a_reg/BCOUT[12]}, { x2_a_reg/BCOUT[11]}, { x2_a_reg/BCOUT[10]}, { x2_a_reg/BCOUT[9]}, { x2_a_reg/BCOUT[8]}, { x2_a_reg/BCOUT[7]}, { x2_a_reg/BCOUT[6]}, { x2_a_reg/BCOUT[5]}, { x2_a_reg/BCOUT[4]}, { x2_a_reg/BCOUT[3]}, { x2_a_reg/BCOUT[2]}, { x2_a_reg/BCOUT[1]}, { x2_a_reg/BCOUT[0]}, { x2_a_reg/CARRYCASCOUT}, { x2_a_reg/CARRYOUT[3]}, { x2_a_reg/CARRYOUT[2]}, { x2_a_reg/CARRYOUT[1]}, { x2_a_reg/CARRYOUT[0]}, { x2_a_reg/MULTSIGNOUT}, { x2_a_reg/OVERFLOW}, { x2_a_reg/PATTERNBDETECT}, { x2_a_reg/PATTERNDETECT}, {x2_a_reg_n_106 x2_a_reg/PCOUT[47]}, {x2_a_reg_n_107 x2_a_reg/PCOUT[46]}, {x2_a_reg_n_108 x2_a_reg/PCOUT[45]}, {x2_a_reg_n_109 x2_a_reg/PCOUT[44]}, {x2_a_reg_n_110 x2_a_reg/PCOUT[43]}, {x2_a_reg_n_111 x2_a_reg/PCOUT[42]}, {x2_a_reg_n_112 x2_a_reg/PCOUT[41]}, {x2_a_reg_n_113 x2_a_reg/PCOUT[40]}, {x2_a_reg_n_114 x2_a_reg/PCOUT[39]}, {x2_a_reg_n_115 x2_a_reg/PCOUT[38]}, {x2_a_reg_n_116 x2_a_reg/PCOUT[37]}, {x2_a_reg_n_117 x2_a_reg/PCOUT[36]}, {x2_a_reg_n_118 x2_a_reg/PCOUT[35]}, {x2_a_reg_n_119 x2_a_reg/PCOUT[34]}, {x2_a_reg_n_120 x2_a_reg/PCOUT[33]}, {x2_a_reg_n_121 x2_a_reg/PCOUT[32]}, {x2_a_reg_n_122 x2_a_reg/PCOUT[31]}, {x2_a_reg_n_123 x2_a_reg/PCOUT[30]}, {x2_a_reg_n_124 x2_a_reg/PCOUT[29]}, {x2_a_reg_n_125 x2_a_reg/PCOUT[28]}, {x2_a_reg_n_126 x2_a_reg/PCOUT[27]}, {x2_a_reg_n_127 x2_a_reg/PCOUT[26]}, {x2_a_reg_n_128 x2_a_reg/PCOUT[25]}, {x2_a_reg_n_129 x2_a_reg/PCOUT[24]}, {x2_a_reg_n_130 x2_a_reg/PCOUT[23]}, {x2_a_reg_n_131 x2_a_reg/PCOUT[22]}, {x2_a_reg_n_132 x2_a_reg/PCOUT[21]}, {x2_a_reg_n_133 x2_a_reg/PCOUT[20]}, {x2_a_reg_n_134 x2_a_reg/PCOUT[19]}, {x2_a_reg_n_135 x2_a_reg/PCOUT[18]}, {x2_a_reg_n_136 x2_a_reg/PCOUT[17]}, {x2_a_reg_n_137 x2_a_reg/PCOUT[16]}, {x2_a_reg_n_138 x2_a_reg/PCOUT[15]}, {x2_a_reg_n_139 x2_a_reg/PCOUT[14]}, {x2_a_reg_n_140 x2_a_reg/PCOUT[13]}, {x2_a_reg_n_141 x2_a_reg/PCOUT[12]}, {x2_a_reg_n_142 x2_a_reg/PCOUT[11]}, {x2_a_reg_n_143 x2_a_reg/PCOUT[10]}, {x2_a_reg_n_144 x2_a_reg/PCOUT[9]}, {x2_a_reg_n_145 x2_a_reg/PCOUT[8]}, {x2_a_reg_n_146 x2_a_reg/PCOUT[7]}, {x2_a_reg_n_147 x2_a_reg/PCOUT[6]}, {x2_a_reg_n_148 x2_a_reg/PCOUT[5]}, {x2_a_reg_n_149 x2_a_reg/PCOUT[4]}, {x2_a_reg_n_150 x2_a_reg/PCOUT[3]}, {x2_a_reg_n_151 x2_a_reg/PCOUT[2]}, {x2_a_reg_n_152 x2_a_reg/PCOUT[1]}, {x2_a_reg_n_153 x2_a_reg/PCOUT[0]}, { x2_a_reg/P[47]}, { x2_a_reg/P[46]}, { x2_a_reg/P[45]}, { x2_a_reg/P[44]}, { x2_a_reg/P[43]}, { x2_a_reg/P[42]}, { x2_a_reg/P[41]}, { x2_a_reg/P[40]}, { x2_a_reg/P[39]}, { x2_a_reg/P[38]}, { x2_a_reg/P[37]}, { x2_a_reg/P[36]}, { x2_a_reg/P[35]}, { x2_a_reg/P[34]}, { x2_a_reg/P[33]}, { x2_a_reg/P[32]}, { x2_a_reg/P[31]}, { x2_a_reg/P[30]}, { x2_a_reg/P[29]}, { x2_a_reg/P[28]}, { x2_a_reg/P[27]}, { x2_a_reg/P[26]}, { x2_a_reg/P[25]}, { x2_a_reg/P[24]}, { x2_a_reg/P[23]}, { x2_a_reg/P[22]}, { x2_a_reg/P[21]}, { x2_a_reg/P[20]}, { x2_a_reg/P[19]}, { x2_a_reg/P[18]}, { x2_a_reg/P[17]}, { x2_a_reg/P[16]}, { x2_a_reg/P[15]}, { x2_a_reg/P[14]}, { x2_a_reg/P[13]}, { x2_a_reg/P[12]}, { x2_a_reg/P[11]}, { x2_a_reg/P[10]}, { x2_a_reg/P[9]}, { x2_a_reg/P[8]}, { x2_a_reg/P[7]}, { x2_a_reg/P[6]}, { x2_a_reg/P[5]}, { x2_a_reg/P[4]}, { x2_a_reg/P[3]}, { x2_a_reg/P[2]}, { x2_a_reg/P[1]}, { x2_a_reg/P[0]}, { x2_a_reg/UNDERFLOW}, {<const0> x2_a_reg/ACIN[29]}, {<const0> x2_a_reg/ACIN[28]}, {<const0> x2_a_reg/ACIN[27]}, {<const0> x2_a_reg/ACIN[26]}, {<const0> x2_a_reg/ACIN[25]}, {<const0> x2_a_reg/ACIN[24]}, {<const0> x2_a_reg/ACIN[23]}, {<const0> x2_a_reg/ACIN[22]}, {<const0> x2_a_reg/ACIN[21]}, {<const0> x2_a_reg/ACIN[20]}, {<const0> x2_a_reg/ACIN[19]}, {<const0> x2_a_reg/ACIN[18]}, {<const0> x2_a_reg/ACIN[17]}, {<const0> x2_a_reg/ACIN[16]}, {<const0> x2_a_reg/ACIN[15]}, {<const0> x2_a_reg/ACIN[14]}, {<const0> x2_a_reg/ACIN[13]}, {<const0> x2_a_reg/ACIN[12]}, {<const0> x2_a_reg/ACIN[11]}, {<const0> x2_a_reg/ACIN[10]}, {<const0> x2_a_reg/ACIN[9]}, {<const0> x2_a_reg/ACIN[8]}, {<const0> x2_a_reg/ACIN[7]}, {<const0> x2_a_reg/ACIN[6]}, {<const0> x2_a_reg/ACIN[5]}, {<const0> x2_a_reg/ACIN[4]}, {<const0> x2_a_reg/ACIN[3]}, {<const0> x2_a_reg/ACIN[2]}, {<const0> x2_a_reg/ACIN[1]}, {<const0> x2_a_reg/ACIN[0]}, {<const0> x2_a_reg/ALUMODE[3]}, {<const0> x2_a_reg/ALUMODE[2]}, {<const0> x2_a_reg/ALUMODE[1]}, {<const0> x2_a_reg/ALUMODE[0]}, {multOp[15] x2_a_reg/A[29]}, {multOp[15] x2_a_reg/A[28]}, {multOp[15] x2_a_reg/A[27]}, {multOp[15] x2_a_reg/A[26]}, {multOp[15] x2_a_reg/A[25]}, {multOp[15] x2_a_reg/A[24]}, {multOp[15] x2_a_reg/A[23]}, {multOp[15] x2_a_reg/A[22]}, {multOp[15] x2_a_reg/A[21]}, {multOp[15] x2_a_reg/A[20]}, {multOp[15] x2_a_reg/A[19]}, {multOp[15] x2_a_reg/A[18]}, {multOp[15] x2_a_reg/A[17]}, {multOp[15] x2_a_reg/A[16]}, {multOp[15] x2_a_reg/A[15]}, {multOp[14] x2_a_reg/A[14]}, {multOp[13] x2_a_reg/A[13]}, {multOp[12] x2_a_reg/A[12]}, {multOp[11] x2_a_reg/A[11]}, {multOp[10] x2_a_reg/A[10]}, {multOp[9] x2_a_reg/A[9]}, {multOp[8] x2_a_reg/A[8]}, {multOp[7] x2_a_reg/A[7]}, {multOp[6] x2_a_reg/A[6]}, {multOp[5] x2_a_reg/A[5]}, {multOp[4] x2_a_reg/A[4]}, {multOp[3] x2_a_reg/A[3]}, {multOp[2] x2_a_reg/A[2]}, {<const0> x2_a_reg/A[1]}, {x_in[0] x2_a_reg/A[0]}, {<const0> x2_a_reg/BCIN[17]}, {<const0> x2_a_reg/BCIN[16]}, {<const0> x2_a_reg/BCIN[15]}, {<const0> x2_a_reg/BCIN[14]}, {<const0> x2_a_reg/BCIN[13]}, {<const0> x2_a_reg/BCIN[12]}, {<const0> x2_a_reg/BCIN[11]}, {<const0> x2_a_reg/BCIN[10]}, {<const0> x2_a_reg/BCIN[9]}, {<const0> x2_a_reg/BCIN[8]}, {<const0> x2_a_reg/BCIN[7]}, {<const0> x2_a_reg/BCIN[6]}, {<const0> x2_a_reg/BCIN[5]}, {<const0> x2_a_reg/BCIN[4]}, {<const0> x2_a_reg/BCIN[3]}, {<const0> x2_a_reg/BCIN[2]}, {<const0> x2_a_reg/BCIN[1]}, {<const0> x2_a_reg/BCIN[0]}, {coeff_a[7] x2_a_reg/B[17]}, {coeff_a[7] x2_a_reg/B[16]}, {coeff_a[7] x2_a_reg/B[15]}, {coeff_a[7] x2_a_reg/B[14]}, {coeff_a[7] x2_a_reg/B[13]}, {coeff_a[7] x2_a_reg/B[12]}, {coeff_a[7] x2_a_reg/B[11]}, {coeff_a[7] x2_a_reg/B[10]}, {coeff_a[7] x2_a_reg/B[9]}, {coeff_a[7] x2_a_reg/B[8]}, {coeff_a[7] x2_a_reg/B[7]}, {coeff_a[6] x2_a_reg/B[6]}, {coeff_a[5] x2_a_reg/B[5]}, {coeff_a[4] x2_a_reg/B[4]}, {coeff_a[3] x2_a_reg/B[3]}, {coeff_a[2] x2_a_reg/B[2]}, {coeff_a[1] x2_a_reg/B[1]}, {coeff_a[0] x2_a_reg/B[0]}, {<const0> x2_a_reg/CARRYCASCIN}, {<const0> x2_a_reg/CARRYIN}, {<const0> x2_a_reg/CARRYINSEL[2]}, {<const0> x2_a_reg/CARRYINSEL[1]}, {<const0> x2_a_reg/CARRYINSEL[0]}, {<const0> x2_a_reg/CEA1}, {en x2_a_reg/CEA2}, {<const0> x2_a_reg/CEAD}, {<const0> x2_a_reg/CEALUMODE}, {<const0> x2_a_reg/CEB1}, {en x2_a_reg/CEB2}, {<const0> x2_a_reg/CEC}, {<const0> x2_a_reg/CECARRYIN}, {<const0> x2_a_reg/CECTRL}, {<const0> x2_a_reg/CED}, {<const0> x2_a_reg/CEINMODE}, {en x2_a_reg/CEM}, {<const0> x2_a_reg/CEP}, {clk x2_a_reg/CLK}, {VCC_2 x2_a_reg/C[47]}, {VCC_2 x2_a_reg/C[46]}, {VCC_2 x2_a_reg/C[45]}, {VCC_2 x2_a_reg/C[44]}, {VCC_2 x2_a_reg/C[43]}, {VCC_2 x2_a_reg/C[42]}, {VCC_2 x2_a_reg/C[41]}, {VCC_2 x2_a_reg/C[40]}, {VCC_2 x2_a_reg/C[39]}, {VCC_2 x2_a_reg/C[38]}, {VCC_2 x2_a_reg/C[37]}, {VCC_2 x2_a_reg/C[36]}, {VCC_2 x2_a_reg/C[35]}, {VCC_2 x2_a_reg/C[34]}, {VCC_2 x2_a_reg/C[33]}, {VCC_2 x2_a_reg/C[32]}, {VCC_2 x2_a_reg/C[31]}, {VCC_2 x2_a_reg/C[30]}, {VCC_2 x2_a_reg/C[29]}, {VCC_2 x2_a_reg/C[28]}, {VCC_2 x2_a_reg/C[27]}, {VCC_2 x2_a_reg/C[26]}, {VCC_2 x2_a_reg/C[25]}, {VCC_2 x2_a_reg/C[24]}, {VCC_2 x2_a_reg/C[23]}, {VCC_2 x2_a_reg/C[22]}, {VCC_2 x2_a_reg/C[21]}, {VCC_2 x2_a_reg/C[20]}, {VCC_2 x2_a_reg/C[19]}, {VCC_2 x2_a_reg/C[18]}, {VCC_2 x2_a_reg/C[17]}, {VCC_2 x2_a_reg/C[16]}, {VCC_2 x2_a_reg/C[15]}, {VCC_2 x2_a_reg/C[14]}, {VCC_2 x2_a_reg/C[13]}, {VCC_2 x2_a_reg/C[12]}, {VCC_2 x2_a_reg/C[11]}, {VCC_2 x2_a_reg/C[10]}, {VCC_2 x2_a_reg/C[9]}, {VCC_2 x2_a_reg/C[8]}, {VCC_2 x2_a_reg/C[7]}, {VCC_2 x2_a_reg/C[6]}, {VCC_2 x2_a_reg/C[5]}, {VCC_2 x2_a_reg/C[4]}, {VCC_2 x2_a_reg/C[3]}, {VCC_2 x2_a_reg/C[2]}, {VCC_2 x2_a_reg/C[1]}, {VCC_2 x2_a_reg/C[0]}, {GND_2 x2_a_reg/D[24]}, {GND_2 x2_a_reg/D[23]}, {GND_2 x2_a_reg/D[22]}, {GND_2 x2_a_reg/D[21]}, {GND_2 x2_a_reg/D[20]}, {GND_2 x2_a_reg/D[19]}, {GND_2 x2_a_reg/D[18]}, {GND_2 x2_a_reg/D[17]}, {GND_2 x2_a_reg/D[16]}, {GND_2 x2_a_reg/D[15]}, {GND_2 x2_a_reg/D[14]}, {GND_2 x2_a_reg/D[13]}, {GND_2 x2_a_reg/D[12]}, {GND_2 x2_a_reg/D[11]}, {GND_2 x2_a_reg/D[10]}, {GND_2 x2_a_reg/D[9]}, {GND_2 x2_a_reg/D[8]}, {GND_2 x2_a_reg/D[7]}, {GND_2 x2_a_reg/D[6]}, {GND_2 x2_a_reg/D[5]}, {GND_2 x2_a_reg/D[4]}, {GND_2 x2_a_reg/D[3]}, {GND_2 x2_a_reg/D[2]}, {GND_2 x2_a_reg/D[1]}, {GND_2 x2_a_reg/D[0]}, {<const0> x2_a_reg/INMODE[4]}, {<const0> x2_a_reg/INMODE[3]}, {<const0> x2_a_reg/INMODE[2]}, {<const0> x2_a_reg/INMODE[1]}, {<const0> x2_a_reg/INMODE[0]}, {<const0> x2_a_reg/MULTSIGNIN}, {<const0> x2_a_reg/OPMODE[6]}, {<const0> x2_a_reg/OPMODE[5]}, {<const0> x2_a_reg/OPMODE[4]}, {<const0> x2_a_reg/OPMODE[3]}, {<const1> x2_a_reg/OPMODE[2]}, {<const0> x2_a_reg/OPMODE[1]}, {<const1> x2_a_reg/OPMODE[0]}, {<const0> x2_a_reg/PCIN[47]}, {<const0> x2_a_reg/PCIN[46]}, {<const0> x2_a_reg/PCIN[45]}, {<const0> x2_a_reg/PCIN[44]}, {<const0> x2_a_reg/PCIN[43]}, {<const0> x2_a_reg/PCIN[42]}, {<const0> x2_a_reg/PCIN[41]}, {<const0> x2_a_reg/PCIN[40]}, {<const0> x2_a_reg/PCIN[39]}, {<const0> x2_a_reg/PCIN[38]}, {<const0> x2_a_reg/PCIN[37]}, {<const0> x2_a_reg/PCIN[36]}, {<const0> x2_a_reg/PCIN[35]}, {<const0> x2_a_reg/PCIN[34]}, {<const0> x2_a_reg/PCIN[33]}, {<const0> x2_a_reg/PCIN[32]}, {<const0> x2_a_reg/PCIN[31]}, {<const0> x2_a_reg/PCIN[30]}, {<const0> x2_a_reg/PCIN[29]}, {<const0> x2_a_reg/PCIN[28]}, {<const0> x2_a_reg/PCIN[27]}, {<const0> x2_a_reg/PCIN[26]}, {<const0> x2_a_reg/PCIN[25]}, {<const0> x2_a_reg/PCIN[24]}, {<const0> x2_a_reg/PCIN[23]}, {<const0> x2_a_reg/PCIN[22]}, {<const0> x2_a_reg/PCIN[21]}, {<const0> x2_a_reg/PCIN[20]}, {<const0> x2_a_reg/PCIN[19]}, {<const0> x2_a_reg/PCIN[18]}, {<const0> x2_a_reg/PCIN[17]}, {<const0> x2_a_reg/PCIN[16]}, {<const0> x2_a_reg/PCIN[15]}, {<const0> x2_a_reg/PCIN[14]}, {<const0> x2_a_reg/PCIN[13]}, {<const0> x2_a_reg/PCIN[12]}, {<const0> x2_a_reg/PCIN[11]}, {<const0> x2_a_reg/PCIN[10]}, {<const0> x2_a_reg/PCIN[9]}, {<const0> x2_a_reg/PCIN[8]}, {<const0> x2_a_reg/PCIN[7]}, {<const0> x2_a_reg/PCIN[6]}, {<const0> x2_a_reg/PCIN[5]}, {<const0> x2_a_reg/PCIN[4]}, {<const0> x2_a_reg/PCIN[3]}, {<const0> x2_a_reg/PCIN[2]}, {<const0> x2_a_reg/PCIN[1]}, {<const0> x2_a_reg/PCIN[0]}, {<const0> x2_a_reg/RSTA}, {<const0> x2_a_reg/RSTALLCARRYIN}, {<const0> x2_a_reg/RSTALUMODE}, {<const0> x2_a_reg/RSTB}, {<const0> x2_a_reg/RSTC}, {<const0> x2_a_reg/RSTCTRL}, {<const0> x2_a_reg/RSTD}, {<const0> x2_a_reg/RSTINMODE}, {<const0> x2_a_reg/RSTM}, {<const0> x2_a_reg/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X0Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

x2_a_reg_i_1 - 
nets: { x2_a_reg_i_1/CO[3]}, { x2_a_reg_i_1/CO[2]}, { x2_a_reg_i_1/CO[1]}, { x2_a_reg_i_1/CO[0]}, { x2_a_reg_i_1/O[3]}, { x2_a_reg_i_1/O[2]}, { x2_a_reg_i_1/O[1]}, {multOp[15] x2_a_reg_i_1/O[0]}, {x2_a_reg_i_2_n_0 x2_a_reg_i_1/CI}, {<const0> x2_a_reg_i_1/CYINIT}, {<const0> x2_a_reg_i_1/DI[3]}, {<const0> x2_a_reg_i_1/DI[2]}, {<const0> x2_a_reg_i_1/DI[1]}, {<const0> x2_a_reg_i_1/DI[0]}, {<const0> x2_a_reg_i_1/S[3]}, {<const0> x2_a_reg_i_1/S[2]}, {<const0> x2_a_reg_i_1/S[1]}, {x2_a_reg_i_7_n_6 x2_a_reg_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X12Y128, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_10 - 
nets: {x2_a_reg_i_10_n_0 x2_a_reg_i_10/O}, {x2_a_reg_i_35_n_7 x2_a_reg_i_10/I0}, {x2_a_reg_i_38_n_4 x2_a_reg_i_10/I1}, {x2_a_reg_i_39_n_2 x2_a_reg_i_10/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_11 - 
nets: {x2_a_reg_i_11_n_0 x2_a_reg_i_11/O}, {x2_a_reg_i_37_n_1 x2_a_reg_i_11/I0}, {x2_a_reg_i_35_n_4 x2_a_reg_i_11/I1}, {x2_a_reg_i_7_n_7 x2_a_reg_i_11/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h78, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_12 - 
nets: {x2_a_reg_i_12_n_0 x2_a_reg_i_12/O}, {x2_a_reg_i_37_n_6 x2_a_reg_i_12/I0}, {x2_a_reg_i_35_n_5 x2_a_reg_i_12/I1}, {x2_a_reg_i_35_n_4 x2_a_reg_i_12/I2}, {x2_a_reg_i_37_n_1 x2_a_reg_i_12/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_13 - 
nets: {x2_a_reg_i_13_n_0 x2_a_reg_i_13/O}, {x2_a_reg_i_37_n_7 x2_a_reg_i_13/I0}, {x2_a_reg_i_35_n_6 x2_a_reg_i_13/I1}, {x2_a_reg_i_35_n_5 x2_a_reg_i_13/I2}, {x2_a_reg_i_37_n_6 x2_a_reg_i_13/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_14 - 
nets: {x2_a_reg_i_14_n_0 x2_a_reg_i_14/O}, {x2_a_reg_i_39_n_2 x2_a_reg_i_14/I0}, {x2_a_reg_i_38_n_4 x2_a_reg_i_14/I1}, {x2_a_reg_i_35_n_7 x2_a_reg_i_14/I2}, {x2_a_reg_i_35_n_6 x2_a_reg_i_14/I3}, {x2_a_reg_i_37_n_7 x2_a_reg_i_14/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hE81717E8, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_15 - 
nets: {x2_a_reg_i_15_n_0 x2_a_reg_i_15/O}, {x2_a_reg_i_40_n_4 x2_a_reg_i_15/I0}, {x2_a_reg_i_38_n_5 x2_a_reg_i_15/I1}, {x2_a_reg_i_39_n_7 x2_a_reg_i_15/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_16 - 
nets: {x2_a_reg_i_16_n_0 x2_a_reg_i_16/O}, {x2_a_reg_i_40_n_5 x2_a_reg_i_16/I0}, {x2_a_reg_i_38_n_6 x2_a_reg_i_16/I1}, {x2_a_reg_i_41_n_4 x2_a_reg_i_16/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_17 - 
nets: {x2_a_reg_i_17_n_0 x2_a_reg_i_17/O}, {x2_a_reg_i_40_n_6 x2_a_reg_i_17/I0}, {x2_a_reg_i_38_n_7 x2_a_reg_i_17/I1}, {x2_a_reg_i_41_n_5 x2_a_reg_i_17/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_18 - 
nets: {x2_a_reg_i_18_n_0 x2_a_reg_i_18/O}, {x2_a_reg_i_40_n_7 x2_a_reg_i_18/I0}, {x2_a_reg_i_42_n_4 x2_a_reg_i_18/I1}, {x2_a_reg_i_41_n_6 x2_a_reg_i_18/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_19 - 
nets: {x2_a_reg_i_19_n_0 x2_a_reg_i_19/O}, {x2_a_reg_i_15_n_0 x2_a_reg_i_19/I0}, {x2_a_reg_i_38_n_4 x2_a_reg_i_19/I1}, {x2_a_reg_i_35_n_7 x2_a_reg_i_19/I2}, {x2_a_reg_i_39_n_2 x2_a_reg_i_19/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_2 - 
nets: {x2_a_reg_i_2_n_0 x2_a_reg_i_2/CO[3]}, { x2_a_reg_i_2/CO[2]}, { x2_a_reg_i_2/CO[1]}, { x2_a_reg_i_2/CO[0]}, {multOp[14] x2_a_reg_i_2/O[3]}, {multOp[13] x2_a_reg_i_2/O[2]}, {multOp[12] x2_a_reg_i_2/O[1]}, {multOp[11] x2_a_reg_i_2/O[0]}, {x2_a_reg_i_3_n_0 x2_a_reg_i_2/CI}, {<const0> x2_a_reg_i_2/CYINIT}, {x2_a_reg_i_7_n_7 x2_a_reg_i_2/DI[3]}, {x2_a_reg_i_8_n_0 x2_a_reg_i_2/DI[2]}, {x2_a_reg_i_9_n_0 x2_a_reg_i_2/DI[1]}, {x2_a_reg_i_10_n_0 x2_a_reg_i_2/DI[0]}, {x2_a_reg_i_11_n_0 x2_a_reg_i_2/S[3]}, {x2_a_reg_i_12_n_0 x2_a_reg_i_2/S[2]}, {x2_a_reg_i_13_n_0 x2_a_reg_i_2/S[1]}, {x2_a_reg_i_14_n_0 x2_a_reg_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X12Y127, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_20 - 
nets: {x2_a_reg_i_20_n_0 x2_a_reg_i_20/O}, {x2_a_reg_i_40_n_4 x2_a_reg_i_20/I0}, {x2_a_reg_i_38_n_5 x2_a_reg_i_20/I1}, {x2_a_reg_i_39_n_7 x2_a_reg_i_20/I2}, {x2_a_reg_i_16_n_0 x2_a_reg_i_20/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_21 - 
nets: {x2_a_reg_i_21_n_0 x2_a_reg_i_21/O}, {x2_a_reg_i_40_n_5 x2_a_reg_i_21/I0}, {x2_a_reg_i_38_n_6 x2_a_reg_i_21/I1}, {x2_a_reg_i_41_n_4 x2_a_reg_i_21/I2}, {x2_a_reg_i_17_n_0 x2_a_reg_i_21/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_22 - 
nets: {x2_a_reg_i_22_n_0 x2_a_reg_i_22/O}, {x2_a_reg_i_40_n_6 x2_a_reg_i_22/I0}, {x2_a_reg_i_38_n_7 x2_a_reg_i_22/I1}, {x2_a_reg_i_41_n_5 x2_a_reg_i_22/I2}, {x2_a_reg_i_18_n_0 x2_a_reg_i_22/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_23 - 
nets: {x2_a_reg_i_23_n_0 x2_a_reg_i_23/O}, {x2_a_reg_i_42_n_5 x2_a_reg_i_23/I0}, {x2_a_reg_i_41_n_7 x2_a_reg_i_23/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_24 - 
nets: {x2_a_reg_i_24_n_0 x2_a_reg_i_24/O}, {x2_a_reg_i_5_n_4 x2_a_reg_i_24/I0}, {x2_a_reg_i_42_n_6 x2_a_reg_i_24/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_25 - 
nets: {x2_a_reg_i_25_n_0 x2_a_reg_i_25/O}, {x2_a_reg_i_5_n_5 x2_a_reg_i_25/I0}, {x2_a_reg_i_42_n_7 x2_a_reg_i_25/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_26 - 
nets: {x2_a_reg_i_26_n_0 x2_a_reg_i_26/O}, {x2_a_reg_i_40_n_7 x2_a_reg_i_26/I0}, {x2_a_reg_i_42_n_4 x2_a_reg_i_26/I1}, {x2_a_reg_i_41_n_6 x2_a_reg_i_26/I2}, {x2_a_reg_i_23_n_0 x2_a_reg_i_26/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_27 - 
nets: {x2_a_reg_i_27_n_0 x2_a_reg_i_27/O}, {x2_a_reg_i_42_n_5 x2_a_reg_i_27/I0}, {x2_a_reg_i_41_n_7 x2_a_reg_i_27/I1}, {x2_a_reg_i_5_n_4 x2_a_reg_i_27/I2}, {x2_a_reg_i_42_n_6 x2_a_reg_i_27/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h9666, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_28 - 
nets: {x2_a_reg_i_28_n_0 x2_a_reg_i_28/O}, {x2_a_reg_i_5_n_5 x2_a_reg_i_28/I0}, {x2_a_reg_i_42_n_7 x2_a_reg_i_28/I1}, {x2_a_reg_i_42_n_6 x2_a_reg_i_28/I2}, {x2_a_reg_i_5_n_4 x2_a_reg_i_28/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_29 - 
nets: {x2_a_reg_i_29_n_0 x2_a_reg_i_29/O}, {x2_a_reg_i_5_n_5 x2_a_reg_i_29/I0}, {x2_a_reg_i_42_n_7 x2_a_reg_i_29/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X12Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_3 - 
nets: {x2_a_reg_i_3_n_0 x2_a_reg_i_3/CO[3]}, { x2_a_reg_i_3/CO[2]}, { x2_a_reg_i_3/CO[1]}, { x2_a_reg_i_3/CO[0]}, {multOp[10] x2_a_reg_i_3/O[3]}, {multOp[9] x2_a_reg_i_3/O[2]}, {multOp[8] x2_a_reg_i_3/O[1]}, {multOp[7] x2_a_reg_i_3/O[0]}, {x2_a_reg_i_4_n_0 x2_a_reg_i_3/CI}, {<const0> x2_a_reg_i_3/CYINIT}, {x2_a_reg_i_15_n_0 x2_a_reg_i_3/DI[3]}, {x2_a_reg_i_16_n_0 x2_a_reg_i_3/DI[2]}, {x2_a_reg_i_17_n_0 x2_a_reg_i_3/DI[1]}, {x2_a_reg_i_18_n_0 x2_a_reg_i_3/DI[0]}, {x2_a_reg_i_19_n_0 x2_a_reg_i_3/S[3]}, {x2_a_reg_i_20_n_0 x2_a_reg_i_3/S[2]}, {x2_a_reg_i_21_n_0 x2_a_reg_i_3/S[1]}, {x2_a_reg_i_22_n_0 x2_a_reg_i_3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X12Y126, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_30 - 
nets: {x2_a_reg_i_30_n_0 x2_a_reg_i_30/O}, {x_in[3] x2_a_reg_i_30/I0}, {x_in[2] x2_a_reg_i_30/I1}, {x_in[1] x2_a_reg_i_30/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X13Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_31 - 
nets: {x2_a_reg_i_31_n_0 x2_a_reg_i_31/O}, {x_in[0] x2_a_reg_i_31/I0}, {x_in[3] x2_a_reg_i_31/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_32 - 
nets: {x2_a_reg_i_32_n_0 x2_a_reg_i_32/O}, {x_in[1] x2_a_reg_i_32/I0}, {x_in[2] x2_a_reg_i_32/I1}, {x_in[3] x2_a_reg_i_32/I2}, {x_in[0] x2_a_reg_i_32/I3}, {x_in[4] x2_a_reg_i_32/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h1BE4E4E4, 
LOC: SLICE_X13Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_33 - 
nets: {x2_a_reg_i_33_n_0 x2_a_reg_i_33/O}, {x_in[3] x2_a_reg_i_33/I0}, {x_in[0] x2_a_reg_i_33/I1}, {x_in[2] x2_a_reg_i_33/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h48, 
LOC: SLICE_X13Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_34 - 
nets: {x2_a_reg_i_34_n_0 x2_a_reg_i_34/O}, {x_in[0] x2_a_reg_i_34/I0}, {x_in[1] x2_a_reg_i_34/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h4, 
LOC: SLICE_X13Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_35 - 
nets: {x2_a_reg_i_35_n_0 x2_a_reg_i_35/CO[3]}, { x2_a_reg_i_35/CO[2]}, { x2_a_reg_i_35/CO[1]}, { x2_a_reg_i_35/CO[0]}, {x2_a_reg_i_35_n_4 x2_a_reg_i_35/O[3]}, {x2_a_reg_i_35_n_5 x2_a_reg_i_35/O[2]}, {x2_a_reg_i_35_n_6 x2_a_reg_i_35/O[1]}, {x2_a_reg_i_35_n_7 x2_a_reg_i_35/O[0]}, {x2_a_reg_i_40_n_0 x2_a_reg_i_35/CI}, {<const0> x2_a_reg_i_35/CYINIT}, {<const0> x2_a_reg_i_35/DI[3]}, {x2_a_reg_i_43_n_0 x2_a_reg_i_35/DI[2]}, {x2_a_reg_i_44_n_0 x2_a_reg_i_35/DI[1]}, {x2_a_reg_i_45_n_0 x2_a_reg_i_35/DI[0]}, {x2_a_reg_i_46_n_0 x2_a_reg_i_35/S[3]}, {x2_a_reg_i_47_n_0 x2_a_reg_i_35/S[2]}, {x2_a_reg_i_48_n_0 x2_a_reg_i_35/S[1]}, {x2_a_reg_i_49_n_0 x2_a_reg_i_35/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y127, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_36 - 
nets: {x2_a_reg_i_36_n_0 x2_a_reg_i_36/O}, {x_in[6] x2_a_reg_i_36/I0}, {x_in[7] x2_a_reg_i_36/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X10Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_37 - 
nets: { x2_a_reg_i_37/CO[3]}, {x2_a_reg_i_37_n_1 x2_a_reg_i_37/CO[2]}, { x2_a_reg_i_37/CO[1]}, { x2_a_reg_i_37/CO[0]}, { x2_a_reg_i_37/O[3]}, { x2_a_reg_i_37/O[2]}, {x2_a_reg_i_37_n_6 x2_a_reg_i_37/O[1]}, {x2_a_reg_i_37_n_7 x2_a_reg_i_37/O[0]}, {x2_a_reg_i_38_n_0 x2_a_reg_i_37/CI}, {<const0> x2_a_reg_i_37/CYINIT}, {<const0> x2_a_reg_i_37/DI[3]}, {<const0> x2_a_reg_i_37/DI[2]}, {x2_a_reg_i_50_n_0 x2_a_reg_i_37/DI[1]}, {x2_a_reg_i_51_n_0 x2_a_reg_i_37/DI[0]}, {<const0> x2_a_reg_i_37/S[3]}, {<const1> x2_a_reg_i_37/S[2]}, {x2_a_reg_i_52_n_0 x2_a_reg_i_37/S[1]}, {x2_a_reg_i_53_n_0 x2_a_reg_i_37/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y127, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_38 - 
nets: {x2_a_reg_i_38_n_0 x2_a_reg_i_38/CO[3]}, { x2_a_reg_i_38/CO[2]}, { x2_a_reg_i_38/CO[1]}, { x2_a_reg_i_38/CO[0]}, {x2_a_reg_i_38_n_4 x2_a_reg_i_38/O[3]}, {x2_a_reg_i_38_n_5 x2_a_reg_i_38/O[2]}, {x2_a_reg_i_38_n_6 x2_a_reg_i_38/O[1]}, {x2_a_reg_i_38_n_7 x2_a_reg_i_38/O[0]}, {x2_a_reg_i_42_n_0 x2_a_reg_i_38/CI}, {<const0> x2_a_reg_i_38/CYINIT}, {x2_a_reg_i_54_n_0 x2_a_reg_i_38/DI[3]}, {x2_a_reg_i_55_n_0 x2_a_reg_i_38/DI[2]}, {x_in[4] x2_a_reg_i_38/DI[1]}, {x2_a_reg_i_56_n_0 x2_a_reg_i_38/DI[0]}, {x2_a_reg_i_57_n_0 x2_a_reg_i_38/S[3]}, {x2_a_reg_i_58_n_0 x2_a_reg_i_38/S[2]}, {x2_a_reg_i_59_n_0 x2_a_reg_i_38/S[1]}, {x2_a_reg_i_60_n_0 x2_a_reg_i_38/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y126, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_39 - 
nets: { x2_a_reg_i_39/CO[3]}, { x2_a_reg_i_39/CO[2]}, {x2_a_reg_i_39_n_2 x2_a_reg_i_39/CO[1]}, { x2_a_reg_i_39/CO[0]}, { x2_a_reg_i_39/O[3]}, { x2_a_reg_i_39/O[2]}, { x2_a_reg_i_39/O[1]}, {x2_a_reg_i_39_n_7 x2_a_reg_i_39/O[0]}, {x2_a_reg_i_41_n_0 x2_a_reg_i_39/CI}, {<const0> x2_a_reg_i_39/CYINIT}, {<const0> x2_a_reg_i_39/DI[3]}, {<const0> x2_a_reg_i_39/DI[2]}, {<const0> x2_a_reg_i_39/DI[1]}, {x2_a_reg_i_61_n_0 x2_a_reg_i_39/DI[0]}, {<const0> x2_a_reg_i_39/S[3]}, {<const0> x2_a_reg_i_39/S[2]}, {<const1> x2_a_reg_i_39/S[1]}, {x2_a_reg_i_62_n_0 x2_a_reg_i_39/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y127, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_4 - 
nets: {x2_a_reg_i_4_n_0 x2_a_reg_i_4/CO[3]}, { x2_a_reg_i_4/CO[2]}, { x2_a_reg_i_4/CO[1]}, { x2_a_reg_i_4/CO[0]}, {multOp[6] x2_a_reg_i_4/O[3]}, {multOp[5] x2_a_reg_i_4/O[2]}, {multOp[4] x2_a_reg_i_4/O[1]}, {multOp[3] x2_a_reg_i_4/O[0]}, {<const0> x2_a_reg_i_4/CI}, {<const0> x2_a_reg_i_4/CYINIT}, {x2_a_reg_i_23_n_0 x2_a_reg_i_4/DI[3]}, {x2_a_reg_i_24_n_0 x2_a_reg_i_4/DI[2]}, {x2_a_reg_i_25_n_0 x2_a_reg_i_4/DI[1]}, {<const0> x2_a_reg_i_4/DI[0]}, {x2_a_reg_i_26_n_0 x2_a_reg_i_4/S[3]}, {x2_a_reg_i_27_n_0 x2_a_reg_i_4/S[2]}, {x2_a_reg_i_28_n_0 x2_a_reg_i_4/S[1]}, {x2_a_reg_i_29_n_0 x2_a_reg_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X12Y125, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_40 - 
nets: {x2_a_reg_i_40_n_0 x2_a_reg_i_40/CO[3]}, { x2_a_reg_i_40/CO[2]}, { x2_a_reg_i_40/CO[1]}, { x2_a_reg_i_40/CO[0]}, {x2_a_reg_i_40_n_4 x2_a_reg_i_40/O[3]}, {x2_a_reg_i_40_n_5 x2_a_reg_i_40/O[2]}, {x2_a_reg_i_40_n_6 x2_a_reg_i_40/O[1]}, {x2_a_reg_i_40_n_7 x2_a_reg_i_40/O[0]}, {<const0> x2_a_reg_i_40/CI}, {<const0> x2_a_reg_i_40/CYINIT}, {x2_a_reg_i_63_n_0 x2_a_reg_i_40/DI[3]}, {x2_a_reg_i_64_n_0 x2_a_reg_i_40/DI[2]}, {x2_a_reg_i_65_n_0 x2_a_reg_i_40/DI[1]}, {<const0> x2_a_reg_i_40/DI[0]}, {x2_a_reg_i_66_n_0 x2_a_reg_i_40/S[3]}, {x2_a_reg_i_67_n_0 x2_a_reg_i_40/S[2]}, {x2_a_reg_i_68_n_0 x2_a_reg_i_40/S[1]}, {x2_a_reg_i_69_n_0 x2_a_reg_i_40/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y126, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_41 - 
nets: {x2_a_reg_i_41_n_0 x2_a_reg_i_41/CO[3]}, { x2_a_reg_i_41/CO[2]}, { x2_a_reg_i_41/CO[1]}, { x2_a_reg_i_41/CO[0]}, {x2_a_reg_i_41_n_4 x2_a_reg_i_41/O[3]}, {x2_a_reg_i_41_n_5 x2_a_reg_i_41/O[2]}, {x2_a_reg_i_41_n_6 x2_a_reg_i_41/O[1]}, {x2_a_reg_i_41_n_7 x2_a_reg_i_41/O[0]}, {x2_a_reg_i_5_n_0 x2_a_reg_i_41/CI}, {<const0> x2_a_reg_i_41/CYINIT}, {x2_a_reg_i_70_n_0 x2_a_reg_i_41/DI[3]}, {x2_a_reg_i_71_n_0 x2_a_reg_i_41/DI[2]}, {x2_a_reg_i_72_n_0 x2_a_reg_i_41/DI[1]}, {x2_a_reg_i_73_n_0 x2_a_reg_i_41/DI[0]}, {x2_a_reg_i_74_n_0 x2_a_reg_i_41/S[3]}, {x2_a_reg_i_75_n_0 x2_a_reg_i_41/S[2]}, {x2_a_reg_i_76_n_0 x2_a_reg_i_41/S[1]}, {x2_a_reg_i_77_n_0 x2_a_reg_i_41/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y126, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_42 - 
nets: {x2_a_reg_i_42_n_0 x2_a_reg_i_42/CO[3]}, { x2_a_reg_i_42/CO[2]}, { x2_a_reg_i_42/CO[1]}, { x2_a_reg_i_42/CO[0]}, {x2_a_reg_i_42_n_4 x2_a_reg_i_42/O[3]}, {x2_a_reg_i_42_n_5 x2_a_reg_i_42/O[2]}, {x2_a_reg_i_42_n_6 x2_a_reg_i_42/O[1]}, {x2_a_reg_i_42_n_7 x2_a_reg_i_42/O[0]}, {<const0> x2_a_reg_i_42/CI}, {<const0> x2_a_reg_i_42/CYINIT}, {x2_a_reg_i_78_n_0 x2_a_reg_i_42/DI[3]}, {x2_a_reg_i_79_n_0 x2_a_reg_i_42/DI[2]}, {x2_a_reg_i_80_n_0 x2_a_reg_i_42/DI[1]}, {<const0> x2_a_reg_i_42/DI[0]}, {x2_a_reg_i_81_n_0 x2_a_reg_i_42/S[3]}, {x2_a_reg_i_82_n_0 x2_a_reg_i_42/S[2]}, {x2_a_reg_i_83_n_0 x2_a_reg_i_42/S[1]}, {x2_a_reg_i_84_n_0 x2_a_reg_i_42/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y125, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_43 - 
nets: {x2_a_reg_i_43_n_0 x2_a_reg_i_43/O}, {x_in[4] x2_a_reg_i_43/I0}, {x_in[7] x2_a_reg_i_43/I1}, {x_in[5] x2_a_reg_i_43/I2}, {x_in[6] x2_a_reg_i_43/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_44 - 
nets: {x2_a_reg_i_44_n_0 x2_a_reg_i_44/O}, {x_in[3] x2_a_reg_i_44/I0}, {x_in[7] x2_a_reg_i_44/I1}, {x_in[4] x2_a_reg_i_44/I2}, {x_in[6] x2_a_reg_i_44/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_45 - 
nets: {x2_a_reg_i_45_n_0 x2_a_reg_i_45/O}, {x_in[2] x2_a_reg_i_45/I0}, {x_in[7] x2_a_reg_i_45/I1}, {x_in[3] x2_a_reg_i_45/I2}, {x_in[6] x2_a_reg_i_45/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_46 - 
nets: {x2_a_reg_i_46_n_0 x2_a_reg_i_46/O}, {x_in[5] x2_a_reg_i_46/I0}, {x_in[7] x2_a_reg_i_46/I1}, {x_in[6] x2_a_reg_i_46/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h70, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_47 - 
nets: {x2_a_reg_i_47_n_0 x2_a_reg_i_47/O}, {x_in[4] x2_a_reg_i_47/I0}, {x_in[7] x2_a_reg_i_47/I1}, {x_in[5] x2_a_reg_i_47/I2}, {x_in[6] x2_a_reg_i_47/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB03F, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_48 - 
nets: {x2_a_reg_i_48_n_0 x2_a_reg_i_48/O}, {x_in[3] x2_a_reg_i_48/I0}, {x_in[7] x2_a_reg_i_48/I1}, {x_in[4] x2_a_reg_i_48/I2}, {x_in[6] x2_a_reg_i_48/I3}, {x_in[5] x2_a_reg_i_48/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB03F4F3F, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_49 - 
nets: {x2_a_reg_i_49_n_0 x2_a_reg_i_49/O}, {x_in[2] x2_a_reg_i_49/I0}, {x_in[7] x2_a_reg_i_49/I1}, {x_in[3] x2_a_reg_i_49/I2}, {x_in[6] x2_a_reg_i_49/I3}, {x_in[4] x2_a_reg_i_49/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB03F4F3F, 
LOC: SLICE_X10Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_5 - 
nets: {x2_a_reg_i_5_n_0 x2_a_reg_i_5/CO[3]}, { x2_a_reg_i_5/CO[2]}, { x2_a_reg_i_5/CO[1]}, { x2_a_reg_i_5/CO[0]}, {x2_a_reg_i_5_n_4 x2_a_reg_i_5/O[3]}, {x2_a_reg_i_5_n_5 x2_a_reg_i_5/O[2]}, {multOp[2] x2_a_reg_i_5/O[1]}, { x2_a_reg_i_5/O[0]}, {<const0> x2_a_reg_i_5/CI}, {<const0> x2_a_reg_i_5/CYINIT}, {x2_a_reg_i_30_n_0 x2_a_reg_i_5/DI[3]}, {x2_a_reg_i_31_n_0 x2_a_reg_i_5/DI[2]}, {x_in[1] x2_a_reg_i_5/DI[1]}, {<const0> x2_a_reg_i_5/DI[0]}, {x2_a_reg_i_32_n_0 x2_a_reg_i_5/S[3]}, {x2_a_reg_i_33_n_0 x2_a_reg_i_5/S[2]}, {x2_a_reg_i_34_n_0 x2_a_reg_i_5/S[1]}, {<const0> x2_a_reg_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y125, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_50 - 
nets: {x2_a_reg_i_50_n_0 x2_a_reg_i_50/O}, {x_in[4] x2_a_reg_i_50/I0}, {x_in[7] x2_a_reg_i_50/I1}, {x_in[5] x2_a_reg_i_50/I2}, {x_in[6] x2_a_reg_i_50/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X11Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_51 - 
nets: {x2_a_reg_i_51_n_0 x2_a_reg_i_51/O}, {x_in[4] x2_a_reg_i_51/I0}, {x_in[5] x2_a_reg_i_51/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_52 - 
nets: {x2_a_reg_i_52_n_0 x2_a_reg_i_52/O}, {x_in[6] x2_a_reg_i_52/I0}, {x_in[4] x2_a_reg_i_52/I1}, {x_in[5] x2_a_reg_i_52/I2}, {x_in[7] x2_a_reg_i_52/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2F5F, 
LOC: SLICE_X11Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_53 - 
nets: {x2_a_reg_i_53_n_0 x2_a_reg_i_53/O}, {x_in[6] x2_a_reg_i_53/I0}, {x_in[5] x2_a_reg_i_53/I1}, {x_in[7] x2_a_reg_i_53/I2}, {x_in[4] x2_a_reg_i_53/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4B77, 
LOC: SLICE_X11Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_54 - 
nets: {x2_a_reg_i_54_n_0 x2_a_reg_i_54/O}, {x_in[6] x2_a_reg_i_54/I0}, {x_in[5] x2_a_reg_i_54/I1}, {x_in[4] x2_a_reg_i_54/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_55 - 
nets: {x2_a_reg_i_55_n_0 x2_a_reg_i_55/O}, {x_in[3] x2_a_reg_i_55/I0}, {x_in[6] x2_a_reg_i_55/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_56 - 
nets: {x2_a_reg_i_56_n_0 x2_a_reg_i_56/O}, {x_in[1] x2_a_reg_i_56/I0}, {x_in[5] x2_a_reg_i_56/I1}, {x_in[2] x2_a_reg_i_56/I2}, {x_in[4] x2_a_reg_i_56/I3}, {x_in[3] x2_a_reg_i_56/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hF8888000, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_57 - 
nets: {x2_a_reg_i_57_n_0 x2_a_reg_i_57/O}, {x_in[4] x2_a_reg_i_57/I0}, {x_in[5] x2_a_reg_i_57/I1}, {x_in[6] x2_a_reg_i_57/I2}, {x_in[3] x2_a_reg_i_57/I3}, {x_in[7] x2_a_reg_i_57/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hE41B1B1B, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_58 - 
nets: {x2_a_reg_i_58_n_0 x2_a_reg_i_58/O}, {x_in[6] x2_a_reg_i_58/I0}, {x_in[3] x2_a_reg_i_58/I1}, {x_in[5] x2_a_reg_i_58/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h48, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

x2_a_reg_i_59 - 
nets: {x2_a_reg_i_59_n_0 x2_a_reg_i_59/O}, {x_in[3] x2_a_reg_i_59/I0}, {x_in[4] x2_a_reg_i_59/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h4, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_60 - 
nets: {x2_a_reg_i_60_n_0 x2_a_reg_i_60/O}, {x_in[3] x2_a_reg_i_60/I0}, {x_in[4] x2_a_reg_i_60/I1}, {x_in[1] x2_a_reg_i_60/I2}, {x_in[2] x2_a_reg_i_60/I3}, {x_in[5] x2_a_reg_i_60/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h17A08800, 
LOC: SLICE_X11Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_61 - 
nets: {x2_a_reg_i_61_n_0 x2_a_reg_i_61/O}, {x_in[1] x2_a_reg_i_61/I0}, {x_in[7] x2_a_reg_i_61/I1}, {x_in[2] x2_a_reg_i_61/I2}, {x_in[6] x2_a_reg_i_61/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X13Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_62 - 
nets: {x2_a_reg_i_62_n_0 x2_a_reg_i_62/O}, {x_in[6] x2_a_reg_i_62/I0}, {x_in[1] x2_a_reg_i_62/I1}, {x_in[2] x2_a_reg_i_62/I2}, {x_in[7] x2_a_reg_i_62/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h2F5F, 
LOC: SLICE_X13Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_63 - 
nets: {x2_a_reg_i_63_n_0 x2_a_reg_i_63/O}, {x_in[7] x2_a_reg_i_63/I0}, {x_in[1] x2_a_reg_i_63/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_64 - 
nets: {x2_a_reg_i_64_n_0 x2_a_reg_i_64/O}, {x_in[1] x2_a_reg_i_64/I0}, {x_in[7] x2_a_reg_i_64/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_65 - 
nets: {x2_a_reg_i_65_n_0 x2_a_reg_i_65/O}, {x_in[7] x2_a_reg_i_65/I0}, {x_in[0] x2_a_reg_i_65/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_66 - 
nets: {x2_a_reg_i_66_n_0 x2_a_reg_i_66/O}, {x_in[1] x2_a_reg_i_66/I0}, {x_in[7] x2_a_reg_i_66/I1}, {x_in[2] x2_a_reg_i_66/I2}, {x_in[6] x2_a_reg_i_66/I3}, {x_in[3] x2_a_reg_i_66/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB7484848, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_67 - 
nets: {x2_a_reg_i_67_n_0 x2_a_reg_i_67/O}, {x_in[1] x2_a_reg_i_67/I0}, {x_in[7] x2_a_reg_i_67/I1}, {x_in[2] x2_a_reg_i_67/I2}, {x_in[6] x2_a_reg_i_67/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_68 - 
nets: {x2_a_reg_i_68_n_0 x2_a_reg_i_68/O}, {x_in[0] x2_a_reg_i_68/I0}, {x_in[7] x2_a_reg_i_68/I1}, {x_in[1] x2_a_reg_i_68/I2}, {x_in[6] x2_a_reg_i_68/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h8777, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_69 - 
nets: {x2_a_reg_i_69_n_0 x2_a_reg_i_69/O}, {x_in[0] x2_a_reg_i_69/I0}, {x_in[6] x2_a_reg_i_69/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_7 - 
nets: { x2_a_reg_i_7/CO[3]}, { x2_a_reg_i_7/CO[2]}, { x2_a_reg_i_7/CO[1]}, { x2_a_reg_i_7/CO[0]}, { x2_a_reg_i_7/O[3]}, { x2_a_reg_i_7/O[2]}, {x2_a_reg_i_7_n_6 x2_a_reg_i_7/O[1]}, {x2_a_reg_i_7_n_7 x2_a_reg_i_7/O[0]}, {x2_a_reg_i_35_n_0 x2_a_reg_i_7/CI}, {<const0> x2_a_reg_i_7/CYINIT}, {<const0> x2_a_reg_i_7/DI[3]}, {<const0> x2_a_reg_i_7/DI[2]}, {<const0> x2_a_reg_i_7/DI[1]}, {x_in[7] x2_a_reg_i_7/DI[0]}, {<const0> x2_a_reg_i_7/S[3]}, {<const0> x2_a_reg_i_7/S[2]}, {<const1> x2_a_reg_i_7/S[1]}, {x2_a_reg_i_36_n_0 x2_a_reg_i_7/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y128, 
METHODOLOGY_DRC_VIOS: {SYNTH-9 {cell *THIS*} {string 8x8}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

x2_a_reg_i_70 - 
nets: {x2_a_reg_i_70_n_0 x2_a_reg_i_70/O}, {x_in[2] x2_a_reg_i_70/I0}, {x_in[5] x2_a_reg_i_70/I1}, {x_in[1] x2_a_reg_i_70/I2}, {x_in[6] x2_a_reg_i_70/I3}, {x_in[0] x2_a_reg_i_70/I4}, {x_in[7] x2_a_reg_i_70/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000F888F888F888, 
LOC: SLICE_X13Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_71 - 
nets: {x2_a_reg_i_71_n_0 x2_a_reg_i_71/O}, {x_in[2] x2_a_reg_i_71/I0}, {x_in[4] x2_a_reg_i_71/I1}, {x_in[1] x2_a_reg_i_71/I2}, {x_in[5] x2_a_reg_i_71/I3}, {x_in[0] x2_a_reg_i_71/I4}, {x_in[6] x2_a_reg_i_71/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X13Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_72 - 
nets: {x2_a_reg_i_72_n_0 x2_a_reg_i_72/O}, {x_in[2] x2_a_reg_i_72/I0}, {x_in[3] x2_a_reg_i_72/I1}, {x_in[1] x2_a_reg_i_72/I2}, {x_in[4] x2_a_reg_i_72/I3}, {x_in[0] x2_a_reg_i_72/I4}, {x_in[5] x2_a_reg_i_72/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF888800080008000, 
LOC: SLICE_X13Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_73 - 
nets: {x2_a_reg_i_73_n_0 x2_a_reg_i_73/O}, {x_in[1] x2_a_reg_i_73/I0}, {x_in[2] x2_a_reg_i_73/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_74 - 
nets: {x2_a_reg_i_74_n_0 x2_a_reg_i_74/O}, {x_in[0] x2_a_reg_i_74/I0}, {x_in[5] x2_a_reg_i_74/I1}, {x_in[6] x2_a_reg_i_74/I2}, {x_in[2] x2_a_reg_i_74/I3}, {x_in[7] x2_a_reg_i_74/I4}, {x_in[1] x2_a_reg_i_74/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h2450F30F4BFFC3FF, 
LOC: SLICE_X13Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_75 - 
nets: {x2_a_reg_i_75_n_0 x2_a_reg_i_75/O}, {x2_a_reg_i_71_n_0 x2_a_reg_i_75/I0}, {x_in[1] x2_a_reg_i_75/I1}, {x_in[6] x2_a_reg_i_75/I2}, {x_in[2] x2_a_reg_i_75/I3}, {x_in[5] x2_a_reg_i_75/I4}, {x2_a_reg_i_85_n_0 x2_a_reg_i_75/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h6A959595956A6A6A, 
LOC: SLICE_X13Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_76 - 
nets: {x2_a_reg_i_76_n_0 x2_a_reg_i_76/O}, {x2_a_reg_i_72_n_0 x2_a_reg_i_76/I0}, {x_in[1] x2_a_reg_i_76/I1}, {x_in[5] x2_a_reg_i_76/I2}, {x2_a_reg_i_86_n_0 x2_a_reg_i_76/I3}, {x_in[6] x2_a_reg_i_76/I4}, {x_in[0] x2_a_reg_i_76/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h956A6A956A956A95, 
LOC: SLICE_X13Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_77 - 
nets: {x2_a_reg_i_77_n_0 x2_a_reg_i_77/O}, {x_in[1] x2_a_reg_i_77/I0}, {x_in[4] x2_a_reg_i_77/I1}, {x_in[2] x2_a_reg_i_77/I2}, {x_in[3] x2_a_reg_i_77/I3}, {x_in[5] x2_a_reg_i_77/I4}, {x_in[0] x2_a_reg_i_77/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h27D7D828D828D828, 
LOC: SLICE_X13Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_78 - 
nets: {x2_a_reg_i_78_n_0 x2_a_reg_i_78/O}, {x_in[3] x2_a_reg_i_78/I0}, {x_in[5] x2_a_reg_i_78/I1}, {x_in[1] x2_a_reg_i_78/I2}, {x_in[4] x2_a_reg_i_78/I3}, {x_in[2] x2_a_reg_i_78/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h956A6A6A, 
LOC: SLICE_X10Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

x2_a_reg_i_79 - 
nets: {x2_a_reg_i_79_n_0 x2_a_reg_i_79/O}, {x_in[1] x2_a_reg_i_79/I0}, {x_in[4] x2_a_reg_i_79/I1}, {x_in[0] x2_a_reg_i_79/I2}, {x_in[5] x2_a_reg_i_79/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X10Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_8 - 
nets: {x2_a_reg_i_8_n_0 x2_a_reg_i_8/O}, {x2_a_reg_i_37_n_6 x2_a_reg_i_8/I0}, {x2_a_reg_i_35_n_5 x2_a_reg_i_8/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_80 - 
nets: {x2_a_reg_i_80_n_0 x2_a_reg_i_80/O}, {x_in[1] x2_a_reg_i_80/I0}, {x_in[3] x2_a_reg_i_80/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_81 - 
nets: {x2_a_reg_i_81_n_0 x2_a_reg_i_81/O}, {x_in[2] x2_a_reg_i_81/I0}, {x_in[3] x2_a_reg_i_81/I1}, {x_in[4] x2_a_reg_i_81/I2}, {x_in[1] x2_a_reg_i_81/I3}, {x_in[5] x2_a_reg_i_81/I4}, {x_in[0] x2_a_reg_i_81/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h636C6C6C936C6C6C, 
LOC: SLICE_X11Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_82 - 
nets: {x2_a_reg_i_82_n_0 x2_a_reg_i_82/O}, {x_in[5] x2_a_reg_i_82/I0}, {x_in[0] x2_a_reg_i_82/I1}, {x_in[4] x2_a_reg_i_82/I2}, {x_in[1] x2_a_reg_i_82/I3}, {x_in[2] x2_a_reg_i_82/I4}, {x_in[3] x2_a_reg_i_82/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8777788878887888, 
LOC: SLICE_X11Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

x2_a_reg_i_83 - 
nets: {x2_a_reg_i_83_n_0 x2_a_reg_i_83/O}, {x_in[1] x2_a_reg_i_83/I0}, {x_in[3] x2_a_reg_i_83/I1}, {x_in[0] x2_a_reg_i_83/I2}, {x_in[4] x2_a_reg_i_83/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h7888, 
LOC: SLICE_X11Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x2_a_reg_i_84 - 
nets: {x2_a_reg_i_84_n_0 x2_a_reg_i_84/O}, {x_in[0] x2_a_reg_i_84/I0}, {x_in[3] x2_a_reg_i_84/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y125, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_85 - 
nets: {x2_a_reg_i_85_n_0 x2_a_reg_i_85/O}, {x_in[7] x2_a_reg_i_85/I0}, {x_in[0] x2_a_reg_i_85/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X13Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_86 - 
nets: {x2_a_reg_i_86_n_0 x2_a_reg_i_86/O}, {x_in[4] x2_a_reg_i_86/I0}, {x_in[2] x2_a_reg_i_86/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X13Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

x2_a_reg_i_9 - 
nets: {x2_a_reg_i_9_n_0 x2_a_reg_i_9/O}, {x2_a_reg_i_37_n_7 x2_a_reg_i_9/I0}, {x2_a_reg_i_35_n_6 x2_a_reg_i_9/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y127, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 


####################################################
# Nets
Boundary Nets - 
clk, 
coeff_a[0], 
coeff_a[1], 
coeff_a[2], 
coeff_a[3], 
coeff_a[4], 
coeff_a[5], 
coeff_a[6], 
coeff_a[7], 
coeff_b[0], 
coeff_b[1], 
coeff_b[2], 
coeff_b[3], 
coeff_b[4], 
coeff_b[5], 
coeff_b[6], 
coeff_b[7], 
coeff_c[0], 
coeff_c[1], 
coeff_c[2], 
coeff_c[3], 
coeff_c[4], 
coeff_c[5], 
coeff_c[6], 
coeff_c[7], 
en, 
x_in[0], 
x_in[1], 
x_in[2], 
x_in[3], 
x_in[4], 
x_in[5], 
x_in[6], 
x_in[7], 
y_out[0], 
y_out[10], 
y_out[11], 
y_out[12], 
y_out[13], 
y_out[14], 
y_out[15], 
y_out[16], 
y_out[17], 
y_out[18], 
y_out[19], 
y_out[1], 
y_out[20], 
y_out[21], 
y_out[22], 
y_out[23], 
y_out[2], 
y_out[3], 
y_out[4], 
y_out[5], 
y_out[6], 
y_out[7], 
y_out[8], 
y_out[9], 

coeff_b_reg[0] - 
wires: CLBLM_L_X8Y128/CLBLM_IMUX0 CLBLM_L_X8Y128/CLBLM_IMUX16 CLBLM_L_X8Y128/CLBLM_IMUX23 CLBLM_L_X8Y128/CLBLM_IMUX37 CLBLM_L_X8Y128/CLBLM_L_A3 CLBLM_L_X8Y128/CLBLM_L_B3 CLBLM_L_X8Y128/CLBLM_L_C3 CLBLM_L_X8Y128/CLBLM_L_D4 CLBLM_L_X8Y128/CLBLM_NE2A0 CLBLM_L_X8Y128/CLBLM_NE2A3 CLBLM_L_X8Y129/CLBLM_IMUX40 CLBLM_L_X8Y129/CLBLM_M_D1 CLBLM_R_X7Y127/CLBLM_IMUX0 CLBLM_R_X7Y127/CLBLM_IMUX16 CLBLM_R_X7Y127/CLBLM_IMUX24 CLBLM_R_X7Y127/CLBLM_IMUX30 CLBLM_R_X7Y127/CLBLM_IMUX8 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y127/CLBLM_L_A3 CLBLM_R_X7Y127/CLBLM_L_AQ CLBLM_R_X7Y127/CLBLM_L_B3 CLBLM_R_X7Y127/CLBLM_L_C5 CLBLM_R_X7Y127/CLBLM_M_A5 CLBLM_R_X7Y127/CLBLM_M_B5 CLBLM_R_X7Y128/CLBLM_IMUX13 CLBLM_R_X7Y128/CLBLM_IMUX3 CLBLM_R_X7Y128/CLBLM_IMUX30 CLBLM_R_X7Y128/CLBLM_IMUX46 CLBLM_R_X7Y128/CLBLM_L_A2 CLBLM_R_X7Y128/CLBLM_L_B6 CLBLM_R_X7Y128/CLBLM_L_C5 CLBLM_R_X7Y128/CLBLM_L_D5 CLBLM_R_X7Y128/CLBLM_NE2A0 CLBLM_R_X7Y128/CLBLM_NE2A3 CLBLM_R_X7Y129/CLBLM_IMUX6 CLBLM_R_X7Y129/CLBLM_L_A1 INT_L_X8Y127/NE2END_S3_0 INT_L_X8Y128/IMUX_L0 INT_L_X8Y128/IMUX_L16 INT_L_X8Y128/IMUX_L23 INT_L_X8Y128/IMUX_L37 INT_L_X8Y128/NE2END0 INT_L_X8Y128/NE2END3 INT_L_X8Y128/NR1BEG0 INT_L_X8Y129/IMUX_L40 INT_L_X8Y129/NR1END0 INT_R_X7Y127/IMUX0 INT_R_X7Y127/IMUX16 INT_R_X7Y127/IMUX24 INT_R_X7Y127/IMUX30 INT_R_X7Y127/IMUX8 INT_R_X7Y127/LOGIC_OUTS0 INT_R_X7Y127/NE2BEG0 INT_R_X7Y127/NE2BEG3 INT_R_X7Y127/NL1BEG_N3 INT_R_X7Y127/NR1BEG3 INT_R_X7Y128/FAN_ALT3 INT_R_X7Y128/FAN_BOUNCE3 INT_R_X7Y128/IMUX13 INT_R_X7Y128/IMUX3 INT_R_X7Y128/IMUX30 INT_R_X7Y128/IMUX46 INT_R_X7Y128/NE2A0 INT_R_X7Y128/NE2A3 INT_R_X7Y128/NR1BEG3 INT_R_X7Y128/NR1END3 INT_R_X7Y129/IMUX6 INT_R_X7Y129/NR1END3 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X8Y128/INT_L.NE2END0->>IMUX_L0 INT_L_X8Y128/INT_L.NE2END0->>IMUX_L16 INT_L_X8Y128/INT_L.NE2END0->>NR1BEG0 INT_L_X8Y128/INT_L.NE2END3->>IMUX_L23 INT_L_X8Y128/INT_L.NE2END3->>IMUX_L37 INT_L_X8Y129/INT_L.NR1END0->>IMUX_L40 INT_R_X7Y127/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y127/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X7Y127/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X7Y127/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X7Y127/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y127/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y127/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y127/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X7Y127/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y128/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y128/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X7Y128/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X7Y128/INT_R.NR1END3->>FAN_ALT3 INT_R_X7Y128/INT_R.NR1END3->>IMUX30 INT_R_X7Y128/INT_R.NR1END3->>IMUX46 INT_R_X7Y128/INT_R.NR1END3->>NR1BEG3 INT_R_X7Y129/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 346, 

coeff_b_reg[1] - 
wires: CLBLM_L_X8Y127/CLBLM_WL1END3 CLBLM_L_X8Y128/CLBLM_EL1BEG2 CLBLM_L_X8Y128/CLBLM_IMUX10 CLBLM_L_X8Y128/CLBLM_IMUX26 CLBLM_L_X8Y128/CLBLM_IMUX33 CLBLM_L_X8Y128/CLBLM_IMUX36 CLBLM_L_X8Y128/CLBLM_L_A4 CLBLM_L_X8Y128/CLBLM_L_B4 CLBLM_L_X8Y128/CLBLM_L_C1 CLBLM_L_X8Y128/CLBLM_L_D2 CLBLM_L_X8Y128/CLBLM_WL1END0 CLBLM_L_X8Y129/CLBLM_IMUX43 CLBLM_L_X8Y129/CLBLM_M_D6 CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y130/CLBLM_M_AQ CLBLM_R_X7Y127/CLBLM_IMUX15 CLBLM_R_X7Y127/CLBLM_IMUX23 CLBLM_R_X7Y127/CLBLM_IMUX26 CLBLM_R_X7Y127/CLBLM_IMUX31 CLBLM_R_X7Y127/CLBLM_IMUX39 CLBLM_R_X7Y127/CLBLM_L_B4 CLBLM_R_X7Y127/CLBLM_L_C3 CLBLM_R_X7Y127/CLBLM_L_D3 CLBLM_R_X7Y127/CLBLM_M_B1 CLBLM_R_X7Y127/CLBLM_M_C5 CLBLM_R_X7Y127/CLBLM_WL1END3 CLBLM_R_X7Y128/CLBLM_EL1BEG2 CLBLM_R_X7Y128/CLBLM_IMUX14 CLBLM_R_X7Y128/CLBLM_IMUX33 CLBLM_R_X7Y128/CLBLM_IMUX41 CLBLM_R_X7Y128/CLBLM_IMUX9 CLBLM_R_X7Y128/CLBLM_L_A5 CLBLM_R_X7Y128/CLBLM_L_B1 CLBLM_R_X7Y128/CLBLM_L_C1 CLBLM_R_X7Y128/CLBLM_L_D1 CLBLM_R_X7Y128/CLBLM_WL1END0 CLBLM_R_X7Y129/CLBLM_IMUX0 CLBLM_R_X7Y129/CLBLM_IMUX16 CLBLM_R_X7Y129/CLBLM_L_A3 CLBLM_R_X7Y129/CLBLM_L_B3 INT_L_X6Y128/EL1BEG3 INT_L_X6Y128/NW2END_S0_0 INT_L_X6Y129/EL1BEG_N3 INT_L_X6Y129/NW2END0 INT_L_X8Y127/WL1BEG3 INT_L_X8Y128/EL1END2 INT_L_X8Y128/IMUX_L10 INT_L_X8Y128/IMUX_L26 INT_L_X8Y128/IMUX_L33 INT_L_X8Y128/IMUX_L36 INT_L_X8Y128/SL1END1 INT_L_X8Y128/SS2END0 INT_L_X8Y128/WL1BEG0 INT_L_X8Y128/WL1BEG_N3 INT_L_X8Y129/IMUX_L43 INT_L_X8Y129/SL1BEG1 INT_L_X8Y129/SR1END1 INT_L_X8Y129/SS2A0 INT_L_X8Y130/LOGIC_OUTS_L4 INT_L_X8Y130/SR1BEG1 INT_L_X8Y130/SS2BEG0 INT_R_X7Y127/IMUX15 INT_R_X7Y127/IMUX23 INT_R_X7Y127/IMUX26 INT_R_X7Y127/IMUX31 INT_R_X7Y127/IMUX39 INT_R_X7Y127/SR1BEG_S0 INT_R_X7Y127/WL1END3 INT_R_X7Y128/EL1BEG2 INT_R_X7Y128/EL1END3 INT_R_X7Y128/IMUX14 INT_R_X7Y128/IMUX33 INT_R_X7Y128/IMUX41 INT_R_X7Y128/IMUX9 INT_R_X7Y128/NL1BEG0 INT_R_X7Y128/NL1END_S3_0 INT_R_X7Y128/NW2BEG0 INT_R_X7Y128/WL1END0 INT_R_X7Y128/WL1END_N1_3 INT_R_X7Y129/IMUX0 INT_R_X7Y129/IMUX16 INT_R_X7Y129/NL1END0 INT_R_X7Y129/NW2A0 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y129/INT_L.NW2END0->>EL1BEG_N3 INT_L_X8Y128/INT_L.EL1END2->>IMUX_L36 INT_L_X8Y128/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y128/INT_L.SL1END1->>IMUX_L26 INT_L_X8Y128/INT_L.SL1END1->>WL1BEG0 INT_L_X8Y128/INT_L.SS2END0->>IMUX_L33 INT_L_X8Y128/INT_L.SS2END0->>WL1BEG_N3 INT_L_X8Y129/INT_L.SR1END1->>IMUX_L43 INT_L_X8Y129/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y130/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X8Y130/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_R_X7Y127/INT_R.SR1BEG_S0->>IMUX26 INT_R_X7Y127/INT_R.WL1END3->>IMUX15 INT_R_X7Y127/INT_R.WL1END3->>IMUX23 INT_R_X7Y127/INT_R.WL1END3->>IMUX31 INT_R_X7Y127/INT_R.WL1END3->>IMUX39 INT_R_X7Y127/INT_R.WL1END3->>SR1BEG_S0 INT_R_X7Y128/INT_R.EL1END3->>EL1BEG2 INT_R_X7Y128/INT_R.EL1END3->>IMUX14 INT_R_X7Y128/INT_R.WL1END0->>IMUX33 INT_R_X7Y128/INT_R.WL1END0->>IMUX41 INT_R_X7Y128/INT_R.WL1END0->>IMUX9 INT_R_X7Y128/INT_R.WL1END0->>NL1BEG0 INT_R_X7Y128/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X7Y129/INT_R.NL1END0->>IMUX0 INT_R_X7Y129/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

coeff_b_reg[2] - 
wires: CLBLM_L_X8Y127/CLBLM_SW2A2 CLBLM_L_X8Y128/CLBLM_IMUX19 CLBLM_L_X8Y128/CLBLM_IMUX3 CLBLM_L_X8Y128/CLBLM_IMUX30 CLBLM_L_X8Y128/CLBLM_IMUX46 CLBLM_L_X8Y128/CLBLM_L_A2 CLBLM_L_X8Y128/CLBLM_L_B2 CLBLM_L_X8Y128/CLBLM_L_C5 CLBLM_L_X8Y128/CLBLM_L_D5 CLBLM_L_X8Y129/CLBLM_IMUX2 CLBLM_L_X8Y129/CLBLM_IMUX29 CLBLM_L_X8Y129/CLBLM_IMUX45 CLBLM_L_X8Y129/CLBLM_M_A2 CLBLM_L_X8Y129/CLBLM_M_C2 CLBLM_L_X8Y129/CLBLM_M_D2 CLBLM_L_X8Y129/CLBLM_WL1END0 CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y130/CLBLM_M_BQ CLBLM_L_X8Y130/CLBLM_WL1END0 CLBLM_R_X7Y127/CLBLM_IMUX12 CLBLM_R_X7Y127/CLBLM_IMUX2 CLBLM_R_X7Y127/CLBLM_IMUX29 CLBLM_R_X7Y127/CLBLM_IMUX34 CLBLM_R_X7Y127/CLBLM_IMUX36 CLBLM_R_X7Y127/CLBLM_L_C6 CLBLM_R_X7Y127/CLBLM_L_D2 CLBLM_R_X7Y127/CLBLM_M_A2 CLBLM_R_X7Y127/CLBLM_M_B6 CLBLM_R_X7Y127/CLBLM_M_C2 CLBLM_R_X7Y127/CLBLM_SW2A2 CLBLM_R_X7Y129/CLBLM_IMUX10 CLBLM_R_X7Y129/CLBLM_IMUX25 CLBLM_R_X7Y129/CLBLM_L_A4 CLBLM_R_X7Y129/CLBLM_L_B5 CLBLM_R_X7Y129/CLBLM_WL1END0 CLBLM_R_X7Y130/CLBLM_IMUX9 CLBLM_R_X7Y130/CLBLM_L_A5 CLBLM_R_X7Y130/CLBLM_WL1END0 INT_L_X8Y127/SW2A2 INT_L_X8Y128/IMUX_L19 INT_L_X8Y128/IMUX_L3 INT_L_X8Y128/IMUX_L30 INT_L_X8Y128/IMUX_L46 INT_L_X8Y128/SR1END2 INT_L_X8Y128/SS2END1 INT_L_X8Y128/SW2BEG2 INT_L_X8Y129/IMUX_L2 INT_L_X8Y129/IMUX_L29 INT_L_X8Y129/IMUX_L45 INT_L_X8Y129/SL1END1 INT_L_X8Y129/SR1BEG2 INT_L_X8Y129/SR1END2 INT_L_X8Y129/SS2A1 INT_L_X8Y129/WL1BEG0 INT_L_X8Y130/LOGIC_OUTS_L5 INT_L_X8Y130/SL1BEG1 INT_L_X8Y130/SR1BEG2 INT_L_X8Y130/SS2BEG1 INT_L_X8Y130/WL1BEG0 INT_R_X7Y127/FAN_ALT1 INT_R_X7Y127/FAN_BOUNCE1 INT_R_X7Y127/IMUX12 INT_R_X7Y127/IMUX2 INT_R_X7Y127/IMUX29 INT_R_X7Y127/IMUX34 INT_R_X7Y127/IMUX36 INT_R_X7Y127/SW2END2 INT_R_X7Y129/IMUX10 INT_R_X7Y129/IMUX25 INT_R_X7Y129/WL1END0 INT_R_X7Y130/IMUX9 INT_R_X7Y130/WL1END0 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y128/INT_L.SR1END2->>IMUX_L30 INT_L_X8Y128/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y128/INT_L.SR1END2->>SW2BEG2 INT_L_X8Y128/INT_L.SS2END1->>IMUX_L19 INT_L_X8Y128/INT_L.SS2END1->>IMUX_L3 INT_L_X8Y129/INT_L.SL1END1->>IMUX_L2 INT_L_X8Y129/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y129/INT_L.SL1END1->>WL1BEG0 INT_L_X8Y129/INT_L.SR1END2->>IMUX_L29 INT_L_X8Y129/INT_L.SR1END2->>IMUX_L45 INT_L_X8Y130/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X8Y130/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_L_X8Y130/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X8Y130/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X7Y127/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y127/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X7Y127/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X7Y127/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X7Y127/INT_R.SW2END2->>FAN_ALT1 INT_R_X7Y127/INT_R.SW2END2->>IMUX29 INT_R_X7Y127/INT_R.SW2END2->>IMUX36 INT_R_X7Y129/INT_R.WL1END0->>IMUX10 INT_R_X7Y129/INT_R.WL1END0->>IMUX25 INT_R_X7Y130/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

coeff_b_reg[3] - 
wires: CLBLM_L_X8Y128/CLBLM_WL1END3 CLBLM_L_X8Y129/CLBLM_IMUX24 CLBLM_L_X8Y129/CLBLM_M_B5 CLBLM_L_X8Y129/CLBLM_SE2A0 CLBLM_L_X8Y130/CLBLM_ER1BEG1 CLBLM_L_X8Y130/CLBLM_IMUX1 CLBLM_L_X8Y130/CLBLM_IMUX27 CLBLM_L_X8Y130/CLBLM_IMUX31 CLBLM_L_X8Y130/CLBLM_M_A3 CLBLM_L_X8Y130/CLBLM_M_B4 CLBLM_L_X8Y130/CLBLM_M_C5 CLBLM_L_X8Y131/CLBLM_NE2A0 CLBLM_R_X7Y128/CLBLM_IMUX15 CLBLM_R_X7Y128/CLBLM_IMUX2 CLBLM_R_X7Y128/CLBLM_IMUX32 CLBLM_R_X7Y128/CLBLM_M_A2 CLBLM_R_X7Y128/CLBLM_M_B1 CLBLM_R_X7Y128/CLBLM_M_C1 CLBLM_R_X7Y128/CLBLM_WL1END3 CLBLM_R_X7Y129/CLBLM_IMUX27 CLBLM_R_X7Y129/CLBLM_IMUX29 CLBLM_R_X7Y129/CLBLM_IMUX38 CLBLM_R_X7Y129/CLBLM_IMUX8 CLBLM_R_X7Y129/CLBLM_M_A5 CLBLM_R_X7Y129/CLBLM_M_B4 CLBLM_R_X7Y129/CLBLM_M_C2 CLBLM_R_X7Y129/CLBLM_M_D3 CLBLM_R_X7Y129/CLBLM_SE2A0 CLBLM_R_X7Y130/CLBLM_ER1BEG1 CLBLM_R_X7Y130/CLBLM_IMUX14 CLBLM_R_X7Y130/CLBLM_IMUX21 CLBLM_R_X7Y130/CLBLM_IMUX46 CLBLM_R_X7Y130/CLBLM_IMUX8 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y130/CLBLM_L_AQ CLBLM_R_X7Y130/CLBLM_L_B1 CLBLM_R_X7Y130/CLBLM_L_C4 CLBLM_R_X7Y130/CLBLM_L_D5 CLBLM_R_X7Y130/CLBLM_M_A5 CLBLM_R_X7Y131/CLBLM_NE2A0 INT_L_X8Y128/WL1BEG3 INT_L_X8Y129/IMUX_L24 INT_L_X8Y129/NR1BEG0 INT_L_X8Y129/SE2END0 INT_L_X8Y129/WL1BEG_N3 INT_L_X8Y130/ER1END1 INT_L_X8Y130/IMUX_L1 INT_L_X8Y130/IMUX_L27 INT_L_X8Y130/IMUX_L31 INT_L_X8Y130/NE2END_S3_0 INT_L_X8Y130/NR1END0 INT_L_X8Y131/NE2END0 INT_R_X7Y128/IMUX15 INT_R_X7Y128/IMUX2 INT_R_X7Y128/IMUX32 INT_R_X7Y128/SS2END0 INT_R_X7Y128/WL1END3 INT_R_X7Y129/FAN_ALT5 INT_R_X7Y129/FAN_BOUNCE5 INT_R_X7Y129/IMUX27 INT_R_X7Y129/IMUX29 INT_R_X7Y129/IMUX38 INT_R_X7Y129/IMUX8 INT_R_X7Y129/NL1BEG_N3 INT_R_X7Y129/SE2A0 INT_R_X7Y129/SS2A0 INT_R_X7Y129/WL1END_N1_3 INT_R_X7Y130/ER1BEG1 INT_R_X7Y130/IMUX14 INT_R_X7Y130/IMUX21 INT_R_X7Y130/IMUX46 INT_R_X7Y130/IMUX8 INT_R_X7Y130/LOGIC_OUTS0 INT_R_X7Y130/NE2BEG0 INT_R_X7Y130/NL1BEG_N3 INT_R_X7Y130/SE2BEG0 INT_R_X7Y130/SS2BEG0 INT_R_X7Y131/NE2A0 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y129/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y129/INT_L.SE2END0->>NR1BEG0 INT_L_X8Y129/INT_L.SE2END0->>WL1BEG_N3 INT_L_X8Y130/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y130/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X8Y130/INT_L.NR1END0->>IMUX_L1 INT_R_X7Y128/INT_R.SS2END0->>IMUX2 INT_R_X7Y128/INT_R.SS2END0->>IMUX32 INT_R_X7Y128/INT_R.WL1END3->>IMUX15 INT_R_X7Y129/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y129/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X7Y129/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X7Y129/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y129/INT_R.NL1BEG_N3->>IMUX38 INT_R_X7Y129/INT_R.WL1END_N1_3->>IMUX8 INT_R_X7Y129/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X7Y130/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y130/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X7Y130/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y130/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y130/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X7Y130/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X7Y130/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y130/INT_R.NL1BEG_N3->>IMUX21 INT_R_X7Y130/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

coeff_b_reg[4] - 
wires: CLBLM_L_X8Y130/CLBLM_EL1BEG0 CLBLM_L_X8Y130/CLBLM_IMUX17 CLBLM_L_X8Y130/CLBLM_IMUX2 CLBLM_L_X8Y130/CLBLM_IMUX32 CLBLM_L_X8Y130/CLBLM_IMUX40 CLBLM_L_X8Y130/CLBLM_M_A2 CLBLM_L_X8Y130/CLBLM_M_B3 CLBLM_L_X8Y130/CLBLM_M_C1 CLBLM_L_X8Y130/CLBLM_M_D1 CLBLM_L_X8Y130/CLBLM_NE2A1 CLBLM_R_X7Y128/CLBLM_IMUX27 CLBLM_R_X7Y128/CLBLM_IMUX35 CLBLM_R_X7Y128/CLBLM_IMUX45 CLBLM_R_X7Y128/CLBLM_M_B4 CLBLM_R_X7Y128/CLBLM_M_C6 CLBLM_R_X7Y128/CLBLM_M_D2 CLBLM_R_X7Y129/CLBLM_IMUX18 CLBLM_R_X7Y129/CLBLM_IMUX2 CLBLM_R_X7Y129/CLBLM_IMUX35 CLBLM_R_X7Y129/CLBLM_IMUX40 CLBLM_R_X7Y129/CLBLM_M_A2 CLBLM_R_X7Y129/CLBLM_M_B2 CLBLM_R_X7Y129/CLBLM_M_C6 CLBLM_R_X7Y129/CLBLM_M_D1 CLBLM_R_X7Y130/CLBLM_EL1BEG0 CLBLM_R_X7Y130/CLBLM_IMUX11 CLBLM_R_X7Y130/CLBLM_IMUX19 CLBLM_R_X7Y130/CLBLM_IMUX23 CLBLM_R_X7Y130/CLBLM_IMUX24 CLBLM_R_X7Y130/CLBLM_IMUX39 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y130/CLBLM_L_B2 CLBLM_R_X7Y130/CLBLM_L_BQ CLBLM_R_X7Y130/CLBLM_L_C3 CLBLM_R_X7Y130/CLBLM_L_D3 CLBLM_R_X7Y130/CLBLM_M_A4 CLBLM_R_X7Y130/CLBLM_M_B5 CLBLM_R_X7Y130/CLBLM_NE2A1 INT_L_X8Y129/EL1END_S3_0 INT_L_X8Y130/EL1END0 INT_L_X8Y130/IMUX_L17 INT_L_X8Y130/IMUX_L2 INT_L_X8Y130/IMUX_L32 INT_L_X8Y130/IMUX_L40 INT_L_X8Y130/NE2END1 INT_R_X7Y128/IMUX27 INT_R_X7Y128/IMUX35 INT_R_X7Y128/IMUX45 INT_R_X7Y128/NR1BEG1 INT_R_X7Y128/SR1END2 INT_R_X7Y128/SS2END1 INT_R_X7Y129/GFAN0 INT_R_X7Y129/IMUX18 INT_R_X7Y129/IMUX2 INT_R_X7Y129/IMUX35 INT_R_X7Y129/IMUX40 INT_R_X7Y129/NE2BEG1 INT_R_X7Y129/NL1BEG0 INT_R_X7Y129/NL1END_S3_0 INT_R_X7Y129/NR1END1 INT_R_X7Y129/SL1END1 INT_R_X7Y129/SR1BEG2 INT_R_X7Y129/SS2A1 INT_R_X7Y130/EL1BEG0 INT_R_X7Y130/IMUX11 INT_R_X7Y130/IMUX19 INT_R_X7Y130/IMUX23 INT_R_X7Y130/IMUX24 INT_R_X7Y130/IMUX39 INT_R_X7Y130/LOGIC_OUTS1 INT_R_X7Y130/NE2A1 INT_R_X7Y130/NL1BEG0 INT_R_X7Y130/NL1END0 INT_R_X7Y130/NL1END_S3_0 INT_R_X7Y130/SL1BEG1 INT_R_X7Y130/SS2BEG1 INT_R_X7Y131/NL1END0 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y130/INT_L.EL1END0->>IMUX_L17 INT_L_X8Y130/INT_L.EL1END0->>IMUX_L32 INT_L_X8Y130/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y130/INT_L.NE2END1->>IMUX_L2 INT_R_X7Y128/INT_R.SR1END2->>IMUX45 INT_R_X7Y128/INT_R.SS2END1->>IMUX27 INT_R_X7Y128/INT_R.SS2END1->>IMUX35 INT_R_X7Y128/INT_R.SS2END1->>NR1BEG1 INT_R_X7Y129/INT_R.GFAN0->>IMUX40 INT_R_X7Y129/INT_R.NR1END1->>GFAN0 INT_R_X7Y129/INT_R.NR1END1->>IMUX18 INT_R_X7Y129/INT_R.NR1END1->>IMUX2 INT_R_X7Y129/INT_R.NR1END1->>IMUX35 INT_R_X7Y129/INT_R.NR1END1->>NE2BEG1 INT_R_X7Y129/INT_R.NR1END1->>NL1BEG0 INT_R_X7Y129/INT_R.SL1END1->>SR1BEG2 INT_R_X7Y130/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X7Y130/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X7Y130/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y130/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X7Y130/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X7Y130/INT_R.LOGIC_OUTS1->>SS2BEG1 INT_R_X7Y130/INT_R.NL1END0->>IMUX24 INT_R_X7Y130/INT_R.NL1END_S3_0->>IMUX23 INT_R_X7Y130/INT_R.NL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

coeff_b_reg[5] - 
wires: CLBLM_L_X8Y128/CLBLM_SW2A3 CLBLM_L_X8Y129/CLBLM_IMUX15 CLBLM_L_X8Y129/CLBLM_IMUX31 CLBLM_L_X8Y129/CLBLM_IMUX7 CLBLM_L_X8Y129/CLBLM_M_A1 CLBLM_L_X8Y129/CLBLM_M_B1 CLBLM_L_X8Y129/CLBLM_M_C5 CLBLM_L_X8Y130/CLBLM_IMUX24 CLBLM_L_X8Y130/CLBLM_IMUX29 CLBLM_L_X8Y130/CLBLM_IMUX45 CLBLM_L_X8Y130/CLBLM_IMUX8 CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y130/CLBLM_M_A5 CLBLM_L_X8Y130/CLBLM_M_B5 CLBLM_L_X8Y130/CLBLM_M_C2 CLBLM_L_X8Y130/CLBLM_M_CQ CLBLM_L_X8Y130/CLBLM_M_D2 CLBLM_L_X8Y130/CLBLM_WL1END1 CLBLM_L_X8Y130/CLBLM_WR1END3 CLBLM_R_X7Y128/CLBLM_IMUX31 CLBLM_R_X7Y128/CLBLM_IMUX47 CLBLM_R_X7Y128/CLBLM_M_C5 CLBLM_R_X7Y128/CLBLM_M_D5 CLBLM_R_X7Y128/CLBLM_SW2A3 CLBLM_R_X7Y130/CLBLM_IMUX15 CLBLM_R_X7Y130/CLBLM_IMUX26 CLBLM_R_X7Y130/CLBLM_IMUX3 CLBLM_R_X7Y130/CLBLM_IMUX34 CLBLM_R_X7Y130/CLBLM_IMUX37 CLBLM_R_X7Y130/CLBLM_IMUX7 CLBLM_R_X7Y130/CLBLM_L_A2 CLBLM_R_X7Y130/CLBLM_L_B4 CLBLM_R_X7Y130/CLBLM_L_C6 CLBLM_R_X7Y130/CLBLM_L_D4 CLBLM_R_X7Y130/CLBLM_M_A1 CLBLM_R_X7Y130/CLBLM_M_B1 CLBLM_R_X7Y130/CLBLM_WL1END1 CLBLM_R_X7Y130/CLBLM_WR1END3 INT_L_X8Y128/SW2A3 INT_L_X8Y129/IMUX_L15 INT_L_X8Y129/IMUX_L31 INT_L_X8Y129/IMUX_L7 INT_L_X8Y129/SR1END3 INT_L_X8Y129/SW2BEG3 INT_L_X8Y130/IMUX_L24 INT_L_X8Y130/IMUX_L29 INT_L_X8Y130/IMUX_L45 INT_L_X8Y130/IMUX_L8 INT_L_X8Y130/LOGIC_OUTS_L6 INT_L_X8Y130/SR1BEG3 INT_L_X8Y130/SR1END_N3_3 INT_L_X8Y130/WL1BEG1 INT_L_X8Y130/WR1BEG3 INT_R_X7Y128/IMUX31 INT_R_X7Y128/IMUX47 INT_R_X7Y128/SW2END3 INT_R_X7Y129/SW2END_N0_3 INT_R_X7Y130/IMUX15 INT_R_X7Y130/IMUX26 INT_R_X7Y130/IMUX3 INT_R_X7Y130/IMUX34 INT_R_X7Y130/IMUX37 INT_R_X7Y130/IMUX7 INT_R_X7Y130/WL1END1 INT_R_X7Y130/WR1END3 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y129/INT_L.SR1END3->>IMUX_L15 INT_L_X8Y129/INT_L.SR1END3->>IMUX_L31 INT_L_X8Y129/INT_L.SR1END3->>IMUX_L7 INT_L_X8Y129/INT_L.SR1END3->>SW2BEG3 INT_L_X8Y130/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y130/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X8Y130/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X8Y130/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X8Y130/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_L_X8Y130/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X8Y130/INT_L.SR1END_N3_3->>IMUX_L8 INT_R_X7Y128/INT_R.SW2END3->>IMUX31 INT_R_X7Y128/INT_R.SW2END3->>IMUX47 INT_R_X7Y130/INT_R.WL1END1->>IMUX26 INT_R_X7Y130/INT_R.WL1END1->>IMUX3 INT_R_X7Y130/INT_R.WL1END1->>IMUX34 INT_R_X7Y130/INT_R.WR1END3->>IMUX15 INT_R_X7Y130/INT_R.WR1END3->>IMUX37 INT_R_X7Y130/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

coeff_b_reg[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y132/INT_INTERFACE_WW2END1 BRAM_L_X6Y130/BRAM_WW2END1_2 CLBLM_R_X5Y132/CLBLM_IMUX19 CLBLM_R_X5Y132/CLBLM_IMUX20 CLBLM_R_X5Y132/CLBLM_IMUX3 CLBLM_R_X5Y132/CLBLM_IMUX37 CLBLM_R_X5Y132/CLBLM_L_A2 CLBLM_R_X5Y132/CLBLM_L_B2 CLBLM_R_X5Y132/CLBLM_L_C2 CLBLM_R_X5Y132/CLBLM_L_D4 CLBLM_R_X5Y132/CLBLM_WW2END1 CLBLM_R_X5Y133/CLBLM_IMUX25 CLBLM_R_X5Y133/CLBLM_IMUX33 CLBLM_R_X5Y133/CLBLM_IMUX41 CLBLM_R_X5Y133/CLBLM_IMUX9 CLBLM_R_X5Y133/CLBLM_L_A5 CLBLM_R_X5Y133/CLBLM_L_B5 CLBLM_R_X5Y133/CLBLM_L_C1 CLBLM_R_X5Y133/CLBLM_L_D1 CLBLM_R_X5Y134/CLBLM_IMUX10 CLBLM_R_X5Y134/CLBLM_L_A4 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y130/CLBLM_L_CQ INT_L_X6Y132/WW2A1 INT_R_X5Y132/BYP_ALT5 INT_R_X5Y132/BYP_BOUNCE5 INT_R_X5Y132/IMUX19 INT_R_X5Y132/IMUX20 INT_R_X5Y132/IMUX3 INT_R_X5Y132/IMUX37 INT_R_X5Y132/NL1BEG1 INT_R_X5Y132/WW2END1 INT_R_X5Y133/IMUX25 INT_R_X5Y133/IMUX33 INT_R_X5Y133/IMUX41 INT_R_X5Y133/IMUX9 INT_R_X5Y133/NL1END1 INT_R_X5Y133/NR1BEG1 INT_R_X5Y134/IMUX10 INT_R_X5Y134/NR1END1 INT_R_X7Y130/LOGIC_OUTS2 INT_R_X7Y130/NN2BEG2 INT_R_X7Y131/NN2A2 INT_R_X7Y132/NN2END2 INT_R_X7Y132/WW2BEG1 VBRK_X18Y138/VBRK_WW2END1 
pips: CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y134/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X5Y132/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y132/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X5Y132/INT_R.WW2END1->>BYP_ALT5 INT_R_X5Y132/INT_R.WW2END1->>IMUX19 INT_R_X5Y132/INT_R.WW2END1->>IMUX20 INT_R_X5Y132/INT_R.WW2END1->>IMUX3 INT_R_X5Y132/INT_R.WW2END1->>NL1BEG1 INT_R_X5Y133/INT_R.NL1END1->>IMUX25 INT_R_X5Y133/INT_R.NL1END1->>IMUX33 INT_R_X5Y133/INT_R.NL1END1->>IMUX41 INT_R_X5Y133/INT_R.NL1END1->>IMUX9 INT_R_X5Y133/INT_R.NL1END1->>NR1BEG1 INT_R_X5Y134/INT_R.NR1END1->>IMUX10 INT_R_X7Y130/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X7Y132/INT_R.NN2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

coeff_b_reg[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y132/INT_INTERFACE_NW2A0 BRAM_L_X6Y130/BRAM_NW2A0_2 CLBLM_R_X5Y132/CLBLM_IMUX16 CLBLM_R_X5Y132/CLBLM_IMUX30 CLBLM_R_X5Y132/CLBLM_IMUX46 CLBLM_R_X5Y132/CLBLM_L_B3 CLBLM_R_X5Y132/CLBLM_L_C5 CLBLM_R_X5Y132/CLBLM_L_D5 CLBLM_R_X5Y132/CLBLM_NW2A0 CLBLM_R_X5Y133/CLBLM_IMUX14 CLBLM_R_X5Y133/CLBLM_IMUX23 CLBLM_R_X5Y133/CLBLM_IMUX46 CLBLM_R_X5Y133/CLBLM_IMUX6 CLBLM_R_X5Y133/CLBLM_L_A1 CLBLM_R_X5Y133/CLBLM_L_B1 CLBLM_R_X5Y133/CLBLM_L_C3 CLBLM_R_X5Y133/CLBLM_L_D5 CLBLM_R_X5Y134/CLBLM_IMUX6 CLBLM_R_X5Y134/CLBLM_L_A1 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y130/CLBLM_L_DQ INT_L_X6Y130/WR1END_S1_0 INT_L_X6Y131/NW2BEG0 INT_L_X6Y131/WR1END0 INT_L_X6Y132/NW2A0 INT_R_X5Y131/NW2END_S0_0 INT_R_X5Y132/IMUX16 INT_R_X5Y132/IMUX30 INT_R_X5Y132/IMUX46 INT_R_X5Y132/NL1BEG_N3 INT_R_X5Y132/NR1BEG3 INT_R_X5Y132/NW2END0 INT_R_X5Y133/IMUX14 INT_R_X5Y133/IMUX23 INT_R_X5Y133/IMUX46 INT_R_X5Y133/IMUX6 INT_R_X5Y133/NR1BEG3 INT_R_X5Y133/NR1END3 INT_R_X5Y134/IMUX6 INT_R_X5Y134/NR1END3 INT_R_X7Y130/LOGIC_OUTS3 INT_R_X7Y130/WR1BEG_S0 INT_R_X7Y131/WR1BEG0 VBRK_X18Y138/VBRK_NW2A0 
pips: CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y134/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X6Y131/INT_L.WR1END0->>NW2BEG0 INT_R_X5Y132/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y132/INT_R.NL1BEG_N3->>IMUX46 INT_R_X5Y132/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X5Y132/INT_R.NW2END0->>IMUX16 INT_R_X5Y132/INT_R.NW2END0->>NL1BEG_N3 INT_R_X5Y133/INT_R.NR1END3->>IMUX14 INT_R_X5Y133/INT_R.NR1END3->>IMUX23 INT_R_X5Y133/INT_R.NR1END3->>IMUX46 INT_R_X5Y133/INT_R.NR1END3->>IMUX6 INT_R_X5Y133/INT_R.NR1END3->>NR1BEG3 INT_R_X5Y134/INT_R.NR1END3->>IMUX6 INT_R_X7Y130/INT_R.LOGIC_OUTS3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

C[12] - 
wires: CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y130/CLBLM_L_AQ DSP_R_X9Y125/DSP_1_C12 DSP_R_X9Y125/DSP_IMUX31_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX31 INT_L_X8Y129/EL1BEG3 INT_L_X8Y130/EL1BEG_N3 INT_L_X8Y130/LOGIC_OUTS_L0 INT_R_X9Y128/IMUX31 INT_R_X9Y128/SL1END3 INT_R_X9Y129/EL1END3 INT_R_X9Y129/SL1BEG3 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 DSP_R_X9Y125/DSP_R.DSP_IMUX31_3->DSP_1_C12 INT_L_X8Y130/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_R_X9Y128/INT_R.SL1END3->>IMUX31 INT_R_X9Y129/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[13] - 
wires: CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y128/CLBLM_L_AQ DSP_R_X9Y125/DSP_1_C13 DSP_R_X9Y125/DSP_IMUX27_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX27 INT_L_X8Y128/ER1BEG1 INT_L_X8Y128/LOGIC_OUTS_L0 INT_R_X9Y128/ER1END1 INT_R_X9Y128/IMUX27 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 DSP_R_X9Y125/DSP_R.DSP_IMUX27_3->DSP_1_C13 INT_L_X8Y128/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X9Y128/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[14] - 
wires: CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y130/CLBLM_L_BQ DSP_R_X9Y125/DSP_1_C14 DSP_R_X9Y125/DSP_IMUX29_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX29 INT_L_X8Y130/ER1BEG2 INT_L_X8Y130/LOGIC_OUTS_L1 INT_R_X9Y128/IMUX29 INT_R_X9Y128/SS2END2 INT_R_X9Y129/SS2A2 INT_R_X9Y130/ER1END2 INT_R_X9Y130/SS2BEG2 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 DSP_R_X9Y125/DSP_R.DSP_IMUX29_3->DSP_1_C14 INT_L_X8Y130/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X9Y128/INT_R.SS2END2->>IMUX29 INT_R_X9Y130/INT_R.ER1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[15] - 
wires: CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y130/CLBLM_L_CQ DSP_R_X9Y125/DSP_1_C15 DSP_R_X9Y125/DSP_IMUX25_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX25 INT_L_X8Y130/ER1BEG3 INT_L_X8Y130/LOGIC_OUTS_L2 INT_R_X9Y128/IMUX25 INT_R_X9Y128/SR1BEG_S0 INT_R_X9Y128/SS2END3 INT_R_X9Y129/SS2A3 INT_R_X9Y129/SS2END_N0_3 INT_R_X9Y130/ER1END3 INT_R_X9Y130/SS2BEG3 INT_R_X9Y131/ER1END_N3_3 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 DSP_R_X9Y125/DSP_R.DSP_IMUX25_3->DSP_1_C15 INT_L_X8Y130/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X9Y128/INT_R.SR1BEG_S0->>IMUX25 INT_R_X9Y128/INT_R.SS2END3->>SR1BEG_S0 INT_R_X9Y130/INT_R.ER1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[16] - 
wires: CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y130/CLBLM_L_DQ DSP_R_X9Y125/DSP_1_C16 DSP_R_X9Y125/DSP_IMUX31_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX31 INT_L_X8Y129/SE2A3 INT_L_X8Y130/LOGIC_OUTS_L3 INT_L_X8Y130/SE2BEG3 INT_R_X9Y129/IMUX31 INT_R_X9Y129/SE2END3 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 DSP_R_X9Y125/DSP_R.DSP_IMUX31_4->DSP_1_C16 INT_L_X8Y130/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X9Y129/INT_R.SE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[17] - 
wires: CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y129/CLBLM_L_AQ DSP_R_X9Y125/DSP_1_C17 DSP_R_X9Y125/DSP_IMUX27_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX27 INT_L_X8Y129/ER1BEG1 INT_L_X8Y129/LOGIC_OUTS_L0 INT_R_X9Y129/ER1END1 INT_R_X9Y129/IMUX27 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 DSP_R_X9Y125/DSP_R.DSP_IMUX27_4->DSP_1_C17 INT_L_X8Y129/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X9Y129/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[18] - 
wires: CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y129/CLBLM_L_BQ DSP_R_X9Y125/DSP_1_C18 DSP_R_X9Y125/DSP_IMUX13_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX13 INT_L_X8Y129/ER1BEG2 INT_L_X8Y129/LOGIC_OUTS_L1 INT_R_X9Y129/ER1END2 INT_R_X9Y129/IMUX13 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 DSP_R_X9Y125/DSP_R.DSP_IMUX13_4->DSP_1_C18 INT_L_X8Y129/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X9Y129/INT_R.ER1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

C[19] - 
wires: CLBLM_L_X10Y128/CLBLM_SE2A1 CLBLM_L_X10Y128/CLBLM_WL1END0 CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y129/CLBLM_L_CQ DSP_R_X9Y125/DSP_1_C19 DSP_R_X9Y125/DSP_1_C20 DSP_R_X9Y125/DSP_1_C21 DSP_R_X9Y125/DSP_1_C22 DSP_R_X9Y125/DSP_1_C23 DSP_R_X9Y125/DSP_1_C24 DSP_R_X9Y125/DSP_1_C25 DSP_R_X9Y125/DSP_1_C26 DSP_R_X9Y125/DSP_1_C27 DSP_R_X9Y125/DSP_1_C28 DSP_R_X9Y125/DSP_1_C29 DSP_R_X9Y125/DSP_1_C30 DSP_R_X9Y125/DSP_1_C31 DSP_R_X9Y125/DSP_1_C32 DSP_R_X9Y125/DSP_1_C33 DSP_R_X9Y125/DSP_1_C34 DSP_R_X9Y125/DSP_1_C35 DSP_R_X9Y125/DSP_1_C36 DSP_R_X9Y125/DSP_1_C37 DSP_R_X9Y125/DSP_1_C38 DSP_R_X9Y125/DSP_1_C39 DSP_R_X9Y125/DSP_1_C40 DSP_R_X9Y125/DSP_1_C41 DSP_R_X9Y125/DSP_1_C42 DSP_R_X9Y125/DSP_1_C43 DSP_R_X9Y125/DSP_1_C44 DSP_R_X9Y125/DSP_1_C45 DSP_R_X9Y125/DSP_1_C46 DSP_R_X9Y125/DSP_1_C47 DSP_R_X9Y125/DSP_IMUX10_0 DSP_R_X9Y125/DSP_IMUX10_2 DSP_R_X9Y125/DSP_IMUX10_3 DSP_R_X9Y125/DSP_IMUX10_4 DSP_R_X9Y125/DSP_IMUX11_4 DSP_R_X9Y125/DSP_IMUX12_0 DSP_R_X9Y125/DSP_IMUX12_1 DSP_R_X9Y125/DSP_IMUX12_3 DSP_R_X9Y125/DSP_IMUX12_4 DSP_R_X9Y125/DSP_IMUX14_1 DSP_R_X9Y125/DSP_IMUX22_3 DSP_R_X9Y125/DSP_IMUX24_0 DSP_R_X9Y125/DSP_IMUX24_1 DSP_R_X9Y125/DSP_IMUX24_2 DSP_R_X9Y125/DSP_IMUX24_3 DSP_R_X9Y125/DSP_IMUX24_4 DSP_R_X9Y125/DSP_IMUX25_0 DSP_R_X9Y125/DSP_IMUX25_4 DSP_R_X9Y125/DSP_IMUX26_1 DSP_R_X9Y125/DSP_IMUX26_4 DSP_R_X9Y125/DSP_IMUX27_0 DSP_R_X9Y125/DSP_IMUX28_2 DSP_R_X9Y125/DSP_IMUX29_4 DSP_R_X9Y125/DSP_IMUX2_0 DSP_R_X9Y125/DSP_IMUX30_0 DSP_R_X9Y125/DSP_IMUX30_4 DSP_R_X9Y125/DSP_IMUX41_4 DSP_R_X9Y125/DSP_IMUX46_2 DSP_R_X9Y125/DSP_IMUX8_0 DSP_R_X9Y125/DSP_SE2A1_3 DSP_R_X9Y125/DSP_WL1END0_3 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX12 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX2 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX24 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX25 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX27 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX12 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX24 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX24 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX12 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX24 INT_INTERFACE_R_X9Y128/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y128/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX12 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX24 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX25 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX29 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX41 INT_L_X10Y128/SE2END1 INT_L_X10Y128/WL1BEG0 INT_L_X8Y128/SE2A2 INT_L_X8Y129/EL1BEG1 INT_L_X8Y129/ER1BEG3 INT_L_X8Y129/LOGIC_OUTS_L2 INT_L_X8Y129/SE2BEG2 INT_R_X9Y125/BYP_ALT4 INT_R_X9Y125/BYP_BOUNCE4 INT_R_X9Y125/FAN_ALT5 INT_R_X9Y125/FAN_ALT7 INT_R_X9Y125/FAN_BOUNCE5 INT_R_X9Y125/FAN_BOUNCE7 INT_R_X9Y125/FAN_BOUNCE_S3_2 INT_R_X9Y125/IMUX10 INT_R_X9Y125/IMUX12 INT_R_X9Y125/IMUX2 INT_R_X9Y125/IMUX24 INT_R_X9Y125/IMUX25 INT_R_X9Y125/IMUX27 INT_R_X9Y125/IMUX30 INT_R_X9Y125/IMUX8 INT_R_X9Y125/SL1END1 INT_R_X9Y125/SR1END2 INT_R_X9Y126/FAN_ALT2 INT_R_X9Y126/FAN_BOUNCE2 INT_R_X9Y126/FAN_BOUNCE_S3_2 INT_R_X9Y126/IMUX12 INT_R_X9Y126/IMUX14 INT_R_X9Y126/IMUX24 INT_R_X9Y126/IMUX26 INT_R_X9Y126/SL1BEG1 INT_R_X9Y126/SL1END1 INT_R_X9Y126/SR1BEG2 INT_R_X9Y126/SR1END2 INT_R_X9Y126/SS2END1 INT_R_X9Y127/BYP_ALT4 INT_R_X9Y127/BYP_BOUNCE4 INT_R_X9Y127/FAN_ALT2 INT_R_X9Y127/FAN_BOUNCE2 INT_R_X9Y127/IMUX10 INT_R_X9Y127/IMUX24 INT_R_X9Y127/IMUX28 INT_R_X9Y127/IMUX46 INT_R_X9Y127/SL1BEG1 INT_R_X9Y127/SL1END1 INT_R_X9Y127/SR1BEG2 INT_R_X9Y127/SR1END2 INT_R_X9Y127/SS2A1 INT_R_X9Y128/BYP_ALT2 INT_R_X9Y128/BYP_BOUNCE2 INT_R_X9Y128/IMUX10 INT_R_X9Y128/IMUX12 INT_R_X9Y128/IMUX22 INT_R_X9Y128/IMUX24 INT_R_X9Y128/SE2A1 INT_R_X9Y128/SE2END2 INT_R_X9Y128/SL1BEG1 INT_R_X9Y128/SL1END1 INT_R_X9Y128/SR1BEG2 INT_R_X9Y128/SS2BEG1 INT_R_X9Y128/WL1END0 INT_R_X9Y129/BYP_ALT4 INT_R_X9Y129/BYP_BOUNCE4 INT_R_X9Y129/BYP_BOUNCE_N3_2 INT_R_X9Y129/EL1END1 INT_R_X9Y129/ER1END3 INT_R_X9Y129/FAN_ALT3 INT_R_X9Y129/FAN_ALT7 INT_R_X9Y129/FAN_BOUNCE3 INT_R_X9Y129/FAN_BOUNCE7 INT_R_X9Y129/IMUX10 INT_R_X9Y129/IMUX11 INT_R_X9Y129/IMUX12 INT_R_X9Y129/IMUX24 INT_R_X9Y129/IMUX25 INT_R_X9Y129/IMUX26 INT_R_X9Y129/IMUX29 INT_R_X9Y129/IMUX30 INT_R_X9Y129/IMUX41 INT_R_X9Y129/SE2BEG1 INT_R_X9Y129/SL1BEG1 INT_R_X9Y130/ER1END_N3_3 VBRK_X29Y134/VBRK_SE2A1 VBRK_X29Y134/VBRK_WL1END0 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 DSP_R_X9Y125/DSP_R.DSP_IMUX10_0->DSP_1_C21 DSP_R_X9Y125/DSP_R.DSP_IMUX10_2->DSP_1_C29 DSP_R_X9Y125/DSP_R.DSP_IMUX10_3->DSP_1_C33 DSP_R_X9Y125/DSP_R.DSP_IMUX10_4->DSP_1_C39 DSP_R_X9Y125/DSP_R.DSP_IMUX11_4->DSP_1_C46 DSP_R_X9Y125/DSP_R.DSP_IMUX12_0->DSP_1_C22 DSP_R_X9Y125/DSP_R.DSP_IMUX12_1->DSP_1_C26 DSP_R_X9Y125/DSP_R.DSP_IMUX12_3->DSP_1_C34 DSP_R_X9Y125/DSP_R.DSP_IMUX12_4->DSP_1_C38 DSP_R_X9Y125/DSP_R.DSP_IMUX14_1->DSP_1_C24 DSP_R_X9Y125/DSP_R.DSP_IMUX22_3->DSP_1_C32 DSP_R_X9Y125/DSP_R.DSP_IMUX24_0->DSP_1_C23 DSP_R_X9Y125/DSP_R.DSP_IMUX24_1->DSP_1_C27 DSP_R_X9Y125/DSP_R.DSP_IMUX24_2->DSP_1_C31 DSP_R_X9Y125/DSP_R.DSP_IMUX24_3->DSP_1_C35 DSP_R_X9Y125/DSP_R.DSP_IMUX24_4->DSP_1_C37 DSP_R_X9Y125/DSP_R.DSP_IMUX25_0->DSP_1_C43 DSP_R_X9Y125/DSP_R.DSP_IMUX25_4->DSP_1_C47 DSP_R_X9Y125/DSP_R.DSP_IMUX26_1->DSP_1_C25 DSP_R_X9Y125/DSP_R.DSP_IMUX26_4->DSP_1_C44 DSP_R_X9Y125/DSP_R.DSP_IMUX27_0->DSP_1_C40 DSP_R_X9Y125/DSP_R.DSP_IMUX28_2->DSP_1_C30 DSP_R_X9Y125/DSP_R.DSP_IMUX29_4->DSP_1_C45 DSP_R_X9Y125/DSP_R.DSP_IMUX2_0->DSP_1_C42 DSP_R_X9Y125/DSP_R.DSP_IMUX30_0->DSP_1_C20 DSP_R_X9Y125/DSP_R.DSP_IMUX30_4->DSP_1_C36 DSP_R_X9Y125/DSP_R.DSP_IMUX41_4->DSP_1_C19 DSP_R_X9Y125/DSP_R.DSP_IMUX46_2->DSP_1_C28 DSP_R_X9Y125/DSP_R.DSP_IMUX8_0->DSP_1_C41 INT_L_X10Y128/INT_L.SE2END1->>WL1BEG0 INT_L_X8Y129/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X8Y129/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X8Y129/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_R_X9Y125/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X9Y125/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X9Y125/INT_R.BYP_BOUNCE4->>IMUX12 INT_R_X9Y125/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X9Y125/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X9Y125/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X9Y125/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X9Y125/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X9Y125/INT_R.SL1END1->>BYP_ALT4 INT_R_X9Y125/INT_R.SL1END1->>IMUX10 INT_R_X9Y125/INT_R.SL1END1->>IMUX2 INT_R_X9Y125/INT_R.SL1END1->>IMUX27 INT_R_X9Y125/INT_R.SR1END2->>FAN_ALT5 INT_R_X9Y125/INT_R.SR1END2->>IMUX30 INT_R_X9Y126/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X9Y126/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X9Y126/INT_R.SL1END1->>FAN_ALT2 INT_R_X9Y126/INT_R.SL1END1->>IMUX26 INT_R_X9Y126/INT_R.SL1END1->>SL1BEG1 INT_R_X9Y126/INT_R.SL1END1->>SR1BEG2 INT_R_X9Y126/INT_R.SR1END2->>IMUX14 INT_R_X9Y126/INT_R.SS2END1->>IMUX12 INT_R_X9Y127/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X9Y127/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X9Y127/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X9Y127/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X9Y127/INT_R.SL1END1->>BYP_ALT4 INT_R_X9Y127/INT_R.SL1END1->>FAN_ALT2 INT_R_X9Y127/INT_R.SL1END1->>IMUX10 INT_R_X9Y127/INT_R.SL1END1->>SL1BEG1 INT_R_X9Y127/INT_R.SL1END1->>SR1BEG2 INT_R_X9Y127/INT_R.SR1END2->>IMUX46 INT_R_X9Y128/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X9Y128/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X9Y128/INT_R.SE2END2->>BYP_ALT2 INT_R_X9Y128/INT_R.SE2END2->>IMUX12 INT_R_X9Y128/INT_R.SL1END1->>IMUX10 INT_R_X9Y128/INT_R.SL1END1->>SL1BEG1 INT_R_X9Y128/INT_R.SL1END1->>SR1BEG2 INT_R_X9Y128/INT_R.SL1END1->>SS2BEG1 INT_R_X9Y128/INT_R.WL1END0->>IMUX24 INT_R_X9Y129/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X9Y129/INT_R.BYP_BOUNCE4->>IMUX12 INT_R_X9Y129/INT_R.EL1END1->>IMUX10 INT_R_X9Y129/INT_R.EL1END1->>IMUX11 INT_R_X9Y129/INT_R.EL1END1->>IMUX25 INT_R_X9Y129/INT_R.EL1END1->>IMUX26 INT_R_X9Y129/INT_R.EL1END1->>IMUX41 INT_R_X9Y129/INT_R.EL1END1->>SE2BEG1 INT_R_X9Y129/INT_R.EL1END1->>SL1BEG1 INT_R_X9Y129/INT_R.ER1END3->>FAN_ALT3 INT_R_X9Y129/INT_R.ER1END3->>IMUX30 INT_R_X9Y129/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X9Y129/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X9Y129/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X9Y129/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X9Y129/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X9Y129/INT_R.FAN_BOUNCE7->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

sum_reg_reg_i_5_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y131/INT_INTERFACE_EE4BEG2 BRAM_L_X6Y130/BRAM_EE4BEG2_1 CLBLM_L_X10Y128/CLBLM_SE2A2 CLBLM_L_X10Y128/CLBLM_WL1END1 CLBLM_L_X8Y131/CLBLM_EE4B2 CLBLM_R_X5Y131/CLBLM_EE4BEG2 CLBLM_R_X5Y131/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y131/CLBLM_L_AMUX CLBLM_R_X7Y131/CLBLM_EE4B2 DSP_R_X9Y125/DSP_1_A10 DSP_R_X9Y125/DSP_1_A11 DSP_R_X9Y125/DSP_1_A12 DSP_R_X9Y125/DSP_1_A13 DSP_R_X9Y125/DSP_1_A14 DSP_R_X9Y125/DSP_1_A15 DSP_R_X9Y125/DSP_1_A16 DSP_R_X9Y125/DSP_1_A17 DSP_R_X9Y125/DSP_1_A18 DSP_R_X9Y125/DSP_1_A19 DSP_R_X9Y125/DSP_1_A20 DSP_R_X9Y125/DSP_1_A21 DSP_R_X9Y125/DSP_1_A22 DSP_R_X9Y125/DSP_1_A23 DSP_R_X9Y125/DSP_1_A24 DSP_R_X9Y125/DSP_1_A25 DSP_R_X9Y125/DSP_1_A26 DSP_R_X9Y125/DSP_1_A27 DSP_R_X9Y125/DSP_1_A28 DSP_R_X9Y125/DSP_1_A29 DSP_R_X9Y125/DSP_1_A3 DSP_R_X9Y125/DSP_1_A4 DSP_R_X9Y125/DSP_1_A5 DSP_R_X9Y125/DSP_1_A6 DSP_R_X9Y125/DSP_1_A7 DSP_R_X9Y125/DSP_1_A8 DSP_R_X9Y125/DSP_1_A9 DSP_R_X9Y125/DSP_IMUX11_1 DSP_R_X9Y125/DSP_IMUX11_2 DSP_R_X9Y125/DSP_IMUX13_1 DSP_R_X9Y125/DSP_IMUX13_2 DSP_R_X9Y125/DSP_IMUX15_1 DSP_R_X9Y125/DSP_IMUX15_2 DSP_R_X9Y125/DSP_IMUX44_0 DSP_R_X9Y125/DSP_IMUX44_1 DSP_R_X9Y125/DSP_IMUX44_3 DSP_R_X9Y125/DSP_IMUX44_4 DSP_R_X9Y125/DSP_IMUX45_0 DSP_R_X9Y125/DSP_IMUX45_1 DSP_R_X9Y125/DSP_IMUX45_2 DSP_R_X9Y125/DSP_IMUX45_3 DSP_R_X9Y125/DSP_IMUX45_4 DSP_R_X9Y125/DSP_IMUX4_0 DSP_R_X9Y125/DSP_IMUX4_1 DSP_R_X9Y125/DSP_IMUX4_3 DSP_R_X9Y125/DSP_IMUX4_4 DSP_R_X9Y125/DSP_IMUX5_0 DSP_R_X9Y125/DSP_IMUX5_1 DSP_R_X9Y125/DSP_IMUX5_2 DSP_R_X9Y125/DSP_IMUX5_3 DSP_R_X9Y125/DSP_IMUX5_4 DSP_R_X9Y125/DSP_IMUX9_0 DSP_R_X9Y125/DSP_IMUX9_1 DSP_R_X9Y125/DSP_IMUX9_2 DSP_R_X9Y125/DSP_SE2A2_3 DSP_R_X9Y125/DSP_WL1END1_3 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX4 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX5 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX4 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX5 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX5 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX4 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX5 INT_INTERFACE_R_X9Y128/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y128/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX5 INT_L_X10Y128/SE2END2 INT_L_X10Y128/WL1BEG1 INT_L_X6Y131/EE4A2 INT_L_X8Y131/EE4C2 INT_R_X5Y131/EE4BEG2 INT_R_X5Y131/LOGIC_OUTS16 INT_R_X7Y131/EE4B2 INT_R_X9Y125/BYP_ALT3 INT_R_X9Y125/BYP_BOUNCE3 INT_R_X9Y125/IMUX4 INT_R_X9Y125/IMUX44 INT_R_X9Y125/IMUX45 INT_R_X9Y125/IMUX5 INT_R_X9Y125/IMUX9 INT_R_X9Y125/SL1END2 INT_R_X9Y125/SR1BEG_S0 INT_R_X9Y125/SR1END3 INT_R_X9Y125/SS2END2 INT_R_X9Y126/BYP_BOUNCE_N3_3 INT_R_X9Y126/FAN_ALT5 INT_R_X9Y126/FAN_BOUNCE5 INT_R_X9Y126/IMUX11 INT_R_X9Y126/IMUX13 INT_R_X9Y126/IMUX15 INT_R_X9Y126/IMUX4 INT_R_X9Y126/IMUX44 INT_R_X9Y126/IMUX45 INT_R_X9Y126/IMUX5 INT_R_X9Y126/IMUX9 INT_R_X9Y126/SL1BEG2 INT_R_X9Y126/SL1END2 INT_R_X9Y126/SR1BEG3 INT_R_X9Y126/SR1END3 INT_R_X9Y126/SR1END_N3_3 INT_R_X9Y126/SS2A2 INT_R_X9Y127/BYP_ALT5 INT_R_X9Y127/BYP_BOUNCE5 INT_R_X9Y127/FAN_ALT5 INT_R_X9Y127/FAN_BOUNCE5 INT_R_X9Y127/IMUX11 INT_R_X9Y127/IMUX13 INT_R_X9Y127/IMUX15 INT_R_X9Y127/IMUX45 INT_R_X9Y127/IMUX5 INT_R_X9Y127/IMUX9 INT_R_X9Y127/NR1BEG2 INT_R_X9Y127/SL1BEG2 INT_R_X9Y127/SR1BEG3 INT_R_X9Y127/SR1END_N3_3 INT_R_X9Y127/SS2BEG2 INT_R_X9Y127/SS2END2 INT_R_X9Y128/BYP_ALT5 INT_R_X9Y128/BYP_BOUNCE5 INT_R_X9Y128/IMUX4 INT_R_X9Y128/IMUX44 INT_R_X9Y128/IMUX45 INT_R_X9Y128/IMUX5 INT_R_X9Y128/NR1END2 INT_R_X9Y128/SE2A2 INT_R_X9Y128/SS2A2 INT_R_X9Y128/WL1END1 INT_R_X9Y129/FAN_ALT1 INT_R_X9Y129/FAN_BOUNCE1 INT_R_X9Y129/IMUX4 INT_R_X9Y129/IMUX44 INT_R_X9Y129/IMUX45 INT_R_X9Y129/IMUX5 INT_R_X9Y129/SE2BEG2 INT_R_X9Y129/SS2BEG2 INT_R_X9Y129/SS2END2 INT_R_X9Y130/SS2A2 INT_R_X9Y131/EE4END2 INT_R_X9Y131/SS2BEG2 VBRK_X18Y137/VBRK_EE4BEG2 VBRK_X29Y134/VBRK_SE2A2 VBRK_X29Y134/VBRK_WL1END1 
pips: CLBLM_R_X5Y131/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X9Y125/DSP_R.DSP_IMUX11_1->DSP_1_A5 DSP_R_X9Y125/DSP_R.DSP_IMUX11_2->DSP_1_A9 DSP_R_X9Y125/DSP_R.DSP_IMUX13_1->DSP_1_A6 DSP_R_X9Y125/DSP_R.DSP_IMUX13_2->DSP_1_A10 DSP_R_X9Y125/DSP_R.DSP_IMUX15_1->DSP_1_A4 DSP_R_X9Y125/DSP_R.DSP_IMUX15_2->DSP_1_A8 DSP_R_X9Y125/DSP_R.DSP_IMUX44_0->DSP_1_A22 DSP_R_X9Y125/DSP_R.DSP_IMUX44_1->DSP_1_A26 DSP_R_X9Y125/DSP_R.DSP_IMUX44_3->DSP_1_A14 DSP_R_X9Y125/DSP_R.DSP_IMUX44_4->DSP_1_A18 DSP_R_X9Y125/DSP_R.DSP_IMUX45_0->DSP_1_A20 DSP_R_X9Y125/DSP_R.DSP_IMUX45_1->DSP_1_A24 DSP_R_X9Y125/DSP_R.DSP_IMUX45_2->DSP_1_A28 DSP_R_X9Y125/DSP_R.DSP_IMUX45_3->DSP_1_A12 DSP_R_X9Y125/DSP_R.DSP_IMUX45_4->DSP_1_A16 DSP_R_X9Y125/DSP_R.DSP_IMUX4_0->DSP_1_A23 DSP_R_X9Y125/DSP_R.DSP_IMUX4_1->DSP_1_A27 DSP_R_X9Y125/DSP_R.DSP_IMUX4_3->DSP_1_A15 DSP_R_X9Y125/DSP_R.DSP_IMUX4_4->DSP_1_A19 DSP_R_X9Y125/DSP_R.DSP_IMUX5_0->DSP_1_A21 DSP_R_X9Y125/DSP_R.DSP_IMUX5_1->DSP_1_A25 DSP_R_X9Y125/DSP_R.DSP_IMUX5_2->DSP_1_A29 DSP_R_X9Y125/DSP_R.DSP_IMUX5_3->DSP_1_A13 DSP_R_X9Y125/DSP_R.DSP_IMUX5_4->DSP_1_A17 DSP_R_X9Y125/DSP_R.DSP_IMUX9_0->DSP_1_A3 DSP_R_X9Y125/DSP_R.DSP_IMUX9_1->DSP_1_A7 DSP_R_X9Y125/DSP_R.DSP_IMUX9_2->DSP_1_A11 INT_L_X10Y128/INT_L.SE2END2->>WL1BEG1 INT_R_X5Y131/INT_R.LOGIC_OUTS16->>EE4BEG2 INT_R_X9Y125/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X9Y125/INT_R.SL1END2->>IMUX4 INT_R_X9Y125/INT_R.SR1BEG_S0->>IMUX9 INT_R_X9Y125/INT_R.SR1END3->>SR1BEG_S0 INT_R_X9Y125/INT_R.SS2END2->>BYP_ALT3 INT_R_X9Y125/INT_R.SS2END2->>IMUX44 INT_R_X9Y125/INT_R.SS2END2->>IMUX45 INT_R_X9Y125/INT_R.SS2END2->>IMUX5 INT_R_X9Y126/INT_R.BYP_BOUNCE_N3_3->>IMUX9 INT_R_X9Y126/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X9Y126/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X9Y126/INT_R.SL1END2->>FAN_ALT5 INT_R_X9Y126/INT_R.SL1END2->>IMUX13 INT_R_X9Y126/INT_R.SL1END2->>IMUX4 INT_R_X9Y126/INT_R.SL1END2->>IMUX44 INT_R_X9Y126/INT_R.SL1END2->>IMUX45 INT_R_X9Y126/INT_R.SL1END2->>IMUX5 INT_R_X9Y126/INT_R.SL1END2->>SL1BEG2 INT_R_X9Y126/INT_R.SL1END2->>SR1BEG3 INT_R_X9Y126/INT_R.SR1END3->>IMUX15 INT_R_X9Y127/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X9Y127/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X9Y127/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X9Y127/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X9Y127/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X9Y127/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X9Y127/INT_R.SS2END2->>FAN_ALT5 INT_R_X9Y127/INT_R.SS2END2->>IMUX13 INT_R_X9Y127/INT_R.SS2END2->>IMUX45 INT_R_X9Y127/INT_R.SS2END2->>IMUX5 INT_R_X9Y127/INT_R.SS2END2->>NR1BEG2 INT_R_X9Y127/INT_R.SS2END2->>SL1BEG2 INT_R_X9Y127/INT_R.SS2END2->>SR1BEG3 INT_R_X9Y127/INT_R.SS2END2->>SS2BEG2 INT_R_X9Y128/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X9Y128/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X9Y128/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X9Y128/INT_R.NR1END2->>IMUX44 INT_R_X9Y128/INT_R.WL1END1->>BYP_ALT5 INT_R_X9Y128/INT_R.WL1END1->>IMUX4 INT_R_X9Y129/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X9Y129/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X9Y129/INT_R.SS2END2->>FAN_ALT1 INT_R_X9Y129/INT_R.SS2END2->>IMUX44 INT_R_X9Y129/INT_R.SS2END2->>IMUX45 INT_R_X9Y129/INT_R.SS2END2->>IMUX5 INT_R_X9Y129/INT_R.SS2END2->>SE2BEG2 INT_R_X9Y129/INT_R.SS2END2->>SS2BEG2 INT_R_X9Y131/INT_R.EE4END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

sum_reg_reg_i_1_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_SE4BEG1 BRAM_L_X6Y130/BRAM_SE4BEG1_0 CLBLM_L_X8Y126/CLBLM_ER1BEG2 CLBLM_R_X5Y130/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y130/CLBLM_L_DMUX CLBLM_R_X5Y130/CLBLM_SE4BEG1 CLBLM_R_X7Y126/CLBLM_ER1BEG2 DSP_R_X9Y125/DSP_1_A2 DSP_R_X9Y125/DSP_IMUX13_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX13 INT_L_X6Y126/SE6E1 INT_L_X6Y127/SE6D1 INT_L_X6Y128/SE6C1 INT_L_X6Y129/SE6B1 INT_L_X6Y130/SE6A1 INT_L_X8Y125/SE2A2 INT_L_X8Y126/ER1END2 INT_L_X8Y126/SE2BEG2 INT_R_X5Y130/LOGIC_OUTS19 INT_R_X5Y130/SE6BEG1 INT_R_X7Y126/ER1BEG2 INT_R_X7Y126/SE6END1 INT_R_X9Y125/IMUX13 INT_R_X9Y125/SE2END2 VBRK_X18Y136/VBRK_SE4BEG1 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X9Y125/DSP_R.DSP_IMUX13_0->DSP_1_A2 INT_L_X8Y126/INT_L.ER1END2->>SE2BEG2 INT_R_X5Y130/INT_R.LOGIC_OUTS19->>SE6BEG1 INT_R_X7Y126/INT_R.SE6END1->>ER1BEG2 INT_R_X9Y125/INT_R.SE2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_1_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_SE4BEG0 BRAM_L_X6Y130/BRAM_SE4BEG0_0 CLBLM_L_X8Y126/CLBLM_ER1BEG1 CLBLM_R_X5Y130/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y130/CLBLM_L_CMUX CLBLM_R_X5Y130/CLBLM_SE4BEG0 CLBLM_R_X7Y126/CLBLM_ER1BEG1 DSP_R_X9Y125/DSP_1_A1 DSP_R_X9Y125/DSP_IMUX11_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX11 INT_L_X6Y126/SE6E0 INT_L_X6Y127/SE6D0 INT_L_X6Y128/SE6C0 INT_L_X6Y129/SE6B0 INT_L_X6Y130/SE6A0 INT_L_X8Y125/SE2A1 INT_L_X8Y126/ER1END1 INT_L_X8Y126/SE2BEG1 INT_R_X5Y130/LOGIC_OUTS18 INT_R_X5Y130/SE6BEG0 INT_R_X7Y126/ER1BEG1 INT_R_X7Y126/SE6END0 INT_R_X9Y125/IMUX11 INT_R_X9Y125/SE2END1 VBRK_X18Y136/VBRK_SE4BEG0 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X9Y125/DSP_R.DSP_IMUX11_0->DSP_1_A1 INT_L_X8Y126/INT_L.ER1END1->>SE2BEG1 INT_R_X5Y130/INT_R.LOGIC_OUTS18->>SE6BEG0 INT_R_X7Y126/INT_R.SE6END0->>ER1BEG1 INT_R_X9Y125/INT_R.SE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_1_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_SE4BEG3 BRAM_L_X6Y130/BRAM_SE4BEG3_0 CLBLM_L_X8Y124/CLBLM_SE2A3 CLBLM_R_X5Y130/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y130/CLBLM_L_BMUX CLBLM_R_X5Y130/CLBLM_SE4BEG3 CLBLM_R_X7Y124/CLBLM_SE2A3 DSP_R_X9Y125/DSP_1_A0 DSP_R_X9Y125/DSP_IMUX15_0 HCLK_L_X25Y130/HCLK_NE2BEG3 HCLK_R_X22Y130/HCLK_SE2A3 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX15 INT_L_X6Y126/SE6E3 INT_L_X6Y127/SE6D3 INT_L_X6Y128/SE6C3 INT_L_X6Y129/SE6B3 INT_L_X6Y130/SE6A3 INT_L_X8Y124/NE2BEG3 INT_L_X8Y124/SE2END3 INT_L_X8Y125/NE2A3 INT_R_X5Y130/LOGIC_OUTS17 INT_R_X5Y130/SE6BEG3 INT_R_X7Y124/SE2A3 INT_R_X7Y125/SE2BEG3 INT_R_X7Y125/SL1END3 INT_R_X7Y126/SE6END3 INT_R_X7Y126/SL1BEG3 INT_R_X9Y125/IMUX15 INT_R_X9Y125/NE2END3 VBRK_X18Y136/VBRK_SE4BEG3 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X9Y125/DSP_R.DSP_IMUX15_0->DSP_1_A0 INT_L_X8Y124/INT_L.SE2END3->>NE2BEG3 INT_R_X5Y130/INT_R.LOGIC_OUTS17->>SE6BEG3 INT_R_X7Y125/INT_R.SL1END3->>SE2BEG3 INT_R_X7Y126/INT_R.SE6END3->>SL1BEG3 INT_R_X9Y125/INT_R.NE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_1_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y130/BRAM_EE2BEG2_0 CLBLM_L_X8Y130/CLBLM_EL1BEG1 CLBLM_R_X5Y130/CLBLM_EE2BEG2 CLBLM_R_X5Y130/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y130/CLBLM_L_AMUX CLBLM_R_X7Y130/CLBLM_EL1BEG1 DSP_R_X9Y125/DSP_1_B17 DSP_R_X9Y125/DSP_IMUX2_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX2 INT_L_X6Y130/EE2A2 INT_L_X8Y129/SE2A1 INT_L_X8Y130/EL1END1 INT_L_X8Y130/SE2BEG1 INT_R_X5Y130/EE2BEG2 INT_R_X5Y130/LOGIC_OUTS16 INT_R_X7Y130/EE2END2 INT_R_X7Y130/EL1BEG1 INT_R_X9Y129/IMUX2 INT_R_X9Y129/SE2END1 VBRK_X18Y136/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X9Y125/DSP_R.DSP_IMUX2_4->DSP_1_B17 INT_L_X8Y130/INT_L.EL1END1->>SE2BEG1 INT_R_X5Y130/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X7Y130/INT_R.EE2END2->>EL1BEG1 INT_R_X9Y129/INT_R.SE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_2_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y125/BRAM_EE2BEG1_4 CLBLM_L_X8Y129/CLBLM_EE2BEG1 CLBLM_R_X5Y129/CLBLM_EE2BEG1 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y129/CLBLM_L_DMUX CLBLM_R_X7Y129/CLBLM_EE2BEG1 DSP_R_X9Y125/DSP_1_B16 DSP_R_X9Y125/DSP_IMUX42_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX42 INT_L_X6Y129/EE2A1 INT_L_X8Y129/EE2A1 INT_R_X5Y129/EE2BEG1 INT_R_X5Y129/LOGIC_OUTS19 INT_R_X7Y129/EE2BEG1 INT_R_X7Y129/EE2END1 INT_R_X9Y129/EE2END1 INT_R_X9Y129/IMUX42 VBRK_X18Y135/VBRK_EE2BEG1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X9Y125/DSP_R.DSP_IMUX42_4->DSP_1_B16 INT_R_X5Y129/INT_R.LOGIC_OUTS19->>EE2BEG1 INT_R_X7Y129/INT_R.EE2END1->>EE2BEG1 INT_R_X9Y129/INT_R.EE2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_2_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_ER1BEG3 BRAM_L_X6Y125/BRAM_ER1BEG3_4 CLBLM_L_X8Y128/CLBLM_EE2BEG0 CLBLM_R_X5Y129/CLBLM_ER1BEG3 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y129/CLBLM_L_CQ CLBLM_R_X7Y128/CLBLM_EE2BEG0 DSP_R_X9Y125/DSP_1_B15 DSP_R_X9Y125/DSP_IMUX0_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX0 INT_L_X6Y127/ER1BEG_S0 INT_L_X6Y127/SS2END3 INT_L_X6Y128/ER1BEG0 INT_L_X6Y128/SS2A3 INT_L_X6Y128/SS2END_N0_3 INT_L_X6Y129/ER1END3 INT_L_X6Y129/SS2BEG3 INT_L_X6Y130/ER1END_N3_3 INT_L_X8Y128/EE2A0 INT_R_X5Y129/ER1BEG3 INT_R_X5Y129/LOGIC_OUTS2 INT_R_X7Y128/EE2BEG0 INT_R_X7Y128/ER1END0 INT_R_X9Y128/EE2END0 INT_R_X9Y128/IMUX0 VBRK_X18Y135/VBRK_ER1BEG3 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 DSP_R_X9Y125/DSP_R.DSP_IMUX0_3->DSP_1_B15 INT_L_X6Y127/INT_L.SS2END3->>ER1BEG_S0 INT_L_X6Y129/INT_L.ER1END3->>SS2BEG3 INT_R_X5Y129/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X7Y128/INT_R.ER1END0->>EE2BEG0 INT_R_X9Y128/INT_R.EE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_2_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y125/BRAM_EL1BEG0_4 CLBLM_L_X8Y129/CLBLM_EE2A0 CLBLM_R_X5Y129/CLBLM_EL1BEG0 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y129/CLBLM_L_BQ CLBLM_R_X7Y129/CLBLM_EE2A0 DSP_R_X9Y125/DSP_1_B14 DSP_R_X9Y125/DSP_IMUX40_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX40 INT_L_X6Y128/EL1END_S3_0 INT_L_X6Y129/EE2BEG0 INT_L_X6Y129/EL1END0 INT_L_X8Y128/SE2A0 INT_L_X8Y129/EE2END0 INT_L_X8Y129/SE2BEG0 INT_R_X5Y129/EL1BEG0 INT_R_X5Y129/LOGIC_OUTS1 INT_R_X7Y129/EE2A0 INT_R_X9Y128/IMUX40 INT_R_X9Y128/SE2END0 VBRK_X18Y135/VBRK_EL1BEG0 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 DSP_R_X9Y125/DSP_R.DSP_IMUX40_3->DSP_1_B14 INT_L_X6Y129/INT_L.EL1END0->>EE2BEG0 INT_L_X8Y129/INT_L.EE2END0->>SE2BEG0 INT_R_X5Y129/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X9Y128/INT_R.SE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_2_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_EE4BEG0 BRAM_L_X6Y125/BRAM_EE4BEG0_4 CLBLM_L_X8Y129/CLBLM_EE4B0 CLBLM_R_X5Y129/CLBLM_EE4BEG0 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y129/CLBLM_L_AQ CLBLM_R_X7Y129/CLBLM_EE4B0 DSP_R_X9Y125/DSP_1_B13 DSP_R_X9Y125/DSP_IMUX1_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX1 INT_L_X6Y129/EE4A0 INT_L_X8Y129/EE4C0 INT_R_X5Y129/EE4BEG0 INT_R_X5Y129/LOGIC_OUTS0 INT_R_X7Y129/EE4B0 INT_R_X9Y128/IMUX1 INT_R_X9Y128/SL1END0 INT_R_X9Y129/EE4END0 INT_R_X9Y129/SL1BEG0 VBRK_X18Y135/VBRK_EE4BEG0 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 DSP_R_X9Y125/DSP_R.DSP_IMUX1_3->DSP_1_B13 INT_R_X5Y129/INT_R.LOGIC_OUTS0->>EE4BEG0 INT_R_X9Y128/INT_R.SL1END0->>IMUX1 INT_R_X9Y129/INT_R.EE4END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_3_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y125/BRAM_EE2BEG3_3 CLBLM_L_X8Y127/CLBLM_SE2A3 CLBLM_R_X5Y128/CLBLM_EE2BEG3 CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y128/CLBLM_L_DQ CLBLM_R_X7Y127/CLBLM_SE2A3 DSP_R_X9Y125/DSP_1_B12 DSP_R_X9Y125/DSP_IMUX41_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX41 INT_L_X6Y128/EE2A3 INT_L_X8Y127/ER1BEG_S0 INT_L_X8Y127/SE2END3 INT_L_X8Y128/ER1BEG0 INT_R_X5Y128/EE2BEG3 INT_R_X5Y128/LOGIC_OUTS3 INT_R_X7Y127/SE2A3 INT_R_X7Y128/EE2END3 INT_R_X7Y128/SE2BEG3 INT_R_X9Y128/ER1END0 INT_R_X9Y128/IMUX41 VBRK_X18Y134/VBRK_EE2BEG3 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 DSP_R_X9Y125/DSP_R.DSP_IMUX41_3->DSP_1_B12 INT_L_X8Y127/INT_L.SE2END3->>ER1BEG_S0 INT_R_X5Y128/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X7Y128/INT_R.EE2END3->>SE2BEG3 INT_R_X9Y128/INT_R.ER1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_3_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y125/BRAM_EL1BEG1_3 CLBLM_L_X8Y128/CLBLM_EE2A1 CLBLM_R_X5Y128/CLBLM_EL1BEG1 CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y128/CLBLM_L_CQ CLBLM_R_X7Y128/CLBLM_EE2A1 DSP_R_X9Y125/DSP_1_B11 DSP_R_X9Y125/DSP_IMUX8_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX8 INT_L_X6Y128/EE2BEG1 INT_L_X6Y128/EL1END1 INT_L_X8Y128/EE2END1 INT_L_X8Y128/EL1BEG0 INT_R_X5Y128/EL1BEG1 INT_R_X5Y128/LOGIC_OUTS2 INT_R_X7Y128/EE2A1 INT_R_X9Y127/EL1END_S3_0 INT_R_X9Y127/IMUX8 INT_R_X9Y127/SL1END0 INT_R_X9Y128/EL1END0 INT_R_X9Y128/SL1BEG0 VBRK_X18Y134/VBRK_EL1BEG1 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 DSP_R_X9Y125/DSP_R.DSP_IMUX8_2->DSP_1_B11 INT_L_X6Y128/INT_L.EL1END1->>EE2BEG1 INT_L_X8Y128/INT_L.EE2END1->>EL1BEG0 INT_R_X5Y128/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X9Y127/INT_R.SL1END0->>IMUX8 INT_R_X9Y128/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_3_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y125/BRAM_EL1BEG2_3 CLBLM_L_X8Y128/CLBLM_EE2A2 CLBLM_R_X5Y128/CLBLM_EL1BEG2 CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y128/CLBLM_L_BMUX CLBLM_R_X7Y128/CLBLM_EE2A2 DSP_R_X9Y125/DSP_1_B10 DSP_R_X9Y125/DSP_IMUX44_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX44 INT_L_X6Y128/EE2BEG2 INT_L_X6Y128/EL1END2 INT_L_X8Y127/SE2A2 INT_L_X8Y128/EE2END2 INT_L_X8Y128/SE2BEG2 INT_R_X5Y128/EL1BEG2 INT_R_X5Y128/LOGIC_OUTS17 INT_R_X7Y128/EE2A2 INT_R_X9Y127/IMUX44 INT_R_X9Y127/SE2END2 VBRK_X18Y134/VBRK_EL1BEG2 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X9Y125/DSP_R.DSP_IMUX44_2->DSP_1_B10 INT_L_X6Y128/INT_L.EL1END2->>EE2BEG2 INT_L_X8Y128/INT_L.EE2END2->>SE2BEG2 INT_R_X5Y128/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X9Y127/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_3_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y125/BRAM_EE2BEG2_3 CLBLM_L_X8Y128/CLBLM_EL1BEG1 CLBLM_R_X5Y128/CLBLM_EE2BEG2 CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y128/CLBLM_L_AMUX CLBLM_R_X7Y128/CLBLM_EL1BEG1 DSP_R_X9Y125/DSP_1_B9 DSP_R_X9Y125/DSP_IMUX42_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX42 INT_L_X6Y128/EE2A2 INT_L_X8Y127/SE2A1 INT_L_X8Y128/EL1END1 INT_L_X8Y128/SE2BEG1 INT_R_X5Y128/EE2BEG2 INT_R_X5Y128/LOGIC_OUTS16 INT_R_X7Y128/EE2END2 INT_R_X7Y128/EL1BEG1 INT_R_X9Y127/IMUX42 INT_R_X9Y127/SE2END1 VBRK_X18Y134/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X9Y125/DSP_R.DSP_IMUX42_2->DSP_1_B9 INT_L_X8Y128/INT_L.EL1END1->>SE2BEG1 INT_R_X5Y128/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X7Y128/INT_R.EE2END2->>EL1BEG1 INT_R_X9Y127/INT_R.SE2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_4_n_5 - 
wires: CLBLM_L_X8Y127/CLBLM_ER1BEG1 CLBLM_R_X7Y127/CLBLM_ER1BEG1 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y127/CLBLM_L_CMUX DSP_R_X9Y125/DSP_1_B8 DSP_R_X9Y125/DSP_IMUX14_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX14 INT_L_X8Y127/ER1BEG2 INT_L_X8Y127/ER1END1 INT_R_X7Y127/ER1BEG1 INT_R_X7Y127/LOGIC_OUTS18 INT_R_X9Y127/ER1END2 INT_R_X9Y127/IMUX14 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X9Y125/DSP_R.DSP_IMUX14_2->DSP_1_B8 INT_L_X8Y127/INT_L.ER1END1->>ER1BEG2 INT_R_X7Y127/INT_R.LOGIC_OUTS18->>ER1BEG1 INT_R_X9Y127/INT_R.ER1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_4_n_6 - 
wires: CLBLM_L_X8Y127/CLBLM_ER1BEG0 CLBLM_R_X7Y127/CLBLM_ER1BEG0 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y127/CLBLM_L_BMUX DSP_R_X9Y125/DSP_1_B7 DSP_R_X9Y125/DSP_IMUX8_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX8 INT_L_X8Y126/SE2A0 INT_L_X8Y127/ER1END0 INT_L_X8Y127/SE2BEG0 INT_R_X7Y126/ER1BEG_S0 INT_R_X7Y126/SL1END3 INT_R_X7Y127/ER1BEG0 INT_R_X7Y127/LOGIC_OUTS17 INT_R_X7Y127/SL1BEG3 INT_R_X9Y126/IMUX8 INT_R_X9Y126/SE2END0 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X9Y125/DSP_R.DSP_IMUX8_1->DSP_1_B7 INT_L_X8Y127/INT_L.ER1END0->>SE2BEG0 INT_R_X7Y126/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y127/INT_R.LOGIC_OUTS17->>SL1BEG3 INT_R_X9Y126/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_4_n_7 - 
wires: CLBLM_L_X8Y125/CLBLM_SE2A2 CLBLM_R_X7Y125/CLBLM_SE2A2 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y127/CLBLM_L_AMUX DSP_R_X9Y125/DSP_1_B6 DSP_R_X9Y125/DSP_IMUX28_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX28 INT_L_X8Y125/NE2BEG2 INT_L_X8Y125/SE2END2 INT_L_X8Y126/NE2A2 INT_R_X7Y125/SE2A2 INT_R_X7Y126/SE2BEG2 INT_R_X7Y126/SL1END2 INT_R_X7Y127/LOGIC_OUTS16 INT_R_X7Y127/SL1BEG2 INT_R_X9Y126/IMUX28 INT_R_X9Y126/NE2END2 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X9Y125/DSP_R.DSP_IMUX28_1->DSP_1_B6 INT_L_X8Y125/INT_L.SE2END2->>NE2BEG2 INT_R_X7Y126/INT_R.SL1END2->>SE2BEG2 INT_R_X7Y127/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X9Y126/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

GND_2 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 51, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

x2_a_reg_n_106 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT47 DSP_R_X9Y125/DSP_1_PCIN47 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_107 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT46 DSP_R_X9Y125/DSP_1_PCIN46 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_108 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT45 DSP_R_X9Y125/DSP_1_PCIN45 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_109 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT44 DSP_R_X9Y125/DSP_1_PCIN44 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_110 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT43 DSP_R_X9Y125/DSP_1_PCIN43 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_111 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT42 DSP_R_X9Y125/DSP_1_PCIN42 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_112 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT41 DSP_R_X9Y125/DSP_1_PCIN41 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_113 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT40 DSP_R_X9Y125/DSP_1_PCIN40 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_114 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT39 DSP_R_X9Y125/DSP_1_PCIN39 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_115 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT38 DSP_R_X9Y125/DSP_1_PCIN38 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_116 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT37 DSP_R_X9Y125/DSP_1_PCIN37 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_117 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT36 DSP_R_X9Y125/DSP_1_PCIN36 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_118 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT35 DSP_R_X9Y125/DSP_1_PCIN35 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_119 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT34 DSP_R_X9Y125/DSP_1_PCIN34 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_120 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT33 DSP_R_X9Y125/DSP_1_PCIN33 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_121 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT32 DSP_R_X9Y125/DSP_1_PCIN32 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_122 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT31 DSP_R_X9Y125/DSP_1_PCIN31 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_123 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT30 DSP_R_X9Y125/DSP_1_PCIN30 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_124 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT29 DSP_R_X9Y125/DSP_1_PCIN29 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_125 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT28 DSP_R_X9Y125/DSP_1_PCIN28 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_126 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT27 DSP_R_X9Y125/DSP_1_PCIN27 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_127 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT26 DSP_R_X9Y125/DSP_1_PCIN26 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_128 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT25 DSP_R_X9Y125/DSP_1_PCIN25 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_129 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT24 DSP_R_X9Y125/DSP_1_PCIN24 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_130 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT23 DSP_R_X9Y125/DSP_1_PCIN23 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_131 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT22 DSP_R_X9Y125/DSP_1_PCIN22 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_132 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT21 DSP_R_X9Y125/DSP_1_PCIN21 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_133 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT20 DSP_R_X9Y125/DSP_1_PCIN20 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_134 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT19 DSP_R_X9Y125/DSP_1_PCIN19 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_135 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT18 DSP_R_X9Y125/DSP_1_PCIN18 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_136 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT17 DSP_R_X9Y125/DSP_1_PCIN17 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_137 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT16 DSP_R_X9Y125/DSP_1_PCIN16 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_138 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT15 DSP_R_X9Y125/DSP_1_PCIN15 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_139 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT14 DSP_R_X9Y125/DSP_1_PCIN14 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_140 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT13 DSP_R_X9Y125/DSP_1_PCIN13 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_141 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT12 DSP_R_X9Y125/DSP_1_PCIN12 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_142 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT11 DSP_R_X9Y125/DSP_1_PCIN11 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_143 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT10 DSP_R_X9Y125/DSP_1_PCIN10 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_144 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT9 DSP_R_X9Y125/DSP_1_PCIN9 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_145 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT8 DSP_R_X9Y125/DSP_1_PCIN8 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_146 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT7 DSP_R_X9Y125/DSP_1_PCIN7 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_147 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT6 DSP_R_X9Y125/DSP_1_PCIN6 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_148 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT5 DSP_R_X9Y125/DSP_1_PCIN5 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_149 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT4 DSP_R_X9Y125/DSP_1_PCIN4 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_150 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT3 DSP_R_X9Y125/DSP_1_PCIN3 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_151 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT2 DSP_R_X9Y125/DSP_1_PCIN2 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_152 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT1 DSP_R_X9Y125/DSP_1_PCIN1 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_n_153 - 
wires: DSP_R_X9Y125/DSP_0_PCOUT0 DSP_R_X9Y125/DSP_1_PCIN0 
pips: DSP_R_X9Y125/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_1_n_0 - 
wires: CLBLM_R_X5Y130/CLBLM_L_COUT CLBLM_R_X5Y130/CLBLM_L_COUT_N CLBLM_R_X5Y131/CLBLM_L_CIN 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_2_n_0 - 
wires: CLBLM_R_X5Y129/CLBLM_L_COUT CLBLM_R_X5Y129/CLBLM_L_COUT_N CLBLM_R_X5Y130/CLBLM_L_CIN 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_6_n_7 - 
wires: CLBLM_R_X5Y130/CLBLM_BYP7 CLBLM_R_X5Y130/CLBLM_IMUX36 CLBLM_R_X5Y130/CLBLM_L_D2 CLBLM_R_X5Y130/CLBLM_L_DX CLBLM_R_X5Y134/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y134/CLBLM_L_AMUX INT_R_X5Y130/BYP7 INT_R_X5Y130/BYP_ALT7 INT_R_X5Y130/IMUX36 INT_R_X5Y130/SL1END2 INT_R_X5Y130/SR1END3 INT_R_X5Y131/SL1BEG2 INT_R_X5Y131/SL1END2 INT_R_X5Y131/SR1BEG3 INT_R_X5Y131/SR1END_N3_3 INT_R_X5Y132/SL1BEG2 INT_R_X5Y132/SS2END2 INT_R_X5Y133/SS2A2 INT_R_X5Y134/LOGIC_OUTS16 INT_R_X5Y134/SS2BEG2 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y134/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y130/INT_R.BYP_ALT7->>BYP7 INT_R_X5Y130/INT_R.SL1END2->>IMUX36 INT_R_X5Y130/INT_R.SR1END3->>BYP_ALT7 INT_R_X5Y131/INT_R.SL1END2->>SL1BEG2 INT_R_X5Y131/INT_R.SL1END2->>SR1BEG3 INT_R_X5Y132/INT_R.SS2END2->>SL1BEG2 INT_R_X5Y134/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_40_n_1 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_WW2END0 BRAM_L_X6Y130/BRAM_WW2END0_0 CLBLM_R_X5Y130/CLBLM_IMUX30 CLBLM_R_X5Y130/CLBLM_IMUX41 CLBLM_R_X5Y130/CLBLM_L_C5 CLBLM_R_X5Y130/CLBLM_L_D1 CLBLM_R_X5Y130/CLBLM_WW2END0 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y130/CLBLM_M_CMUX INT_L_X6Y130/WW2A0 INT_R_X5Y130/BYP_ALT4 INT_R_X5Y130/BYP_BOUNCE4 INT_R_X5Y130/IMUX30 INT_R_X5Y130/IMUX41 INT_R_X5Y130/WW2END0 INT_R_X7Y130/LOGIC_OUTS22 INT_R_X7Y130/WW2BEG0 VBRK_X18Y136/VBRK_WW2END0 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y130/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y130/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X5Y130/INT_R.WW2END0->>BYP_ALT4 INT_R_X5Y130/INT_R.WW2END0->>IMUX41 INT_R_X7Y130/INT_R.LOGIC_OUTS22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_37_n_4 - 
wires: CLBLM_R_X5Y130/CLBLM_IMUX20 CLBLM_R_X5Y130/CLBLM_IMUX42 CLBLM_R_X5Y130/CLBLM_L_C2 CLBLM_R_X5Y130/CLBLM_L_D6 CLBLM_R_X5Y133/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y133/CLBLM_L_DMUX INT_R_X5Y130/IMUX20 INT_R_X5Y130/IMUX42 INT_R_X5Y130/SS2END1 INT_R_X5Y131/SS2A1 INT_R_X5Y132/SL1END1 INT_R_X5Y132/SS2BEG1 INT_R_X5Y133/LOGIC_OUTS19 INT_R_X5Y133/SL1BEG1 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y133/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y130/INT_R.SS2END1->>IMUX20 INT_R_X5Y130/INT_R.SS2END1->>IMUX42 INT_R_X5Y132/INT_R.SL1END1->>SS2BEG1 INT_R_X5Y133/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_100_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_SW2A0 CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y129/CLBLM_M_A CLBLM_R_X7Y128/CLBLM_IMUX10 CLBLM_R_X7Y128/CLBLM_L_A4 CLBLM_R_X7Y128/CLBLM_SW2A0 INT_L_X8Y128/SW2A0 INT_L_X8Y129/LOGIC_OUTS_L12 INT_L_X8Y129/SW2BEG0 INT_R_X7Y128/IMUX10 INT_R_X7Y128/SW2END0 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X8Y129/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X7Y128/INT_R.SW2END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x1_del[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_WW2END1 BRAM_L_X6Y130/BRAM_WW2END1_0 CLBLM_L_X8Y127/CLBLM_ER1BEG3 CLBLM_L_X8Y128/CLBLM_IMUX34 CLBLM_L_X8Y128/CLBLM_IMUX39 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y128/CLBLM_L_C6 CLBLM_L_X8Y128/CLBLM_L_D3 CLBLM_L_X8Y128/CLBLM_M_BQ CLBLM_L_X8Y128/CLBLM_WR1END2 CLBLM_L_X8Y129/CLBLM_IMUX11 CLBLM_L_X8Y129/CLBLM_M_A4 CLBLM_L_X8Y130/CLBLM_IMUX35 CLBLM_L_X8Y130/CLBLM_M_C6 CLBLM_R_X5Y130/CLBLM_WW2END1 CLBLM_R_X5Y132/CLBLM_IMUX21 CLBLM_R_X5Y132/CLBLM_IMUX36 CLBLM_R_X5Y132/CLBLM_L_C4 CLBLM_R_X5Y132/CLBLM_L_D2 CLBLM_R_X5Y133/CLBLM_IMUX10 CLBLM_R_X5Y133/CLBLM_L_A4 CLBLM_R_X7Y127/CLBLM_ER1BEG3 CLBLM_R_X7Y127/CLBLM_IMUX17 CLBLM_R_X7Y127/CLBLM_IMUX21 CLBLM_R_X7Y127/CLBLM_IMUX37 CLBLM_R_X7Y127/CLBLM_L_C4 CLBLM_R_X7Y127/CLBLM_L_D4 CLBLM_R_X7Y127/CLBLM_M_B3 CLBLM_R_X7Y128/CLBLM_IMUX28 CLBLM_R_X7Y128/CLBLM_IMUX44 CLBLM_R_X7Y128/CLBLM_M_C4 CLBLM_R_X7Y128/CLBLM_M_D4 CLBLM_R_X7Y128/CLBLM_WR1END2 CLBLM_R_X7Y130/CLBLM_IMUX20 CLBLM_R_X7Y130/CLBLM_IMUX36 CLBLM_R_X7Y130/CLBLM_L_C2 CLBLM_R_X7Y130/CLBLM_L_D2 INT_L_X4Y133/EL1BEG1 INT_L_X4Y133/NW2END2 INT_L_X6Y130/WW2A1 INT_L_X8Y127/ER1END3 INT_L_X8Y127/NR1BEG3 INT_L_X8Y128/ER1END_N3_3 INT_L_X8Y128/IMUX_L34 INT_L_X8Y128/IMUX_L39 INT_L_X8Y128/LOGIC_OUTS_L5 INT_L_X8Y128/NR1BEG1 INT_L_X8Y128/NR1END3 INT_L_X8Y128/WR1BEG2 INT_L_X8Y129/IMUX_L11 INT_L_X8Y129/NR1BEG1 INT_L_X8Y129/NR1END1 INT_L_X8Y130/IMUX_L35 INT_L_X8Y130/NR1END1 INT_R_X5Y130/NN2BEG2 INT_R_X5Y130/WW2END1 INT_R_X5Y131/NN2A2 INT_R_X5Y132/IMUX21 INT_R_X5Y132/IMUX36 INT_R_X5Y132/NN2END2 INT_R_X5Y132/NW2BEG2 INT_R_X5Y133/EL1END1 INT_R_X5Y133/IMUX10 INT_R_X5Y133/NW2A2 INT_R_X7Y127/ER1BEG3 INT_R_X7Y127/FAN_ALT5 INT_R_X7Y127/FAN_BOUNCE5 INT_R_X7Y127/IMUX17 INT_R_X7Y127/IMUX21 INT_R_X7Y127/IMUX37 INT_R_X7Y127/SR1END2 INT_R_X7Y128/IMUX28 INT_R_X7Y128/IMUX44 INT_R_X7Y128/NN2BEG2 INT_R_X7Y128/SR1BEG2 INT_R_X7Y128/WR1END2 INT_R_X7Y129/NN2A2 INT_R_X7Y130/IMUX20 INT_R_X7Y130/IMUX36 INT_R_X7Y130/NN2END2 INT_R_X7Y130/WW2BEG1 VBRK_X18Y136/VBRK_WW2END1 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y128/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X4Y133/INT_L.NW2END2->>EL1BEG1 INT_L_X8Y127/INT_L.ER1END3->>NR1BEG3 INT_L_X8Y128/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X8Y128/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X8Y128/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_L_X8Y128/INT_L.NR1END3->>IMUX_L39 INT_L_X8Y129/INT_L.NR1END1->>IMUX_L11 INT_L_X8Y129/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y130/INT_L.NR1END1->>IMUX_L35 INT_R_X5Y130/INT_R.WW2END1->>NN2BEG2 INT_R_X5Y132/INT_R.NN2END2->>IMUX21 INT_R_X5Y132/INT_R.NN2END2->>IMUX36 INT_R_X5Y132/INT_R.NN2END2->>NW2BEG2 INT_R_X5Y133/INT_R.EL1END1->>IMUX10 INT_R_X7Y127/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y127/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X7Y127/INT_R.SR1END2->>ER1BEG3 INT_R_X7Y127/INT_R.SR1END2->>FAN_ALT5 INT_R_X7Y127/INT_R.SR1END2->>IMUX21 INT_R_X7Y127/INT_R.SR1END2->>IMUX37 INT_R_X7Y128/INT_R.WR1END2->>IMUX28 INT_R_X7Y128/INT_R.WR1END2->>IMUX44 INT_R_X7Y128/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y128/INT_R.WR1END2->>SR1BEG2 INT_R_X7Y130/INT_R.NN2END2->>IMUX20 INT_R_X7Y130/INT_R.NN2END2->>IMUX36 INT_R_X7Y130/INT_R.NN2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

sum_reg_reg_i_101_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_SW2A1 CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y129/CLBLM_M_B CLBLM_R_X7Y128/CLBLM_IMUX43 CLBLM_R_X7Y128/CLBLM_M_D6 CLBLM_R_X7Y128/CLBLM_SW2A1 INT_L_X8Y128/SW2A1 INT_L_X8Y129/LOGIC_OUTS_L13 INT_L_X8Y129/SW2BEG1 INT_R_X7Y128/IMUX43 INT_R_X7Y128/SW2END1 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y129/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X7Y128/INT_R.SW2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x1_del[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y132/INT_INTERFACE_WW2END0 BRAM_L_X6Y130/BRAM_WW2END0_2 CLBLM_L_X8Y127/CLBLM_ER1BEG2 CLBLM_L_X8Y128/CLBLM_IMUX20 CLBLM_L_X8Y128/CLBLM_IMUX25 CLBLM_L_X8Y128/CLBLM_IMUX42 CLBLM_L_X8Y128/CLBLM_L_B5 CLBLM_L_X8Y128/CLBLM_L_C2 CLBLM_L_X8Y128/CLBLM_L_D6 CLBLM_L_X8Y128/CLBLM_NE2A1 CLBLM_L_X8Y129/CLBLM_IMUX18 CLBLM_L_X8Y129/CLBLM_M_B2 CLBLM_L_X8Y129/CLBLM_NE2A1 CLBLM_L_X8Y130/CLBLM_IMUX28 CLBLM_L_X8Y130/CLBLM_M_C4 CLBLM_R_X5Y132/CLBLM_IMUX39 CLBLM_R_X5Y132/CLBLM_L_D3 CLBLM_R_X5Y132/CLBLM_WW2END0 CLBLM_R_X5Y133/CLBLM_IMUX0 CLBLM_R_X5Y133/CLBLM_IMUX26 CLBLM_R_X5Y133/CLBLM_L_A3 CLBLM_R_X5Y133/CLBLM_L_B4 CLBLM_R_X7Y127/CLBLM_ER1BEG2 CLBLM_R_X7Y127/CLBLM_IMUX11 CLBLM_R_X7Y127/CLBLM_IMUX27 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y127/CLBLM_L_BQ CLBLM_R_X7Y127/CLBLM_M_A4 CLBLM_R_X7Y127/CLBLM_M_B4 CLBLM_R_X7Y128/CLBLM_IMUX6 CLBLM_R_X7Y128/CLBLM_L_A1 CLBLM_R_X7Y128/CLBLM_NE2A1 CLBLM_R_X7Y129/CLBLM_IMUX11 CLBLM_R_X7Y129/CLBLM_M_A4 CLBLM_R_X7Y129/CLBLM_NE2A1 CLBLM_R_X7Y130/CLBLM_IMUX25 CLBLM_R_X7Y130/CLBLM_IMUX33 CLBLM_R_X7Y130/CLBLM_IMUX41 CLBLM_R_X7Y130/CLBLM_L_B5 CLBLM_R_X7Y130/CLBLM_L_C1 CLBLM_R_X7Y130/CLBLM_L_D1 INT_L_X6Y132/WW2A0 INT_L_X8Y127/ER1END2 INT_L_X8Y127/NR1BEG2 INT_L_X8Y128/IMUX_L20 INT_L_X8Y128/IMUX_L25 INT_L_X8Y128/IMUX_L42 INT_L_X8Y128/NE2END1 INT_L_X8Y128/NR1END2 INT_L_X8Y129/IMUX_L18 INT_L_X8Y129/NE2END1 INT_L_X8Y129/NN2BEG1 INT_L_X8Y130/IMUX_L28 INT_L_X8Y130/NN2A1 INT_L_X8Y130/SR1END1 INT_L_X8Y131/NN2END1 INT_L_X8Y131/SR1BEG1 INT_R_X5Y132/IMUX39 INT_R_X5Y132/NL1BEG0 INT_R_X5Y132/NL1END_S3_0 INT_R_X5Y132/WW2END0 INT_R_X5Y133/BYP_ALT0 INT_R_X5Y133/BYP_BOUNCE0 INT_R_X5Y133/IMUX0 INT_R_X5Y133/IMUX26 INT_R_X5Y133/NL1END0 INT_R_X7Y127/ER1BEG2 INT_R_X7Y127/IMUX11 INT_R_X7Y127/IMUX27 INT_R_X7Y127/LOGIC_OUTS1 INT_R_X7Y127/NE2BEG1 INT_R_X7Y127/NN2BEG1 INT_R_X7Y127/NR1BEG1 INT_R_X7Y128/GFAN1 INT_R_X7Y128/IMUX6 INT_R_X7Y128/NE2A1 INT_R_X7Y128/NE2BEG1 INT_R_X7Y128/NN2A1 INT_R_X7Y128/NN2BEG1 INT_R_X7Y128/NR1END1 INT_R_X7Y129/IMUX11 INT_R_X7Y129/NE2A1 INT_R_X7Y129/NN2A1 INT_R_X7Y129/NN2END1 INT_R_X7Y130/IMUX25 INT_R_X7Y130/IMUX33 INT_R_X7Y130/IMUX41 INT_R_X7Y130/NN2BEG1 INT_R_X7Y130/NN2END1 INT_R_X7Y131/NN2A1 INT_R_X7Y132/NN2END1 INT_R_X7Y132/WW2BEG0 VBRK_X18Y138/VBRK_WW2END0 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y127/INT_L.ER1END2->>NR1BEG2 INT_L_X8Y128/INT_L.NE2END1->>IMUX_L25 INT_L_X8Y128/INT_L.NE2END1->>IMUX_L42 INT_L_X8Y128/INT_L.NR1END2->>IMUX_L20 INT_L_X8Y129/INT_L.NE2END1->>IMUX_L18 INT_L_X8Y129/INT_L.NE2END1->>NN2BEG1 INT_L_X8Y130/INT_L.SR1END1->>IMUX_L28 INT_L_X8Y131/INT_L.NN2END1->>SR1BEG1 INT_R_X5Y132/INT_R.NL1END_S3_0->>IMUX39 INT_R_X5Y132/INT_R.WW2END0->>NL1BEG0 INT_R_X5Y133/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y133/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X5Y133/INT_R.NL1END0->>BYP_ALT0 INT_R_X5Y133/INT_R.NL1END0->>IMUX0 INT_R_X7Y127/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X7Y127/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X7Y127/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X7Y127/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X7Y127/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X7Y127/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y128/INT_R.GFAN1->>IMUX6 INT_R_X7Y128/INT_R.NR1END1->>GFAN1 INT_R_X7Y128/INT_R.NR1END1->>NE2BEG1 INT_R_X7Y128/INT_R.NR1END1->>NN2BEG1 INT_R_X7Y129/INT_R.NN2END1->>IMUX11 INT_R_X7Y130/INT_R.NN2END1->>IMUX25 INT_R_X7Y130/INT_R.NN2END1->>IMUX33 INT_R_X7Y130/INT_R.NN2END1->>IMUX41 INT_R_X7Y130/INT_R.NN2END1->>NN2BEG1 INT_R_X7Y132/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

sum_reg_reg_i_40_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_WW2END3 BRAM_L_X6Y130/BRAM_WW2END3_0 CLBLM_R_X5Y130/CLBLM_IMUX23 CLBLM_R_X5Y130/CLBLM_IMUX26 CLBLM_R_X5Y130/CLBLM_L_B4 CLBLM_R_X5Y130/CLBLM_L_C3 CLBLM_R_X5Y130/CLBLM_WW2END3 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y130/CLBLM_M_BMUX INT_L_X6Y130/WW2A3 INT_R_X5Y130/IMUX23 INT_R_X5Y130/IMUX26 INT_R_X5Y130/SR1BEG_S0 INT_R_X5Y130/WW2END3 INT_R_X5Y131/WW2END_N0_3 INT_R_X7Y130/LOGIC_OUTS21 INT_R_X7Y130/WW2BEG3 VBRK_X18Y136/VBRK_WW2END3 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y130/INT_R.SR1BEG_S0->>IMUX26 INT_R_X5Y130/INT_R.WW2END3->>IMUX23 INT_R_X5Y130/INT_R.WW2END3->>SR1BEG_S0 INT_R_X7Y130/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_37_n_5 - 
wires: CLBLM_R_X5Y130/CLBLM_IMUX16 CLBLM_R_X5Y130/CLBLM_IMUX33 CLBLM_R_X5Y130/CLBLM_L_B3 CLBLM_R_X5Y130/CLBLM_L_C1 CLBLM_R_X5Y133/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y133/CLBLM_L_CMUX INT_R_X5Y130/IMUX16 INT_R_X5Y130/IMUX33 INT_R_X5Y130/SL1END0 INT_R_X5Y131/SL1BEG0 INT_R_X5Y131/SS2END0 INT_R_X5Y132/SS2A0 INT_R_X5Y133/LOGIC_OUTS18 INT_R_X5Y133/SS2BEG0 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y130/INT_R.SL1END0->>IMUX16 INT_R_X5Y130/INT_R.SL1END0->>IMUX33 INT_R_X5Y131/INT_R.SS2END0->>SL1BEG0 INT_R_X5Y133/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_40_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_WL1END0 BRAM_L_X6Y130/BRAM_WL1END0_0 CLBLM_R_X5Y130/CLBLM_IMUX25 CLBLM_R_X5Y130/CLBLM_IMUX9 CLBLM_R_X5Y130/CLBLM_L_A5 CLBLM_R_X5Y130/CLBLM_L_B5 CLBLM_R_X5Y130/CLBLM_WL1END0 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y130/CLBLM_M_AMUX INT_L_X6Y130/WL1BEG0 INT_L_X6Y130/WL1END1 INT_R_X5Y130/IMUX25 INT_R_X5Y130/IMUX9 INT_R_X5Y130/WL1END0 INT_R_X7Y130/LOGIC_OUTS20 INT_R_X7Y130/WL1BEG1 VBRK_X18Y136/VBRK_WL1END0 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y130/INT_L.WL1END1->>WL1BEG0 INT_R_X5Y130/INT_R.WL1END0->>IMUX25 INT_R_X5Y130/INT_R.WL1END0->>IMUX9 INT_R_X7Y130/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_37_n_6 - 
wires: CLBLM_R_X5Y130/CLBLM_IMUX19 CLBLM_R_X5Y130/CLBLM_IMUX6 CLBLM_R_X5Y130/CLBLM_L_A1 CLBLM_R_X5Y130/CLBLM_L_B2 CLBLM_R_X5Y133/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y133/CLBLM_L_BMUX INT_R_X5Y130/IMUX19 INT_R_X5Y130/IMUX6 INT_R_X5Y130/SL1END3 INT_R_X5Y130/SR1END1 INT_R_X5Y131/SL1BEG3 INT_R_X5Y131/SR1BEG1 INT_R_X5Y131/SR1BEG_S0 INT_R_X5Y131/SS2END3 INT_R_X5Y132/SS2A3 INT_R_X5Y132/SS2END_N0_3 INT_R_X5Y133/LOGIC_OUTS17 INT_R_X5Y133/SS2BEG3 
pips: CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y130/INT_R.SL1END3->>IMUX6 INT_R_X5Y130/INT_R.SR1END1->>IMUX19 INT_R_X5Y131/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X5Y131/INT_R.SS2END3->>SL1BEG3 INT_R_X5Y131/INT_R.SS2END3->>SR1BEG_S0 INT_R_X5Y133/INT_R.LOGIC_OUTS17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_42_n_1 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WR1END1 BRAM_L_X6Y125/BRAM_WR1END1_4 CLBLM_R_X5Y129/CLBLM_IMUX42 CLBLM_R_X5Y129/CLBLM_L_D6 CLBLM_R_X5Y129/CLBLM_WR1END1 CLBLM_R_X5Y130/CLBLM_IMUX0 CLBLM_R_X5Y130/CLBLM_L_A3 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y129/CLBLM_L_CMUX INT_L_X6Y128/WL1END3 INT_L_X6Y129/WL1END_N1_3 INT_L_X6Y129/WR1BEG1 INT_R_X5Y129/IMUX42 INT_R_X5Y129/NL1BEG0 INT_R_X5Y129/NL1END_S3_0 INT_R_X5Y129/WR1END1 INT_R_X5Y130/IMUX0 INT_R_X5Y130/NL1END0 INT_R_X7Y128/WL1BEG3 INT_R_X7Y129/LOGIC_OUTS18 INT_R_X7Y129/WL1BEG_N3 VBRK_X18Y135/VBRK_WR1END1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y129/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X6Y129/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X5Y129/INT_R.WR1END1->>IMUX42 INT_R_X5Y129/INT_R.WR1END1->>NL1BEG0 INT_R_X5Y130/INT_R.NL1END0->>IMUX0 INT_R_X7Y129/INT_R.LOGIC_OUTS18->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_41_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WW2END1 BRAM_L_X6Y125/BRAM_WW2END1_4 CLBLM_R_X5Y129/CLBLM_IMUX36 CLBLM_R_X5Y129/CLBLM_L_D2 CLBLM_R_X5Y129/CLBLM_WW2END1 CLBLM_R_X5Y130/CLBLM_IMUX10 CLBLM_R_X5Y130/CLBLM_L_A4 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y129/CLBLM_M_DMUX INT_L_X6Y129/WW2A1 INT_R_X5Y129/IMUX36 INT_R_X5Y129/NL1BEG1 INT_R_X5Y129/WW2END1 INT_R_X5Y130/IMUX10 INT_R_X5Y130/NL1END1 INT_R_X7Y129/LOGIC_OUTS23 INT_R_X7Y129/WW2BEG1 VBRK_X18Y135/VBRK_WW2END1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y129/INT_R.WW2END1->>IMUX36 INT_R_X5Y129/INT_R.WW2END1->>NL1BEG1 INT_R_X5Y130/INT_R.NL1END1->>IMUX10 INT_R_X7Y129/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_37_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X6Y130/INT_INTERFACE_WL1END1 BRAM_L_X6Y130/BRAM_SE2A2_0 BRAM_L_X6Y130/BRAM_WL1END1_0 CLBLM_R_X5Y129/CLBLM_IMUX37 CLBLM_R_X5Y129/CLBLM_L_D4 CLBLM_R_X5Y130/CLBLM_IMUX3 CLBLM_R_X5Y130/CLBLM_L_A2 CLBLM_R_X5Y130/CLBLM_SE2A2 CLBLM_R_X5Y130/CLBLM_WL1END1 CLBLM_R_X5Y133/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y133/CLBLM_L_AMUX INT_L_X6Y130/SE2END2 INT_L_X6Y130/WL1BEG1 INT_R_X5Y129/IMUX37 INT_R_X5Y129/SR1END2 INT_R_X5Y130/IMUX3 INT_R_X5Y130/SE2A2 INT_R_X5Y130/SR1BEG2 INT_R_X5Y130/WL1END1 INT_R_X5Y131/SE2BEG2 INT_R_X5Y131/SS2END2 INT_R_X5Y132/SS2A2 INT_R_X5Y133/LOGIC_OUTS16 INT_R_X5Y133/SS2BEG2 VBRK_X18Y136/VBRK_SE2A2 VBRK_X18Y136/VBRK_WL1END1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y130/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y133/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y130/INT_L.SE2END2->>WL1BEG1 INT_R_X5Y129/INT_R.SR1END2->>IMUX37 INT_R_X5Y130/INT_R.WL1END1->>IMUX3 INT_R_X5Y130/INT_R.WL1END1->>SR1BEG2 INT_R_X5Y131/INT_R.SS2END2->>SE2BEG2 INT_R_X5Y133/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_14_n_0 - 
wires: CLBLM_R_X5Y129/CLBLM_BYP7 CLBLM_R_X5Y129/CLBLM_IMUX41 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y129/CLBLM_L_CMUX CLBLM_R_X5Y129/CLBLM_L_D1 CLBLM_R_X5Y129/CLBLM_L_DX INT_R_X5Y129/BYP7 INT_R_X5Y129/BYP_ALT6 INT_R_X5Y129/BYP_ALT7 INT_R_X5Y129/BYP_BOUNCE6 INT_R_X5Y129/IMUX41 INT_R_X5Y129/LOGIC_OUTS18 INT_R_X5Y129/NL1BEG_N3 INT_R_X5Y130/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y129/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X5Y129/INT_R.BYP_ALT7->>BYP7 INT_R_X5Y129/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X5Y129/INT_R.LOGIC_OUTS18->>IMUX41 INT_R_X5Y129/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X5Y129/INT_R.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_43_n_4 - 
wires: CLBLM_R_X5Y129/CLBLM_IMUX20 CLBLM_R_X5Y129/CLBLM_L_C2 CLBLM_R_X5Y132/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y132/CLBLM_L_DMUX INT_R_X5Y129/IMUX20 INT_R_X5Y129/SS2END1 INT_R_X5Y130/SS2A1 INT_R_X5Y131/SL1END1 INT_R_X5Y131/SS2BEG1 INT_R_X5Y132/LOGIC_OUTS19 INT_R_X5Y132/SL1BEG1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y132/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y129/INT_R.SS2END1->>IMUX20 INT_R_X5Y131/INT_R.SL1END1->>SS2BEG1 INT_R_X5Y132/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_41_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WR1END2 BRAM_L_X6Y125/BRAM_WR1END2_4 CLBLM_R_X5Y129/CLBLM_IMUX21 CLBLM_R_X5Y129/CLBLM_L_C4 CLBLM_R_X5Y129/CLBLM_WR1END2 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y129/CLBLM_M_CMUX INT_L_X6Y129/WR1BEG2 INT_L_X6Y129/WR1END1 INT_R_X5Y129/IMUX21 INT_R_X5Y129/WR1END2 INT_R_X7Y129/LOGIC_OUTS22 INT_R_X7Y129/WR1BEG1 VBRK_X18Y135/VBRK_WR1END2 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X6Y129/INT_L.WR1END1->>WR1BEG2 INT_R_X5Y129/INT_R.WR1END2->>IMUX21 INT_R_X7Y129/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_42_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WW2END3 BRAM_L_X6Y125/BRAM_WW2END3_4 CLBLM_R_X5Y129/CLBLM_IMUX23 CLBLM_R_X5Y129/CLBLM_L_C3 CLBLM_R_X5Y129/CLBLM_WW2END3 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y129/CLBLM_L_BMUX INT_L_X6Y129/WW2A3 INT_R_X5Y129/IMUX23 INT_R_X5Y129/WW2END3 INT_R_X5Y130/WW2END_N0_3 INT_R_X7Y129/LOGIC_OUTS17 INT_R_X7Y129/WW2BEG3 VBRK_X18Y135/VBRK_WW2END3 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y129/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y129/INT_R.WW2END3->>IMUX23 INT_R_X7Y129/INT_R.LOGIC_OUTS17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_15_n_0 - 
wires: CLBLM_R_X5Y129/CLBLM_BYP2 CLBLM_R_X5Y129/CLBLM_IMUX30 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y129/CLBLM_L_BMUX CLBLM_R_X5Y129/CLBLM_L_C5 CLBLM_R_X5Y129/CLBLM_L_CX INT_R_X5Y129/BYP2 INT_R_X5Y129/BYP_ALT2 INT_R_X5Y129/FAN_ALT1 INT_R_X5Y129/FAN_BOUNCE1 INT_R_X5Y129/IMUX30 INT_R_X5Y129/LOGIC_OUTS17 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y129/INT_R.BYP_ALT2->>BYP2 INT_R_X5Y129/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y129/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X5Y129/INT_R.LOGIC_OUTS17->>FAN_ALT1 INT_R_X5Y129/INT_R.LOGIC_OUTS17->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_43_n_5 - 
wires: CLBLM_R_X5Y129/CLBLM_IMUX25 CLBLM_R_X5Y129/CLBLM_L_B5 CLBLM_R_X5Y132/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y132/CLBLM_L_CMUX INT_R_X5Y129/IMUX25 INT_R_X5Y129/SS2END0 INT_R_X5Y130/SS2A0 INT_R_X5Y131/SL1END0 INT_R_X5Y131/SS2BEG0 INT_R_X5Y132/LOGIC_OUTS18 INT_R_X5Y132/SL1BEG0 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y132/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y129/INT_R.SS2END0->>IMUX25 INT_R_X5Y131/INT_R.SL1END0->>SS2BEG0 INT_R_X5Y132/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_41_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WL1END1 BRAM_L_X6Y125/BRAM_WL1END1_4 CLBLM_R_X5Y129/CLBLM_IMUX19 CLBLM_R_X5Y129/CLBLM_L_B2 CLBLM_R_X5Y129/CLBLM_WL1END1 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y129/CLBLM_M_BMUX INT_L_X6Y129/WL1BEG1 INT_L_X6Y129/WL1END2 INT_R_X5Y129/IMUX19 INT_R_X5Y129/WL1END1 INT_R_X7Y129/LOGIC_OUTS21 INT_R_X7Y129/WL1BEG2 VBRK_X18Y135/VBRK_WL1END1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X6Y129/INT_L.WL1END2->>WL1BEG1 INT_R_X5Y129/INT_R.WL1END1->>IMUX19 INT_R_X7Y129/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_42_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WW2END2 BRAM_L_X6Y125/BRAM_WW2END2_4 CLBLM_R_X5Y129/CLBLM_IMUX14 CLBLM_R_X5Y129/CLBLM_L_B1 CLBLM_R_X5Y129/CLBLM_WW2END2 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y129/CLBLM_L_AMUX INT_L_X6Y129/WW2A2 INT_R_X5Y129/IMUX14 INT_R_X5Y129/WW2END2 INT_R_X7Y129/LOGIC_OUTS16 INT_R_X7Y129/WW2BEG2 VBRK_X18Y135/VBRK_WW2END2 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y129/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y129/INT_R.WW2END2->>IMUX14 INT_R_X7Y129/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_16_n_0 - 
wires: CLBLM_R_X5Y129/CLBLM_BYP5 CLBLM_R_X5Y129/CLBLM_IMUX16 CLBLM_R_X5Y129/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y129/CLBLM_L_AMUX CLBLM_R_X5Y129/CLBLM_L_B3 CLBLM_R_X5Y129/CLBLM_L_BX INT_R_X5Y128/SR1END3 INT_R_X5Y129/BYP5 INT_R_X5Y129/BYP_ALT3 INT_R_X5Y129/BYP_ALT5 INT_R_X5Y129/BYP_BOUNCE3 INT_R_X5Y129/FAN_ALT3 INT_R_X5Y129/FAN_BOUNCE3 INT_R_X5Y129/IMUX16 INT_R_X5Y129/LOGIC_OUTS16 INT_R_X5Y129/SR1BEG3 INT_R_X5Y129/SR1END_N3_3 INT_R_X5Y130/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y129/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y129/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y129/INT_R.BYP_ALT5->>BYP5 INT_R_X5Y129/INT_R.BYP_BOUNCE3->>FAN_ALT3 INT_R_X5Y129/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y129/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X5Y129/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X5Y129/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X5Y129/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_43_n_6 - 
wires: CLBLM_R_X5Y129/CLBLM_IMUX6 CLBLM_R_X5Y129/CLBLM_L_A1 CLBLM_R_X5Y132/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y132/CLBLM_L_BMUX INT_R_X5Y129/IMUX6 INT_R_X5Y129/SL1END3 INT_R_X5Y130/SL1BEG3 INT_R_X5Y130/SS2END3 INT_R_X5Y131/SS2A3 INT_R_X5Y131/SS2END_N0_3 INT_R_X5Y132/LOGIC_OUTS17 INT_R_X5Y132/SS2BEG3 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y132/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y129/INT_R.SL1END3->>IMUX6 INT_R_X5Y130/INT_R.SS2END3->>SL1BEG3 INT_R_X5Y132/INT_R.LOGIC_OUTS17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_41_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_WL1END0 BRAM_L_X6Y125/BRAM_WL1END0_4 CLBLM_R_X5Y129/CLBLM_IMUX9 CLBLM_R_X5Y129/CLBLM_L_A5 CLBLM_R_X5Y129/CLBLM_WL1END0 CLBLM_R_X7Y129/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y129/CLBLM_M_AMUX INT_L_X6Y129/WL1BEG0 INT_L_X6Y129/WL1END1 INT_R_X5Y129/IMUX9 INT_R_X5Y129/WL1END0 INT_R_X7Y129/LOGIC_OUTS20 INT_R_X7Y129/WL1BEG1 VBRK_X18Y135/VBRK_WL1END0 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y129/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y129/INT_L.WL1END1->>WL1BEG0 INT_R_X5Y129/INT_R.WL1END0->>IMUX9 INT_R_X7Y129/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_44_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y129/INT_INTERFACE_NW2A1 BRAM_L_X6Y125/BRAM_NW2A1_4 CLBLM_R_X5Y129/CLBLM_IMUX10 CLBLM_R_X5Y129/CLBLM_L_A4 CLBLM_R_X5Y129/CLBLM_NW2A1 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y128/CLBLM_L_DMUX INT_L_X6Y128/NW2BEG1 INT_L_X6Y128/WL1END0 INT_L_X6Y129/NW2A1 INT_R_X5Y129/IMUX10 INT_R_X5Y129/NW2END1 INT_R_X7Y128/LOGIC_OUTS19 INT_R_X7Y128/WL1BEG0 VBRK_X18Y135/VBRK_NW2A1 
pips: CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X6Y128/INT_L.WL1END0->>NW2BEG1 INT_R_X5Y129/INT_R.NW2END1->>IMUX10 INT_R_X7Y128/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_17_n_0 - 
wires: CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y128/CLBLM_L_DMUX CLBLM_R_X5Y129/CLBLM_BYP0 CLBLM_R_X5Y129/CLBLM_IMUX0 CLBLM_R_X5Y129/CLBLM_L_A3 CLBLM_R_X5Y129/CLBLM_L_AX INT_R_X5Y128/LOGIC_OUTS19 INT_R_X5Y128/NL1BEG0 INT_R_X5Y128/NL1END_S3_0 INT_R_X5Y129/BYP0 INT_R_X5Y129/BYP_ALT0 INT_R_X5Y129/IMUX0 INT_R_X5Y129/NL1END0 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y129/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X5Y129/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y128/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X5Y129/INT_R.BYP_ALT0->>BYP0 INT_R_X5Y129/INT_R.NL1END0->>BYP_ALT0 INT_R_X5Y129/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_43_n_7 - 
wires: CLBLM_R_X5Y128/CLBLM_IMUX37 CLBLM_R_X5Y128/CLBLM_L_D4 CLBLM_R_X5Y132/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y132/CLBLM_L_AMUX INT_R_X5Y128/IMUX37 INT_R_X5Y128/SS2END2 INT_R_X5Y129/SS2A2 INT_R_X5Y130/SS2BEG2 INT_R_X5Y130/SS2END2 INT_R_X5Y131/SS2A2 INT_R_X5Y132/LOGIC_OUTS16 INT_R_X5Y132/SS2BEG2 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y132/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y128/INT_R.SS2END2->>IMUX37 INT_R_X5Y130/INT_R.SS2END2->>SS2BEG2 INT_R_X5Y132/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_45_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WW2END1 BRAM_L_X6Y125/BRAM_WW2END1_3 CLBLM_R_X5Y128/CLBLM_IMUX36 CLBLM_R_X5Y128/CLBLM_L_D2 CLBLM_R_X5Y128/CLBLM_WW2END1 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y128/CLBLM_M_DMUX INT_L_X6Y128/WW2A1 INT_R_X5Y128/IMUX36 INT_R_X5Y128/WW2END1 INT_R_X7Y128/LOGIC_OUTS23 INT_R_X7Y128/WW2BEG1 VBRK_X18Y134/VBRK_WW2END1 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y128/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y128/INT_R.WW2END1->>IMUX36 INT_R_X7Y128/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_44_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WW2END0 BRAM_L_X6Y125/BRAM_WW2END0_3 CLBLM_R_X5Y128/CLBLM_IMUX41 CLBLM_R_X5Y128/CLBLM_L_D1 CLBLM_R_X5Y128/CLBLM_WW2END0 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y128/CLBLM_L_CMUX INT_L_X6Y128/WW2A0 INT_R_X5Y128/IMUX41 INT_R_X5Y128/WW2END0 INT_R_X7Y128/LOGIC_OUTS18 INT_R_X7Y128/WW2BEG0 VBRK_X18Y134/VBRK_WW2END0 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y128/INT_R.WW2END0->>IMUX41 INT_R_X7Y128/INT_R.LOGIC_OUTS18->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_3_n_0 - 
wires: CLBLM_R_X5Y128/CLBLM_L_COUT CLBLM_R_X5Y128/CLBLM_L_COUT_N CLBLM_R_X5Y129/CLBLM_L_CIN 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_22_n_0 - 
wires: CLBLM_R_X5Y128/CLBLM_BYP7 CLBLM_R_X5Y128/CLBLM_IMUX46 CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y128/CLBLM_L_CMUX CLBLM_R_X5Y128/CLBLM_L_D5 CLBLM_R_X5Y128/CLBLM_L_DX INT_R_X5Y128/BYP7 INT_R_X5Y128/BYP_ALT6 INT_R_X5Y128/BYP_ALT7 INT_R_X5Y128/BYP_BOUNCE6 INT_R_X5Y128/IMUX46 INT_R_X5Y128/LOGIC_OUTS18 INT_R_X5Y128/NL1BEG_N3 INT_R_X5Y129/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y128/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y128/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X5Y128/INT_R.BYP_ALT7->>BYP7 INT_R_X5Y128/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X5Y128/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X5Y128/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X5Y128/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_45_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WR1END2 BRAM_L_X6Y125/BRAM_WR1END2_3 CLBLM_R_X5Y128/CLBLM_IMUX21 CLBLM_R_X5Y128/CLBLM_L_C4 CLBLM_R_X5Y128/CLBLM_WR1END2 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y128/CLBLM_M_CMUX INT_L_X6Y128/WR1BEG2 INT_L_X6Y128/WR1END1 INT_R_X5Y128/IMUX21 INT_R_X5Y128/WR1END2 INT_R_X7Y128/LOGIC_OUTS22 INT_R_X7Y128/WR1BEG1 VBRK_X18Y134/VBRK_WR1END2 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X6Y128/INT_L.WR1END1->>WR1BEG2 INT_R_X5Y128/INT_R.WR1END2->>IMUX21 INT_R_X7Y128/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_44_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WW2END3 BRAM_L_X6Y125/BRAM_WW2END3_3 CLBLM_R_X5Y128/CLBLM_IMUX23 CLBLM_R_X5Y128/CLBLM_L_C3 CLBLM_R_X5Y128/CLBLM_WW2END3 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y128/CLBLM_L_BMUX INT_L_X6Y128/WW2A3 INT_R_X5Y128/IMUX23 INT_R_X5Y128/WW2END3 INT_R_X5Y129/WW2END_N0_3 INT_R_X7Y128/LOGIC_OUTS17 INT_R_X7Y128/WW2BEG3 VBRK_X18Y134/VBRK_WW2END3 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y128/INT_R.WW2END3->>IMUX23 INT_R_X7Y128/INT_R.LOGIC_OUTS17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_23_n_0 - 
wires: CLBLM_R_X5Y128/CLBLM_BYP2 CLBLM_R_X5Y128/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y128/CLBLM_L_CX CLBLM_R_X5Y128/CLBLM_M_A CLBLM_R_X5Y128/CLBLM_M_AMUX INT_R_X5Y128/BYP2 INT_R_X5Y128/BYP_ALT2 INT_R_X5Y128/LOGIC_OUTS20 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X5Y128/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X5Y128/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y128/INT_R.BYP_ALT2->>BYP2 INT_R_X5Y128/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_44_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WL1END0 BRAM_L_X6Y125/BRAM_WL1END0_3 CLBLM_R_X5Y128/CLBLM_IMUX1 CLBLM_R_X5Y128/CLBLM_IMUX25 CLBLM_R_X5Y128/CLBLM_IMUX33 CLBLM_R_X5Y128/CLBLM_L_B5 CLBLM_R_X5Y128/CLBLM_L_C1 CLBLM_R_X5Y128/CLBLM_M_A3 CLBLM_R_X5Y128/CLBLM_WL1END0 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y128/CLBLM_L_AMUX INT_L_X6Y128/WL1BEG0 INT_L_X6Y128/WL1END1 INT_R_X5Y128/IMUX1 INT_R_X5Y128/IMUX25 INT_R_X5Y128/IMUX33 INT_R_X5Y128/WL1END0 INT_R_X7Y128/LOGIC_OUTS16 INT_R_X7Y128/WL1BEG1 VBRK_X18Y134/VBRK_WL1END0 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y128/INT_L.WL1END1->>WL1BEG0 INT_R_X5Y128/INT_R.WL1END0->>IMUX1 INT_R_X5Y128/INT_R.WL1END0->>IMUX25 INT_R_X5Y128/INT_R.WL1END0->>IMUX33 INT_R_X7Y128/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_45_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WL1END1 BRAM_L_X6Y125/BRAM_WL1END1_3 CLBLM_R_X5Y128/CLBLM_IMUX11 CLBLM_R_X5Y128/CLBLM_IMUX19 CLBLM_R_X5Y128/CLBLM_IMUX20 CLBLM_R_X5Y128/CLBLM_L_B2 CLBLM_R_X5Y128/CLBLM_L_C2 CLBLM_R_X5Y128/CLBLM_M_A4 CLBLM_R_X5Y128/CLBLM_WL1END1 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y128/CLBLM_M_BMUX INT_L_X6Y128/WL1BEG1 INT_L_X6Y128/WL1END2 INT_R_X5Y128/IMUX11 INT_R_X5Y128/IMUX19 INT_R_X5Y128/IMUX20 INT_R_X5Y128/WL1END1 INT_R_X7Y128/LOGIC_OUTS21 INT_R_X7Y128/WL1BEG2 VBRK_X18Y134/VBRK_WL1END1 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y128/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X6Y128/INT_L.WL1END2->>WL1BEG1 INT_R_X5Y128/INT_R.WL1END1->>IMUX11 INT_R_X5Y128/INT_R.WL1END1->>IMUX19 INT_R_X5Y128/INT_R.WL1END1->>IMUX20 INT_R_X7Y128/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_4_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_NW2A1 BRAM_L_X6Y125/BRAM_NW2A1_3 CLBLM_R_X5Y128/CLBLM_IMUX10 CLBLM_R_X5Y128/CLBLM_IMUX26 CLBLM_R_X5Y128/CLBLM_L_A4 CLBLM_R_X5Y128/CLBLM_L_B4 CLBLM_R_X5Y128/CLBLM_NW2A1 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y127/CLBLM_L_DMUX INT_L_X6Y127/NW2BEG1 INT_L_X6Y127/WL1END0 INT_L_X6Y128/NW2A1 INT_R_X5Y128/IMUX10 INT_R_X5Y128/IMUX26 INT_R_X5Y128/NW2END1 INT_R_X7Y127/LOGIC_OUTS19 INT_R_X7Y127/WL1BEG0 VBRK_X18Y134/VBRK_NW2A1 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X6Y127/INT_L.WL1END0->>NW2BEG1 INT_R_X5Y128/INT_R.NW2END1->>IMUX10 INT_R_X5Y128/INT_R.NW2END1->>IMUX26 INT_R_X7Y127/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_45_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y128/INT_INTERFACE_WW2END2 BRAM_L_X6Y125/BRAM_WW2END2_3 CLBLM_R_X5Y128/CLBLM_IMUX14 CLBLM_R_X5Y128/CLBLM_IMUX5 CLBLM_R_X5Y128/CLBLM_L_A6 CLBLM_R_X5Y128/CLBLM_L_B1 CLBLM_R_X5Y128/CLBLM_WW2END2 CLBLM_R_X7Y128/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y128/CLBLM_M_AMUX INT_L_X6Y128/WW2A2 INT_R_X5Y128/IMUX14 INT_R_X5Y128/IMUX5 INT_R_X5Y128/WW2END2 INT_R_X7Y128/LOGIC_OUTS20 INT_R_X7Y128/WW2BEG2 VBRK_X18Y134/VBRK_WW2END2 
pips: CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y128/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y128/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y128/INT_R.WW2END2->>IMUX14 INT_R_X5Y128/INT_R.WW2END2->>IMUX5 INT_R_X7Y128/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sum_reg_reg_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_29_n_0 - 
wires: CLBLM_R_X7Y127/CLBLM_BYP7 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y127/CLBLM_L_DX CLBLM_R_X7Y127/CLBLM_M_B CLBLM_R_X7Y127/CLBLM_M_BMUX INT_R_X7Y127/BYP7 INT_R_X7Y127/BYP_ALT7 INT_R_X7Y127/LOGIC_OUTS21 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y127/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X7Y127/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X7Y127/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y127/INT_R.LOGIC_OUTS21->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x1_del[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y132/INT_INTERFACE_WR1END1 BRAM_L_X6Y130/BRAM_WR1END1_2 CLBLM_L_X8Y127/CLBLM_SW2A0 CLBLM_L_X8Y128/CLBLM_IMUX41 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y128/CLBLM_L_D1 CLBLM_L_X8Y128/CLBLM_M_AQ CLBLM_L_X8Y128/CLBLM_WR1END1 CLBLM_L_X8Y130/CLBLM_EL1BEG3 CLBLM_L_X8Y130/CLBLM_IMUX22 CLBLM_L_X8Y130/CLBLM_IMUX38 CLBLM_L_X8Y130/CLBLM_M_C3 CLBLM_L_X8Y130/CLBLM_M_D3 CLBLM_L_X8Y131/CLBLM_NW2A0 CLBLM_R_X5Y132/CLBLM_IMUX25 CLBLM_R_X5Y132/CLBLM_IMUX33 CLBLM_R_X5Y132/CLBLM_IMUX41 CLBLM_R_X5Y132/CLBLM_L_B5 CLBLM_R_X5Y132/CLBLM_L_C1 CLBLM_R_X5Y132/CLBLM_L_D1 CLBLM_R_X5Y132/CLBLM_WR1END1 CLBLM_R_X7Y127/CLBLM_IMUX18 CLBLM_R_X7Y127/CLBLM_IMUX25 CLBLM_R_X7Y127/CLBLM_IMUX32 CLBLM_R_X7Y127/CLBLM_IMUX33 CLBLM_R_X7Y127/CLBLM_IMUX41 CLBLM_R_X7Y127/CLBLM_L_B5 CLBLM_R_X7Y127/CLBLM_L_C1 CLBLM_R_X7Y127/CLBLM_L_D1 CLBLM_R_X7Y127/CLBLM_M_B2 CLBLM_R_X7Y127/CLBLM_M_C1 CLBLM_R_X7Y127/CLBLM_SW2A0 CLBLM_R_X7Y128/CLBLM_IMUX17 CLBLM_R_X7Y128/CLBLM_IMUX22 CLBLM_R_X7Y128/CLBLM_IMUX38 CLBLM_R_X7Y128/CLBLM_M_B3 CLBLM_R_X7Y128/CLBLM_M_C3 CLBLM_R_X7Y128/CLBLM_M_D3 CLBLM_R_X7Y128/CLBLM_WR1END1 CLBLM_R_X7Y130/CLBLM_EL1BEG3 CLBLM_R_X7Y130/CLBLM_IMUX42 CLBLM_R_X7Y130/CLBLM_L_D6 CLBLM_R_X7Y131/CLBLM_NW2A0 INT_L_X6Y131/NW2END_S0_0 INT_L_X6Y132/NW2END0 INT_L_X6Y132/WR1BEG1 INT_L_X8Y127/SW2A0 INT_L_X8Y128/IMUX_L41 INT_L_X8Y128/LOGIC_OUTS_L4 INT_L_X8Y128/NN2BEG0 INT_L_X8Y128/SW2BEG0 INT_L_X8Y128/WR1BEG1 INT_L_X8Y129/NN2A0 INT_L_X8Y129/NN2END_S2_0 INT_L_X8Y130/EL1END3 INT_L_X8Y130/IMUX_L22 INT_L_X8Y130/IMUX_L38 INT_L_X8Y130/NN2END0 INT_L_X8Y130/NW2BEG0 INT_L_X8Y131/NW2A0 INT_R_X5Y132/IMUX25 INT_R_X5Y132/IMUX33 INT_R_X5Y132/IMUX41 INT_R_X5Y132/WR1END1 INT_R_X7Y127/FAN_BOUNCE_S3_6 INT_R_X7Y127/IMUX18 INT_R_X7Y127/IMUX25 INT_R_X7Y127/IMUX32 INT_R_X7Y127/IMUX33 INT_R_X7Y127/IMUX41 INT_R_X7Y127/SW2END0 INT_R_X7Y128/BYP_ALT4 INT_R_X7Y128/BYP_BOUNCE4 INT_R_X7Y128/FAN_ALT6 INT_R_X7Y128/FAN_BOUNCE6 INT_R_X7Y128/IMUX17 INT_R_X7Y128/IMUX22 INT_R_X7Y128/IMUX38 INT_R_X7Y128/WR1END1 INT_R_X7Y130/EL1BEG3 INT_R_X7Y130/IMUX42 INT_R_X7Y130/NW2END_S0_0 INT_R_X7Y130/SR1BEG_S0 INT_R_X7Y131/EL1BEG_N3 INT_R_X7Y131/NW2BEG0 INT_R_X7Y131/NW2END0 INT_R_X7Y132/NW2A0 VBRK_X18Y138/VBRK_WR1END1 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y128/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X6Y132/INT_L.NW2END0->>WR1BEG1 INT_L_X8Y128/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X8Y128/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X8Y128/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X8Y128/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X8Y130/INT_L.EL1END3->>IMUX_L22 INT_L_X8Y130/INT_L.EL1END3->>IMUX_L38 INT_L_X8Y130/INT_L.NN2END0->>NW2BEG0 INT_R_X5Y132/INT_R.WR1END1->>IMUX25 INT_R_X5Y132/INT_R.WR1END1->>IMUX33 INT_R_X5Y132/INT_R.WR1END1->>IMUX41 INT_R_X7Y127/INT_R.SW2END0->>IMUX18 INT_R_X7Y127/INT_R.SW2END0->>IMUX25 INT_R_X7Y127/INT_R.SW2END0->>IMUX32 INT_R_X7Y127/INT_R.SW2END0->>IMUX33 INT_R_X7Y127/INT_R.SW2END0->>IMUX41 INT_R_X7Y128/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y128/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X7Y128/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X7Y128/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X7Y128/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X7Y128/INT_R.WR1END1->>BYP_ALT4 INT_R_X7Y128/INT_R.WR1END1->>FAN_ALT6 INT_R_X7Y130/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X7Y130/INT_R.SR1BEG_S0->>IMUX42 INT_R_X7Y131/INT_R.NW2END0->>EL1BEG_N3 INT_R_X7Y131/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

sum_reg_reg_i_30_n_0 - 
wires: CLBLM_R_X7Y127/CLBLM_BYP2 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y127/CLBLM_L_CX CLBLM_R_X7Y127/CLBLM_M_C INT_R_X7Y127/BYP2 INT_R_X7Y127/BYP_ALT2 INT_R_X7Y127/LOGIC_OUTS14 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y127/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y127/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y127/INT_R.LOGIC_OUTS14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x1_del[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y132/INT_INTERFACE_WR1END2 BRAM_L_X6Y130/BRAM_WR1END2_2 CLBLM_L_X8Y127/CLBLM_SW2A1 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y128/CLBLM_L_BQ CLBLM_L_X8Y128/CLBLM_NW4A1 CLBLM_L_X8Y128/CLBLM_WW2A1 CLBLM_L_X8Y130/CLBLM_IMUX47 CLBLM_L_X8Y130/CLBLM_M_D5 CLBLM_R_X5Y132/CLBLM_IMUX26 CLBLM_R_X5Y132/CLBLM_IMUX5 CLBLM_R_X5Y132/CLBLM_L_A6 CLBLM_R_X5Y132/CLBLM_L_B4 CLBLM_R_X5Y132/CLBLM_WR1END2 CLBLM_R_X7Y127/CLBLM_IMUX19 CLBLM_R_X7Y127/CLBLM_IMUX20 CLBLM_R_X7Y127/CLBLM_IMUX3 CLBLM_R_X7Y127/CLBLM_IMUX35 CLBLM_R_X7Y127/CLBLM_IMUX46 CLBLM_R_X7Y127/CLBLM_L_A2 CLBLM_R_X7Y127/CLBLM_L_B2 CLBLM_R_X7Y127/CLBLM_L_C2 CLBLM_R_X7Y127/CLBLM_L_D5 CLBLM_R_X7Y127/CLBLM_M_C6 CLBLM_R_X7Y127/CLBLM_SW2A1 CLBLM_R_X7Y128/CLBLM_IMUX1 CLBLM_R_X7Y128/CLBLM_IMUX24 CLBLM_R_X7Y128/CLBLM_IMUX29 CLBLM_R_X7Y128/CLBLM_IMUX40 CLBLM_R_X7Y128/CLBLM_M_A3 CLBLM_R_X7Y128/CLBLM_M_B5 CLBLM_R_X7Y128/CLBLM_M_C2 CLBLM_R_X7Y128/CLBLM_M_D1 CLBLM_R_X7Y128/CLBLM_NW4A1 CLBLM_R_X7Y128/CLBLM_WW2A1 INT_L_X6Y128/ER1BEG2 INT_L_X6Y128/WW2END1 INT_L_X6Y132/NW6END1 INT_L_X6Y132/WR1BEG2 INT_L_X8Y127/SW2A1 INT_L_X8Y128/LOGIC_OUTS_L1 INT_L_X8Y128/NN2BEG1 INT_L_X8Y128/NW6BEG1 INT_L_X8Y128/SW2BEG1 INT_L_X8Y128/WW2BEG1 INT_L_X8Y129/NN2A1 INT_L_X8Y130/IMUX_L47 INT_L_X8Y130/NL1BEG0 INT_L_X8Y130/NL1END_S3_0 INT_L_X8Y130/NN2END1 INT_L_X8Y131/NL1END0 INT_R_X5Y132/FAN_ALT7 INT_R_X5Y132/FAN_BOUNCE7 INT_R_X5Y132/IMUX26 INT_R_X5Y132/IMUX5 INT_R_X5Y132/WR1END2 INT_R_X7Y127/FAN_BOUNCE_S3_2 INT_R_X7Y127/IMUX19 INT_R_X7Y127/IMUX20 INT_R_X7Y127/IMUX3 INT_R_X7Y127/IMUX35 INT_R_X7Y127/IMUX46 INT_R_X7Y127/NL1BEG1 INT_R_X7Y127/SW2END1 INT_R_X7Y128/ER1END2 INT_R_X7Y128/FAN_ALT2 INT_R_X7Y128/FAN_BOUNCE2 INT_R_X7Y128/IMUX1 INT_R_X7Y128/IMUX24 INT_R_X7Y128/IMUX29 INT_R_X7Y128/IMUX40 INT_R_X7Y128/NL1END1 INT_R_X7Y128/NW6A1 INT_R_X7Y128/WW2A1 INT_R_X7Y129/NW6B1 INT_R_X7Y130/NW6C1 INT_R_X7Y131/NW6D1 INT_R_X7Y132/NW6E1 VBRK_X18Y138/VBRK_WR1END2 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y132/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X6Y128/INT_L.WW2END1->>ER1BEG2 INT_L_X6Y132/INT_L.NW6END1->>WR1BEG2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X8Y128/INT_L.LOGIC_OUTS_L1->>NW6BEG1 INT_L_X8Y128/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X8Y128/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X8Y130/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X8Y130/INT_L.NN2END1->>NL1BEG0 INT_R_X5Y132/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y132/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X5Y132/INT_R.WR1END2->>FAN_ALT7 INT_R_X5Y132/INT_R.WR1END2->>IMUX5 INT_R_X7Y127/INT_R.FAN_BOUNCE_S3_2->>IMUX46 INT_R_X7Y127/INT_R.SW2END1->>IMUX19 INT_R_X7Y127/INT_R.SW2END1->>IMUX20 INT_R_X7Y127/INT_R.SW2END1->>IMUX3 INT_R_X7Y127/INT_R.SW2END1->>IMUX35 INT_R_X7Y127/INT_R.SW2END1->>NL1BEG1 INT_R_X7Y128/INT_R.ER1END2->>IMUX29 INT_R_X7Y128/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y128/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X7Y128/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X7Y128/INT_R.NL1END1->>FAN_ALT2 INT_R_X7Y128/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

sum_reg_reg_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_46_n_0 - 
wires: CLBLM_R_X7Y127/CLBLM_IMUX42 CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y127/CLBLM_L_D6 CLBLM_R_X7Y127/CLBLM_M_AMUX INT_R_X7Y127/FAN_ALT7 INT_R_X7Y127/FAN_BOUNCE7 INT_R_X7Y127/IMUX42 INT_R_X7Y127/LOGIC_OUTS20 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y127/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X7Y127/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y127/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X7Y127/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_37_n_0 - 
wires: CLBLM_R_X5Y133/CLBLM_L_COUT CLBLM_R_X5Y133/CLBLM_L_COUT_N CLBLM_R_X5Y134/CLBLM_L_CIN 
pips: CLBLM_R_X5Y133/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_43_n_0 - 
wires: CLBLM_R_X5Y132/CLBLM_L_COUT CLBLM_R_X5Y132/CLBLM_L_COUT_N CLBLM_R_X5Y133/CLBLM_L_CIN 
pips: CLBLM_R_X5Y132/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x1_del[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y133/INT_INTERFACE_WL1END1 BRAM_L_X6Y130/BRAM_WL1END1_3 CLBLM_L_X8Y128/CLBLM_IMUX9 CLBLM_L_X8Y128/CLBLM_L_A5 CLBLM_L_X8Y129/CLBLM_IMUX47 CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y129/CLBLM_L_DQ CLBLM_L_X8Y129/CLBLM_M_D5 CLBLM_L_X8Y129/CLBLM_NW4A3 CLBLM_L_X8Y129/CLBLM_WL1END2 CLBLM_L_X8Y130/CLBLM_IMUX18 CLBLM_L_X8Y130/CLBLM_IMUX7 CLBLM_L_X8Y130/CLBLM_M_A1 CLBLM_L_X8Y130/CLBLM_M_B2 CLBLM_R_X5Y133/CLBLM_IMUX30 CLBLM_R_X5Y133/CLBLM_IMUX36 CLBLM_R_X5Y133/CLBLM_L_C5 CLBLM_R_X5Y133/CLBLM_L_D2 CLBLM_R_X5Y133/CLBLM_WL1END1 CLBLM_R_X5Y134/CLBLM_IMUX9 CLBLM_R_X5Y134/CLBLM_L_A5 CLBLM_R_X7Y128/CLBLM_IMUX23 CLBLM_R_X7Y128/CLBLM_IMUX36 CLBLM_R_X7Y128/CLBLM_L_C3 CLBLM_R_X7Y128/CLBLM_L_D2 CLBLM_R_X7Y129/CLBLM_IMUX14 CLBLM_R_X7Y129/CLBLM_IMUX28 CLBLM_R_X7Y129/CLBLM_IMUX44 CLBLM_R_X7Y129/CLBLM_IMUX5 CLBLM_R_X7Y129/CLBLM_L_A6 CLBLM_R_X7Y129/CLBLM_L_B1 CLBLM_R_X7Y129/CLBLM_M_C4 CLBLM_R_X7Y129/CLBLM_M_D4 CLBLM_R_X7Y129/CLBLM_NW4A3 CLBLM_R_X7Y129/CLBLM_WL1END2 CLBLM_R_X7Y130/CLBLM_IMUX27 CLBLM_R_X7Y130/CLBLM_IMUX4 CLBLM_R_X7Y130/CLBLM_M_A6 CLBLM_R_X7Y130/CLBLM_M_B4 INT_L_X6Y133/NW6END3 INT_L_X6Y133/WL1BEG1 INT_L_X8Y128/IMUX_L9 INT_L_X8Y128/SL1END3 INT_L_X8Y128/SR1BEG_S0 INT_L_X8Y129/IMUX_L47 INT_L_X8Y129/LOGIC_OUTS_L3 INT_L_X8Y129/NR1BEG3 INT_L_X8Y129/NW6BEG3 INT_L_X8Y129/SL1BEG3 INT_L_X8Y129/WL1BEG2 INT_L_X8Y130/FAN_ALT1 INT_L_X8Y130/FAN_BOUNCE1 INT_L_X8Y130/IMUX_L18 INT_L_X8Y130/IMUX_L7 INT_L_X8Y130/NR1END3 INT_R_X5Y133/BYP_ALT4 INT_R_X5Y133/BYP_BOUNCE4 INT_R_X5Y133/IMUX30 INT_R_X5Y133/IMUX36 INT_R_X5Y133/NL1BEG1 INT_R_X5Y133/WL1END1 INT_R_X5Y134/IMUX9 INT_R_X5Y134/NL1END1 INT_R_X7Y128/FAN_BOUNCE_S3_0 INT_R_X7Y128/IMUX23 INT_R_X7Y128/IMUX36 INT_R_X7Y128/SR1END3 INT_R_X7Y129/FAN_ALT0 INT_R_X7Y129/FAN_BOUNCE0 INT_R_X7Y129/IMUX14 INT_R_X7Y129/IMUX28 INT_R_X7Y129/IMUX44 INT_R_X7Y129/IMUX5 INT_R_X7Y129/NL1BEG2 INT_R_X7Y129/NW6A3 INT_R_X7Y129/SR1BEG3 INT_R_X7Y129/SR1END_N3_3 INT_R_X7Y129/WL1END2 INT_R_X7Y130/IMUX27 INT_R_X7Y130/IMUX4 INT_R_X7Y130/NL1END2 INT_R_X7Y130/NW6B3 INT_R_X7Y131/NW6C3 INT_R_X7Y132/NW6D3 INT_R_X7Y133/NW6E3 VBRK_X18Y139/VBRK_WL1END1 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y129/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y134/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X6Y133/INT_L.NW6END3->>WL1BEG1 INT_L_X8Y128/INT_L.SL1END3->>SR1BEG_S0 INT_L_X8Y128/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X8Y129/INT_L.LOGIC_OUTS_L3->>IMUX_L47 INT_L_X8Y129/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X8Y129/INT_L.LOGIC_OUTS_L3->>NW6BEG3 INT_L_X8Y129/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_L_X8Y129/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_L_X8Y130/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y130/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y130/INT_L.NR1END3->>FAN_ALT1 INT_L_X8Y130/INT_L.NR1END3->>IMUX_L7 INT_R_X5Y133/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y133/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X5Y133/INT_R.BYP_BOUNCE4->>IMUX36 INT_R_X5Y133/INT_R.WL1END1->>BYP_ALT4 INT_R_X5Y133/INT_R.WL1END1->>NL1BEG1 INT_R_X5Y134/INT_R.NL1END1->>IMUX9 INT_R_X7Y128/INT_R.FAN_BOUNCE_S3_0->>IMUX36 INT_R_X7Y128/INT_R.SR1END3->>IMUX23 INT_R_X7Y129/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y129/INT_R.SR1END_N3_3->>FAN_ALT0 INT_R_X7Y129/INT_R.WL1END2->>IMUX14 INT_R_X7Y129/INT_R.WL1END2->>IMUX28 INT_R_X7Y129/INT_R.WL1END2->>IMUX44 INT_R_X7Y129/INT_R.WL1END2->>IMUX5 INT_R_X7Y129/INT_R.WL1END2->>NL1BEG2 INT_R_X7Y129/INT_R.WL1END2->>SR1BEG3 INT_R_X7Y130/INT_R.NL1END2->>IMUX27 INT_R_X7Y130/INT_R.NL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

x1_del[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y133/INT_INTERFACE_NW2A1 BRAM_L_X6Y130/BRAM_NW2A1_3 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y128/CLBLM_L_CQ CLBLM_L_X8Y128/CLBLM_WR1END3 CLBLM_L_X8Y129/CLBLM_IMUX44 CLBLM_L_X8Y129/CLBLM_M_D4 CLBLM_L_X8Y130/CLBLM_IMUX4 CLBLM_L_X8Y130/CLBLM_M_A6 CLBLM_R_X5Y133/CLBLM_IMUX39 CLBLM_R_X5Y133/CLBLM_L_D3 CLBLM_R_X5Y133/CLBLM_NW2A1 CLBLM_R_X5Y134/CLBLM_IMUX0 CLBLM_R_X5Y134/CLBLM_L_A3 CLBLM_R_X7Y128/CLBLM_IMUX37 CLBLM_R_X7Y128/CLBLM_L_D4 CLBLM_R_X7Y128/CLBLM_WR1END3 CLBLM_R_X7Y129/CLBLM_IMUX19 CLBLM_R_X7Y129/CLBLM_IMUX3 CLBLM_R_X7Y129/CLBLM_IMUX43 CLBLM_R_X7Y129/CLBLM_L_A2 CLBLM_R_X7Y129/CLBLM_L_B2 CLBLM_R_X7Y129/CLBLM_M_D6 CLBLM_R_X7Y130/CLBLM_IMUX17 CLBLM_R_X7Y130/CLBLM_IMUX2 CLBLM_R_X7Y130/CLBLM_M_A2 CLBLM_R_X7Y130/CLBLM_M_B3 INT_L_X6Y132/NW2BEG1 INT_L_X6Y132/NW2END1 INT_L_X6Y133/NW2A1 INT_L_X8Y128/LOGIC_OUTS_L2 INT_L_X8Y128/NN2BEG2 INT_L_X8Y128/NR1BEG2 INT_L_X8Y128/WR1BEG3 INT_L_X8Y129/IMUX_L44 INT_L_X8Y129/NN2A2 INT_L_X8Y129/NR1END2 INT_L_X8Y130/IMUX_L4 INT_L_X8Y130/NN2END2 INT_R_X5Y133/IMUX39 INT_R_X5Y133/NL1BEG0 INT_R_X5Y133/NL1END_S3_0 INT_R_X5Y133/NW2END1 INT_R_X5Y134/IMUX0 INT_R_X5Y134/NL1END0 INT_R_X7Y128/IMUX37 INT_R_X7Y128/NL1BEG2 INT_R_X7Y128/WR1END3 INT_R_X7Y129/IMUX19 INT_R_X7Y129/IMUX3 INT_R_X7Y129/IMUX43 INT_R_X7Y129/NL1BEG1 INT_R_X7Y129/NL1END2 INT_R_X7Y130/IMUX17 INT_R_X7Y130/IMUX2 INT_R_X7Y130/NL1END1 INT_R_X7Y130/NR1BEG1 INT_R_X7Y131/NR1END1 INT_R_X7Y131/NW2BEG1 INT_R_X7Y132/NW2A1 VBRK_X18Y139/VBRK_NW2A1 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y134/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X6Y132/INT_L.NW2END1->>NW2BEG1 INT_L_X8Y128/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_L_X8Y129/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y130/INT_L.NN2END2->>IMUX_L4 INT_R_X5Y133/INT_R.NL1END_S3_0->>IMUX39 INT_R_X5Y133/INT_R.NW2END1->>NL1BEG0 INT_R_X5Y134/INT_R.NL1END0->>IMUX0 INT_R_X7Y128/INT_R.WR1END3->>IMUX37 INT_R_X7Y128/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y129/INT_R.NL1END2->>IMUX19 INT_R_X7Y129/INT_R.NL1END2->>IMUX3 INT_R_X7Y129/INT_R.NL1END2->>IMUX43 INT_R_X7Y129/INT_R.NL1END2->>NL1BEG1 INT_R_X7Y130/INT_R.NL1END1->>IMUX17 INT_R_X7Y130/INT_R.NL1END1->>IMUX2 INT_R_X7Y130/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y131/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

sum_reg_reg_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_4_n_0 - 
wires: CLBLM_R_X7Y127/CLBLM_L_COUT CLBLM_R_X7Y127/CLBLM_L_COUT_N CLBLM_R_X7Y128/CLBLM_L_CIN 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_41_n_0 - 
wires: CLBLM_R_X7Y129/CLBLM_M_COUT CLBLM_R_X7Y129/CLBLM_M_COUT_N CLBLM_R_X7Y130/CLBLM_M_CIN 
pips: CLBLM_R_X7Y129/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_56_n_0 - 
wires: CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y130/CLBLM_M_A CLBLM_L_X8Y130/CLBLM_WR1END1 CLBLM_R_X7Y130/CLBLM_BYP1 CLBLM_R_X7Y130/CLBLM_M_AX CLBLM_R_X7Y130/CLBLM_WR1END1 INT_L_X8Y130/LOGIC_OUTS_L12 INT_L_X8Y130/WR1BEG1 INT_R_X7Y130/BYP1 INT_R_X7Y130/BYP_ALT1 INT_R_X7Y130/WR1END1 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y130/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y130/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y130/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y130/INT_R.WR1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_45_n_0 - 
wires: CLBLM_R_X7Y128/CLBLM_M_COUT CLBLM_R_X7Y128/CLBLM_M_COUT_N CLBLM_R_X7Y129/CLBLM_M_CIN 
pips: CLBLM_R_X7Y128/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_59_n_0 - 
wires: CLBLM_L_X8Y129/CLBLM_SW2A1 CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y130/CLBLM_M_B CLBLM_R_X7Y129/CLBLM_BYP6 CLBLM_R_X7Y129/CLBLM_IMUX47 CLBLM_R_X7Y129/CLBLM_M_D5 CLBLM_R_X7Y129/CLBLM_M_DX CLBLM_R_X7Y129/CLBLM_SW2A1 INT_L_X8Y129/SW2A1 INT_L_X8Y130/LOGIC_OUTS_L13 INT_L_X8Y130/SW2BEG1 INT_R_X7Y129/BYP6 INT_R_X7Y129/BYP_ALT5 INT_R_X7Y129/BYP_ALT6 INT_R_X7Y129/BYP_BOUNCE5 INT_R_X7Y129/IMUX47 INT_R_X7Y129/SW2END1 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y129/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X8Y130/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X7Y129/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y129/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y129/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X7Y129/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X7Y129/INT_R.SW2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_60_n_0 - 
wires: CLBLM_R_X7Y129/CLBLM_BYP3 CLBLM_R_X7Y129/CLBLM_IMUX22 CLBLM_R_X7Y129/CLBLM_M_C3 CLBLM_R_X7Y129/CLBLM_M_CX CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y130/CLBLM_L_B INT_R_X7Y129/BYP3 INT_R_X7Y129/BYP_ALT3 INT_R_X7Y129/IMUX22 INT_R_X7Y129/SR1END2 INT_R_X7Y130/LOGIC_OUTS9 INT_R_X7Y130/SR1BEG2 
pips: CLBLM_R_X7Y129/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y129/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y129/INT_R.SR1END2->>BYP_ALT3 INT_R_X7Y129/INT_R.SR1END2->>IMUX22 INT_R_X7Y130/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_61_n_0 - 
wires: CLBLM_R_X7Y129/CLBLM_BYP4 CLBLM_R_X7Y129/CLBLM_IMUX17 CLBLM_R_X7Y129/CLBLM_M_B3 CLBLM_R_X7Y129/CLBLM_M_BX CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y130/CLBLM_L_C INT_R_X7Y129/BYP4 INT_R_X7Y129/BYP_ALT4 INT_R_X7Y129/IMUX17 INT_R_X7Y129/SR1BEG_S0 INT_R_X7Y129/SR1END3 INT_R_X7Y130/LOGIC_OUTS10 INT_R_X7Y130/SR1BEG3 INT_R_X7Y130/SR1END_N3_3 
pips: CLBLM_R_X7Y129/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y129/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y129/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X7Y129/INT_R.SR1BEG_S0->>IMUX17 INT_R_X7Y129/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y130/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_62_n_0 - 
wires: CLBLM_L_X8Y129/CLBLM_SW2A0 CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y130/CLBLM_M_C CLBLM_L_X8Y130/CLBLM_M_CMUX CLBLM_R_X7Y129/CLBLM_BYP1 CLBLM_R_X7Y129/CLBLM_IMUX1 CLBLM_R_X7Y129/CLBLM_M_A3 CLBLM_R_X7Y129/CLBLM_M_AX CLBLM_R_X7Y129/CLBLM_SW2A0 INT_L_X8Y129/SW2A0 INT_L_X8Y130/LOGIC_OUTS_L22 INT_L_X8Y130/SW2BEG0 INT_R_X7Y129/BYP1 INT_R_X7Y129/BYP_ALT1 INT_R_X7Y129/IMUX1 INT_R_X7Y129/SW2END0 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y129/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X8Y130/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X7Y129/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y129/INT_R.SW2END0->>BYP_ALT1 INT_R_X7Y129/INT_R.SW2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_63_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_64_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_66_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_44_n_0 - 
wires: CLBLM_R_X7Y128/CLBLM_L_COUT CLBLM_R_X7Y128/CLBLM_L_COUT_N CLBLM_R_X7Y129/CLBLM_L_CIN 
pips: CLBLM_R_X7Y128/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_67_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_68_n_0 - 
wires: CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y129/CLBLM_M_D CLBLM_L_X8Y129/CLBLM_WW2A3 CLBLM_R_X7Y129/CLBLM_BYP0 CLBLM_R_X7Y129/CLBLM_L_AX CLBLM_R_X7Y129/CLBLM_WW2A3 INT_L_X6Y129/ER1BEG_S0 INT_L_X6Y129/WW2END3 INT_L_X6Y130/ER1BEG0 INT_L_X6Y130/WW2END_N0_3 INT_L_X8Y129/LOGIC_OUTS_L15 INT_L_X8Y129/WW2BEG3 INT_R_X7Y129/BYP0 INT_R_X7Y129/BYP_ALT0 INT_R_X7Y129/SL1END0 INT_R_X7Y129/WW2A3 INT_R_X7Y130/ER1END0 INT_R_X7Y130/SL1BEG0 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y129/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X6Y129/INT_L.WW2END3->>ER1BEG_S0 INT_L_X8Y129/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_R_X7Y129/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y129/INT_R.SL1END0->>BYP_ALT0 INT_R_X7Y130/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_69_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_70_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_71_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_72_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_73_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_74_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_75_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_76_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_77_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_78_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y128/CLBLM_L_A CLBLM_L_X8Y129/CLBLM_NW2A0 CLBLM_R_X7Y128/CLBLM_BYP7 CLBLM_R_X7Y128/CLBLM_IMUX39 CLBLM_R_X7Y128/CLBLM_L_D3 CLBLM_R_X7Y128/CLBLM_L_DX CLBLM_R_X7Y129/CLBLM_NW2A0 INT_L_X8Y128/LOGIC_OUTS_L8 INT_L_X8Y128/NW2BEG0 INT_L_X8Y129/NW2A0 INT_R_X7Y128/BYP7 INT_R_X7Y128/BYP_ALT7 INT_R_X7Y128/IMUX39 INT_R_X7Y128/NW2END_S0_0 INT_R_X7Y129/NW2END0 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y128/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y128/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X7Y128/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y128/INT_R.NW2END_S0_0->>BYP_ALT7 INT_R_X7Y128/INT_R.NW2END_S0_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_79_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y128/CLBLM_L_B CLBLM_L_X8Y129/CLBLM_NW2A1 CLBLM_R_X7Y128/CLBLM_BYP2 CLBLM_R_X7Y128/CLBLM_IMUX20 CLBLM_R_X7Y128/CLBLM_L_C2 CLBLM_R_X7Y128/CLBLM_L_CX CLBLM_R_X7Y129/CLBLM_NW2A1 INT_L_X8Y128/LOGIC_OUTS_L9 INT_L_X8Y128/NW2BEG1 INT_L_X8Y129/NW2A1 INT_R_X7Y128/BYP2 INT_R_X7Y128/BYP_ALT2 INT_R_X7Y128/IMUX20 INT_R_X7Y128/SR1END1 INT_R_X7Y129/NW2END1 INT_R_X7Y129/SR1BEG1 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y128/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_R_X7Y128/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y128/INT_R.SR1END1->>BYP_ALT2 INT_R_X7Y128/INT_R.SR1END1->>IMUX20 INT_R_X7Y129/INT_R.NW2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_80_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y128/CLBLM_L_C CLBLM_L_X8Y128/CLBLM_WL1END1 CLBLM_R_X7Y128/CLBLM_BYP5 CLBLM_R_X7Y128/CLBLM_IMUX19 CLBLM_R_X7Y128/CLBLM_L_B2 CLBLM_R_X7Y128/CLBLM_L_BX CLBLM_R_X7Y128/CLBLM_WL1END1 INT_L_X8Y128/LOGIC_OUTS_L10 INT_L_X8Y128/WL1BEG1 INT_R_X7Y128/BYP5 INT_R_X7Y128/BYP_ALT5 INT_R_X7Y128/IMUX19 INT_R_X7Y128/WL1END1 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y128/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_R_X7Y128/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y128/INT_R.WL1END1->>BYP_ALT5 INT_R_X7Y128/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_81_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y128/CLBLM_L_D CLBLM_L_X8Y128/CLBLM_WL1END2 CLBLM_R_X7Y128/CLBLM_BYP0 CLBLM_R_X7Y128/CLBLM_IMUX5 CLBLM_R_X7Y128/CLBLM_L_A6 CLBLM_R_X7Y128/CLBLM_L_AX CLBLM_R_X7Y128/CLBLM_WL1END2 INT_L_X8Y128/LOGIC_OUTS_L11 INT_L_X8Y128/WL1BEG2 INT_R_X7Y127/SR1END3 INT_R_X7Y128/BYP0 INT_R_X7Y128/BYP_ALT0 INT_R_X7Y128/IMUX5 INT_R_X7Y128/SR1BEG3 INT_R_X7Y128/SR1END_N3_3 INT_R_X7Y128/WL1END2 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y128/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y128/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X7Y128/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y128/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X7Y128/INT_R.WL1END2->>IMUX5 INT_R_X7Y128/INT_R.WL1END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sum_reg_reg_i_82_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_83_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_84_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_85_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_86_n_0 - 
wires: CLBLM_R_X7Y128/CLBLM_BYP6 CLBLM_R_X7Y128/CLBLM_M_DX CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y130/CLBLM_L_D INT_R_X7Y128/BYP6 INT_R_X7Y128/BYP_ALT6 INT_R_X7Y128/SS2END3 INT_R_X7Y129/SS2A3 INT_R_X7Y129/SS2END_N0_3 INT_R_X7Y130/LOGIC_OUTS11 INT_R_X7Y130/SS2BEG3 
pips: CLBLM_R_X7Y128/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y128/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y128/INT_R.SS2END3->>BYP_ALT6 INT_R_X7Y130/INT_R.LOGIC_OUTS11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_87_n_0 - 
wires: CLBLM_L_X8Y127/CLBLM_SW2A3 CLBLM_L_X8Y130/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y130/CLBLM_M_D CLBLM_R_X7Y127/CLBLM_SW2A3 CLBLM_R_X7Y128/CLBLM_BYP3 CLBLM_R_X7Y128/CLBLM_M_CX INT_L_X8Y127/SW2A3 INT_L_X8Y128/SS2END3 INT_L_X8Y128/SW2BEG3 INT_L_X8Y129/SS2A3 INT_L_X8Y129/SS2END_N0_3 INT_L_X8Y130/LOGIC_OUTS_L15 INT_L_X8Y130/SS2BEG3 INT_R_X7Y127/SW2END3 INT_R_X7Y128/BYP3 INT_R_X7Y128/BYP_ALT3 INT_R_X7Y128/NL1BEG_N3 INT_R_X7Y128/SW2END_N0_3 
pips: CLBLM_L_X8Y130/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y128/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X8Y128/INT_L.SS2END3->>SW2BEG3 INT_L_X8Y130/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_R_X7Y128/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y128/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X7Y128/INT_R.SW2END_N0_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_88_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_89_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_90_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_91_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_92_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x1_del[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y133/INT_INTERFACE_WR1END0 BRAM_L_X6Y130/BRAM_WR1END0_3 CLBLM_L_X8Y128/CLBLM_IMUX14 CLBLM_L_X8Y128/CLBLM_IMUX6 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y128/CLBLM_L_A1 CLBLM_L_X8Y128/CLBLM_L_B1 CLBLM_L_X8Y128/CLBLM_M_DQ CLBLM_L_X8Y128/CLBLM_NW4A3 CLBLM_L_X8Y129/CLBLM_IMUX38 CLBLM_L_X8Y129/CLBLM_M_D3 CLBLM_L_X8Y129/CLBLM_WR1END0 CLBLM_L_X8Y130/CLBLM_IMUX11 CLBLM_L_X8Y130/CLBLM_IMUX12 CLBLM_L_X8Y130/CLBLM_M_A4 CLBLM_L_X8Y130/CLBLM_M_B6 CLBLM_L_X8Y130/CLBLM_WR1END0 CLBLM_R_X5Y133/CLBLM_IMUX16 CLBLM_R_X5Y133/CLBLM_IMUX21 CLBLM_R_X5Y133/CLBLM_IMUX37 CLBLM_R_X5Y133/CLBLM_L_B3 CLBLM_R_X5Y133/CLBLM_L_C4 CLBLM_R_X5Y133/CLBLM_L_D4 CLBLM_R_X5Y133/CLBLM_WR1END0 CLBLM_R_X7Y128/CLBLM_IMUX26 CLBLM_R_X7Y128/CLBLM_IMUX34 CLBLM_R_X7Y128/CLBLM_L_B4 CLBLM_R_X7Y128/CLBLM_L_C6 CLBLM_R_X7Y128/CLBLM_NW4A3 CLBLM_R_X7Y129/CLBLM_IMUX24 CLBLM_R_X7Y129/CLBLM_IMUX32 CLBLM_R_X7Y129/CLBLM_IMUX9 CLBLM_R_X7Y129/CLBLM_L_A5 CLBLM_R_X7Y129/CLBLM_M_B5 CLBLM_R_X7Y129/CLBLM_M_C1 CLBLM_R_X7Y129/CLBLM_WR1END0 CLBLM_R_X7Y130/CLBLM_IMUX0 CLBLM_R_X7Y130/CLBLM_IMUX1 CLBLM_R_X7Y130/CLBLM_IMUX16 CLBLM_R_X7Y130/CLBLM_L_A3 CLBLM_R_X7Y130/CLBLM_L_B3 CLBLM_R_X7Y130/CLBLM_M_A3 CLBLM_R_X7Y130/CLBLM_WR1END0 INT_L_X6Y132/NW6END3 INT_L_X6Y132/WR1BEG_S0 INT_L_X6Y133/WR1BEG0 INT_L_X8Y128/IMUX_L14 INT_L_X8Y128/IMUX_L6 INT_L_X8Y128/LOGIC_OUTS_L7 INT_L_X8Y128/NR1BEG3 INT_L_X8Y128/NW6BEG3 INT_L_X8Y128/WR1BEG_S0 INT_L_X8Y129/IMUX_L38 INT_L_X8Y129/NL1BEG2 INT_L_X8Y129/NR1END3 INT_L_X8Y129/WR1BEG0 INT_L_X8Y129/WR1BEG_S0 INT_L_X8Y130/IMUX_L11 INT_L_X8Y130/IMUX_L12 INT_L_X8Y130/NL1END2 INT_L_X8Y130/WR1BEG0 INT_R_X5Y132/WR1END_S1_0 INT_R_X5Y133/IMUX16 INT_R_X5Y133/IMUX21 INT_R_X5Y133/IMUX37 INT_R_X5Y133/NL1BEG_N3 INT_R_X5Y133/WR1END0 INT_R_X7Y128/IMUX26 INT_R_X7Y128/IMUX34 INT_R_X7Y128/NW6A3 INT_R_X7Y128/SR1BEG_S0 INT_R_X7Y128/WR1END_S1_0 INT_R_X7Y129/IMUX24 INT_R_X7Y129/IMUX32 INT_R_X7Y129/IMUX9 INT_R_X7Y129/NW6B3 INT_R_X7Y129/WR1END0 INT_R_X7Y129/WR1END_S1_0 INT_R_X7Y130/IMUX0 INT_R_X7Y130/IMUX1 INT_R_X7Y130/IMUX16 INT_R_X7Y130/NW6C3 INT_R_X7Y130/WR1END0 INT_R_X7Y131/NW6D3 INT_R_X7Y132/NW6E3 VBRK_X18Y139/VBRK_WR1END0 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y128/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y132/INT_L.NW6END3->>WR1BEG_S0 INT_L_X8Y128/INT_L.LOGIC_OUTS_L7->>IMUX_L14 INT_L_X8Y128/INT_L.LOGIC_OUTS_L7->>IMUX_L6 INT_L_X8Y128/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X8Y128/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_L_X8Y128/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_L_X8Y129/INT_L.NR1END3->>IMUX_L38 INT_L_X8Y129/INT_L.NR1END3->>NL1BEG2 INT_L_X8Y129/INT_L.NR1END3->>WR1BEG_S0 INT_L_X8Y130/INT_L.NL1END2->>IMUX_L11 INT_L_X8Y130/INT_L.NL1END2->>IMUX_L12 INT_R_X5Y133/INT_R.NL1BEG_N3->>IMUX21 INT_R_X5Y133/INT_R.NL1BEG_N3->>IMUX37 INT_R_X5Y133/INT_R.WR1END0->>IMUX16 INT_R_X5Y133/INT_R.WR1END0->>NL1BEG_N3 INT_R_X7Y128/INT_R.SR1BEG_S0->>IMUX26 INT_R_X7Y128/INT_R.SR1BEG_S0->>IMUX34 INT_R_X7Y128/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X7Y129/INT_R.WR1END0->>IMUX24 INT_R_X7Y129/INT_R.WR1END0->>IMUX32 INT_R_X7Y129/INT_R.WR1END0->>IMUX9 INT_R_X7Y130/INT_R.WR1END0->>IMUX0 INT_R_X7Y130/INT_R.WR1END0->>IMUX1 INT_R_X7Y130/INT_R.WR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

x1_del[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y133/INT_INTERFACE_NW2A2 BRAM_L_X6Y130/BRAM_NW2A2_3 CLBLM_L_X8Y128/CLBLM_IMUX13 CLBLM_L_X8Y128/CLBLM_IMUX21 CLBLM_L_X8Y128/CLBLM_IMUX5 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y128/CLBLM_L_A6 CLBLM_L_X8Y128/CLBLM_L_B6 CLBLM_L_X8Y128/CLBLM_L_C4 CLBLM_L_X8Y128/CLBLM_M_CQ CLBLM_L_X8Y128/CLBLM_NW4A2 CLBLM_L_X8Y129/CLBLM_IMUX22 CLBLM_L_X8Y129/CLBLM_M_C3 CLBLM_L_X8Y129/CLBLM_WW2A2 CLBLM_L_X8Y130/CLBLM_IMUX15 CLBLM_L_X8Y130/CLBLM_M_B1 CLBLM_L_X8Y130/CLBLM_NE2A3 CLBLM_L_X8Y130/CLBLM_NW2A3 CLBLM_R_X5Y133/CLBLM_IMUX19 CLBLM_R_X5Y133/CLBLM_IMUX20 CLBLM_R_X5Y133/CLBLM_IMUX3 CLBLM_R_X5Y133/CLBLM_L_A2 CLBLM_R_X5Y133/CLBLM_L_B2 CLBLM_R_X5Y133/CLBLM_L_C2 CLBLM_R_X5Y133/CLBLM_NW2A2 CLBLM_R_X7Y128/CLBLM_IMUX0 CLBLM_R_X7Y128/CLBLM_IMUX16 CLBLM_R_X7Y128/CLBLM_L_A3 CLBLM_R_X7Y128/CLBLM_L_B3 CLBLM_R_X7Y128/CLBLM_NW4A2 CLBLM_R_X7Y129/CLBLM_IMUX15 CLBLM_R_X7Y129/CLBLM_IMUX7 CLBLM_R_X7Y129/CLBLM_M_A1 CLBLM_R_X7Y129/CLBLM_M_B1 CLBLM_R_X7Y129/CLBLM_WW2A2 CLBLM_R_X7Y130/CLBLM_IMUX13 CLBLM_R_X7Y130/CLBLM_IMUX30 CLBLM_R_X7Y130/CLBLM_L_B6 CLBLM_R_X7Y130/CLBLM_L_C5 CLBLM_R_X7Y130/CLBLM_NE2A3 CLBLM_R_X7Y130/CLBLM_NW2A3 INT_L_X6Y129/ER1BEG3 INT_L_X6Y129/WW2END2 INT_L_X6Y132/NW2BEG2 INT_L_X6Y132/NW6END2 INT_L_X6Y133/NW2A2 INT_L_X8Y128/IMUX_L13 INT_L_X8Y128/IMUX_L21 INT_L_X8Y128/IMUX_L5 INT_L_X8Y128/LOGIC_OUTS_L6 INT_L_X8Y128/NE2BEG2 INT_L_X8Y128/NW6BEG2 INT_L_X8Y129/IMUX_L22 INT_L_X8Y129/NE2A2 INT_L_X8Y129/NW2BEG3 INT_L_X8Y129/WR1END3 INT_L_X8Y129/WW2BEG2 INT_L_X8Y130/IMUX_L15 INT_L_X8Y130/NE2END3 INT_L_X8Y130/NW2A3 INT_R_X5Y133/IMUX19 INT_R_X5Y133/IMUX20 INT_R_X5Y133/IMUX3 INT_R_X5Y133/NW2END2 INT_R_X7Y127/SS2END3 INT_R_X7Y128/IMUX0 INT_R_X7Y128/IMUX16 INT_R_X7Y128/NW6A2 INT_R_X7Y128/SS2A3 INT_R_X7Y128/SS2END_N0_3 INT_R_X7Y129/ER1END3 INT_R_X7Y129/IMUX15 INT_R_X7Y129/IMUX7 INT_R_X7Y129/NE2BEG3 INT_R_X7Y129/NW6B2 INT_R_X7Y129/SS2BEG3 INT_R_X7Y129/WW2A2 INT_R_X7Y130/ER1END_N3_3 INT_R_X7Y130/IMUX13 INT_R_X7Y130/IMUX30 INT_R_X7Y130/NE2A3 INT_R_X7Y130/NW2END3 INT_R_X7Y130/NW6C2 INT_R_X7Y131/NW6D2 INT_R_X7Y132/NW6E2 INT_R_X9Y129/NE2END2 INT_R_X9Y129/WR1BEG3 VBRK_X18Y139/VBRK_NW2A2 
pips: CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y128/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y128/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y129/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y130/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y133/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y130/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X6Y129/INT_L.WW2END2->>ER1BEG3 INT_L_X6Y132/INT_L.NW6END2->>NW2BEG2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L6->>IMUX_L13 INT_L_X8Y128/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X8Y128/INT_L.LOGIC_OUTS_L6->>IMUX_L5 INT_L_X8Y128/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L6->>NW6BEG2 INT_L_X8Y129/INT_L.WR1END3->>IMUX_L22 INT_L_X8Y129/INT_L.WR1END3->>NW2BEG3 INT_L_X8Y129/INT_L.WR1END3->>WW2BEG2 INT_L_X8Y130/INT_L.NE2END3->>IMUX_L15 INT_R_X5Y133/INT_R.NW2END2->>IMUX19 INT_R_X5Y133/INT_R.NW2END2->>IMUX20 INT_R_X5Y133/INT_R.NW2END2->>IMUX3 INT_R_X7Y128/INT_R.SS2END_N0_3->>IMUX0 INT_R_X7Y128/INT_R.SS2END_N0_3->>IMUX16 INT_R_X7Y129/INT_R.ER1END3->>IMUX15 INT_R_X7Y129/INT_R.ER1END3->>IMUX7 INT_R_X7Y129/INT_R.ER1END3->>NE2BEG3 INT_R_X7Y129/INT_R.ER1END3->>SS2BEG3 INT_R_X7Y130/INT_R.NW2END3->>IMUX13 INT_R_X7Y130/INT_R.NW2END3->>IMUX30 INT_R_X9Y129/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

sum_reg_reg_i_6_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y131/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y131/INT_INTERFACE_WL1END2 BRAM_L_X6Y130/BRAM_SE2A3_1 BRAM_L_X6Y130/BRAM_WL1END2_1 CLBLM_R_X5Y131/CLBLM_IMUX5 CLBLM_R_X5Y131/CLBLM_L_A6 CLBLM_R_X5Y131/CLBLM_SE2A3 CLBLM_R_X5Y131/CLBLM_WL1END2 CLBLM_R_X5Y134/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y134/CLBLM_L_BMUX INT_L_X6Y131/SE2END3 INT_L_X6Y131/WL1BEG2 INT_R_X5Y131/IMUX5 INT_R_X5Y131/SE2A3 INT_R_X5Y131/WL1END2 INT_R_X5Y132/SE2BEG3 INT_R_X5Y132/SS2END3 INT_R_X5Y133/SS2A3 INT_R_X5Y133/SS2END_N0_3 INT_R_X5Y134/LOGIC_OUTS17 INT_R_X5Y134/SS2BEG3 VBRK_X18Y137/VBRK_SE2A3 VBRK_X18Y137/VBRK_WL1END2 
pips: CLBLM_R_X5Y131/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y134/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X6Y131/INT_L.SE2END3->>WL1BEG2 INT_R_X5Y131/INT_R.WL1END2->>IMUX5 INT_R_X5Y132/INT_R.SS2END3->>SE2BEG3 INT_R_X5Y134/INT_R.LOGIC_OUTS17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_93_n_0 - 
wires: CLBLM_R_X7Y129/CLBLM_IMUX45 CLBLM_R_X7Y129/CLBLM_M_D2 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y130/CLBLM_L_AMUX INT_R_X7Y129/IMUX45 INT_R_X7Y129/SL1END2 INT_R_X7Y130/LOGIC_OUTS16 INT_R_X7Y130/SL1BEG2 
pips: CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y129/INT_R.SL1END2->>IMUX45 INT_R_X7Y130/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_94_n_0 - 
wires: CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y129/CLBLM_M_CMUX CLBLM_L_X8Y130/CLBLM_NW2A0 CLBLM_R_X7Y129/CLBLM_IMUX31 CLBLM_R_X7Y129/CLBLM_M_C5 CLBLM_R_X7Y130/CLBLM_NW2A0 INT_L_X8Y129/LOGIC_OUTS_L22 INT_L_X8Y129/NW2BEG0 INT_L_X8Y130/NW2A0 INT_R_X7Y129/IMUX31 INT_R_X7Y129/NW2END_S0_0 INT_R_X7Y130/NW2END0 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X8Y129/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X7Y129/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_95_n_0 - 
wires: CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y129/CLBLM_M_BMUX CLBLM_L_X8Y129/CLBLM_WW2A0 CLBLM_R_X7Y129/CLBLM_IMUX12 CLBLM_R_X7Y129/CLBLM_M_B6 CLBLM_R_X7Y129/CLBLM_WW2A0 INT_L_X6Y129/ER1BEG1 INT_L_X6Y129/WW2END0 INT_L_X8Y129/LOGIC_OUTS_L21 INT_L_X8Y129/SR1BEG_S0 INT_L_X8Y129/WW2BEG0 INT_R_X7Y129/ER1END1 INT_R_X7Y129/IMUX12 INT_R_X7Y129/WW2A0 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X6Y129/INT_L.WW2END0->>ER1BEG1 INT_L_X8Y129/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X8Y129/INT_L.SR1BEG_S0->>WW2BEG0 INT_R_X7Y129/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_96_n_0 - 
wires: CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y129/CLBLM_M_AMUX CLBLM_L_X8Y129/CLBLM_WL1END1 CLBLM_R_X7Y129/CLBLM_IMUX4 CLBLM_R_X7Y129/CLBLM_M_A6 CLBLM_R_X7Y129/CLBLM_WL1END1 INT_L_X8Y129/LOGIC_OUTS_L20 INT_L_X8Y129/WL1BEG1 INT_R_X7Y129/IMUX4 INT_R_X7Y129/WL1END1 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y129/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y129/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X7Y129/INT_R.WL1END1->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_97_n_0 - 
wires: CLBLM_R_X7Y128/CLBLM_IMUX42 CLBLM_R_X7Y128/CLBLM_L_D6 CLBLM_R_X7Y130/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y130/CLBLM_L_A INT_R_X7Y128/IMUX42 INT_R_X7Y128/SL1END1 INT_R_X7Y129/SL1BEG1 INT_R_X7Y129/SR1END1 INT_R_X7Y130/LOGIC_OUTS8 INT_R_X7Y130/SR1BEG1 
pips: CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y130/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y128/INT_R.SL1END1->>IMUX42 INT_R_X7Y129/INT_R.SR1END1->>SL1BEG1 INT_R_X7Y130/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_98_n_0 - 
wires: CLBLM_L_X8Y128/CLBLM_SW2A2 CLBLM_L_X8Y129/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y129/CLBLM_M_C CLBLM_R_X7Y128/CLBLM_IMUX21 CLBLM_R_X7Y128/CLBLM_L_C4 CLBLM_R_X7Y128/CLBLM_SW2A2 INT_L_X8Y128/SW2A2 INT_L_X8Y129/LOGIC_OUTS_L14 INT_L_X8Y129/SW2BEG2 INT_R_X7Y128/IMUX21 INT_R_X7Y128/SW2END2 
pips: CLBLM_L_X8Y129/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X8Y129/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X7Y128/INT_R.SW2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum_reg_reg_i_99_n_0 - 
wires: CLBLM_R_X7Y127/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y127/CLBLM_M_A CLBLM_R_X7Y128/CLBLM_IMUX25 CLBLM_R_X7Y128/CLBLM_L_B5 INT_R_X7Y127/LOGIC_OUTS12 INT_R_X7Y127/NR1BEG0 INT_R_X7Y128/IMUX25 INT_R_X7Y128/NR1END0 
pips: CLBLM_R_X7Y127/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y128/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X7Y127/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X7Y128/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[15] - 
wires: CLBLM_L_X10Y128/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y128/CLBLM_M_AMUX CLBLM_L_X10Y128/CLBLM_WR1END3 CLBLM_L_X10Y129/CLBLM_WR1END3 DSP_R_X9Y125/DSP_0_A15 DSP_R_X9Y125/DSP_0_A16 DSP_R_X9Y125/DSP_0_A17 DSP_R_X9Y125/DSP_0_A18 DSP_R_X9Y125/DSP_0_A19 DSP_R_X9Y125/DSP_0_A20 DSP_R_X9Y125/DSP_0_A21 DSP_R_X9Y125/DSP_0_A22 DSP_R_X9Y125/DSP_0_A23 DSP_R_X9Y125/DSP_0_A24 DSP_R_X9Y125/DSP_0_A25 DSP_R_X9Y125/DSP_0_A26 DSP_R_X9Y125/DSP_0_A27 DSP_R_X9Y125/DSP_0_A28 DSP_R_X9Y125/DSP_0_A29 DSP_R_X9Y125/DSP_IMUX46_0 DSP_R_X9Y125/DSP_IMUX46_1 DSP_R_X9Y125/DSP_IMUX46_4 DSP_R_X9Y125/DSP_IMUX47_0 DSP_R_X9Y125/DSP_IMUX47_1 DSP_R_X9Y125/DSP_IMUX47_2 DSP_R_X9Y125/DSP_IMUX47_4 DSP_R_X9Y125/DSP_IMUX6_0 DSP_R_X9Y125/DSP_IMUX6_1 DSP_R_X9Y125/DSP_IMUX6_3 DSP_R_X9Y125/DSP_IMUX6_4 DSP_R_X9Y125/DSP_IMUX7_0 DSP_R_X9Y125/DSP_IMUX7_1 DSP_R_X9Y125/DSP_IMUX7_2 DSP_R_X9Y125/DSP_IMUX7_4 DSP_R_X9Y125/DSP_WR1END3_3 DSP_R_X9Y125/DSP_WR1END3_4 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX6 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX6 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX6 INT_INTERFACE_R_X9Y128/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX6 INT_INTERFACE_R_X9Y129/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X9Y129/INT_INTERFACE_WR1END3 INT_L_X10Y128/LOGIC_OUTS_L20 INT_L_X10Y128/NR1BEG2 INT_L_X10Y128/WR1BEG3 INT_L_X10Y129/NR1END2 INT_L_X10Y129/WR1BEG3 INT_R_X9Y125/IMUX46 INT_R_X9Y125/IMUX47 INT_R_X9Y125/IMUX6 INT_R_X9Y125/IMUX7 INT_R_X9Y125/SL1END3 INT_R_X9Y126/IMUX46 INT_R_X9Y126/IMUX47 INT_R_X9Y126/IMUX6 INT_R_X9Y126/IMUX7 INT_R_X9Y126/SL1BEG3 INT_R_X9Y126/SL1END3 INT_R_X9Y127/IMUX47 INT_R_X9Y127/IMUX7 INT_R_X9Y127/SL1BEG3 INT_R_X9Y127/SR1END3 INT_R_X9Y128/IMUX6 INT_R_X9Y128/SR1BEG3 INT_R_X9Y128/SR1END_N3_3 INT_R_X9Y128/WR1END3 INT_R_X9Y129/BYP_ALT3 INT_R_X9Y129/BYP_BOUNCE3 INT_R_X9Y129/IMUX46 INT_R_X9Y129/IMUX47 INT_R_X9Y129/IMUX6 INT_R_X9Y129/IMUX7 INT_R_X9Y129/WR1END3 INT_R_X9Y130/BYP_BOUNCE_N3_3 VBRK_X29Y134/VBRK_WR1END3 VBRK_X29Y135/VBRK_WR1END3 
pips: CLBLM_L_X10Y128/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X9Y125/DSP_R.DSP_IMUX46_0->DSP_0_A22 DSP_R_X9Y125/DSP_R.DSP_IMUX46_1->DSP_0_A26 DSP_R_X9Y125/DSP_R.DSP_IMUX46_4->DSP_0_A18 DSP_R_X9Y125/DSP_R.DSP_IMUX47_0->DSP_0_A20 DSP_R_X9Y125/DSP_R.DSP_IMUX47_1->DSP_0_A24 DSP_R_X9Y125/DSP_R.DSP_IMUX47_2->DSP_0_A28 DSP_R_X9Y125/DSP_R.DSP_IMUX47_4->DSP_0_A16 DSP_R_X9Y125/DSP_R.DSP_IMUX6_0->DSP_0_A23 DSP_R_X9Y125/DSP_R.DSP_IMUX6_1->DSP_0_A27 DSP_R_X9Y125/DSP_R.DSP_IMUX6_3->DSP_0_A15 DSP_R_X9Y125/DSP_R.DSP_IMUX6_4->DSP_0_A19 DSP_R_X9Y125/DSP_R.DSP_IMUX7_0->DSP_0_A21 DSP_R_X9Y125/DSP_R.DSP_IMUX7_1->DSP_0_A25 DSP_R_X9Y125/DSP_R.DSP_IMUX7_2->DSP_0_A29 DSP_R_X9Y125/DSP_R.DSP_IMUX7_4->DSP_0_A17 INT_L_X10Y128/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X10Y128/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_L_X10Y129/INT_L.NR1END2->>WR1BEG3 INT_R_X9Y125/INT_R.SL1END3->>IMUX46 INT_R_X9Y125/INT_R.SL1END3->>IMUX47 INT_R_X9Y125/INT_R.SL1END3->>IMUX6 INT_R_X9Y125/INT_R.SL1END3->>IMUX7 INT_R_X9Y126/INT_R.SL1END3->>IMUX46 INT_R_X9Y126/INT_R.SL1END3->>IMUX47 INT_R_X9Y126/INT_R.SL1END3->>IMUX6 INT_R_X9Y126/INT_R.SL1END3->>IMUX7 INT_R_X9Y126/INT_R.SL1END3->>SL1BEG3 INT_R_X9Y127/INT_R.SR1END3->>IMUX47 INT_R_X9Y127/INT_R.SR1END3->>IMUX7 INT_R_X9Y127/INT_R.SR1END3->>SL1BEG3 INT_R_X9Y128/INT_R.WR1END3->>IMUX6 INT_R_X9Y128/INT_R.WR1END3->>SR1BEG3 INT_R_X9Y129/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X9Y129/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X9Y129/INT_R.WR1END3->>BYP_ALT3 INT_R_X9Y129/INT_R.WR1END3->>IMUX46 INT_R_X9Y129/INT_R.WR1END3->>IMUX6 INT_R_X9Y129/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

multOp[14] - 
wires: CLBLM_L_X10Y127/CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y127/CLBLM_M_DMUX CLBLM_L_X10Y128/CLBLM_NW2A1 DSP_R_X9Y125/DSP_0_A14 DSP_R_X9Y125/DSP_IMUX46_3 DSP_R_X9Y125/DSP_NW2A1_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X9Y128/INT_INTERFACE_NW2A1 INT_L_X10Y127/LOGIC_OUTS_L23 INT_L_X10Y127/NW2BEG1 INT_L_X10Y128/NW2A1 INT_R_X9Y128/BYP_ALT4 INT_R_X9Y128/BYP_BOUNCE4 INT_R_X9Y128/IMUX46 INT_R_X9Y128/NW2END1 VBRK_X29Y134/VBRK_NW2A1 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X9Y125/DSP_R.DSP_IMUX46_3->DSP_0_A14 INT_L_X10Y127/INT_L.LOGIC_OUTS_L23->>NW2BEG1 INT_R_X9Y128/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X9Y128/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X9Y128/INT_R.NW2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[13] - 
wires: CLBLM_L_X10Y126/CLBLM_WL1END3 CLBLM_L_X10Y127/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y127/CLBLM_M_CMUX DSP_R_X9Y125/DSP_0_A13 DSP_R_X9Y125/DSP_IMUX7_3 DSP_R_X9Y125/DSP_WL1END3_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX7 INT_L_X10Y126/WL1BEG3 INT_L_X10Y127/LOGIC_OUTS_L22 INT_L_X10Y127/WL1BEG_N3 INT_R_X9Y126/WL1END3 INT_R_X9Y127/NL1BEG_N3 INT_R_X9Y127/NN2BEG3 INT_R_X9Y127/WL1END_N1_3 INT_R_X9Y128/IMUX7 INT_R_X9Y128/NN2A3 INT_R_X9Y128/SR1END3 INT_R_X9Y129/NN2END3 INT_R_X9Y129/SR1BEG3 INT_R_X9Y129/SR1END_N3_3 VBRK_X29Y132/VBRK_WL1END3 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X9Y125/DSP_R.DSP_IMUX7_3->DSP_0_A13 INT_L_X10Y127/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X9Y127/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X9Y127/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X9Y128/INT_R.SR1END3->>IMUX7 INT_R_X9Y129/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[12] - 
wires: CLBLM_L_X10Y127/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y127/CLBLM_M_BMUX CLBLM_L_X10Y128/CLBLM_NW2A3 DSP_R_X9Y125/DSP_0_A12 DSP_R_X9Y125/DSP_IMUX47_3 DSP_R_X9Y125/DSP_NW2A3_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X9Y128/INT_INTERFACE_NW2A3 INT_L_X10Y127/LOGIC_OUTS_L21 INT_L_X10Y127/NW2BEG3 INT_L_X10Y128/NW2A3 INT_R_X9Y128/BYP_ALT3 INT_R_X9Y128/BYP_BOUNCE3 INT_R_X9Y128/IMUX47 INT_R_X9Y128/NW2END3 INT_R_X9Y129/BYP_BOUNCE_N3_3 VBRK_X29Y134/VBRK_NW2A3 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X9Y125/DSP_R.DSP_IMUX47_3->DSP_0_A12 INT_L_X10Y127/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X9Y128/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X9Y128/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X9Y128/INT_R.NW2END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[11] - 
wires: CLBLM_L_X10Y127/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y127/CLBLM_M_AMUX CLBLM_L_X10Y127/CLBLM_WL1END1 DSP_R_X9Y125/DSP_0_A11 DSP_R_X9Y125/DSP_IMUX17_2 DSP_R_X9Y125/DSP_WL1END1_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X9Y127/INT_INTERFACE_WL1END1 INT_L_X10Y127/LOGIC_OUTS_L20 INT_L_X10Y127/WL1BEG1 INT_R_X9Y126/FAN_BOUNCE_S3_6 INT_R_X9Y127/FAN_ALT6 INT_R_X9Y127/FAN_BOUNCE6 INT_R_X9Y127/IMUX17 INT_R_X9Y127/WL1END1 VBRK_X29Y133/VBRK_WL1END1 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X9Y125/DSP_R.DSP_IMUX17_2->DSP_0_A11 INT_L_X10Y127/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X9Y127/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X9Y127/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X9Y127/INT_R.WL1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[10] - 
wires: CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y126/CLBLM_M_DMUX CLBLM_L_X10Y127/CLBLM_WR1END2 DSP_R_X9Y125/DSP_0_A10 DSP_R_X9Y125/DSP_IMUX21_2 DSP_R_X9Y125/DSP_WR1END2_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X9Y127/INT_INTERFACE_WR1END2 INT_L_X10Y126/LOGIC_OUTS_L23 INT_L_X10Y126/NR1BEG1 INT_L_X10Y127/NR1END1 INT_L_X10Y127/WR1BEG2 INT_R_X9Y127/IMUX21 INT_R_X9Y127/WR1END2 VBRK_X29Y133/VBRK_WR1END2 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X9Y125/DSP_R.DSP_IMUX21_2->DSP_0_A10 INT_L_X10Y126/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X10Y127/INT_L.NR1END1->>WR1BEG2 INT_R_X9Y127/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[9] - 
wires: CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS6 CLBLM_L_X10Y126/CLBLM_M_CQ CLBLM_L_X10Y127/CLBLM_NW2A2 DSP_R_X9Y125/DSP_0_A9 DSP_R_X9Y125/DSP_IMUX19_2 DSP_R_X9Y125/DSP_NW2A2_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X9Y127/INT_INTERFACE_NW2A2 INT_L_X10Y126/LOGIC_OUTS_L6 INT_L_X10Y126/NW2BEG2 INT_L_X10Y127/NW2A2 INT_R_X9Y127/IMUX19 INT_R_X9Y127/NW2END2 VBRK_X29Y133/VBRK_NW2A2 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_R_X9Y125/DSP_R.DSP_IMUX19_2->DSP_0_A9 INT_L_X10Y126/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X9Y127/INT_R.NW2END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[8] - 
wires: CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y126/CLBLM_M_BQ CLBLM_L_X10Y128/CLBLM_NW2A0 DSP_R_X9Y125/DSP_0_A8 DSP_R_X9Y125/DSP_IMUX23_2 DSP_R_X9Y125/DSP_NW2A0_3 INT_INTERFACE_R_X9Y127/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X9Y128/INT_INTERFACE_NW2A0 INT_L_X10Y126/LOGIC_OUTS_L5 INT_L_X10Y126/NL1BEG0 INT_L_X10Y126/NL1END_S3_0 INT_L_X10Y127/NL1END0 INT_L_X10Y127/NW2BEG0 INT_L_X10Y128/NW2A0 INT_R_X9Y127/IMUX23 INT_R_X9Y127/NW2END_S0_0 INT_R_X9Y128/NW2END0 VBRK_X29Y134/VBRK_NW2A0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_R_X9Y125/DSP_R.DSP_IMUX23_2->DSP_0_A8 INT_L_X10Y126/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X10Y127/INT_L.NL1END0->>NW2BEG0 INT_R_X9Y127/INT_R.NW2END_S0_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[7] - 
wires: CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y126/CLBLM_M_AQ CLBLM_L_X10Y127/CLBLM_NW2A0 DSP_R_X9Y125/DSP_0_A7 DSP_R_X9Y125/DSP_IMUX17_1 DSP_R_X9Y125/DSP_NW2A0_2 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X9Y127/INT_INTERFACE_NW2A0 INT_L_X10Y126/LOGIC_OUTS_L4 INT_L_X10Y126/NW2BEG0 INT_L_X10Y127/NW2A0 INT_L_X8Y125/ER1BEG_S0 INT_L_X8Y125/SW2END3 INT_L_X8Y126/ER1BEG0 INT_L_X8Y126/SW2END_N0_3 INT_R_X9Y125/SW2A3 INT_R_X9Y126/ER1END0 INT_R_X9Y126/IMUX17 INT_R_X9Y126/NW2END_S0_0 INT_R_X9Y126/SW2BEG3 INT_R_X9Y127/NW2END0 VBRK_X29Y133/VBRK_NW2A0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_R_X9Y125/DSP_R.DSP_IMUX17_1->DSP_0_A7 INT_L_X10Y126/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X8Y125/INT_L.SW2END3->>ER1BEG_S0 INT_R_X9Y126/INT_R.ER1END0->>IMUX17 INT_R_X9Y126/INT_R.NW2END_S0_0->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[6] - 
wires: CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS7 CLBLM_L_X10Y125/CLBLM_M_DQ CLBLM_L_X10Y126/CLBLM_NW2A3 DSP_R_X9Y125/DSP_0_A6 DSP_R_X9Y125/DSP_IMUX21_1 DSP_R_X9Y125/DSP_NW2A3_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X9Y126/INT_INTERFACE_NW2A3 INT_L_X10Y125/LOGIC_OUTS_L7 INT_L_X10Y125/NW2BEG3 INT_L_X10Y126/NW2A3 INT_R_X9Y126/IMUX21 INT_R_X9Y126/NW2END3 VBRK_X29Y132/VBRK_NW2A3 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_R_X9Y125/DSP_R.DSP_IMUX21_1->DSP_0_A6 INT_L_X10Y125/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X9Y126/INT_R.NW2END3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[5] - 
wires: CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS6 CLBLM_L_X10Y125/CLBLM_M_CQ CLBLM_L_X10Y126/CLBLM_NW2A2 DSP_R_X9Y125/DSP_0_A5 DSP_R_X9Y125/DSP_IMUX19_1 DSP_R_X9Y125/DSP_NW2A2_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X9Y126/INT_INTERFACE_NW2A2 INT_L_X10Y125/LOGIC_OUTS_L6 INT_L_X10Y125/NW2BEG2 INT_L_X10Y126/NW2A2 INT_R_X9Y126/IMUX19 INT_R_X9Y126/NW2END2 VBRK_X29Y132/VBRK_NW2A2 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_R_X9Y125/DSP_R.DSP_IMUX19_1->DSP_0_A5 INT_L_X10Y125/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X9Y126/INT_R.NW2END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[4] - 
wires: CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y125/CLBLM_M_BMUX CLBLM_L_X10Y126/CLBLM_WR1END3 DSP_R_X9Y125/DSP_0_A4 DSP_R_X9Y125/DSP_IMUX23_1 DSP_R_X9Y125/DSP_WR1END3_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X9Y126/INT_INTERFACE_WR1END3 INT_L_X10Y125/LOGIC_OUTS_L21 INT_L_X10Y125/NL1BEG2 INT_L_X10Y126/NL1END2 INT_L_X10Y126/WR1BEG3 INT_R_X9Y126/IMUX23 INT_R_X9Y126/WR1END3 VBRK_X29Y132/VBRK_WR1END3 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X9Y125/DSP_R.DSP_IMUX23_1->DSP_0_A4 INT_L_X10Y125/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X10Y126/INT_L.NL1END2->>WR1BEG3 INT_R_X9Y126/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[3] - 
wires: CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y125/CLBLM_M_AMUX CLBLM_L_X10Y125/CLBLM_WL1END1 DSP_R_X9Y125/DSP_0_A3 DSP_R_X9Y125/DSP_IMUX17_0 DSP_R_X9Y125/DSP_WL1END1_0 HCLK_R_X26Y130/HCLK_FAN_BOUNCE_S3_6 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X9Y125/INT_INTERFACE_WL1END1 INT_L_X10Y125/LOGIC_OUTS_L20 INT_L_X10Y125/WL1BEG1 INT_R_X9Y124/FAN_BOUNCE_S3_6 INT_R_X9Y125/FAN_ALT6 INT_R_X9Y125/FAN_BOUNCE6 INT_R_X9Y125/IMUX17 INT_R_X9Y125/WL1END1 VBRK_X29Y131/VBRK_WL1END1 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X9Y125/DSP_R.DSP_IMUX17_0->DSP_0_A3 INT_L_X10Y125/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X9Y125/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X9Y125/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X9Y125/INT_R.WL1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multOp[2] - 
wires: CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y125/CLBLM_L_BMUX CLBLM_L_X10Y125/CLBLM_WL1END2 DSP_R_X9Y125/DSP_0_A2 DSP_R_X9Y125/DSP_IMUX21_0 DSP_R_X9Y125/DSP_WL1END2_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X9Y125/INT_INTERFACE_WL1END2 INT_L_X10Y125/LOGIC_OUTS_L17 INT_L_X10Y125/WL1BEG2 INT_R_X9Y125/IMUX21 INT_R_X9Y125/WL1END2 VBRK_X29Y131/VBRK_WL1END2 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X9Y125/DSP_R.DSP_IMUX21_0->DSP_0_A2 INT_L_X10Y125/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X9Y125/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VCC_2 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 49, 

x2_a_reg_i_2_n_0 - 
wires: CLBLM_L_X10Y127/CLBLM_M_COUT CLBLM_L_X10Y127/CLBLM_M_COUT_N CLBLM_L_X10Y128/CLBLM_M_CIN 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_7_n_6 - 
wires: CLBLM_L_X10Y128/CLBLM_IMUX4 CLBLM_L_X10Y128/CLBLM_M_A6 CLBLM_L_X10Y129/CLBLM_EL1BEG2 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y128/CLBLM_M_BMUX DSP_R_X9Y125/DSP_EL1BEG2_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_EL1BEG2 INT_L_X10Y128/IMUX_L4 INT_L_X10Y128/SL1END2 INT_L_X10Y129/EL1END2 INT_L_X10Y129/SL1BEG2 INT_L_X8Y128/LOGIC_OUTS_L21 INT_L_X8Y128/NE2BEG3 INT_L_X8Y129/NE2A3 INT_R_X9Y129/EL1BEG2 INT_R_X9Y129/NE2END3 VBRK_X29Y135/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y128/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y128/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y128/INT_L.SL1END2->>IMUX_L4 INT_L_X10Y129/INT_L.EL1END2->>SL1BEG2 INT_L_X8Y128/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_R_X9Y129/INT_R.NE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_35_n_7 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX38 CLBLM_L_X10Y126/CLBLM_M_D3 CLBLM_L_X10Y127/CLBLM_IMUX11 CLBLM_L_X10Y127/CLBLM_M_A4 CLBLM_L_X10Y128/CLBLM_EL1BEG1 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y127/CLBLM_M_AMUX DSP_R_X9Y125/DSP_EL1BEG1_3 INT_INTERFACE_R_X9Y128/INT_INTERFACE_EL1BEG1 INT_L_X10Y126/IMUX_L38 INT_L_X10Y126/SR1END2 INT_L_X10Y127/IMUX_L11 INT_L_X10Y127/SL1END1 INT_L_X10Y127/SR1BEG2 INT_L_X10Y128/EL1END1 INT_L_X10Y128/SL1BEG1 INT_L_X8Y127/LOGIC_OUTS_L20 INT_L_X8Y127/NE2BEG2 INT_L_X8Y128/NE2A2 INT_R_X9Y128/EL1BEG1 INT_R_X9Y128/NE2END2 VBRK_X29Y134/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y127/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y126/INT_L.SR1END2->>IMUX_L38 INT_L_X10Y127/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y127/INT_L.SL1END1->>SR1BEG2 INT_L_X10Y128/INT_L.EL1END1->>SL1BEG1 INT_L_X8Y127/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X9Y128/INT_R.NE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_38_n_4 - 
wires: CLBLM_L_X10Y126/CLBLM_ER1BEG1 CLBLM_L_X10Y126/CLBLM_IMUX43 CLBLM_L_X10Y126/CLBLM_M_D6 CLBLM_L_X10Y127/CLBLM_IMUX8 CLBLM_L_X10Y127/CLBLM_M_A5 CLBLM_L_X10Y127/CLBLM_NE2A0 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y126/CLBLM_L_DMUX DSP_R_X9Y125/DSP_ER1BEG1_1 DSP_R_X9Y125/DSP_NE2A0_2 INT_INTERFACE_R_X9Y126/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y127/INT_INTERFACE_NE2A0 INT_L_X10Y126/ER1END1 INT_L_X10Y126/IMUX_L43 INT_L_X10Y126/NE2END_S3_0 INT_L_X10Y127/IMUX_L8 INT_L_X10Y127/NE2END0 INT_L_X8Y126/EL1BEG0 INT_L_X8Y126/LOGIC_OUTS_L19 INT_R_X9Y125/EL1END_S3_0 INT_R_X9Y126/EL1END0 INT_R_X9Y126/ER1BEG1 INT_R_X9Y126/NE2BEG0 INT_R_X9Y127/NE2A0 VBRK_X29Y132/VBRK_ER1BEG1 VBRK_X29Y133/VBRK_NE2A0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y126/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y126/INT_L.ER1END1->>IMUX_L43 INT_L_X10Y127/INT_L.NE2END0->>IMUX_L8 INT_L_X8Y126/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X9Y126/INT_R.EL1END0->>ER1BEG1 INT_R_X9Y126/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_39_n_2 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX40 CLBLM_L_X10Y126/CLBLM_M_D1 CLBLM_L_X10Y127/CLBLM_IMUX2 CLBLM_L_X10Y127/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y127/CLBLM_L_BMUX CLBLM_L_X10Y127/CLBLM_M_A2 INT_L_X10Y126/IMUX_L40 INT_L_X10Y126/SL1END0 INT_L_X10Y127/IMUX_L2 INT_L_X10Y127/LOGIC_OUTS_L17 INT_L_X10Y127/SL1BEG0 INT_L_X10Y127/SR1BEG_S0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y127/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y126/INT_L.SL1END0->>IMUX_L40 INT_L_X10Y127/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X10Y127/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X10Y127/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_37_n_1 - 
wires: CLBLM_L_X10Y127/CLBLM_IMUX32 CLBLM_L_X10Y127/CLBLM_IMUX40 CLBLM_L_X10Y127/CLBLM_M_C1 CLBLM_L_X10Y127/CLBLM_M_D1 CLBLM_L_X10Y127/CLBLM_SE2A0 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y127/CLBLM_L_CMUX DSP_R_X9Y125/DSP_SE2A0_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_SE2A0 INT_L_X10Y127/IMUX_L32 INT_L_X10Y127/IMUX_L40 INT_L_X10Y127/SE2END0 INT_L_X8Y127/LOGIC_OUTS_L18 INT_L_X8Y127/NE2BEG0 INT_L_X8Y128/NE2A0 INT_R_X9Y127/NE2END_S3_0 INT_R_X9Y127/SE2A0 INT_R_X9Y128/NE2END0 INT_R_X9Y128/SE2BEG0 VBRK_X29Y133/VBRK_SE2A0 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y127/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y127/INT_L.SE2END0->>IMUX_L32 INT_L_X10Y127/INT_L.SE2END0->>IMUX_L40 INT_L_X8Y127/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_R_X9Y128/INT_R.NE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_35_n_4 - 
wires: CLBLM_L_X10Y127/CLBLM_ER1BEG1 CLBLM_L_X10Y127/CLBLM_IMUX28 CLBLM_L_X10Y127/CLBLM_IMUX43 CLBLM_L_X10Y127/CLBLM_M_C4 CLBLM_L_X10Y127/CLBLM_M_D6 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y127/CLBLM_M_DMUX DSP_R_X9Y125/DSP_ER1BEG1_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_ER1BEG1 INT_L_X10Y127/BYP_ALT4 INT_L_X10Y127/BYP_BOUNCE4 INT_L_X10Y127/ER1END1 INT_L_X10Y127/IMUX_L28 INT_L_X10Y127/IMUX_L43 INT_L_X8Y127/EL1BEG0 INT_L_X8Y127/LOGIC_OUTS_L23 INT_R_X9Y126/EL1END_S3_0 INT_R_X9Y127/EL1END0 INT_R_X9Y127/ER1BEG1 VBRK_X29Y133/VBRK_ER1BEG1 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y127/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X10Y127/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y127/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X10Y127/INT_L.ER1END1->>BYP_ALT4 INT_L_X10Y127/INT_L.ER1END1->>IMUX_L43 INT_L_X8Y127/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_R_X9Y127/INT_R.EL1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_7_n_7 - 
wires: CLBLM_L_X10Y127/CLBLM_BYP6 CLBLM_L_X10Y127/CLBLM_IMUX38 CLBLM_L_X10Y127/CLBLM_M_D3 CLBLM_L_X10Y127/CLBLM_M_DX CLBLM_L_X10Y127/CLBLM_SE2A3 CLBLM_L_X8Y128/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y128/CLBLM_M_AMUX DSP_R_X9Y125/DSP_SE2A3_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_SE2A3 INT_L_X10Y127/BYP_ALT6 INT_L_X10Y127/BYP_L6 INT_L_X10Y127/IMUX_L38 INT_L_X10Y127/SE2END3 INT_L_X8Y128/ER1BEG3 INT_L_X8Y128/LOGIC_OUTS_L20 INT_R_X9Y127/SE2A3 INT_R_X9Y128/ER1END3 INT_R_X9Y128/SE2BEG3 INT_R_X9Y129/ER1END_N3_3 VBRK_X29Y133/VBRK_SE2A3 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y128/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y127/INT_L.BYP_ALT6->>BYP_L6 INT_L_X10Y127/INT_L.SE2END3->>BYP_ALT6 INT_L_X10Y127/INT_L.SE2END3->>IMUX_L38 INT_L_X8Y128/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X9Y128/INT_R.ER1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_37_n_6 - 
wires: CLBLM_L_X10Y127/CLBLM_EL1BEG1 CLBLM_L_X10Y127/CLBLM_ER1BEG3 CLBLM_L_X10Y127/CLBLM_IMUX18 CLBLM_L_X10Y127/CLBLM_IMUX31 CLBLM_L_X10Y127/CLBLM_M_B2 CLBLM_L_X10Y127/CLBLM_M_C5 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y127/CLBLM_L_BMUX DSP_R_X9Y125/DSP_EL1BEG1_2 DSP_R_X9Y125/DSP_ER1BEG3_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y127/INT_INTERFACE_ER1BEG3 INT_L_X10Y127/EL1END1 INT_L_X10Y127/ER1END3 INT_L_X10Y127/IMUX_L18 INT_L_X10Y127/IMUX_L31 INT_L_X10Y128/ER1END_N3_3 INT_L_X8Y127/EL1BEG2 INT_L_X8Y127/LOGIC_OUTS_L17 INT_R_X9Y127/EL1BEG1 INT_R_X9Y127/EL1END2 INT_R_X9Y127/ER1BEG3 VBRK_X29Y133/VBRK_EL1BEG1 VBRK_X29Y133/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y127/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y127/INT_L.EL1END1->>IMUX_L18 INT_L_X10Y127/INT_L.ER1END3->>IMUX_L31 INT_L_X8Y127/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X9Y127/INT_R.EL1END2->>EL1BEG1 INT_R_X9Y127/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_35_n_5 - 
wires: CLBLM_L_X10Y127/CLBLM_EL1BEG0 CLBLM_L_X10Y127/CLBLM_ER1BEG2 CLBLM_L_X10Y127/CLBLM_IMUX17 CLBLM_L_X10Y127/CLBLM_IMUX29 CLBLM_L_X10Y127/CLBLM_M_B3 CLBLM_L_X10Y127/CLBLM_M_C2 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y127/CLBLM_M_CMUX DSP_R_X9Y125/DSP_EL1BEG0_2 DSP_R_X9Y125/DSP_ER1BEG2_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y127/INT_INTERFACE_ER1BEG2 INT_L_X10Y126/EL1END_S3_0 INT_L_X10Y127/EL1END0 INT_L_X10Y127/ER1END2 INT_L_X10Y127/IMUX_L17 INT_L_X10Y127/IMUX_L29 INT_L_X8Y127/ER1BEG1 INT_L_X8Y127/LOGIC_OUTS_L22 INT_R_X9Y127/EL1BEG0 INT_R_X9Y127/ER1BEG2 INT_R_X9Y127/ER1END1 VBRK_X29Y133/VBRK_EL1BEG0 VBRK_X29Y133/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y127/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y127/INT_L.EL1END0->>IMUX_L17 INT_L_X10Y127/INT_L.ER1END2->>IMUX_L29 INT_L_X8Y127/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_R_X9Y127/INT_R.ER1END1->>EL1BEG0 INT_R_X9Y127/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_37_n_7 - 
wires: CLBLM_L_X10Y127/CLBLM_EL1BEG2 CLBLM_L_X10Y127/CLBLM_IMUX1 CLBLM_L_X10Y127/CLBLM_IMUX27 CLBLM_L_X10Y127/CLBLM_M_A3 CLBLM_L_X10Y127/CLBLM_M_B4 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y127/CLBLM_L_AMUX DSP_R_X9Y125/DSP_EL1BEG2_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_EL1BEG2 INT_L_X10Y127/EL1END2 INT_L_X10Y127/FAN_ALT5 INT_L_X10Y127/FAN_BOUNCE5 INT_L_X10Y127/IMUX_L1 INT_L_X10Y127/IMUX_L27 INT_L_X8Y127/ER1BEG3 INT_L_X8Y127/LOGIC_OUTS_L16 INT_R_X9Y127/EL1BEG2 INT_R_X9Y127/ER1END3 INT_R_X9Y128/ER1END_N3_3 VBRK_X29Y133/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y127/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y127/INT_L.EL1END2->>FAN_ALT5 INT_L_X10Y127/INT_L.EL1END2->>IMUX_L27 INT_L_X10Y127/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y127/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X8Y127/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X9Y127/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_35_n_6 - 
wires: CLBLM_L_X10Y127/CLBLM_IMUX15 CLBLM_L_X10Y127/CLBLM_IMUX7 CLBLM_L_X10Y127/CLBLM_M_A1 CLBLM_L_X10Y127/CLBLM_M_B1 CLBLM_L_X10Y129/CLBLM_SE4C3 CLBLM_L_X8Y127/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y127/CLBLM_M_BMUX DSP_R_X9Y125/DSP_SE4C3_4 INT_INTERFACE_R_X9Y129/INT_INTERFACE_SE4C3 INT_L_X10Y127/IMUX_L15 INT_L_X10Y127/IMUX_L7 INT_L_X10Y127/SS2END3 INT_L_X10Y128/SS2A3 INT_L_X10Y128/SS2END_N0_3 INT_L_X10Y129/SE6END3 INT_L_X10Y129/SS2BEG3 INT_L_X8Y127/LOGIC_OUTS_L21 INT_L_X8Y127/NN6BEG3 INT_L_X8Y128/NN6A3 INT_L_X8Y129/NN6B3 INT_L_X8Y130/NN6C3 INT_L_X8Y131/NN6D3 INT_L_X8Y132/NN6E3 INT_L_X8Y133/NN6END3 INT_L_X8Y133/SE6BEG3 INT_R_X9Y129/SE6E3 INT_R_X9Y130/SE6D3 INT_R_X9Y131/SE6C3 INT_R_X9Y132/SE6B3 INT_R_X9Y133/SE6A3 VBRK_X29Y135/VBRK_SE4C3 
pips: CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y127/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y127/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y127/INT_L.SS2END3->>IMUX_L15 INT_L_X10Y127/INT_L.SS2END3->>IMUX_L7 INT_L_X10Y129/INT_L.SE6END3->>SS2BEG3 INT_L_X8Y127/INT_L.LOGIC_OUTS_L21->>NN6BEG3 INT_L_X8Y133/INT_L.NN6END3->>SE6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_15_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP6 CLBLM_L_X10Y126/CLBLM_IMUX45 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y126/CLBLM_M_CMUX CLBLM_L_X10Y126/CLBLM_M_D2 CLBLM_L_X10Y126/CLBLM_M_DX INT_L_X10Y126/BYP_ALT6 INT_L_X10Y126/BYP_L6 INT_L_X10Y126/IMUX_L45 INT_L_X10Y126/LOGIC_OUTS_L22 INT_L_X10Y126/NL1BEG_N3 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y126/INT_L.BYP_ALT6->>BYP_L6 INT_L_X10Y126/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X10Y126/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X10Y126/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_40_n_4 - 
wires: CLBLM_L_X10Y126/CLBLM_ER1BEG3 CLBLM_L_X10Y126/CLBLM_IMUX31 CLBLM_L_X10Y126/CLBLM_M_C5 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y126/CLBLM_M_DMUX DSP_R_X9Y125/DSP_ER1BEG3_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_ER1BEG3 INT_L_X10Y126/ER1END3 INT_L_X10Y126/IMUX_L31 INT_L_X10Y127/ER1END_N3_3 INT_L_X8Y126/ER1BEG2 INT_L_X8Y126/LOGIC_OUTS_L23 INT_R_X9Y126/ER1BEG3 INT_R_X9Y126/ER1END2 VBRK_X29Y132/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y126/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X10Y126/INT_L.ER1END3->>IMUX_L31 INT_L_X8Y126/INT_L.LOGIC_OUTS_L23->>ER1BEG2 INT_R_X9Y126/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_38_n_5 - 
wires: CLBLM_L_X10Y126/CLBLM_ER1BEG0 CLBLM_L_X10Y126/CLBLM_IMUX32 CLBLM_L_X10Y126/CLBLM_M_C1 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y126/CLBLM_L_CMUX DSP_R_X9Y125/DSP_ER1BEG0_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_ER1BEG0 INT_L_X10Y126/ER1END0 INT_L_X10Y126/IMUX_L32 INT_L_X8Y125/EL1BEG3 INT_L_X8Y126/EL1BEG_N3 INT_L_X8Y126/LOGIC_OUTS_L18 INT_R_X9Y125/EL1END3 INT_R_X9Y125/ER1BEG_S0 INT_R_X9Y126/ER1BEG0 VBRK_X29Y132/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y126/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y126/INT_L.ER1END0->>IMUX_L32 INT_L_X8Y126/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X9Y125/INT_R.EL1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_39_n_7 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX28 CLBLM_L_X10Y126/CLBLM_M_C4 CLBLM_L_X10Y127/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y127/CLBLM_L_AMUX INT_L_X10Y126/IMUX_L28 INT_L_X10Y126/SL1END2 INT_L_X10Y127/LOGIC_OUTS_L16 INT_L_X10Y127/SL1BEG2 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y127/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y126/INT_L.SL1END2->>IMUX_L28 INT_L_X10Y127/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_16_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP3 CLBLM_L_X10Y126/CLBLM_IMUX29 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y126/CLBLM_M_BMUX CLBLM_L_X10Y126/CLBLM_M_C2 CLBLM_L_X10Y126/CLBLM_M_CX INT_L_X10Y126/BYP_ALT3 INT_L_X10Y126/BYP_L3 INT_L_X10Y126/FAN_ALT3 INT_L_X10Y126/FAN_BOUNCE3 INT_L_X10Y126/IMUX_L29 INT_L_X10Y126/LOGIC_OUTS_L21 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y126/INT_L.BYP_ALT3->>BYP_L3 INT_L_X10Y126/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y126/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X10Y126/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X10Y126/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_40_n_5 - 
wires: CLBLM_L_X10Y126/CLBLM_EL1BEG0 CLBLM_L_X10Y126/CLBLM_IMUX17 CLBLM_L_X10Y126/CLBLM_M_B3 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y126/CLBLM_M_CMUX DSP_R_X9Y125/DSP_EL1BEG0_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_EL1BEG0 INT_L_X10Y125/EL1END_S3_0 INT_L_X10Y126/EL1END0 INT_L_X10Y126/IMUX_L17 INT_L_X8Y126/ER1BEG1 INT_L_X8Y126/LOGIC_OUTS_L22 INT_R_X9Y126/EL1BEG0 INT_R_X9Y126/ER1END1 VBRK_X29Y132/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y126/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y126/INT_L.EL1END0->>IMUX_L17 INT_L_X8Y126/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_R_X9Y126/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_38_n_6 - 
wires: CLBLM_L_X10Y126/CLBLM_EL1BEG3 CLBLM_L_X10Y126/CLBLM_IMUX15 CLBLM_L_X10Y126/CLBLM_M_B1 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y126/CLBLM_L_BMUX DSP_R_X9Y125/DSP_EL1BEG3_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_EL1BEG3 INT_L_X10Y126/EL1END3 INT_L_X10Y126/IMUX_L15 INT_L_X8Y126/ER1BEG_S0 INT_L_X8Y126/LOGIC_OUTS_L17 INT_L_X8Y127/ER1BEG0 INT_R_X9Y126/EL1BEG3 INT_R_X9Y127/EL1BEG_N3 INT_R_X9Y127/ER1END0 VBRK_X29Y132/VBRK_EL1BEG3 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y126/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y126/INT_L.EL1END3->>IMUX_L15 INT_L_X8Y126/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_R_X9Y127/INT_R.ER1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_41_n_4 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX18 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y126/CLBLM_L_DMUX CLBLM_L_X10Y126/CLBLM_M_B2 INT_L_X10Y126/IMUX_L18 INT_L_X10Y126/LOGIC_OUTS_L19 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y126/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y126/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_17_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP4 CLBLM_L_X10Y126/CLBLM_IMUX24 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y126/CLBLM_M_AMUX CLBLM_L_X10Y126/CLBLM_M_B5 CLBLM_L_X10Y126/CLBLM_M_BX INT_L_X10Y126/BYP_ALT4 INT_L_X10Y126/BYP_L4 INT_L_X10Y126/FAN_ALT7 INT_L_X10Y126/FAN_BOUNCE7 INT_L_X10Y126/IMUX_L24 INT_L_X10Y126/LOGIC_OUTS_L20 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y126/INT_L.BYP_ALT4->>BYP_L4 INT_L_X10Y126/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y126/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X10Y126/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X10Y126/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_40_n_6 - 
wires: CLBLM_L_X10Y126/CLBLM_EL1BEG1 CLBLM_L_X10Y126/CLBLM_IMUX2 CLBLM_L_X10Y126/CLBLM_M_A2 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y126/CLBLM_M_BMUX DSP_R_X9Y125/DSP_EL1BEG1_1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_EL1BEG1 INT_L_X10Y126/EL1END1 INT_L_X10Y126/IMUX_L2 INT_L_X8Y126/EL1BEG2 INT_L_X8Y126/LOGIC_OUTS_L21 INT_R_X9Y126/EL1BEG1 INT_R_X9Y126/EL1END2 VBRK_X29Y132/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y126/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y126/INT_L.EL1END1->>IMUX_L2 INT_L_X8Y126/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_R_X9Y126/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_38_n_7 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX11 CLBLM_L_X10Y126/CLBLM_M_A4 CLBLM_L_X10Y127/CLBLM_NE2A1 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y126/CLBLM_L_AMUX DSP_R_X9Y125/DSP_NE2A1_2 INT_INTERFACE_R_X9Y127/INT_INTERFACE_NE2A1 INT_L_X10Y126/IMUX_L11 INT_L_X10Y126/SL1END1 INT_L_X10Y127/NE2END1 INT_L_X10Y127/SL1BEG1 INT_L_X8Y126/EL1BEG1 INT_L_X8Y126/LOGIC_OUTS_L16 INT_R_X9Y126/EL1END1 INT_R_X9Y126/NE2BEG1 INT_R_X9Y127/NE2A1 VBRK_X29Y133/VBRK_NE2A1 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y126/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y126/INT_L.SL1END1->>IMUX_L11 INT_L_X10Y127/INT_L.NE2END1->>SL1BEG1 INT_L_X8Y126/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X9Y126/INT_R.EL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_41_n_5 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX1 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y126/CLBLM_L_CMUX CLBLM_L_X10Y126/CLBLM_M_A3 INT_L_X10Y126/IMUX_L1 INT_L_X10Y126/LOGIC_OUTS_L18 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y126/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y126/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_18_n_0 - 
wires: CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y125/CLBLM_M_DMUX CLBLM_L_X10Y126/CLBLM_BYP1 CLBLM_L_X10Y126/CLBLM_IMUX8 CLBLM_L_X10Y126/CLBLM_M_A5 CLBLM_L_X10Y126/CLBLM_M_AX INT_L_X10Y125/LOGIC_OUTS_L23 INT_L_X10Y125/NL1BEG0 INT_L_X10Y125/NL1END_S3_0 INT_L_X10Y125/NR1BEG1 INT_L_X10Y126/BYP_ALT1 INT_L_X10Y126/BYP_L1 INT_L_X10Y126/GFAN0 INT_L_X10Y126/IMUX_L8 INT_L_X10Y126/NL1END0 INT_L_X10Y126/NR1END1 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y125/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X10Y125/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X10Y126/INT_L.BYP_ALT1->>BYP_L1 INT_L_X10Y126/INT_L.GFAN0->>BYP_ALT1 INT_L_X10Y126/INT_L.NL1END0->>IMUX_L8 INT_L_X10Y126/INT_L.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_40_n_7 - 
wires: CLBLM_L_X10Y125/CLBLM_IMUX38 CLBLM_L_X10Y125/CLBLM_M_D3 CLBLM_L_X10Y125/CLBLM_SE2A3 CLBLM_L_X8Y126/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y126/CLBLM_M_AMUX DSP_R_X9Y125/DSP_SE2A3_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_SE2A3 INT_L_X10Y125/IMUX_L38 INT_L_X10Y125/SE2END3 INT_L_X8Y126/ER1BEG3 INT_L_X8Y126/LOGIC_OUTS_L20 INT_R_X9Y125/SE2A3 INT_R_X9Y126/ER1END3 INT_R_X9Y126/SE2BEG3 INT_R_X9Y127/ER1END_N3_3 VBRK_X29Y131/VBRK_SE2A3 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y126/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y125/INT_L.SE2END3->>IMUX_L38 INT_L_X8Y126/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X9Y126/INT_R.ER1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_42_n_4 - 
wires: CLBLM_L_X10Y125/CLBLM_ER1BEG3 CLBLM_L_X10Y125/CLBLM_IMUX47 CLBLM_L_X10Y125/CLBLM_M_D5 CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y125/CLBLM_L_DMUX DSP_R_X9Y125/DSP_ER1BEG3_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_ER1BEG3 INT_L_X10Y125/ER1END3 INT_L_X10Y125/IMUX_L47 INT_L_X10Y126/ER1END_N3_3 INT_L_X8Y125/ER1BEG2 INT_L_X8Y125/LOGIC_OUTS_L19 INT_R_X9Y125/ER1BEG3 INT_R_X9Y125/ER1END2 VBRK_X29Y131/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y125/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y125/INT_L.ER1END3->>IMUX_L47 INT_L_X8Y125/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X9Y125/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_41_n_6 - 
wires: CLBLM_L_X10Y125/CLBLM_IMUX44 CLBLM_L_X10Y125/CLBLM_M_D4 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y126/CLBLM_L_BMUX INT_L_X10Y125/IMUX_L44 INT_L_X10Y125/SR1END1 INT_L_X10Y126/LOGIC_OUTS_L17 INT_L_X10Y126/SR1BEG1 INT_L_X10Y126/SR1BEG_S0 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y126/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y125/INT_L.SR1END1->>IMUX_L44 INT_L_X10Y126/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X10Y126/INT_L.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_3_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_M_COUT CLBLM_L_X10Y126/CLBLM_M_COUT_N CLBLM_L_X10Y127/CLBLM_M_CIN 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_23_n_0 - 
wires: CLBLM_L_X10Y125/CLBLM_BYP6 CLBLM_L_X10Y125/CLBLM_IMUX40 CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y125/CLBLM_M_CMUX CLBLM_L_X10Y125/CLBLM_M_D1 CLBLM_L_X10Y125/CLBLM_M_DX INT_L_X10Y125/BYP_ALT6 INT_L_X10Y125/BYP_L6 INT_L_X10Y125/IMUX_L40 INT_L_X10Y125/LOGIC_OUTS_L22 INT_L_X10Y125/NL1BEG_N3 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y125/INT_L.BYP_ALT6->>BYP_L6 INT_L_X10Y125/INT_L.LOGIC_OUTS_L22->>IMUX_L40 INT_L_X10Y125/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X10Y125/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_42_n_5 - 
wires: CLBLM_L_X10Y125/CLBLM_EL1BEG0 CLBLM_L_X10Y125/CLBLM_IMUX32 CLBLM_L_X10Y125/CLBLM_M_C1 CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y125/CLBLM_L_CMUX DSP_R_X9Y125/DSP_EL1BEG0_0 HCLK_L_X31Y130/HCLK_EL1END_S3_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_EL1BEG0 INT_L_X10Y124/EL1END_S3_0 INT_L_X10Y125/EL1END0 INT_L_X10Y125/IMUX_L32 INT_L_X8Y125/ER1BEG1 INT_L_X8Y125/LOGIC_OUTS_L18 INT_R_X9Y125/EL1BEG0 INT_R_X9Y125/ER1END1 VBRK_X29Y131/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y125/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y125/INT_L.EL1END0->>IMUX_L32 INT_L_X8Y125/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X9Y125/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_41_n_7 - 
wires: CLBLM_L_X10Y125/CLBLM_IMUX31 CLBLM_L_X10Y125/CLBLM_M_C5 CLBLM_L_X10Y126/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y126/CLBLM_L_AMUX INT_L_X10Y125/IMUX_L31 INT_L_X10Y125/SR1END3 INT_L_X10Y126/LOGIC_OUTS_L16 INT_L_X10Y126/SR1BEG3 INT_L_X10Y126/SR1END_N3_3 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y126/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y125/INT_L.SR1END3->>IMUX_L31 INT_L_X10Y126/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_24_n_0 - 
wires: CLBLM_L_X10Y125/CLBLM_BYP3 CLBLM_L_X10Y125/CLBLM_ER1BEG2 CLBLM_L_X10Y125/CLBLM_M_CX CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y125/CLBLM_M_C DSP_R_X9Y125/DSP_ER1BEG2_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_ER1BEG2 INT_L_X10Y125/BYP_ALT3 INT_L_X10Y125/BYP_L3 INT_L_X10Y125/ER1END2 INT_L_X8Y125/EL1BEG1 INT_L_X8Y125/LOGIC_OUTS_L14 INT_R_X9Y125/EL1END1 INT_R_X9Y125/ER1BEG2 VBRK_X29Y131/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y125/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y125/INT_L.BYP_ALT3->>BYP_L3 INT_L_X10Y125/INT_L.ER1END2->>BYP_ALT3 INT_L_X8Y125/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_R_X9Y125/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_5_n_4 - 
wires: CLBLM_L_X10Y125/CLBLM_IMUX22 CLBLM_L_X10Y125/CLBLM_IMUX24 CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y125/CLBLM_L_DMUX CLBLM_L_X10Y125/CLBLM_M_B5 CLBLM_L_X10Y125/CLBLM_M_C3 CLBLM_L_X10Y125/CLBLM_WW2A1 CLBLM_L_X8Y125/CLBLM_IMUX28 CLBLM_L_X8Y125/CLBLM_M_C4 DSP_R_X9Y125/DSP_WW2A1_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_WW2A1 INT_L_X10Y125/BYP_ALT4 INT_L_X10Y125/BYP_BOUNCE4 INT_L_X10Y125/FAN_ALT7 INT_L_X10Y125/FAN_BOUNCE7 INT_L_X10Y125/IMUX_L22 INT_L_X10Y125/IMUX_L24 INT_L_X10Y125/LOGIC_OUTS_L19 INT_L_X10Y125/WW2BEG1 INT_L_X8Y125/IMUX_L28 INT_L_X8Y125/WW2END1 INT_R_X9Y125/WW2A1 VBRK_X29Y131/VBRK_WW2A1 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y125/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y125/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y125/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y125/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X10Y125/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X10Y125/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y125/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X10Y125/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 INT_L_X10Y125/INT_L.LOGIC_OUTS_L19->>WW2BEG1 INT_L_X8Y125/INT_L.WW2END1->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_42_n_6 - 
wires: CLBLM_L_X10Y125/CLBLM_EL1BEG1 CLBLM_L_X10Y125/CLBLM_IMUX18 CLBLM_L_X10Y125/CLBLM_IMUX28 CLBLM_L_X10Y125/CLBLM_M_B2 CLBLM_L_X10Y125/CLBLM_M_C4 CLBLM_L_X10Y126/CLBLM_NE2A2 CLBLM_L_X8Y125/CLBLM_IMUX22 CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y125/CLBLM_L_BMUX CLBLM_L_X8Y125/CLBLM_M_C3 DSP_R_X9Y125/DSP_EL1BEG1_0 DSP_R_X9Y125/DSP_NE2A2_1 INT_INTERFACE_R_X9Y125/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y126/INT_INTERFACE_NE2A2 INT_L_X10Y125/EL1END1 INT_L_X10Y125/IMUX_L18 INT_L_X10Y125/IMUX_L28 INT_L_X10Y125/SL1END2 INT_L_X10Y126/NE2END2 INT_L_X10Y126/SL1BEG2 INT_L_X8Y125/EL1BEG2 INT_L_X8Y125/IMUX_L22 INT_L_X8Y125/LOGIC_OUTS_L17 INT_R_X9Y125/EL1BEG1 INT_R_X9Y125/EL1END2 INT_R_X9Y125/NE2BEG2 INT_R_X9Y126/NE2A2 VBRK_X29Y131/VBRK_EL1BEG1 VBRK_X29Y132/VBRK_NE2A2 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y125/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y125/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y125/INT_L.EL1END1->>IMUX_L18 INT_L_X10Y125/INT_L.SL1END2->>IMUX_L28 INT_L_X10Y126/INT_L.NE2END2->>SL1BEG2 INT_L_X8Y125/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X8Y125/INT_L.LOGIC_OUTS_L17->>IMUX_L22 INT_R_X9Y125/INT_R.EL1END2->>EL1BEG1 INT_R_X9Y125/INT_R.EL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_5_n_5 - 
wires: CLBLM_L_X10Y125/CLBLM_IMUX1 CLBLM_L_X10Y125/CLBLM_IMUX17 CLBLM_L_X10Y125/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y125/CLBLM_L_CMUX CLBLM_L_X10Y125/CLBLM_M_A3 CLBLM_L_X10Y125/CLBLM_M_B3 INT_L_X10Y125/IMUX_L1 INT_L_X10Y125/IMUX_L17 INT_L_X10Y125/LOGIC_OUTS_L18 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y125/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y125/INT_L.LOGIC_OUTS_L18->>IMUX_L1 INT_L_X10Y125/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_42_n_7 - 
wires: CLBLM_L_X10Y125/CLBLM_EL1BEG2 CLBLM_L_X10Y125/CLBLM_IMUX27 CLBLM_L_X10Y125/CLBLM_IMUX4 CLBLM_L_X10Y125/CLBLM_M_A6 CLBLM_L_X10Y125/CLBLM_M_B4 CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y125/CLBLM_L_AMUX DSP_R_X9Y125/DSP_EL1BEG2_0 INT_INTERFACE_R_X9Y125/INT_INTERFACE_EL1BEG2 INT_L_X10Y125/EL1END2 INT_L_X10Y125/IMUX_L27 INT_L_X10Y125/IMUX_L4 INT_L_X8Y125/ER1BEG3 INT_L_X8Y125/LOGIC_OUTS_L16 INT_R_X9Y125/EL1BEG2 INT_R_X9Y125/ER1END3 INT_R_X9Y126/ER1END_N3_3 VBRK_X29Y131/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y125/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y125/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y125/INT_L.EL1END2->>IMUX_L27 INT_L_X10Y125/INT_L.EL1END2->>IMUX_L4 INT_L_X8Y125/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X9Y125/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x2_a_reg_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_4_n_0 - 
wires: CLBLM_L_X10Y125/CLBLM_M_COUT CLBLM_L_X10Y125/CLBLM_M_COUT_N CLBLM_L_X10Y126/CLBLM_M_CIN 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_35_n_0 - 
wires: CLBLM_L_X8Y127/CLBLM_M_COUT CLBLM_L_X8Y127/CLBLM_M_COUT_N CLBLM_L_X8Y128/CLBLM_M_CIN 
pips: CLBLM_L_X8Y127/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_40_n_0 - 
wires: CLBLM_L_X8Y126/CLBLM_M_COUT CLBLM_L_X8Y126/CLBLM_M_COUT_N CLBLM_L_X8Y127/CLBLM_M_CIN 
pips: CLBLM_L_X8Y126/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_38_n_0 - 
wires: CLBLM_L_X8Y126/CLBLM_L_COUT CLBLM_L_X8Y126/CLBLM_L_COUT_N CLBLM_L_X8Y127/CLBLM_L_CIN 
pips: CLBLM_L_X8Y126/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_42_n_0 - 
wires: CLBLM_L_X8Y125/CLBLM_L_COUT CLBLM_L_X8Y125/CLBLM_L_COUT_N CLBLM_L_X8Y126/CLBLM_L_CIN 
pips: CLBLM_L_X8Y125/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_41_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_L_COUT CLBLM_L_X10Y126/CLBLM_L_COUT_N CLBLM_L_X10Y127/CLBLM_L_CIN 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_61_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_62_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_63_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_64_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_66_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_67_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_68_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_69_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_5_n_0 - 
wires: CLBLM_L_X10Y125/CLBLM_L_COUT CLBLM_L_X10Y125/CLBLM_L_COUT_N CLBLM_L_X10Y126/CLBLM_L_CIN 
pips: CLBLM_L_X10Y125/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_70_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP7 CLBLM_L_X10Y126/CLBLM_L_DX CLBLM_L_X10Y128/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y128/CLBLM_L_A CLBLM_L_X10Y128/CLBLM_L_AMUX INT_L_X10Y126/BYP_ALT7 INT_L_X10Y126/BYP_L7 INT_L_X10Y126/SR1END3 INT_L_X10Y127/SL1END2 INT_L_X10Y127/SR1BEG3 INT_L_X10Y127/SR1END_N3_3 INT_L_X10Y128/LOGIC_OUTS_L16 INT_L_X10Y128/SL1BEG2 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X10Y128/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X10Y128/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y126/INT_L.BYP_ALT7->>BYP_L7 INT_L_X10Y126/INT_L.SR1END3->>BYP_ALT7 INT_L_X10Y127/INT_L.SL1END2->>SR1BEG3 INT_L_X10Y128/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_71_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP2 CLBLM_L_X10Y126/CLBLM_IMUX34 CLBLM_L_X10Y126/CLBLM_L_C6 CLBLM_L_X10Y126/CLBLM_L_CX CLBLM_L_X10Y129/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y129/CLBLM_L_A INT_L_X10Y126/BYP_ALT2 INT_L_X10Y126/BYP_BOUNCE2 INT_L_X10Y126/BYP_L2 INT_L_X10Y126/FAN_ALT1 INT_L_X10Y126/FAN_BOUNCE1 INT_L_X10Y126/IMUX_L34 INT_L_X10Y126/SR1END1 INT_L_X10Y127/BYP_BOUNCE_N3_2 INT_L_X10Y127/SL1END0 INT_L_X10Y127/SR1BEG1 INT_L_X10Y128/SL1BEG0 INT_L_X10Y128/SL1END0 INT_L_X10Y129/LOGIC_OUTS_L8 INT_L_X10Y129/SL1BEG0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y129/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y126/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y126/INT_L.BYP_ALT2->>BYP_L2 INT_L_X10Y126/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X10Y126/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y126/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X10Y126/INT_L.SR1END1->>BYP_ALT2 INT_L_X10Y127/INT_L.SL1END0->>SR1BEG1 INT_L_X10Y128/INT_L.SL1END0->>SL1BEG0 INT_L_X10Y129/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_72_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP5 CLBLM_L_X10Y126/CLBLM_IMUX19 CLBLM_L_X10Y126/CLBLM_L_B2 CLBLM_L_X10Y126/CLBLM_L_BX CLBLM_L_X10Y128/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y128/CLBLM_L_B INT_L_X10Y126/BYP_ALT5 INT_L_X10Y126/BYP_L5 INT_L_X10Y126/IMUX_L19 INT_L_X10Y126/SS2END1 INT_L_X10Y127/SS2A1 INT_L_X10Y128/LOGIC_OUTS_L9 INT_L_X10Y128/SS2BEG1 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y128/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y126/INT_L.BYP_ALT5->>BYP_L5 INT_L_X10Y126/INT_L.SS2END1->>BYP_ALT5 INT_L_X10Y126/INT_L.SS2END1->>IMUX_L19 INT_L_X10Y128/INT_L.LOGIC_OUTS_L9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x2_a_reg_i_73_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_BYP0 CLBLM_L_X10Y126/CLBLM_L_AX CLBLM_L_X10Y128/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y128/CLBLM_L_C CLBLM_L_X10Y128/CLBLM_L_CMUX INT_L_X10Y126/BYP_ALT0 INT_L_X10Y126/BYP_L0 INT_L_X10Y126/SS2END0 INT_L_X10Y127/SS2A0 INT_L_X10Y128/LOGIC_OUTS_L18 INT_L_X10Y128/SS2BEG0 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y128/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X10Y128/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y126/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y126/INT_L.SS2END0->>BYP_ALT0 INT_L_X10Y128/INT_L.LOGIC_OUTS_L18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_74_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_75_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_76_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_77_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_78_n_0 - 
wires: CLBLM_L_X8Y125/CLBLM_BYP7 CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y125/CLBLM_L_DX CLBLM_L_X8Y125/CLBLM_M_A INT_L_X8Y125/BYP_ALT6 INT_L_X8Y125/BYP_ALT7 INT_L_X8Y125/BYP_BOUNCE6 INT_L_X8Y125/BYP_L7 INT_L_X8Y125/LOGIC_OUTS_L12 INT_L_X8Y125/NL1BEG_N3 INT_L_X8Y126/BYP_BOUNCE_N3_6 
pips: CLBLM_L_X8Y125/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X8Y125/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y125/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X8Y125/INT_L.BYP_ALT7->>BYP_L7 INT_L_X8Y125/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X8Y125/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y125/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_79_n_0 - 
wires: CLBLM_L_X8Y125/CLBLM_BYP2 CLBLM_L_X8Y125/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y125/CLBLM_L_CX CLBLM_L_X8Y125/CLBLM_M_B INT_L_X8Y125/BYP_ALT2 INT_L_X8Y125/BYP_ALT5 INT_L_X8Y125/BYP_BOUNCE5 INT_L_X8Y125/BYP_L2 INT_L_X8Y125/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y125/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X8Y125/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y125/INT_L.BYP_ALT2->>BYP_L2 INT_L_X8Y125/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y125/INT_L.BYP_BOUNCE5->>BYP_ALT2 INT_L_X8Y125/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_80_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_81_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_82_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_83_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_84_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_85_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX23 CLBLM_L_X10Y126/CLBLM_L_C3 CLBLM_L_X10Y128/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y128/CLBLM_L_D INT_L_X10Y126/IMUX_L23 INT_L_X10Y126/SS2END3 INT_L_X10Y127/SS2A3 INT_L_X10Y127/SS2END_N0_3 INT_L_X10Y128/LOGIC_OUTS_L11 INT_L_X10Y128/SS2BEG3 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y128/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y126/INT_L.SS2END3->>IMUX_L23 INT_L_X10Y128/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x2_a_reg_i_86_n_0 - 
wires: CLBLM_L_X10Y126/CLBLM_IMUX26 CLBLM_L_X10Y126/CLBLM_L_B4 CLBLM_L_X10Y126/CLBLM_SE2A1 CLBLM_L_X10Y127/CLBLM_SW2A1 CLBLM_L_X10Y129/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y129/CLBLM_L_B DSP_R_X9Y125/DSP_SE2A1_1 DSP_R_X9Y125/DSP_SW2A1_2 INT_INTERFACE_R_X9Y126/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y127/INT_INTERFACE_SW2A1 INT_L_X10Y126/IMUX_L26 INT_L_X10Y126/SE2END1 INT_L_X10Y127/SW2A1 INT_L_X10Y128/SL1END1 INT_L_X10Y128/SW2BEG1 INT_L_X10Y129/LOGIC_OUTS_L9 INT_L_X10Y129/SL1BEG1 INT_R_X9Y126/SE2A1 INT_R_X9Y127/SE2BEG1 INT_R_X9Y127/SW2END1 VBRK_X29Y132/VBRK_SE2A1 VBRK_X29Y133/VBRK_SW2A1 
pips: CLBLM_L_X10Y126/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y129/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y126/INT_L.SE2END1->>IMUX_L26 INT_L_X10Y128/INT_L.SL1END1->>SW2BEG1 INT_L_X10Y129/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_R_X9Y127/INT_R.SW2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X9Y127/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y127/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y130/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y130/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y130/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y130/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y130/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y130/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y130/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y130/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y130/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y130/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y130/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y130/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y130/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y130/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y130/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y130/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y128/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y128/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y130/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y130/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y130/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y130/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y130/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y130/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y129/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y129/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y129/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y129/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y129/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y129/CFF, 
TYPE: REG_INIT, 

DSP48_X0Y51/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X0Y51/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X7Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A2))+(A1*(~A6)*A2)+((~A1)*A2) , 
NAME: SLICE_X7Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))+((~A4))) , 
NAME: SLICE_X10Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5))+((~A2))) , 
NAME: SLICE_X10Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2*A5)+(A3*A1*(~A2)*(~A5))+(A3*(~A1)*A2*(~A5))+(A3*(~A1)*(~A2)*A5)+((~A3)*A2*(~A5))+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X7Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*A4)+(A5*A2*(~A3)*(~A4))+(A5*(~A2)*A3*(~A4))+(A5*(~A2)*(~A3)*A4)+((~A5)*A3*(~A4))+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X7Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1*A5)+(A3*A4*(~A1)*(~A5))+(A3*(~A4)*A2*A1*A5)+(A3*(~A4)*A2*(~A1)*(~A5))+(A3*(~A4)*(~A2)*A1*(~A5))+(A3*(~A4)*(~A2)*(~A1)*A5)+((~A3)*A4*A2*A1*A5)+((~A3)*A4*A2*(~A1)*(~A5))+((~A3)*A4*(~A2)*A1*(~A5))+((~A3)*A4*(~A2)*(~A1)*A5)+((~A3)*(~A4)*A1*(~A5))+((~A3)*(~A4)*(~A1)*A5)) , 
NAME: SLICE_X7Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y129/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A3)+((~A2)*A4*A3) , 
NAME: SLICE_X7Y129/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y129/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*A1) , 
NAME: SLICE_X7Y129/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y129/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*A4) , 
NAME: SLICE_X7Y129/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y128/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*A1) , 
NAME: SLICE_X7Y128/D5LUT, 
TYPE: LUT5, 

SLICE_X7Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*(~A6))+(A1*A2*(~A4)*A6)+(A1*(~A2)*A4*A6)+(A1*(~A2)*(~A4)*(~A6))+((~A1)*A2*A4*A6)+((~A1)*A2*(~A4)*(~A6))+((~A1)*(~A2)*A4*(~A6))+((~A1)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X7Y129/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*(~A5))+(A2*A4*(~A3)*A5)+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*A5)+((~A2)*A4*(~A3)*(~A5))+((~A2)*(~A4)*A3*(~A5))+((~A2)*(~A4)*(~A3)*A5)) , 
NAME: SLICE_X7Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y129/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y129/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1*(~A3))+(A5*A2*(~A1)*A3)+(A5*(~A2)*A1*A3)+(A5*(~A2)*(~A1)*(~A3))+((~A5)*A2*A1*A3)+((~A5)*A2*(~A1)*(~A3))+((~A5)*(~A2)*A1*(~A3))+((~A5)*(~A2)*(~A1)*A3)) , 
NAME: SLICE_X7Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A4*(~A3))+(A1*A5*(~A4)*A3)+(A1*(~A5)*A4*A3)+(A1*(~A5)*(~A4)*(~A3))+((~A1)*A5*A4*A3)+((~A1)*A5*(~A4)*(~A3))+((~A1)*(~A5)*A4*(~A3))+((~A1)*(~A5)*(~A4)*A3)) , 
NAME: SLICE_X7Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y128/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3) , 
NAME: SLICE_X7Y128/C5LUT, 
TYPE: LUT5, 

SLICE_X6Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X6Y128/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y128/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X7Y128/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y128/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A1*(~A5))+(A4*A2*(~A1)*A5)+(A4*(~A2)*A1*A5)+(A4*(~A2)*(~A1)*(~A5))+((~A4)*A2*A1*A5)+((~A4)*A2*(~A1)*(~A5))+((~A4)*(~A2)*A1*(~A5))+((~A4)*(~A2)*(~A1)*A5)) , 
NAME: SLICE_X7Y128/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y128/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1*A2)+(A4*(~A3)*A1*(~A2))+(A4*(~A3)*(~A1))+((~A4)*A3*A1*(~A2))+((~A4)*A3*(~A1))+((~A4)*(~A3)*A1*A2)) , 
NAME: SLICE_X7Y128/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y128/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2*A5)+(A4*A1*(~A2)*(~A5))+(A4*(~A1)*A2*(~A5))+(A4*(~A1)*(~A2)*A5)+((~A4)*A2*(~A5))+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X7Y128/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X7Y128/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y127/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A2*A4*A5)+(A1*A3*A6*(~A2)*A4*(~A5))+(A1*A3*A6*(~A2)*(~A4))+(A1*A3*(~A6)*A4*(~A5))+(A1*A3*(~A6)*(~A4))+(A1*(~A3)*A6*A2*A4*(~A5))+(A1*(~A3)*A6*A2*(~A4))+(A1*(~A3)*A6*(~A2)*A4*A5)+(A1*(~A3)*(~A6)*A4*A5)+((~A1)*A6*A2*A4*(~A5))+((~A1)*A6*A2*(~A4))+((~A1)*A6*(~A2)*A4*A5)+((~A1)*(~A6)*A4*A5) , 
NAME: SLICE_X8Y127/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y128/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y128/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y127/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A6))+(A5*A1*(~A2))+(A5*(~A1)*A2*A6)+((~A5)*A2*A6) , 
NAME: SLICE_X8Y127/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y127/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X9Y127/B5LUT, 
TYPE: LUT5, 

SLICE_X9Y127/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*A3*A5)+(A4*A6*A1*A3*(~A5)*(~A2))+(A4*A6*A1*(~A3)*A2)+(A4*A6*(~A1)*A3)+(A4*(~A6)*A1*A3*(~A5)*A2)+(A4*(~A6)*A1*(~A3)*(~A2))+(A4*(~A6)*(~A1)*(~A3))+((~A4)*A6*A1*A3*(~A5)*A2)+((~A4)*A6*A1*(~A3)*A2)+((~A4)*(~A6)*A1*A3*A5)+((~A4)*(~A6)*A1*A3*(~A5)*(~A2))+((~A4)*(~A6)*A1*(~A3)*(~A2))+((~A4)*(~A6)*(~A1)) , 
NAME: SLICE_X9Y127/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y127/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A3*A5*A4)+(A2*A6*A1*(~A3)*A5*(~A4))+(A2*A6*A1*(~A3)*(~A5))+(A2*A6*(~A1)*A5*(~A4))+(A2*A6*(~A1)*(~A5))+(A2*(~A6)*A1*A3*A5*(~A4))+(A2*(~A6)*A1*A3*(~A5))+(A2*(~A6)*A1*(~A3)*A5*A4)+(A2*(~A6)*(~A1)*A5*A4)+((~A2)*A1*A3*A5*(~A4))+((~A2)*A1*A3*(~A5))+((~A2)*A1*(~A3)*A5*A4)+((~A2)*(~A1)*A5*A4) , 
NAME: SLICE_X9Y127/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y127/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A4*(~A2))+(A3*A5*(~A4))+(A3*(~A5)*A4*A2)+((~A3)*A4*A2)) , 
NAME: SLICE_X9Y127/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y127/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)) , 
NAME: SLICE_X9Y127/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y134/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5)*A4*(~A3))+(A1*(~A5)*(~A4))+((~A1)*A4*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X7Y134/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A1*A3)+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A1)+(A4*(~A5)*(~A1)*(~A3))+((~A4)*A5*A1*A3)+((~A4)*A5*(~A1))+((~A4)*(~A5)*A1*(~A3))+((~A4)*(~A5)*(~A1))) , 
NAME: SLICE_X7Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y127/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y127/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y129/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y129/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y129/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y129/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y128/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y128/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y128/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y128/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y127/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5))+((~A4)) , 
NAME: SLICE_X8Y127/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X7Y133/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)*A1*A2)+((~A5)*A1*A2) , 
NAME: SLICE_X7Y133/D5LUT, 
TYPE: LUT5, 

SLICE_X7Y133/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*A1*A4)+((~A3)*A1*A4) , 
NAME: SLICE_X7Y133/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y133/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)*A5*A2)+((~A1)*A5*A2) , 
NAME: SLICE_X7Y133/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y131/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y131/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y133/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)*A5*A3)+((~A1)*A5*A3) , 
NAME: SLICE_X7Y133/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A5*A3*(~A1))+(A4*A2*A5*(~A3))+(A4*A2*(~A5)*(~A3)*A1)+(A4*(~A2)*A3*A1)+((~A4)*A2*A5*A3)+((~A4)*A2*A5*(~A3)*(~A1))+((~A4)*A2*(~A5)*(~A3)*A1)+((~A4)*(~A2)*A3*A1)) , 
NAME: SLICE_X7Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*A5*A1)+(A2*A4*(~A3)*A5)+(A2*A4*(~A3)*(~A5)*(~A1))+(A2*(~A4)*A5*(~A1))+(A2*(~A4)*(~A5))+((~A2)*A4*A3*(~A5)*A1)+((~A2)*A4*(~A3)*A5)+((~A2)*A4*(~A3)*(~A5)*(~A1))+((~A2)*(~A4)*A5*(~A1))+((~A2)*(~A4)*(~A5))) , 
NAME: SLICE_X7Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A1*A3*A5)+(A4*A2*(~A1)*A3)+(A4*A2*(~A1)*(~A3)*(~A5))+(A4*(~A2)*A3*(~A5))+(A4*(~A2)*(~A3))+((~A4)*A2*A1*(~A3)*A5)+((~A4)*A2*(~A1)*A3)+((~A4)*A2*(~A1)*(~A3)*(~A5))+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3))) , 
NAME: SLICE_X7Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1*A2*A5)+(A4*A3*(~A1)*A2)+(A4*A3*(~A1)*(~A2)*(~A5))+(A4*(~A3)*A2*(~A5))+(A4*(~A3)*(~A2))+((~A4)*A3*A1*(~A2)*A5)+((~A4)*A3*(~A1)*A2)+((~A4)*A3*(~A1)*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2))) , 
NAME: SLICE_X7Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y130/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3)*A1*A4)+((~A5)*A1*A4) , 
NAME: SLICE_X8Y130/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A1)+(A5*A4*A2*(~A1)*A3*(~A6))+(A5*A4*A2*(~A1)*(~A3))+(A5*A4*(~A2)*A3*(~A6))+(A5*A4*(~A2)*(~A3))+(A5*(~A4)*A2*A1*A3*(~A6))+(A5*(~A4)*A2*A1*(~A3))+((~A5)*A2*A1*A3*(~A6))+((~A5)*A2*A1*(~A3)) , 
NAME: SLICE_X10Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A1))+(A4*(~A5)*A1*A3)+(A4*(~A5)*(~A1))+((~A4)*A1*(~A3))+((~A4)*(~A1))) , 
NAME: SLICE_X8Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*A1*(~A2))+(A5*A3*A6*(~A1)*(~A4))+(A5*A3*(~A6)*A1*A2*(~A4))+(A5*A3*(~A6)*(~A1)*A2*(~A4))+(A5*A3*(~A6)*(~A1)*(~A2))+(A5*(~A3)*A6*A1*A4)+(A5*(~A3)*A6*(~A1)*(~A4))+(A5*(~A3)*(~A6)*A2*(~A4))+(A5*(~A3)*(~A6)*(~A2))+((~A5)*A3*A6*A1*A2*(~A4))+((~A5)*A3*A6*A1*(~A2))+((~A5)*A3*A6*(~A1)*A2)+((~A5)*A3*A6*(~A1)*(~A2)*(~A4))+((~A5)*A3*(~A6)*A1*A2*A4)+((~A5)*A3*(~A6)*(~A1)*A2*(~A4))+((~A5)*A3*(~A6)*(~A1)*(~A2))+((~A5)*(~A3)*A6*A1*(~A2)*A4)+((~A5)*(~A3)*A6*(~A1)*A2)+((~A5)*(~A3)*A6*(~A1)*(~A2)*(~A4))+((~A5)*(~A3)*(~A6)*A2*(~A4))+((~A5)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X8Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A6)+(A5*A1*A3*(~A6)*A4*A2)+(A5*A1*(~A3)*A4*A2)+(A5*(~A1)*A3*A6*A4*A2)+((~A5)*A3*A6*A4*A2) , 
NAME: SLICE_X10Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A6)+(A4*A5*A2*(~A6)*A1*A3)+(A4*A5*(~A2)*A1*A3)+(A4*(~A5)*A2*A6*A1*A3)+((~A4)*A2*A6*A1*A3) , 
NAME: SLICE_X9Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A1)+(A6*A2*A3*(~A1)*A4*A5)+(A6*A2*(~A3)*A4*A5)+(A6*(~A2)*A3*A1*A4*A5)+((~A6)*A3*A1*A4*A5) , 
NAME: SLICE_X9Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A6)+(A2*A3*A1*(~A6)*A5*A4)+(A2*A3*(~A1)*A5*A4)+(A2*(~A3)*A1*A6*A5*A4)+((~A2)*A1*A6*A5*A4) , 
NAME: SLICE_X10Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A2*A6*(~A3))+(A5*A1*A4*A2*(~A6))+(A5*A1*A4*(~A2)*A6*A3)+(A5*A1*(~A4)*A2*A6*A3)+(A5*A1*(~A4)*(~A2)*A6*(~A3))+(A5*A1*(~A4)*(~A2)*(~A6))+(A5*(~A1)*A2*A6*A3)+(A5*(~A1)*(~A2)*A6*(~A3))+(A5*(~A1)*(~A2)*(~A6))+((~A5)*A1*A4*A2*A6*A3)+((~A5)*A1*A4*(~A2)*A6*(~A3))+((~A5)*A1*A4*(~A2)*(~A6))+((~A5)*A1*(~A4)*A2*A6*(~A3))+((~A5)*A1*(~A4)*A2*(~A6))+((~A5)*A1*(~A4)*(~A2)*A6*A3)+((~A5)*(~A1)*A2*A6*(~A3))+((~A5)*(~A1)*A2*(~A6))+((~A5)*(~A1)*(~A2)*A6*A3) , 
NAME: SLICE_X8Y129/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A5*A4*A2)+(A3*A6*A1*(~A5)*A4*(~A2))+(A3*A6*A1*(~A5)*(~A4))+(A3*A6*(~A1)*A5*A4*(~A2))+(A3*A6*(~A1)*A5*(~A4))+(A3*A6*(~A1)*(~A5)*A4*A2)+(A3*(~A6)*A5*A4*(~A2))+(A3*(~A6)*A5*(~A4))+(A3*(~A6)*(~A5)*A4*A2)+((~A3)*A6*A1*A5*A4*(~A2))+((~A3)*A6*A1*A5*(~A4))+((~A3)*A6*A1*(~A5)*A4*A2)+((~A3)*A6*(~A1)*A5*A4*A2)+((~A3)*A6*(~A1)*(~A5)*A4*(~A2))+((~A3)*A6*(~A1)*(~A5)*(~A4))+((~A3)*(~A6)*A5*A4*A2)+((~A3)*(~A6)*(~A5)*A4*(~A2))+((~A3)*(~A6)*(~A5)*(~A4)) , 
NAME: SLICE_X8Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A6*A5*A4)+(A3*A2*A1*(~A6)*A5*(~A4))+(A3*A2*A1*(~A6)*(~A5))+(A3*A2*(~A1)*A6*A5*(~A4))+(A3*A2*(~A1)*A6*(~A5))+(A3*A2*(~A1)*(~A6)*A5*A4)+(A3*(~A2)*A6*A5*(~A4))+(A3*(~A2)*A6*(~A5))+(A3*(~A2)*(~A6)*A5*A4)+((~A3)*A2*A1*A6*A5*(~A4))+((~A3)*A2*A1*A6*(~A5))+((~A3)*A2*A1*(~A6)*A5*A4)+((~A3)*A2*(~A1)*A6*A5*A4)+((~A3)*A2*(~A1)*(~A6)*A5*(~A4))+((~A3)*A2*(~A1)*(~A6)*(~A5))+((~A3)*(~A2)*A6*A5*A4)+((~A3)*(~A2)*(~A6)*A5*(~A4))+((~A3)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X8Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A6*A1*A5)+(A3*A2*A4*(~A6)*A1*(~A5))+(A3*A2*A4*(~A6)*(~A1))+(A3*A2*(~A4)*A6*A1*(~A5))+(A3*A2*(~A4)*A6*(~A1))+(A3*A2*(~A4)*(~A6)*A1*A5)+(A3*(~A2)*A6*A1*(~A5))+(A3*(~A2)*A6*(~A1))+(A3*(~A2)*(~A6)*A1*A5)+((~A3)*A2*A4*A6*A1*(~A5))+((~A3)*A2*A4*A6*(~A1))+((~A3)*A2*A4*(~A6)*A1*A5)+((~A3)*A2*(~A4)*A6*A1*A5)+((~A3)*A2*(~A4)*(~A6)*A1*(~A5))+((~A3)*A2*(~A4)*(~A6)*(~A1))+((~A3)*(~A2)*A6*A1*A5)+((~A3)*(~A2)*(~A6)*A1*(~A5))+((~A3)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X8Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y129/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*A5*A1)+((~A3)*A5*A1) , 
NAME: SLICE_X9Y129/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A5)+(A2*A3*A6*(~A5)*A1*(~A4))+(A2*A3*A6*(~A5)*(~A1))+(A2*A3*(~A6)*A1*(~A4))+(A2*A3*(~A6)*(~A1))+(A2*(~A3)*A6*A5*A1*(~A4))+(A2*(~A3)*A6*A5*(~A1))+((~A2)*A6*A5*A1*(~A4))+((~A2)*A6*A5*(~A1)) , 
NAME: SLICE_X10Y129/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A5))+(A1*(~A3)*A5*A2)+(A1*(~A3)*(~A5))+((~A1)*A5*(~A2))+((~A1)*(~A5))) , 
NAME: SLICE_X9Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y130/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X7Y130/C5LUT, 
TYPE: LUT5, 

SLICE_X9Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A4*(~A2))+(A1*A5*A6*(~A4)*(~A3))+(A1*A5*(~A6)*A4*A2*(~A3))+(A1*A5*(~A6)*(~A4)*A2*(~A3))+(A1*A5*(~A6)*(~A4)*(~A2))+(A1*(~A5)*A6*A4*A3)+(A1*(~A5)*A6*(~A4)*(~A3))+(A1*(~A5)*(~A6)*A2*(~A3))+(A1*(~A5)*(~A6)*(~A2))+((~A1)*A5*A6*A4*A2*(~A3))+((~A1)*A5*A6*A4*(~A2))+((~A1)*A5*A6*(~A4)*A2)+((~A1)*A5*A6*(~A4)*(~A2)*(~A3))+((~A1)*A5*(~A6)*A4*A2*A3)+((~A1)*A5*(~A6)*(~A4)*A2*(~A3))+((~A1)*A5*(~A6)*(~A4)*(~A2))+((~A1)*(~A5)*A6*A4*(~A2)*A3)+((~A1)*(~A5)*A6*(~A4)*A2)+((~A1)*(~A5)*A6*(~A4)*(~A2)*(~A3))+((~A1)*(~A5)*(~A6)*A2*(~A3))+((~A1)*(~A5)*(~A6)*(~A2)) , 
NAME: SLICE_X9Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y132/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5))+((~A1)) , 
NAME: SLICE_X7Y132/D5LUT, 
TYPE: LUT5, 

SLICE_X7Y132/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1) , 
NAME: SLICE_X7Y132/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y132/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A3))+((~A4)) , 
NAME: SLICE_X7Y132/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*A4)+(A1*(~A2)*A5*A3*(~A4))+(A1*(~A2)*A5*(~A3))+(A1*(~A2)*(~A5)*A3*A4)+((~A1)*A2*A5*A3*(~A4))+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A3*A4)+((~A1)*(~A2)*A3*A4)) , 
NAME: SLICE_X7Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A2*(~A4))+(A5*A1*(~A2))+(A5*(~A1)*A2*A4)+((~A5)*A2*A4)) , 
NAME: SLICE_X7Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*A5)+(A3*(~A4)*A2*(~A5))+(A3*(~A4)*(~A2))+((~A3)*A2*(~A5))+((~A3)*(~A2))) , 
NAME: SLICE_X7Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2) , 
NAME: SLICE_X7Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A1)+(A2*A6*A4*(~A1)*A3*A5)+(A2*A6*(~A4)*A3*A5)+(A2*(~A6)*A4*A1*A3*A5)+((~A2)*A4*A1*A3*A5) , 
NAME: SLICE_X11Y128/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y128/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A6)+(A2*A5*A4*(~A6)*A3*A1)+(A2*A5*(~A4)*A3*A1)+(A2*(~A5)*A4*A6*A3*A1)+((~A2)*A4*A6*A3*A1) , 
NAME: SLICE_X11Y128/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y130/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2) , 
NAME: SLICE_X7Y130/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y128/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A2)+(A5*A6*A1*(~A2)*A3*A4)+(A5*A6*(~A1)*A3*A4)+(A5*(~A6)*A1*A2*A3*A4)+((~A5)*A1*A2*A3*A4) , 
NAME: SLICE_X11Y128/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y128/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A3)+(A5*A1*A2*(~A3)*A4*A6)+(A5*A1*(~A2)*A4*A6)+(A5*(~A1)*A2*A3*A4*A6)+((~A5)*A2*A3*A4*A6) , 
NAME: SLICE_X11Y128/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y128/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A6*A4*(~A5))+(A3*A1*A2*A6*(~A4))+(A3*A1*A2*(~A6)*A4*A5)+(A3*A1*(~A2)*A6*A4*A5)+(A3*A1*(~A2)*(~A6)*A4*(~A5))+(A3*A1*(~A2)*(~A6)*(~A4))+(A3*(~A1)*A6*A4*A5)+(A3*(~A1)*(~A6)*A4*(~A5))+(A3*(~A1)*(~A6)*(~A4))+((~A3)*A1*A2*A6*A4*A5)+((~A3)*A1*A2*(~A6)*A4*(~A5))+((~A3)*A1*A2*(~A6)*(~A4))+((~A3)*A1*(~A2)*A6*A4*(~A5))+((~A3)*A1*(~A2)*A6*(~A4))+((~A3)*A1*(~A2)*(~A6)*A4*A5)+((~A3)*(~A1)*A6*A4*(~A5))+((~A3)*(~A1)*A6*(~A4))+((~A3)*(~A1)*(~A6)*A4*A5) , 
NAME: SLICE_X9Y128/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y128/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A4*A3*A5)+(A2*A1*A6*(~A4)*A3*(~A5))+(A2*A1*A6*(~A4)*(~A3))+(A2*A1*(~A6)*A4*A3*(~A5))+(A2*A1*(~A6)*A4*(~A3))+(A2*A1*(~A6)*(~A4)*A3*A5)+(A2*(~A1)*A4*A3*(~A5))+(A2*(~A1)*A4*(~A3))+(A2*(~A1)*(~A4)*A3*A5)+((~A2)*A1*A6*A4*A3*(~A5))+((~A2)*A1*A6*A4*(~A3))+((~A2)*A1*A6*(~A4)*A3*A5)+((~A2)*A1*(~A6)*A4*A3*A5)+((~A2)*A1*(~A6)*(~A4)*A3*(~A5))+((~A2)*A1*(~A6)*(~A4)*(~A3))+((~A2)*(~A1)*A4*A3*A5)+((~A2)*(~A1)*(~A4)*A3*(~A5))+((~A2)*(~A1)*(~A4)*(~A3)) , 
NAME: SLICE_X9Y128/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y128/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A5*A4*A6)+(A2*A1*A3*(~A5)*A4*(~A6))+(A2*A1*A3*(~A5)*(~A4))+(A2*A1*(~A3)*A5*A4*(~A6))+(A2*A1*(~A3)*A5*(~A4))+(A2*A1*(~A3)*(~A5)*A4*A6)+(A2*(~A1)*A5*A4*(~A6))+(A2*(~A1)*A5*(~A4))+(A2*(~A1)*(~A5)*A4*A6)+((~A2)*A1*A3*A5*A4*(~A6))+((~A2)*A1*A3*A5*(~A4))+((~A2)*A1*A3*(~A5)*A4*A6)+((~A2)*A1*(~A3)*A5*A4*A6)+((~A2)*A1*(~A3)*(~A5)*A4*(~A6))+((~A2)*A1*(~A3)*(~A5)*(~A4))+((~A2)*(~A1)*A5*A4*A6)+((~A2)*(~A1)*(~A5)*A4*(~A6))+((~A2)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X9Y128/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A4*A3*A2)+(A6*A5*A1*(~A4)*A3*(~A2))+(A6*A5*A1*(~A4)*(~A3))+(A6*A5*(~A1)*A4*A3*(~A2))+(A6*A5*(~A1)*A4*(~A3))+(A6*A5*(~A1)*(~A4)*A3*A2)+(A6*(~A5)*A4*A3*(~A2))+(A6*(~A5)*A4*(~A3))+(A6*(~A5)*(~A4)*A3*A2)+((~A6)*A5*A1*A4*A3*(~A2))+((~A6)*A5*A1*A4*(~A3))+((~A6)*A5*A1*(~A4)*A3*A2)+((~A6)*A5*(~A1)*A4*A3*A2)+((~A6)*A5*(~A1)*(~A4)*A3*(~A2))+((~A6)*A5*(~A1)*(~A4)*(~A3))+((~A6)*(~A5)*A4*A3*A2)+((~A6)*(~A5)*(~A4)*A3*(~A2))+((~A6)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X9Y128/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A6*A1*A5)+(A3*A2*A4*(~A6)*A1*(~A5))+(A3*A2*A4*(~A6)*(~A1))+(A3*A2*(~A4)*A1*(~A5))+(A3*A2*(~A4)*(~A1))+(A3*(~A2)*A4*A6*A1*(~A5))+(A3*(~A2)*A4*A6*(~A1))+(A3*(~A2)*A4*(~A6)*A1*A5)+(A3*(~A2)*(~A4)*A1*A5)+((~A3)*A4*A6*A1*(~A5))+((~A3)*A4*A6*(~A1))+((~A3)*A4*(~A6)*A1*A5)+((~A3)*(~A4)*A1*A5) , 
NAME: SLICE_X9Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*(~A5))+(A1*A3*(~A2))+(A1*(~A3)*A2*A5)+((~A1)*A2*A5) , 
NAME: SLICE_X10Y130/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y128/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3) , 
NAME: SLICE_X8Y128/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y128/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A2*A1)+(A4*A6*A3*A2*(~A1)*(~A5))+(A4*A6*A3*(~A2)*A5)+(A4*A6*(~A3)*A2)+(A4*(~A6)*A3*A2*(~A1)*A5)+(A4*(~A6)*A3*(~A2)*(~A5))+(A4*(~A6)*(~A3)*(~A2))+((~A4)*A6*A3*A2*(~A1)*A5)+((~A4)*A6*A3*(~A2)*A5)+((~A4)*(~A6)*A3*A2*A1)+((~A4)*(~A6)*A3*A2*(~A1)*(~A5))+((~A4)*(~A6)*A3*(~A2)*(~A5))+((~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X8Y128/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y130/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A3)+((~A2)*A4*A3) , 
NAME: SLICE_X7Y130/A5LUT, 
TYPE: LUT5, 

SLICE_X8Y128/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A6*A1*A4)+(A2*A5*A3*(~A6)*A1*(~A4))+(A2*A5*A3*(~A6)*(~A1))+(A2*A5*(~A3)*A1*(~A4))+(A2*A5*(~A3)*(~A1))+(A2*(~A5)*A3*A6*A1*(~A4))+(A2*(~A5)*A3*A6*(~A1))+(A2*(~A5)*A3*(~A6)*A1*A4)+(A2*(~A5)*(~A3)*A1*A4)+((~A2)*A3*A6*A1*(~A4))+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A1*A4)+((~A2)*(~A3)*A1*A4) , 
NAME: SLICE_X8Y128/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y128/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*(~A5))+(A1*A3*(~A4))+(A1*(~A3)*A4*A5)+((~A1)*A4*A5)) , 
NAME: SLICE_X8Y128/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2) , 
NAME: SLICE_X8Y128/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y130/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2))+((~A3)) , 
NAME: SLICE_X9Y130/A5LUT, 
TYPE: LUT5, 

SLICE_X10Y129/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5))+((~A3)) , 
NAME: SLICE_X10Y129/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y129/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1))+((~A2)) , 
NAME: SLICE_X10Y129/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y129/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1))+((~A4)) , 
NAME: SLICE_X10Y129/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))+((~A3))) , 
NAME: SLICE_X9Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2))+((~A3))) , 
NAME: SLICE_X10Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y127/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))+((~A4))) , 
NAME: SLICE_X8Y127/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y128/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y128/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y128/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y128/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y128/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y128/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y127/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y127/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y128/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y128/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y128/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y128/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y129/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y129/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y128/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y128/CFF, 
TYPE: REG_INIT, 

DSP48_X0Y50/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X0Y50/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X12Y128/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X12Y128/CARRY4, 
TYPE: CARRY4, 

SLICE_X12Y127/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*A2) , 
NAME: SLICE_X12Y127/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y127/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A3))+(A1*(~A6)*A3)+((~A1)*A3) , 
NAME: SLICE_X12Y127/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y127/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A4*A1)+(A5*A2*(~A4)*(~A1))+(A5*(~A2)*A4*(~A1))+(A5*(~A2)*(~A4)*A1)+((~A5)*A4*(~A1))+((~A5)*(~A4)*A1)) , 
NAME: SLICE_X12Y127/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y127/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*A2)+(A4*A1*(~A3)*(~A2))+(A4*(~A1)*A3*(~A2))+(A4*(~A1)*(~A3)*A2)+((~A4)*A3*(~A2))+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X12Y127/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y127/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A1*A3)+(A2*A5*(~A1)*(~A3))+(A2*(~A5)*A4*A1*A3)+(A2*(~A5)*A4*(~A1)*(~A3))+(A2*(~A5)*(~A4)*A1*(~A3))+(A2*(~A5)*(~A4)*(~A1)*A3)+((~A2)*A5*A4*A1*A3)+((~A2)*A5*A4*(~A1)*(~A3))+((~A2)*A5*(~A4)*A1*(~A3))+((~A2)*A5*(~A4)*(~A1)*A3)+((~A2)*(~A5)*A1*(~A3))+((~A2)*(~A5)*(~A1)*A3)) , 
NAME: SLICE_X12Y127/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y126/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*A4) , 
NAME: SLICE_X12Y126/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y126/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*A2) , 
NAME: SLICE_X12Y126/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y126/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A3)+((~A2)*A4*A3) , 
NAME: SLICE_X12Y126/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y125/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*A4) , 
NAME: SLICE_X12Y125/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y126/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*(~A1))+(A2*A6*(~A3)*A1)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*(~A1))+((~A2)*A6*A3*A1)+((~A2)*A6*(~A3)*(~A1))+((~A2)*(~A6)*A3*(~A1))+((~A2)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X12Y126/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y127/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X12Y127/CARRY4, 
TYPE: CARRY4, 

SLICE_X12Y126/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A4*(~A2))+(A5*A1*(~A4)*A2)+(A5*(~A1)*A4*A2)+(A5*(~A1)*(~A4)*(~A2))+((~A5)*A1*A4*A2)+((~A5)*A1*(~A4)*(~A2))+((~A5)*(~A1)*A4*(~A2))+((~A5)*(~A1)*(~A4)*A2)) , 
NAME: SLICE_X12Y126/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y126/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2*(~A5))+(A3*A1*(~A2)*A5)+(A3*(~A1)*A2*A5)+(A3*(~A1)*(~A2)*(~A5))+((~A3)*A1*A2*A5)+((~A3)*A1*(~A2)*(~A5))+((~A3)*(~A1)*A2*(~A5))+((~A3)*(~A1)*(~A2)*A5)) , 
NAME: SLICE_X12Y126/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y126/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*(~A5))+(A2*A4*(~A3)*A5)+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*A5)+((~A2)*A4*(~A3)*(~A5))+((~A2)*(~A4)*A3*(~A5))+((~A2)*(~A4)*(~A3)*A5)) , 
NAME: SLICE_X12Y126/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y125/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5) , 
NAME: SLICE_X12Y125/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y125/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3) , 
NAME: SLICE_X10Y125/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y125/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4) , 
NAME: SLICE_X12Y125/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y125/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A4*(~A1))+(A3*A5*(~A4)*A1)+(A3*(~A5)*A4*A1)+(A3*(~A5)*(~A4)*(~A1))+((~A3)*A5*A4*A1)+((~A3)*A5*(~A4)*(~A1))+((~A3)*(~A5)*A4*(~A1))+((~A3)*(~A5)*(~A4)*A1)) , 
NAME: SLICE_X12Y125/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y125/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+(A1*(~A5)*A3*(~A4))+(A1*(~A5)*(~A3))+((~A1)*A5*A3*(~A4))+((~A1)*A5*(~A3))+((~A1)*(~A5)*A3*A4)) , 
NAME: SLICE_X12Y125/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y125/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*A5)+(A3*A4*(~A2)*(~A5))+(A3*(~A4)*A2*(~A5))+(A3*(~A4)*(~A2)*A5)+((~A3)*A2*(~A5))+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X12Y125/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y125/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X12Y125/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y126/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X12Y126/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y125/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X13Y125/D5LUT, 
TYPE: LUT5, 

SLICE_X13Y125/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2) , 
NAME: SLICE_X13Y125/C5LUT, 
TYPE: LUT5, 

SLICE_X13Y125/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1*(~A5))+(A3*A4*(~A1))+(A3*(~A4)*A1*A5)+((~A3)*A2*A1*(~A5))+((~A3)*A2*(~A1))+((~A3)*(~A2)*A1*A5)) , 
NAME: SLICE_X13Y125/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y125/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A4))+((~A2)*A1*A4)) , 
NAME: SLICE_X13Y125/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y125/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1) , 
NAME: SLICE_X13Y125/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y127/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y127/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*(~A5))) , 
NAME: SLICE_X10Y128/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y127/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y127/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y126/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y126/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y127/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y127/CARRY4, 
TYPE: CARRY4, 

SLICE_X12Y125/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X12Y125/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y126/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y126/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y126/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y126/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y125/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y125/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y127/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1)*A3*A2)+((~A5)*A3*A2) , 
NAME: SLICE_X10Y127/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y127/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A3)*A1*A5)+((~A4)*A1*A5) , 
NAME: SLICE_X10Y127/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y127/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)*A4*A5)+((~A1)*A4*A5) , 
NAME: SLICE_X10Y127/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y127/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*A2)+((~A3)*A2) , 
NAME: SLICE_X10Y127/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y127/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*A2)+(A5*A1*(~A3)*(~A2))+(A5*(~A1)*A3)+(A5*(~A1)*(~A3)*(~A2))+((~A5)*A1*(~A3)*(~A2))+((~A5)*(~A1)*A3)+((~A5)*(~A1)*(~A3)*(~A2))) , 
NAME: SLICE_X10Y127/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y127/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1*A5*A2)+(A4*A3*(~A1)*A5*(~A2))+(A4*A3*(~A1)*(~A5))+(A4*(~A3)*A1*A5*A2)+(A4*(~A3)*A1*(~A5))+(A4*(~A3)*(~A1)*A5*(~A2))+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A3*A1*A5*(~A2))+((~A4)*A3*(~A1)*A5*(~A2))+((~A4)*A3*(~A1)*(~A5))+((~A4)*(~A3)*A1*A5*A2)+((~A4)*(~A3)*A1*(~A5))+((~A4)*(~A3)*(~A1)*A5*(~A2))+((~A4)*(~A3)*(~A1)*(~A5))) , 
NAME: SLICE_X10Y127/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y127/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*A5*A2)+(A1*A3*(~A4)*A5*(~A2))+(A1*A3*(~A4)*(~A5))+(A1*(~A3)*A4*A5*A2)+(A1*(~A3)*A4*(~A5))+(A1*(~A3)*(~A4)*A5*(~A2))+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5*(~A2))+((~A1)*A3*(~A4)*A5*(~A2))+((~A1)*A3*(~A4)*(~A5))+((~A1)*(~A3)*A4*A5*A2)+((~A1)*(~A3)*A4*(~A5))+((~A1)*(~A3)*(~A4)*A5*(~A2))+((~A1)*(~A3)*(~A4)*(~A5))) , 
NAME: SLICE_X10Y127/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y125/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y125/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y127/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)*A1*A3)+((~A4)*A1*A3) , 
NAME: SLICE_X11Y127/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y127/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X11Y127/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y127/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A1))+(A3*(~A4)*A1*A5)+(A3*(~A4)*(~A1))+((~A3)*A1*(~A5))+((~A3)*(~A1))) , 
NAME: SLICE_X11Y127/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y127/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*(~A5)*A4)+(A3*(~A1)*A5*(~A4))+(A3*(~A1)*(~A5))+((~A3)*A1*A5)+((~A3)*A1*(~A5)*(~A4))+((~A3)*(~A1)*A5*(~A4))+((~A3)*(~A1)*(~A5))) , 
NAME: SLICE_X11Y127/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y126/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2)) , 
NAME: SLICE_X11Y126/D5LUT, 
TYPE: LUT5, 

SLICE_X11Y126/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X11Y126/C5LUT, 
TYPE: LUT5, 

SLICE_X11Y126/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A5*A1)+(A4*A3*A5*(~A1)*A2)+(A4*A3*(~A5)*A2)+(A4*(~A3)*A5*A1*A2)+((~A4)*A5*A1*A2) , 
NAME: SLICE_X11Y126/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y126/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A4)+(A2*(~A3)*A5*(~A4))+(A2*(~A3)*(~A5))+((~A2)*A1*A5*A4)+((~A2)*(~A1)*A5*(~A4))+((~A2)*(~A1)*(~A5))) , 
NAME: SLICE_X11Y126/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y126/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A2))+((~A3)*A5*A2)) , 
NAME: SLICE_X11Y126/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y126/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A1) , 
NAME: SLICE_X11Y126/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y126/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A4*A5*(~A3))+(A2*A1*A4*(~A5)*A3)+(A2*A1*(~A4)*A5*(~A3))+(A2*(~A1)*A4*(~A5)*A3)+(A2*(~A1)*(~A4)*A5*A3)+((~A2)*A1*(~A4)*A5*A3)+((~A2)*(~A1)*A5*A3)) , 
NAME: SLICE_X11Y126/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y127/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)*A4*A1)+((~A2)*A4*A1) , 
NAME: SLICE_X13Y127/A5LUT, 
TYPE: LUT5, 

SLICE_X13Y127/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A4))+(A1*(~A2)*A4*A5)+(A1*(~A2)*(~A4))+((~A1)*A4*(~A5))+((~A1)*(~A4))) , 
NAME: SLICE_X13Y127/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y126/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3))+((~A1)) , 
NAME: SLICE_X10Y126/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y126/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X10Y126/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y126/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2))+((~A5)) , 
NAME: SLICE_X10Y126/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y126/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A4*A5*A2)+(A3*A1*(~A4)*A5*(~A2))+(A3*A1*(~A4)*(~A5))+(A3*(~A1)*A5*A2)+((~A3)*A1*A4*A5*(~A2))+((~A3)*A1*A4*(~A5))+((~A3)*A1*(~A4)*A5*A2)+((~A3)*(~A1)*A5*A2)) , 
NAME: SLICE_X10Y126/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y126/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A4*(~A5))+(A3*A1*(~A4))+(A3*(~A1)*A4*A5)+((~A3)*A4*A5)) , 
NAME: SLICE_X10Y126/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y126/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1)+(A2*(~A5)*A3*(~A1))+(A2*(~A5)*(~A3))+((~A2)*A3*(~A1))+((~A2)*(~A3))) , 
NAME: SLICE_X10Y126/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y126/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1) , 
NAME: SLICE_X10Y126/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y128/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y128/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A1)+(A5*A6*A2*(~A1)*A3*(~A4))+(A5*A6*A2*(~A1)*(~A3))+(A5*A6*(~A2)*A3*(~A4))+(A5*A6*(~A2)*(~A3))+(A5*(~A6)*A2*A1*A3*(~A4))+(A5*(~A6)*A2*A1*(~A3))+((~A5)*A2*A1*A3*(~A4))+((~A5)*A2*A1*(~A3)) , 
NAME: SLICE_X13Y128/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A4)+(A6*A2*A3*(~A4)*A5*A1)+(A6*A2*(~A3)*A5*A1)+(A6*(~A2)*A3*A4*A5*A1)+((~A6)*A3*A4*A5*A1) , 
NAME: SLICE_X13Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y128/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A1)+(A5*A4*A2*(~A1)*A3*A6)+(A5*A4*(~A2)*A3*A6)+(A5*(~A4)*A2*A1*A3*A6)+((~A5)*A2*A1*A3*A6) , 
NAME: SLICE_X13Y128/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y128/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X13Y128/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y126/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A4*(~A2))+(A1*A6*A3*(~A4)*(~A5))+(A1*A6*(~A3)*A4*A2*(~A5))+(A1*A6*(~A3)*(~A4)*A2*(~A5))+(A1*A6*(~A3)*(~A4)*(~A2))+(A1*(~A6)*A3*A4*A5)+(A1*(~A6)*A3*(~A4)*(~A5))+(A1*(~A6)*(~A3)*A2*(~A5))+(A1*(~A6)*(~A3)*(~A2))+((~A1)*A6*A3*A4*A2*(~A5))+((~A1)*A6*A3*A4*(~A2))+((~A1)*A6*A3*(~A4)*A2)+((~A1)*A6*A3*(~A4)*(~A2)*(~A5))+((~A1)*A6*(~A3)*A4*A2*A5)+((~A1)*A6*(~A3)*(~A4)*A2*(~A5))+((~A1)*A6*(~A3)*(~A4)*(~A2))+((~A1)*(~A6)*A3*A4*(~A2)*A5)+((~A1)*(~A6)*A3*(~A4)*A2)+((~A1)*(~A6)*A3*(~A4)*(~A2)*(~A5))+((~A1)*(~A6)*(~A3)*A2*(~A5))+((~A1)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X13Y126/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y126/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2*A4*(~A3))+(A6*A1*A5*A2*(~A4)*A3)+(A6*A1*A5*(~A2)*A3)+(A6*A1*(~A5)*A2*A4*A3)+(A6*A1*(~A5)*A2*(~A4)*(~A3))+(A6*A1*(~A5)*(~A2)*(~A3))+(A6*(~A1)*A2*A4*A3)+(A6*(~A1)*A2*(~A4)*(~A3))+(A6*(~A1)*(~A2)*(~A3))+((~A6)*A1*A5*A2*A4*A3)+((~A6)*A1*A5*A2*(~A4)*(~A3))+((~A6)*A1*A5*(~A2)*(~A3))+((~A6)*A1*(~A5)*A2*A4*(~A3))+((~A6)*A1*(~A5)*A2*(~A4)*A3)+((~A6)*A1*(~A5)*(~A2)*A3)+((~A6)*(~A1)*A2*A4*(~A3))+((~A6)*(~A1)*A2*(~A4)*A3)+((~A6)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X13Y126/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y126/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A4*A1*A3)+(A2*A5*A6*(~A4)*A1*(~A3))+(A2*A5*A6*(~A4)*(~A1))+(A2*A5*(~A6)*A4*A1*(~A3))+(A2*A5*(~A6)*A4*(~A1))+(A2*A5*(~A6)*(~A4)*A1*A3)+(A2*(~A5)*A4*A1*(~A3))+(A2*(~A5)*A4*(~A1))+(A2*(~A5)*(~A4)*A1*A3)+((~A2)*A5*A6*A4*A1*(~A3))+((~A2)*A5*A6*A4*(~A1))+((~A2)*A5*A6*(~A4)*A1*A3)+((~A2)*A5*(~A6)*A4*A1*A3)+((~A2)*A5*(~A6)*(~A4)*A1*(~A3))+((~A2)*A5*(~A6)*(~A4)*(~A1))+((~A2)*(~A5)*A4*A1*A3)+((~A2)*(~A5)*(~A4)*A1*(~A3))+((~A2)*(~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X13Y126/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y126/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A4*A5*(~A3))+(A2*A1*A6*A4*(~A5))+(A2*A1*A6*(~A4)*A5*A3)+(A2*A1*(~A6)*A5*(~A3))+(A2*A1*(~A6)*(~A5))+(A2*(~A1)*A6*A4*A5*A3)+(A2*(~A1)*A6*(~A4)*A5*(~A3))+(A2*(~A1)*A6*(~A4)*(~A5))+(A2*(~A1)*(~A6)*A5*A3)+((~A2)*A6*A4*A5*(~A3))+((~A2)*A6*A4*(~A5))+((~A2)*A6*(~A4)*A5*A3)+((~A2)*(~A6)*A5*A3) , 
NAME: SLICE_X13Y126/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y125/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A2*A1)+(A4*A6*(~A3)*A2*(~A1))+(A4*A6*(~A3)*(~A2))+(A4*(~A6)*A2*(~A1))+(A4*(~A6)*(~A2))+((~A4)*A6*A3*A2*(~A1))+((~A4)*A6*A3*(~A2))+((~A4)*A6*(~A3)*A2*A1)+((~A4)*(~A6)*A2*A1) , 
NAME: SLICE_X10Y125/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y125/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*(~A6))+(A1*A2*(~A4))+(A1*(~A2)*A4*A6)+((~A1)*A4*A6) , 
NAME: SLICE_X10Y125/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y127/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2) , 
NAME: SLICE_X12Y127/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X11Y125/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4) , 
NAME: SLICE_X11Y125/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y125/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A1*A2*(~A4))+(A5*A6*(~A3)*A1*(~A2))+(A5*A6*(~A3)*(~A1))+(A5*(~A6)*A3*A1*A2*A4)+(A5*(~A6)*A3*A1*(~A2))+(A5*(~A6)*A3*(~A1))+(A5*(~A6)*(~A3)*A1*A2)+((~A5)*A6*A3*A1*A2*A4)+((~A5)*A6*A3*A1*(~A2))+((~A5)*A6*A3*(~A1))+((~A5)*A6*(~A3)*A1*(~A2))+((~A5)*A6*(~A3)*(~A1))+((~A5)*(~A6)*A3*A1*A2*(~A4))+((~A5)*(~A6)*(~A3)*A1*A2) , 
NAME: SLICE_X11Y125/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y125/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A1*A5*A6)+(A2*A4*A3*(~A1)*A5*(~A6))+(A2*A4*A3*(~A1)*(~A5))+(A2*A4*(~A3)*A5*(~A6))+(A2*A4*(~A3)*(~A5))+(A2*(~A4)*A3*A1*A5*(~A6))+(A2*(~A4)*A3*A1*(~A5))+(A2*(~A4)*A3*(~A1)*A5*A6)+(A2*(~A4)*(~A3)*A5*A6)+((~A2)*A3*A1*A5*(~A6))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5*A6)+((~A2)*(~A3)*A5*A6) , 
NAME: SLICE_X11Y125/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y125/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1*(~A2))+(A5*A4*(~A1))+(A5*(~A4)*A1*A2)+((~A5)*A1*A2)) , 
NAME: SLICE_X11Y125/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y125/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2) , 
NAME: SLICE_X11Y125/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y128/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)) , 
NAME: SLICE_X13Y128/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)) , 
NAME: SLICE_X13Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y127/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X12Y127/B5LUT, 
TYPE: LUT_OR_MEM5, 

