

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    4 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_jVsolF
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9qNaP6"
Running: cat _ptx_9qNaP6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NJXXiy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NJXXiy --output-file  /dev/null 2> _ptx_9qNaP6info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9qNaP6 _ptx2_NJXXiy _ptx_9qNaP6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 29584 (inst/sec)
gpgpu_simulation_rate = 2437 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=52028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 52028 (inst/sec)
gpgpu_simulation_rate = 3512 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 122096
gpu_sim_insn = 4971019
gpu_ipc =      40.7140
gpu_tot_sim_cycle = 985149
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      14.6050
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 2686112
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9470
partiton_reqs_in_parallel_util = 2686112
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 122096
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8450
partiton_replys_in_parallel_total    = 16591
L2_BW  =       6.5598 GB/Sec
L2_BW_total  =       2.4093 GB/Sec
gpu_total_sim_rate=51386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
335, 335, 334, 335, 334, 335, 334, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74620	W0_Idle:14102283	W0_Scoreboard:2602134	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 2504 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 985148 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9093 	41 	0 	899 	131 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7846 	245 	109 	3 	11973 	51 	5 	0 	0 	900 	130 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14022 	6701 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	16 	1 	3 	5 	2 	12 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    119815      4581    137814    117852     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018     48923     15374    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    109584     76138    115260     12352    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     15157    120893     67865      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588      1028      4580     15082     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508      1024      5544      4584     12028     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    101920    102156      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      7368      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672       984    119593      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     14020       966    125355     12440    104334     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21352     24059      1836      2606      1451      6275      1350      1318     11051     12792     16216     16726     24785     25659     19917     20466
dram[1]:      24147     24070      7242      1845      1462      3141      2293      1404     11526     10613     16794     17063     25644     25649     20468     20426
dram[2]:      24130     22684      1831      1861      6794      1480      1412      1378      9918     11812     15335     14839     25631     25089     20393     20365
dram[3]:      24130     21422      2524      1796      1361      1538      1240      1280     11111     10627     15732     15152     25626     25650     22322     22319
dram[4]:      21457     21721      1848      1796      1561      1530      1460      1467     11062     10635     15738     15741     25638     25631     22035     22007
dram[5]:      24083     22631      1872      1845      6249      1516      2986      1408     10602     11015     15124     15734     24097     26788     21998     21976
dram[6]:      24100     22667      6334      1852      6404      1545      1209      1127      9873     11007     15575     16064     22948     24017     21976     21968
dram[7]:      24117     22684      1877      6369      1416      1502      1273      1253     11210     12072     15586     15133     24013     24009     22360     22642
dram[8]:      19668     18509      1880      1824      1208      1464      2282      1343     11621     12072     16052     16058     20801     22625     22666     23332
dram[9]:      18565     19658      1813      1705      6186      1426      1298      1334     12281     12231     16058     16056     22591     24013     23362     25223
dram[10]:      18548     19619      1811      1763      1929      1354      1349      1283     11929     11814     17786     16047     22636     24073     23389     23373
maximum mf latency per bank:
dram[0]:      18192     18205       356     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     61465       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532       373     92079       444       463       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359     89491       418       440       501     10643     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       357       364     10795       430      2895       489     14952     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576041 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005356
n_activity=4753 dram_eff=0.651
bk0: 76a 577366i bk1: 64a 577399i bk2: 64a 577516i bk3: 72a 577393i bk4: 64a 577493i bk5: 68a 577337i bk6: 64a 577318i bk7: 68a 577204i bk8: 104a 577392i bk9: 116a 577144i bk10: 132a 577276i bk11: 128a 577150i bk12: 132a 577321i bk13: 128a 577223i bk14: 132a 577332i bk15: 128a 577221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0127119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576076 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.005263
n_activity=4528 dram_eff=0.6714
bk0: 64a 577463i bk1: 64a 577419i bk2: 68a 577469i bk3: 64a 577480i bk4: 64a 577492i bk5: 72a 577346i bk6: 64a 577331i bk7: 64a 577266i bk8: 108a 577335i bk9: 108a 577219i bk10: 136a 577232i bk11: 128a 577147i bk12: 128a 577362i bk13: 128a 577229i bk14: 128a 577363i bk15: 128a 577189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc0995c00, atomic=0 1 entries : 0x7f01135ddda0 :  mf: uid=463971, sid12:w46, part=2, addr=0xc0995c40, load , size=32, unknown  status = IN_PARTITION_DRAM (985148), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576060 n_act=34 n_pre=18 n_req=387 n_rd=1530 n_write=4 bw_util=0.005311
n_activity=4552 dram_eff=0.674
bk0: 64a 577466i bk1: 68a 577388i bk2: 68a 577440i bk3: 64a 577474i bk4: 76a 577393i bk5: 64a 577392i bk6: 64a 577351i bk7: 64a 577267i bk8: 110a 577293i bk9: 108a 577186i bk10: 132a 577273i bk11: 132a 577138i bk12: 128a 577360i bk13: 132a 577181i bk14: 128a 577367i bk15: 128a 577231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576058 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.005311
n_activity=4646 dram_eff=0.6604
bk0: 64a 577431i bk1: 68a 577358i bk2: 68a 577480i bk3: 64a 577476i bk4: 68a 577458i bk5: 68a 577412i bk6: 68a 577363i bk7: 68a 577252i bk8: 112a 577336i bk9: 108a 577194i bk10: 128a 577336i bk11: 132a 577150i bk12: 128a 577346i bk13: 128a 577210i bk14: 128a 577332i bk15: 128a 577240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.010522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576078 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005263
n_activity=4468 dram_eff=0.6804
bk0: 72a 577387i bk1: 72a 577334i bk2: 64a 577512i bk3: 64a 577468i bk4: 64a 577489i bk5: 64a 577428i bk6: 68a 577304i bk7: 64a 577253i bk8: 104a 577334i bk9: 108a 577183i bk10: 128a 577305i bk11: 128a 577154i bk12: 128a 577359i bk13: 128a 577217i bk14: 132a 577313i bk15: 132a 577166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0116144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576067 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005294
n_activity=4471 dram_eff=0.684
bk0: 64a 577443i bk1: 68a 577365i bk2: 64a 577511i bk3: 64a 577477i bk4: 68a 577445i bk5: 64a 577394i bk6: 68a 577264i bk7: 64a 577242i bk8: 108a 577362i bk9: 104a 577258i bk10: 132a 577288i bk11: 128a 577181i bk12: 132a 577333i bk13: 132a 577170i bk14: 132a 577320i bk15: 132a 577196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0125838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576029 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005384
n_activity=4850 dram_eff=0.6412
bk0: 64a 577425i bk1: 68a 577351i bk2: 76a 577382i bk3: 64a 577439i bk4: 68a 577443i bk5: 64a 577400i bk6: 64a 577350i bk7: 72a 577221i bk8: 112a 577332i bk9: 104a 577236i bk10: 132a 577283i bk11: 128a 577149i bk12: 136a 577292i bk13: 128a 577219i bk14: 136a 577285i bk15: 132a 577089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576079 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005259
n_activity=4405 dram_eff=0.6897
bk0: 64a 577437i bk1: 68a 577358i bk2: 68a 577480i bk3: 72a 577378i bk4: 64a 577501i bk5: 60a 577401i bk6: 64a 577319i bk7: 64a 577354i bk8: 108a 577358i bk9: 104a 577241i bk10: 132a 577282i bk11: 132a 577112i bk12: 128a 577361i bk13: 128a 577208i bk14: 132a 577326i bk15: 128a 577220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110171
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576088 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005235
n_activity=4443 dram_eff=0.6806
bk0: 64a 577430i bk1: 68a 577350i bk2: 64a 577505i bk3: 64a 577467i bk4: 72a 577385i bk5: 60a 577379i bk6: 64a 577291i bk7: 64a 577253i bk8: 108a 577346i bk9: 104a 577252i bk10: 128a 577347i bk11: 128a 577198i bk12: 132a 577311i bk13: 132a 577191i bk14: 128a 577350i bk15: 124a 577218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113582
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576089 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005232
n_activity=4405 dram_eff=0.686
bk0: 68a 577414i bk1: 64a 577394i bk2: 68a 577488i bk3: 68a 577443i bk4: 68a 577449i bk5: 60a 577417i bk6: 64a 577326i bk7: 64a 577231i bk8: 108a 577341i bk9: 108a 577237i bk10: 128a 577341i bk11: 128a 577182i bk12: 132a 577333i bk13: 128a 577230i bk14: 124a 577376i bk15: 128a 577227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00962873
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576080 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005263
n_activity=4490 dram_eff=0.6771
bk0: 68a 577415i bk1: 64a 577421i bk2: 64a 577517i bk3: 64a 577477i bk4: 64a 577501i bk5: 68a 577358i bk6: 68a 577281i bk7: 64a 577253i bk8: 112a 577349i bk9: 112a 577234i bk10: 132a 577305i bk11: 128a 577159i bk12: 132a 577325i bk13: 128a 577221i bk14: 124a 577347i bk15: 124a 577210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0100511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1133, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25041
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50433
icnt_total_pkts_simt_to_mem=25159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5655
	minimum = 6
	maximum = 28
Network latency average = 7.5468
	minimum = 6
	maximum = 28
Slowest packet = 49120
Flit latency average = 7.20758
	minimum = 6
	maximum = 27
Slowest flit = 73865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00138417
	minimum = 0.00117941 (at node 1)
	maximum = 0.00166264 (at node 40)
Accepted packet rate average = 0.00138417
	minimum = 0.00117941 (at node 1)
	maximum = 0.00166264 (at node 40)
Injected flit rate average = 0.00207773
	minimum = 0.00117941 (at node 1)
	maximum = 0.00330071 (at node 40)
Accepted flit rate average= 0.00207773
	minimum = 0.0015275 (at node 45)
	maximum = 0.00286253 (at node 12)
Injected packet length average = 1.50107
Accepted packet length average = 1.50107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.27 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79 (3 samples)
Network latency average = 12.1276 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56 (3 samples)
Flit latency average = 11.9731 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0138778 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0168446 (3 samples)
Accepted packet rate average = 0.0138778 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0168446 (3 samples)
Injected flit rate average = 0.0209557 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0370518 (3 samples)
Accepted flit rate average = 0.0209557 (3 samples)
	minimum = 0.0154582 (3 samples)
	maximum = 0.0274218 (3 samples)
Injected packet size average = 1.51002 (3 samples)
Accepted packet size average = 1.51002 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 40 sec (280 sec)
gpgpu_simulation_rate = 51386 (inst/sec)
gpgpu_simulation_rate = 3518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3359
gpu_sim_insn = 4447144
gpu_ipc =    1323.9489
gpu_tot_sim_cycle = 1210658
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      15.5579
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14438
partiton_reqs_in_parallel = 73898
partiton_reqs_in_parallel_total    = 6843803
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7140
partiton_reqs_in_parallel_util = 73898
partiton_reqs_in_parallel_util_total    = 6843803
gpu_sim_cycle_parition_util = 3359
gpu_tot_sim_cycle_parition_util    = 311091
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25041
L2_BW  =     234.4063 GB/Sec
L2_BW_total  =       2.6109 GB/Sec
gpu_total_sim_rate=64504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
440, 440, 439, 440, 439, 440, 439, 440, 440, 440, 440, 440, 440, 440, 440, 440, 419, 434, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91251	W0_Idle:14105204	W0_Scoreboard:2636313	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1953 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1210657 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19248 	9103 	41 	0 	899 	131 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11023 	461 	109 	3 	16887 	51 	5 	0 	0 	900 	130 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20779 	8058 	3749 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	17 	1 	3 	5 	2 	12 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    119815      4581    137814    117852     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018     48923     15374    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    109584     76138    115260     12352    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     15157    120893     67865      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588      1028      4580     15082     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508      1024      5544      4584     12028     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    101920    102156      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      7368      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672       984    119593      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     14020       966    125355     12440    104334     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21364     24059      1844      2606      2063      6810      2199      2090     11541     13186     16597     17099     25141     26037     20259     20809
dram[1]:      24147     24070      7242      1853      2061      3688      3056      2164     11974     11069     17159     17442     26044     26029     20837     20767
dram[2]:      24130     22706      1831      1861      7254      2063      2207      2136     10368     12266     15703     15188     26012     25447     20801     20771
dram[3]:      24144     21422      2524      1796      1881      2126      2000      1947     11571     11097     16086     15488     26001     26017     22757     22752
dram[4]:      21477     21747      1856      1796      2165      2119      2230      2256     11547     11100     16127     16096     26010     25995     22474     22432
dram[5]:      24083     22644      1887      1845      6811      2140      3717      2190     11058     11457     15483     16111     24467     27155     22423     22380
dram[6]:      24100     22667      6352      1852      6955      2156      2022      1827     10318     11494     15951     16437     23301     24398     22343     22338
dram[7]:      24117     22697      1891      6381      2049      2177      2102      2048     11664     12534     15975     15485     24393     24378     22710     22995
dram[8]:      19668     18522      1880      1832      1722      2105      3055      2156     12089     12526     16472     16468     21264     22984     23051     23708
dram[9]:      18579     19687      1813      1719      6777      2089      2104      2111     12720     12660     16477     16461     22981     24417     23728     25569
dram[10]:      18556     19627      1811      1763      2570      1982      2133      2074     12373     12263     18175     16430     23044     24473     23772     23746
maximum mf latency per bank:
dram[0]:      18192     18205       356     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     61465       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532       373     92079       444       463       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359     89491       418       440       501     10643     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       357       364     10795       430      2895       489     14952     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582277 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005299
n_activity=4753 dram_eff=0.651
bk0: 76a 583602i bk1: 64a 583635i bk2: 64a 583752i bk3: 72a 583629i bk4: 64a 583729i bk5: 68a 583573i bk6: 64a 583554i bk7: 68a 583440i bk8: 104a 583628i bk9: 116a 583380i bk10: 132a 583512i bk11: 128a 583386i bk12: 132a 583557i bk13: 128a 583459i bk14: 132a 583568i bk15: 128a 583457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0125762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582312 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.005207
n_activity=4528 dram_eff=0.6714
bk0: 64a 583699i bk1: 64a 583655i bk2: 68a 583705i bk3: 64a 583716i bk4: 64a 583728i bk5: 72a 583582i bk6: 64a 583567i bk7: 64a 583502i bk8: 108a 583571i bk9: 108a 583455i bk10: 136a 583468i bk11: 128a 583383i bk12: 128a 583598i bk13: 128a 583465i bk14: 128a 583599i bk15: 128a 583425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582294 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.005261
n_activity=4570 dram_eff=0.6722
bk0: 64a 583702i bk1: 68a 583624i bk2: 68a 583676i bk3: 64a 583710i bk4: 76a 583629i bk5: 64a 583628i bk6: 64a 583587i bk7: 64a 583503i bk8: 112a 583526i bk9: 108a 583422i bk10: 132a 583509i bk11: 132a 583374i bk12: 128a 583596i bk13: 132a 583417i bk14: 128a 583603i bk15: 128a 583467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0113311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582294 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.005254
n_activity=4646 dram_eff=0.6604
bk0: 64a 583667i bk1: 68a 583594i bk2: 68a 583716i bk3: 64a 583712i bk4: 68a 583694i bk5: 68a 583648i bk6: 68a 583599i bk7: 68a 583488i bk8: 112a 583572i bk9: 108a 583430i bk10: 128a 583572i bk11: 132a 583386i bk12: 128a 583582i bk13: 128a 583446i bk14: 128a 583568i bk15: 128a 583476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582314 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005207
n_activity=4468 dram_eff=0.6804
bk0: 72a 583623i bk1: 72a 583570i bk2: 64a 583748i bk3: 64a 583704i bk4: 64a 583725i bk5: 64a 583664i bk6: 68a 583540i bk7: 64a 583489i bk8: 104a 583570i bk9: 108a 583419i bk10: 128a 583541i bk11: 128a 583390i bk12: 128a 583595i bk13: 128a 583453i bk14: 132a 583549i bk15: 132a 583402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582303 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005237
n_activity=4471 dram_eff=0.684
bk0: 64a 583679i bk1: 68a 583601i bk2: 64a 583747i bk3: 64a 583713i bk4: 68a 583681i bk5: 64a 583630i bk6: 68a 583500i bk7: 64a 583478i bk8: 108a 583598i bk9: 104a 583494i bk10: 132a 583524i bk11: 128a 583417i bk12: 132a 583569i bk13: 132a 583406i bk14: 132a 583556i bk15: 132a 583432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0124494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582265 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005326
n_activity=4850 dram_eff=0.6412
bk0: 64a 583661i bk1: 68a 583587i bk2: 76a 583618i bk3: 64a 583675i bk4: 68a 583679i bk5: 64a 583636i bk6: 64a 583586i bk7: 72a 583457i bk8: 112a 583568i bk9: 104a 583472i bk10: 132a 583519i bk11: 128a 583385i bk12: 136a 583528i bk13: 128a 583455i bk14: 136a 583521i bk15: 132a 583325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582315 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005203
n_activity=4405 dram_eff=0.6897
bk0: 64a 583673i bk1: 68a 583594i bk2: 68a 583716i bk3: 72a 583614i bk4: 64a 583737i bk5: 60a 583637i bk6: 64a 583555i bk7: 64a 583590i bk8: 108a 583594i bk9: 104a 583477i bk10: 132a 583518i bk11: 132a 583348i bk12: 128a 583597i bk13: 128a 583444i bk14: 132a 583562i bk15: 128a 583456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0108995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582324 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005179
n_activity=4443 dram_eff=0.6806
bk0: 64a 583666i bk1: 68a 583586i bk2: 64a 583741i bk3: 64a 583703i bk4: 72a 583621i bk5: 60a 583615i bk6: 64a 583527i bk7: 64a 583489i bk8: 108a 583582i bk9: 104a 583488i bk10: 128a 583583i bk11: 128a 583434i bk12: 132a 583547i bk13: 132a 583427i bk14: 128a 583586i bk15: 124a 583454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582325 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005176
n_activity=4405 dram_eff=0.686
bk0: 68a 583650i bk1: 64a 583630i bk2: 68a 583724i bk3: 68a 583679i bk4: 68a 583685i bk5: 60a 583653i bk6: 64a 583562i bk7: 64a 583467i bk8: 108a 583577i bk9: 108a 583473i bk10: 128a 583577i bk11: 128a 583418i bk12: 132a 583569i bk13: 128a 583466i bk14: 124a 583612i bk15: 128a 583463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0095259
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582316 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005207
n_activity=4490 dram_eff=0.6771
bk0: 68a 583651i bk1: 64a 583657i bk2: 64a 583753i bk3: 64a 583713i bk4: 64a 583737i bk5: 68a 583594i bk6: 68a 583517i bk7: 64a 583489i bk8: 112a 583585i bk9: 112a 583470i bk10: 132a 583541i bk11: 128a 583395i bk12: 132a 583561i bk13: 128a 583457i bk14: 124a 583583i bk15: 124a 583446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00994379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1511, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33348
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66911
icnt_total_pkts_simt_to_mem=33602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75599
	minimum = 6
	maximum = 45
Network latency average = 8.63242
	minimum = 6
	maximum = 41
Slowest packet = 66352
Flit latency average = 8.44388
	minimum = 6
	maximum = 40
Slowest flit = 99912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0494759
	minimum = 0.0416915 (at node 7)
	maximum = 0.0610482 (at node 44)
Accepted packet rate average = 0.0494759
	minimum = 0.0416915 (at node 7)
	maximum = 0.0610482 (at node 44)
Injected flit rate average = 0.0742138
	minimum = 0.0428827 (at node 2)
	maximum = 0.116289 (at node 44)
Accepted flit rate average= 0.0742138
	minimum = 0.0559857 (at node 30)
	maximum = 0.0917213 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6415 (4 samples)
	minimum = 6 (4 samples)
	maximum = 70.5 (4 samples)
Network latency average = 11.2538 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.25 (4 samples)
Flit latency average = 11.0908 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0227773 (4 samples)
	minimum = 0.019067 (4 samples)
	maximum = 0.0278955 (4 samples)
Accepted packet rate average = 0.0227773 (4 samples)
	minimum = 0.019067 (4 samples)
	maximum = 0.0278955 (4 samples)
Injected flit rate average = 0.0342703 (4 samples)
	minimum = 0.0193647 (4 samples)
	maximum = 0.0568612 (4 samples)
Accepted flit rate average = 0.0342703 (4 samples)
	minimum = 0.02559 (4 samples)
	maximum = 0.0434966 (4 samples)
Injected packet size average = 1.50458 (4 samples)
Accepted packet size average = 1.50458 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 52 sec (292 sec)
gpgpu_simulation_rate = 64504 (inst/sec)
gpgpu_simulation_rate = 4146 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 108544
gpu_sim_insn = 4974794
gpu_ipc =      45.8321
gpu_tot_sim_cycle = 1546424
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      15.3969
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14438
partiton_reqs_in_parallel = 2387968
partiton_reqs_in_parallel_total    = 6917701
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0175
partiton_reqs_in_parallel_util = 2387968
partiton_reqs_in_parallel_util_total    = 6917701
gpu_sim_cycle_parition_util = 108544
gpu_tot_sim_cycle_parition_util    = 314450
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33348
L2_BW  =       8.3350 GB/Sec
L2_BW_total  =       2.6290 GB/Sec
gpu_total_sim_rate=62167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 600, 601, 601, 601, 601, 601, 601, 601, 601, 601, 534, 549, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 677, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 610, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:114847	W0_Idle:19463826	W0_Scoreboard:3070932	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1540 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1546423 
mrq_lat_table:2933 	267 	270 	563 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28393 	9425 	49 	32 	903 	141 	2574 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17218 	478 	109 	3 	20156 	51 	10 	7 	28 	904 	142 	2572 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29571 	8421 	3751 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	36 	4 	6 	10 	5 	13 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659     41003    119815     23974    137814    117852     42940     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      4561     48923     27217    126954     41574    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714     30191     11028    109584     76138    115260     30817    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     24937    120893     67865     23308     59878     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588     11784     31162     15082     33883     39619    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508     16037     32512     62883     18857     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     89969    101920    102156     57949     11447     31245     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730     38938     26580     33562    104110     29288     26509    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672     29534    119593     40344     42489     13071    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735     35185       990     89389     48711     11470     42226    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     69175     33380    125355     28973    104334     16038     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16888     23253      2173      3074      1966      6296      1931      2132      9992     11685     15980     15220     25462     23469     18921     19906
dram[1]:      19898     19840      7457      2054      2077      3213      2669      1964     12293      9118     14671     15853     26398     25608     19968     18839
dram[2]:      18242     22027      2101      2206      7128      1911      1831      1849      9995     10307     14723     14278     26374     23025     19925     20160
dram[3]:      18184     14766      2956      2276      1925      1984      1690      2023     11460      9698     15469     14555     22863     24179     21741     20533
dram[4]:      15933     17478      1907      2076      2291      2135      1539      1967     10299     10990     15679     15964     23460     26355     18376     20305
dram[5]:      20785     18097      2221      2008      6014      2026      3786      1894      9611      8787     13174     14259     23488     25354     20916     22710
dram[6]:      19842     20799      6595      2841      5665      2076      2689      1593      8157     10257     16293     15364     23059     22705     21461     20328
dram[7]:      19830     19820      2087      6924      2644      1849      1761      2224     11559     11913     14710     13617     20116     22658     20093     22235
dram[8]:      19257     17119      1653      1821      1682      2082      3441      1644     12372     11916     16310     15826     21583     20432     21435     24034
dram[9]:      18132     17155      2352      2096      6588      1694      2602      2119     13454     12360     15841     16306     23344     23327     22614     22551
dram[10]:      14960     17348      1762      2256      2385      1715      1707      1796     11466     10447     18086     14148     23386     20925     22013     22641
maximum mf latency per bank:
dram[0]:      18192     18205       358     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18322     18175      8130      7681     61465       410      3586       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371      1417      3782       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181      1291       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189      7679       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532      8499     92079       444     20230       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350      8321       413      1417      8240     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       359       359     89491       418     13099       501     24498     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       358      1486     10795       430      2895       489     20091     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783641 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.004288
n_activity=6109 dram_eff=0.5513
bk0: 92a 785003i bk1: 68a 785148i bk2: 76a 785227i bk3: 76a 785144i bk4: 68a 785240i bk5: 76a 785084i bk6: 76a 785057i bk7: 68a 784989i bk8: 120a 785095i bk9: 128a 784823i bk10: 136a 785023i bk11: 140a 784829i bk12: 132a 785104i bk13: 136a 784935i bk14: 140a 785074i bk15: 132a 784968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00964821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783642 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.004265
n_activity=6227 dram_eff=0.538
bk0: 80a 785116i bk1: 76a 785099i bk2: 72a 785217i bk3: 76a 785164i bk4: 68a 785244i bk5: 84a 785056i bk6: 72a 785047i bk7: 68a 785015i bk8: 108a 785122i bk9: 132a 784806i bk10: 152a 784867i bk11: 140a 784848i bk12: 128a 785145i bk13: 132a 784985i bk14: 132a 785113i bk15: 136a 784921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00905617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783585 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.00439
n_activity=6556 dram_eff=0.5259
bk0: 84a 785086i bk1: 72a 785168i bk2: 92a 785030i bk3: 88a 785085i bk4: 80a 785137i bk5: 72a 785105i bk6: 84a 784987i bk7: 76a 785000i bk8: 120a 785032i bk9: 120a 784877i bk10: 140a 784987i bk11: 140a 784851i bk12: 128a 785145i bk13: 140a 784915i bk14: 132a 785118i bk15: 136a 784957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00874679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783620 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.004326
n_activity=6331 dram_eff=0.5367
bk0: 80a 785080i bk1: 92a 785003i bk2: 72a 785229i bk3: 68a 785226i bk4: 76a 785179i bk5: 84a 785056i bk6: 80a 785092i bk7: 68a 785035i bk8: 116a 785091i bk9: 124a 784873i bk10: 132a 785083i bk11: 140a 784865i bk12: 140a 785044i bk13: 136a 784926i bk14: 132a 785080i bk15: 136a 784975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00806054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783629 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.004303
n_activity=6218 dram_eff=0.5436
bk0: 88a 785024i bk1: 84a 785009i bk2: 84a 785144i bk3: 72a 785176i bk4: 64a 785268i bk5: 68a 785182i bk6: 88a 784928i bk7: 76a 784989i bk8: 112a 785041i bk9: 112a 784961i bk10: 136a 785030i bk11: 132a 784910i bk12: 136a 785072i bk13: 128a 785006i bk14: 148a 784952i bk15: 140a 784876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00900015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc0920600, atomic=0 1 entries : 0x7f0113e87b20 :  mf: uid=754509, sid27:w15, part=5, addr=0xc0920660, load , size=32, unknown  status = IN_PARTITION_DRAM (1546423), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783605 n_act=64 n_pre=48 n_req=447 n_rd=1690 n_write=24 bw_util=0.004364
n_activity=6285 dram_eff=0.5454
bk0: 72a 785162i bk1: 84a 785046i bk2: 84a 785151i bk3: 76a 785183i bk4: 74a 785161i bk5: 68a 785138i bk6: 68a 785049i bk7: 76a 784984i bk8: 120a 785070i bk9: 128a 784883i bk10: 148a 784924i bk11: 144a 784875i bk12: 136a 785096i bk13: 140a 784885i bk14: 140a 785034i bk15: 132a 784982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00964566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783601 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.004359
n_activity=6478 dram_eff=0.5286
bk0: 80a 785155i bk1: 72a 785097i bk2: 80a 785135i bk3: 68a 785191i bk4: 80a 785142i bk5: 72a 785121i bk6: 80a 785056i bk7: 80a 784953i bk8: 136a 784911i bk9: 116a 784916i bk10: 132a 785063i bk11: 136a 784864i bk12: 140a 785045i bk13: 136a 784936i bk14: 140a 785055i bk15: 144a 784775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00896323
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783597 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.004359
n_activity=6402 dram_eff=0.5348
bk0: 76a 785141i bk1: 80a 785122i bk2: 76a 785192i bk3: 72a 785165i bk4: 68a 785256i bk5: 72a 785089i bk6: 76a 785001i bk7: 88a 784958i bk8: 112a 785110i bk9: 108a 784988i bk10: 148a 784969i bk11: 152a 784758i bk12: 148a 784967i bk13: 136a 784916i bk14: 144a 784987i bk15: 136a 784935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0084947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783686 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.004219
n_activity=5769 dram_eff=0.5744
bk0: 68a 785185i bk1: 76a 785123i bk2: 92a 785127i bk3: 92a 785174i bk4: 76a 785128i bk5: 64a 785131i bk6: 68a 785044i bk7: 80a 784899i bk8: 108a 785128i bk9: 112a 784998i bk10: 132a 785099i bk11: 136a 784944i bk12: 132a 785097i bk13: 144a 784873i bk14: 136a 785066i bk15: 124a 785000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00856218
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783734 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004102
n_activity=5499 dram_eff=0.5859
bk0: 72a 785188i bk1: 72a 785107i bk2: 72a 785240i bk3: 76a 785214i bk4: 72a 785205i bk5: 72a 785095i bk6: 76a 785012i bk7: 64a 785012i bk8: 112a 785096i bk9: 116a 784960i bk10: 132a 785087i bk11: 132a 784935i bk12: 132a 785119i bk13: 132a 784981i bk14: 128a 785125i bk15: 140a 784904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783610 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.004347
n_activity=6409 dram_eff=0.5327
bk0: 88a 785117i bk1: 76a 785138i bk2: 80a 785158i bk3: 72a 785196i bk4: 72a 785215i bk5: 80a 785066i bk6: 80a 784979i bk7: 72a 784967i bk8: 128a 785025i bk9: 128a 784876i bk10: 136a 785052i bk11: 140a 784850i bk12: 132a 785111i bk13: 140a 784898i bk14: 132a 785065i bk15: 128a 784957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00778426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1971, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42893
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=85669
icnt_total_pkts_simt_to_mem=43521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36815
	minimum = 6
	maximum = 32
Network latency average = 7.34762
	minimum = 6
	maximum = 26
Slowest packet = 67562
Flit latency average = 6.95906
	minimum = 6
	maximum = 25
Slowest flit = 106868
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00175874
	minimum = 0.00125295 (at node 11)
	maximum = 0.0022157 (at node 42)
Accepted packet rate average = 0.00175874
	minimum = 0.00125295 (at node 11)
	maximum = 0.0022157 (at node 42)
Injected flit rate average = 0.00264198
	minimum = 0.00125295 (at node 11)
	maximum = 0.00434849 (at node 42)
Accepted flit rate average= 0.00264198
	minimum = 0.0019255 (at node 37)
	maximum = 0.00397997 (at node 15)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3868 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62.8 (5 samples)
Network latency average = 10.4726 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47 (5 samples)
Flit latency average = 10.2644 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0185736 (5 samples)
	minimum = 0.0155042 (5 samples)
	maximum = 0.0227596 (5 samples)
Accepted packet rate average = 0.0185736 (5 samples)
	minimum = 0.0155042 (5 samples)
	maximum = 0.0227596 (5 samples)
Injected flit rate average = 0.0279446 (5 samples)
	minimum = 0.0157424 (5 samples)
	maximum = 0.0463587 (5 samples)
Accepted flit rate average = 0.0279446 (5 samples)
	minimum = 0.0208571 (5 samples)
	maximum = 0.0355933 (5 samples)
Injected packet size average = 1.50453 (5 samples)
Accepted packet size average = 1.50453 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 23 sec (383 sec)
gpgpu_simulation_rate = 62167 (inst/sec)
gpgpu_simulation_rate = 4037 (cycle/sec)
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3629
gpu_sim_insn = 4448504
gpu_ipc =    1225.8209
gpu_tot_sim_cycle = 1772203
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      15.9454
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 79838
partiton_reqs_in_parallel_total    = 9305669
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2960
partiton_reqs_in_parallel_util = 79838
partiton_reqs_in_parallel_util_total    = 9305669
gpu_sim_cycle_parition_util = 3629
gpu_tot_sim_cycle_parition_util    = 422994
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42893
L2_BW  =     230.9658 GB/Sec
L2_BW_total  =       2.7670 GB/Sec
gpu_total_sim_rate=71540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 721, 705, 706, 705, 706, 705, 706, 706, 706, 706, 706, 706, 706, 721, 706, 618, 633, 618, 633, 618, 618, 618, 618, 633, 633, 618, 618, 618, 618, 618, 618, 761, 646, 631, 616, 616, 616, 616, 631, 616, 616, 616, 616, 616, 616, 616, 616, 694, 482, 482, 482, 482, 497, 482, 482, 497, 482, 482, 482, 482, 482, 482, 497, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131571	W0_Idle:19471294	W0_Scoreboard:3105169	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1305 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1772202 
mrq_lat_table:2933 	267 	270 	563 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37232 	9429 	49 	32 	903 	141 	2574 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22597 	679 	109 	3 	23419 	51 	10 	7 	28 	904 	142 	2572 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36606 	9494 	3814 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	150 	37 	4 	6 	10 	5 	13 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659     41003    119815     23974    137814    117852     42940     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      4561     48923     27217    126954     41574    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714     30191     11028    109584     76138    115260     30817    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     24937    120893     67865     23308     59878     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588     11784     31162     15082     33883     39619    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508     16037     32512     62883     18857     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     89969    101920    102156     57949     11447     31245     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730     38938     26580     33562    104110     29288     26509    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672     29534    119593     40344     42489     13071    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735     35185       990     89389     48711     11470     42226    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     69175     33380    125355     28973    104334     16038     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16917     23274      2216      3085      2496      6796      2579      2821     10346     11973     16279     15500     25747     23738     19226     20239
dram[1]:      19931     19886      7464      2089      2630      3649      3289      2587     12683      9447     14924     16146     26740     25931     20312     19138
dram[2]:      18252     22042      2129      2257      7554      2413      2360      2478     10396     10660     15019     14558     26730     23318     20261     20506
dram[3]:      18200     14824      2982      2319      2405      2408      2272      2659     11852     10078     15811     14875     23161     24499     22085     20859
dram[4]:      15953     17494      1944      2107      2907      2704      2008      2599     10706     11414     16029     16311     23786     26731     18680     20643
dram[5]:      20804     18118      2252      2043      6512      2548      4433      2511      9975      9130     13451     14557     23802     25657     21228     23047
dram[6]:      19890     20806      6612      2871      6071      2600      3298      2094      8466     10648     16614     15683     23375     23017     21748     20622
dram[7]:      19854     19856      2087      6936      3187      2360      2298      2683     12005     12351     15001     13894     20386     22966     20372     22547
dram[8]:      19265     17144      1694      1893      2101      2654      4063      2163     12798     12317     16633     16142     22472     20707     21743     24372
dram[9]:      18179     17167      2359      2122      7090      2146      3272      2868     13848     12743     16176     16654     23668     23652     22929     22799
dram[10]:      14998     17374      1768      2283      2884      2211      2300      2413     11791     10754     18439     14464     23706     21200     22278     22910
maximum mf latency per bank:
dram[0]:      18192     18205       358     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18322     18175      8130      7681     61465       410      3586       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371      1417      3782       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181      1291       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189      7679       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532      8499     92079       444     20230       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350      8321       413      1417      8240     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       359       359     89491       418     13099       501     24498     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       358      1486     10795       430      2895       489     20091     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790378 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.004252
n_activity=6109 dram_eff=0.5513
bk0: 92a 791740i bk1: 68a 791885i bk2: 76a 791964i bk3: 76a 791881i bk4: 68a 791977i bk5: 76a 791821i bk6: 76a 791794i bk7: 68a 791726i bk8: 120a 791832i bk9: 128a 791560i bk10: 136a 791760i bk11: 140a 791566i bk12: 132a 791841i bk13: 136a 791672i bk14: 140a 791811i bk15: 132a 791705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00956615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790379 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.004229
n_activity=6227 dram_eff=0.538
bk0: 80a 791853i bk1: 76a 791836i bk2: 72a 791954i bk3: 76a 791901i bk4: 68a 791981i bk5: 84a 791793i bk6: 72a 791784i bk7: 68a 791752i bk8: 108a 791859i bk9: 132a 791543i bk10: 152a 791604i bk11: 140a 791585i bk12: 128a 791882i bk13: 132a 791722i bk14: 132a 791850i bk15: 136a 791658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00897916
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790322 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.004353
n_activity=6556 dram_eff=0.5259
bk0: 84a 791823i bk1: 72a 791905i bk2: 92a 791767i bk3: 88a 791822i bk4: 80a 791874i bk5: 72a 791842i bk6: 84a 791724i bk7: 76a 791737i bk8: 120a 791769i bk9: 120a 791614i bk10: 140a 791724i bk11: 140a 791588i bk12: 128a 791882i bk13: 140a 791652i bk14: 132a 791855i bk15: 136a 791694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790357 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.004289
n_activity=6331 dram_eff=0.5367
bk0: 80a 791817i bk1: 92a 791740i bk2: 72a 791966i bk3: 68a 791963i bk4: 76a 791916i bk5: 84a 791793i bk6: 80a 791829i bk7: 68a 791772i bk8: 116a 791828i bk9: 124a 791610i bk10: 132a 791820i bk11: 140a 791602i bk12: 140a 791781i bk13: 136a 791663i bk14: 132a 791817i bk15: 136a 791712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00799199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790366 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.004267
n_activity=6218 dram_eff=0.5436
bk0: 88a 791761i bk1: 84a 791746i bk2: 84a 791881i bk3: 72a 791913i bk4: 64a 792005i bk5: 68a 791919i bk6: 88a 791665i bk7: 76a 791726i bk8: 112a 791778i bk9: 112a 791698i bk10: 136a 791767i bk11: 132a 791647i bk12: 136a 791809i bk13: 128a 791743i bk14: 148a 791689i bk15: 140a 791613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00892361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790340 n_act=64 n_pre=48 n_req=447 n_rd=1692 n_write=24 bw_util=0.004332
n_activity=6303 dram_eff=0.5445
bk0: 72a 791899i bk1: 84a 791783i bk2: 84a 791888i bk3: 76a 791920i bk4: 76a 791895i bk5: 68a 791875i bk6: 68a 791786i bk7: 76a 791721i bk8: 120a 791807i bk9: 128a 791620i bk10: 148a 791661i bk11: 144a 791612i bk12: 136a 791833i bk13: 140a 791622i bk14: 140a 791771i bk15: 132a 791719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00956363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790338 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.004322
n_activity=6478 dram_eff=0.5286
bk0: 80a 791892i bk1: 72a 791834i bk2: 80a 791872i bk3: 68a 791928i bk4: 80a 791879i bk5: 72a 791858i bk6: 80a 791793i bk7: 80a 791690i bk8: 136a 791648i bk9: 116a 791653i bk10: 132a 791800i bk11: 136a 791601i bk12: 140a 791782i bk13: 136a 791673i bk14: 140a 791792i bk15: 144a 791512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.008887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790334 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.004322
n_activity=6402 dram_eff=0.5348
bk0: 76a 791878i bk1: 80a 791859i bk2: 76a 791929i bk3: 72a 791902i bk4: 68a 791993i bk5: 72a 791826i bk6: 76a 791738i bk7: 88a 791695i bk8: 112a 791847i bk9: 108a 791725i bk10: 148a 791706i bk11: 152a 791495i bk12: 148a 791704i bk13: 136a 791653i bk14: 144a 791724i bk15: 136a 791672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00842246
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790423 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.004183
n_activity=5769 dram_eff=0.5744
bk0: 68a 791922i bk1: 76a 791860i bk2: 92a 791864i bk3: 92a 791911i bk4: 76a 791865i bk5: 64a 791868i bk6: 68a 791781i bk7: 80a 791636i bk8: 108a 791865i bk9: 112a 791735i bk10: 132a 791836i bk11: 136a 791681i bk12: 132a 791834i bk13: 144a 791610i bk14: 136a 791803i bk15: 124a 791737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00848936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790471 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004067
n_activity=5499 dram_eff=0.5859
bk0: 72a 791925i bk1: 72a 791844i bk2: 72a 791977i bk3: 76a 791951i bk4: 72a 791942i bk5: 72a 791832i bk6: 76a 791749i bk7: 64a 791749i bk8: 112a 791833i bk9: 116a 791697i bk10: 132a 791824i bk11: 132a 791672i bk12: 132a 791856i bk13: 132a 791718i bk14: 128a 791862i bk15: 140a 791641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00720302
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790347 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.00431
n_activity=6409 dram_eff=0.5327
bk0: 88a 791854i bk1: 76a 791875i bk2: 80a 791895i bk3: 72a 791933i bk4: 72a 791952i bk5: 80a 791803i bk6: 80a 791716i bk7: 72a 791704i bk8: 128a 791762i bk9: 128a 791613i bk10: 136a 791789i bk11: 140a 791587i bk12: 132a 791848i bk13: 140a 791635i bk14: 132a 791802i bk15: 128a 791694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00771806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51736
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=102683
icnt_total_pkts_simt_to_mem=53036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34621
	minimum = 6
	maximum = 44
Network latency average = 8.2476
	minimum = 6
	maximum = 44
Slowest packet = 102531
Flit latency average = 7.98228
	minimum = 6
	maximum = 43
Slowest flit = 154150
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0487486
	minimum = 0.0413451 (at node 1)
	maximum = 0.0767641 (at node 44)
Accepted packet rate average = 0.0487486
	minimum = 0.0413451 (at node 1)
	maximum = 0.0767641 (at node 44)
Injected flit rate average = 0.0731229
	minimum = 0.0429989 (at node 1)
	maximum = 0.127894 (at node 44)
Accepted flit rate average= 0.0731229
	minimum = 0.0554024 (at node 42)
	maximum = 0.102398 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7134 (6 samples)
	minimum = 6 (6 samples)
	maximum = 59.6667 (6 samples)
Network latency average = 10.1017 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Flit latency average = 9.88407 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0236028 (6 samples)
	minimum = 0.019811 (6 samples)
	maximum = 0.0317603 (6 samples)
Accepted packet rate average = 0.0236028 (6 samples)
	minimum = 0.019811 (6 samples)
	maximum = 0.0317603 (6 samples)
Injected flit rate average = 0.0354743 (6 samples)
	minimum = 0.0202851 (6 samples)
	maximum = 0.0599479 (6 samples)
Accepted flit rate average = 0.0354743 (6 samples)
	minimum = 0.0266147 (6 samples)
	maximum = 0.0467274 (6 samples)
Injected packet size average = 1.50297 (6 samples)
Accepted packet size average = 1.50297 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 35 sec (395 sec)
gpgpu_simulation_rate = 71540 (inst/sec)
gpgpu_simulation_rate = 4486 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 615504
gpu_sim_insn = 4995458
gpu_ipc =       8.1160
gpu_tot_sim_cycle = 2614929
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      12.7170
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 13541088
partiton_reqs_in_parallel_total    = 9385507
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7676
partiton_reqs_in_parallel_util = 13541088
partiton_reqs_in_parallel_util_total    = 9385507
gpu_sim_cycle_parition_util = 615504
gpu_tot_sim_cycle_parition_util    = 426623
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15510
partiton_replys_in_parallel_total    = 51736
L2_BW  =       2.3884 GB/Sec
L2_BW_total  =       2.4375 GB/Sec
gpu_total_sim_rate=38048

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
798, 813, 968, 1021, 797, 798, 797, 798, 798, 798, 798, 798, 798, 798, 813, 798, 733, 748, 733, 748, 733, 733, 733, 733, 997, 748, 1034, 733, 733, 733, 733, 733, 853, 738, 723, 708, 708, 708, 708, 723, 708, 708, 853, 708, 708, 708, 708, 708, 809, 597, 597, 597, 597, 612, 597, 597, 612, 597, 597, 597, 597, 716, 597, 612, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154801	W0_Idle:41670728	W0_Scoreboard:14880977	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1258 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 2614928 
mrq_lat_table:4993 	269 	271 	1259 	324 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51020 	10965 	55 	40 	917 	177 	2591 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34042 	691 	109 	3 	27293 	51 	13 	13 	35 	921 	174 	2588 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49876 	9698 	3815 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	1746 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	524 	78 	15 	7 	13 	6 	14 	19 	11 	10 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    196631    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    184159    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    212450    274365    226134    419435    312635    279588    231105    205938    251124    427152    174778    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    222138    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.400000  3.153846  2.578947  2.350000  2.727273  4.250000  3.117647  4.066667  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.444444  2.692308  3.083333  3.333333  3.000000  4.250000  2.666667  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.400000  4.250000  2.294118  2.750000  3.454545  2.642857  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.333333  3.333333  3.200000  2.562500  2.875000  3.571429  4.500000  3.857143  4.545455  4.727273  8.400000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.750000  5.000000  3.250000  5.166667  3.250000  3.222222  3.916667  3.166667  3.210526  4.083333  6.142857  3.136364  4.454545  4.166667 
dram[6]:  2.750000  3.875000  2.846154  3.222222  2.533333  2.818182  2.900000  2.923077  2.565217  3.375000  4.700000  3.466667  3.666667  7.000000  6.125000  4.090909 
dram[7]:  4.333333  3.333333  3.714286  2.909091  2.368421  2.818182  2.600000  3.153846  3.818182  4.400000  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.545455  4.333333  2.692308  3.500000  3.272727  2.642857  5.111111  4.100000  3.400000  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  3.363636  2.050000  3.888889  2.833333  3.444444  3.538461  3.636364  4.333333  4.800000  5.875000  4.900000  4.636364  4.545455 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.733333  3.000000  3.357143  2.944444  2.842105  2.666667  4.181818  4.333333  5.555555  5.625000  4.636364  6.833333 
average row locality = 7595/2135 = 3.557377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10251     14496      7409      8715      6479      4036      2915     11253      6548      8952      9675     11466     25798     20853     22487     15968
dram[1]:      17772     11954      4228      1859      2618      2495      1819     17251      7242      8622     15180     14375     19758     24166     13382     13955
dram[2]:       9283     12262      1849      1617      4542      1873      1877      1612      6136      6589      9646     16873     22679     19200     19001     21554
dram[3]:       8374     11028      2125      1538      2264      8180      1692      2108      7870      6502     12219     11127     18971     18574     19261     25060
dram[4]:       9900     21728     13078      3304     13336      2031      1517      1251      6738      7429     10513     11204     16857     20687     16623     22472
dram[5]:      17903     16682     15606      1401     11973      1690      4839     10979     13285      6544     13661     16691     21996     15896     17586     16136
dram[6]:      21906     13673      5571      2521      4911      1953      3980      8811      5858      6238     12013     16340     26430     16751     18311     17998
dram[7]:      11271     10373      2162      4563      8379      2934      1470      8720      8528      8153     14718     15340     16482     20942     19633     18749
dram[8]:      12664     18512      6747      2586      1749      1841      2294      2675      8625     11387     12159     10351     16668     17144     15079     19367
dram[9]:      21224     13725      1702      1629      8614      2530      1959      1634      8740     11348     11056     16554     17468     16770     15318     17629
dram[10]:      10438      8251      1710      2012      2514      1349      1268      1175     12626      6860     14374     11076     16416     18351     15208     18752
maximum mf latency per bank:
dram[0]:      18192     26024    202832    217311    209668     89792     35576    280891     10608     94240     10680     10723    340765     13337    347174     18365
dram[1]:     272568     25973     99322       364     35725     31869     18179    336944     37117     53511     86421     25236     13300     36596     18301     20137
dram[2]:      18322     18175      8130      7681     61465      7731      9031      1865     10607     32067     10648    257762     35588     23957     18268    211500
dram[3]:      18164     18198     10825       371     35802    274022       491     35616     34872     10627     10645     11297     17488     13310     18309    347177
dram[4]:      18159    421602    421606     39654    309010      7534       817       526     10603     10616     10657     10691     13300     13301     18277    211376
dram[5]:     355874    272599    421602       360    274031       441     35591    256190    253547     35654    257771    227378     35609     90655     72246     20538
dram[6]:     272580     18183     88532      9227     92079      6851     35604    276634     10601     10618     10644    211511    347171     13322     77669     32641
dram[7]:      18158     18197       363     90350    308988     35728      1417    280891     10616     10646    257770    253552     13300     13316    211516     18268
dram[8]:      18166    266788    202869     39585      5976      2389     17325     35579     36494     68133     35706     10703     13300     13301     18291     20443
dram[9]:     272591     18204      4470       359    152133     35833     13099       501     24498     35575     10680    227289     13300     13316     18328    109246
dram[10]:      18175     18207      8485      4668     35737       430      2895      5874    227291     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932158 n_act=210 n_pre=194 n_req=708 n_rd=2396 n_write=109 bw_util=0.002589
n_activity=14339 dram_eff=0.3494
bk0: 136a 1934310i bk1: 112a 1934429i bk2: 116a 1934517i bk3: 116a 1934545i bk4: 132a 1934452i bk5: 144a 1934117i bk6: 156a 1934044i bk7: 108a 1934292i bk8: 172a 1934373i bk9: 172a 1934115i bk10: 200a 1934191i bk11: 188a 1934128i bk12: 168a 1934423i bk13: 156a 1934400i bk14: 168a 1934483i bk15: 152a 1934467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00464067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932291 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.002499
n_activity=13318 dram_eff=0.3631
bk0: 136a 1934359i bk1: 124a 1934396i bk2: 116a 1934482i bk3: 112a 1934595i bk4: 116a 1934483i bk5: 132a 1934408i bk6: 124a 1934315i bk7: 128a 1934236i bk8: 168a 1934361i bk9: 180a 1934120i bk10: 176a 1934401i bk11: 172a 1934282i bk12: 152a 1934603i bk13: 148a 1934488i bk14: 172a 1934425i bk15: 168a 1934290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932154 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.002604
n_activity=14333 dram_eff=0.3515
bk0: 156a 1934213i bk1: 124a 1934541i bk2: 132a 1934349i bk3: 144a 1934308i bk4: 124a 1934490i bk5: 128a 1934347i bk6: 128a 1934318i bk7: 124a 1934288i bk8: 188a 1934183i bk9: 192a 1934030i bk10: 200a 1934139i bk11: 176a 1934192i bk12: 148a 1934610i bk13: 164a 1934380i bk14: 140a 1934690i bk15: 160a 1934425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00414404
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932150 n_act=204 n_pre=188 n_req=713 n_rd=2416 n_write=109 bw_util=0.00261
n_activity=14225 dram_eff=0.355
bk0: 152a 1934161i bk1: 128a 1934353i bk2: 128a 1934582i bk3: 120a 1934505i bk4: 148a 1934323i bk5: 132a 1934289i bk6: 128a 1934417i bk7: 140a 1934103i bk8: 172a 1934330i bk9: 176a 1934086i bk10: 164a 1934476i bk11: 180a 1934242i bk12: 164a 1934488i bk13: 160a 1934378i bk14: 148a 1934589i bk15: 176a 1934267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00396834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932285 n_act=185 n_pre=169 n_req=682 n_rd=2328 n_write=100 bw_util=0.002509
n_activity=13061 dram_eff=0.3718
bk0: 128a 1934349i bk1: 136a 1934311i bk2: 132a 1934498i bk3: 104a 1934588i bk4: 104a 1934592i bk5: 120a 1934516i bk6: 132a 1934219i bk7: 140a 1934094i bk8: 168a 1934260i bk9: 164a 1934290i bk10: 184a 1934270i bk11: 180a 1934217i bk12: 172a 1934410i bk13: 148a 1934472i bk14: 160a 1934480i bk15: 156a 1934374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429649
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc08cbd00, atomic=0 1 entries : 0x7f0106be2210 :  mf: uid=1064115, sid27:w46, part=5, addr=0xc08cbd60, load , size=32, unknown  status = IN_PARTITION_DRAM (2614928), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932132 n_act=202 n_pre=186 n_req=719 n_rd=2438 n_write=109 bw_util=0.002632
n_activity=14047 dram_eff=0.3626
bk0: 140a 1934337i bk1: 136a 1934257i bk2: 140a 1934347i bk3: 128a 1934528i bk4: 122a 1934470i bk5: 104a 1934592i bk6: 96a 1934490i bk7: 108a 1934388i bk8: 164a 1934436i bk9: 188a 1934064i bk10: 212a 1934122i bk11: 180a 1934203i bk12: 156a 1934555i bk13: 216a 1933874i bk14: 172a 1934399i bk15: 176a 1934266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00459726
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932205 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.002561
n_activity=13750 dram_eff=0.3604
bk0: 144a 1934266i bk1: 112a 1934515i bk2: 128a 1934462i bk3: 108a 1934573i bk4: 128a 1934395i bk5: 112a 1934455i bk6: 112a 1934464i bk7: 128a 1934257i bk8: 192a 1934060i bk9: 180a 1934084i bk10: 172a 1934418i bk11: 188a 1934094i bk12: 188a 1934282i bk13: 164a 1934378i bk14: 168a 1934505i bk15: 164a 1934241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00420451
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932289 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.002499
n_activity=13267 dram_eff=0.3645
bk0: 136a 1934500i bk1: 136a 1934383i bk2: 92a 1934723i bk3: 104a 1934528i bk4: 144a 1934290i bk5: 108a 1934434i bk6: 132a 1934226i bk7: 136a 1934289i bk8: 148a 1934480i bk9: 148a 1934330i bk10: 204a 1934197i bk11: 192a 1934066i bk12: 172a 1934391i bk13: 144a 1934493i bk14: 172a 1934393i bk15: 156a 1934402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00405361
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932356 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.002465
n_activity=12535 dram_eff=0.3805
bk0: 100a 1934590i bk1: 124a 1934488i bk2: 128a 1934520i bk3: 140a 1934516i bk4: 116a 1934477i bk5: 96a 1934516i bk6: 124a 1934305i bk7: 124a 1934203i bk8: 164a 1934462i bk9: 152a 1934358i bk10: 188a 1934320i bk11: 188a 1934143i bk12: 172a 1934422i bk13: 164a 1934321i bk14: 172a 1934430i bk15: 148a 1934418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00403242
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932373 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.002433
n_activity=12696 dram_eff=0.3708
bk0: 104a 1934581i bk1: 96a 1934588i bk2: 132a 1934479i bk3: 128a 1934503i bk4: 136a 1934294i bk5: 120a 1934472i bk6: 112a 1934342i bk7: 108a 1934342i bk8: 164a 1934358i bk9: 148a 1934341i bk10: 184a 1934351i bk11: 176a 1934280i bk12: 160a 1934531i bk13: 164a 1934345i bk14: 168a 1934439i bk15: 168a 1934325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00353269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932134 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.002622
n_activity=14604 dram_eff=0.3474
bk0: 116a 1934590i bk1: 132a 1934335i bk2: 148a 1934352i bk3: 104a 1934628i bk4: 128a 1934422i bk5: 132a 1934302i bk6: 140a 1934188i bk7: 160a 1933991i bk8: 188a 1934192i bk9: 192a 1933998i bk10: 164a 1934414i bk11: 176a 1934175i bk12: 164a 1934476i bk13: 156a 1934408i bk14: 172a 1934407i bk15: 144a 1934466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00389082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.97282
	minimum = 6
	maximum = 30
Network latency average = 6.96905
	minimum = 6
	maximum = 26
Slowest packet = 114237
Flit latency average = 6.52336
	minimum = 6
	maximum = 25
Slowest flit = 171738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000503978
	minimum = 0.000338747 (at node 4)
	maximum = 0.000647438 (at node 38)
Accepted packet rate average = 0.000503978
	minimum = 0.000338747 (at node 4)
	maximum = 0.000647438 (at node 38)
Injected flit rate average = 0.000756779
	minimum = 0.00036393 (at node 4)
	maximum = 0.00124451 (at node 38)
Accepted flit rate average= 0.000756779
	minimum = 0.000606821 (at node 43)
	maximum = 0.00116896 (at node 1)
Injected packet length average = 1.50161
Accepted packet length average = 1.50161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0362 (7 samples)
	minimum = 6 (7 samples)
	maximum = 55.4286 (7 samples)
Network latency average = 9.65422 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.5714 (7 samples)
Flit latency average = 9.40397 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0203029 (7 samples)
	minimum = 0.0170292 (7 samples)
	maximum = 0.0273156 (7 samples)
Accepted packet rate average = 0.0203029 (7 samples)
	minimum = 0.0170292 (7 samples)
	maximum = 0.0273156 (7 samples)
Injected flit rate average = 0.0305147 (7 samples)
	minimum = 0.0174393 (7 samples)
	maximum = 0.0515617 (7 samples)
Accepted flit rate average = 0.0305147 (7 samples)
	minimum = 0.0228993 (7 samples)
	maximum = 0.0402191 (7 samples)
Injected packet size average = 1.50297 (7 samples)
Accepted packet size average = 1.50297 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 34 sec (874 sec)
gpgpu_simulation_rate = 38048 (inst/sec)
gpgpu_simulation_rate = 2991 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3883
gpu_sim_insn = 4456084
gpu_ipc =    1147.5879
gpu_tot_sim_cycle = 2840962
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      13.2737
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 85426
partiton_reqs_in_parallel_total    = 22926595
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1001
partiton_reqs_in_parallel_util = 85426
partiton_reqs_in_parallel_util_total    = 22926595
gpu_sim_cycle_parition_util = 3883
gpu_tot_sim_cycle_parition_util    = 1042127
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     286.3536 GB/Sec
L2_BW_total  =       2.6349 GB/Sec
gpu_total_sim_rate=42514

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
918, 918, 1088, 1126, 917, 933, 917, 903, 903, 903, 918, 903, 918, 918, 918, 918, 832, 832, 817, 832, 832, 832, 817, 817, 1096, 847, 1118, 817, 832, 817, 817, 817, 937, 837, 822, 792, 807, 792, 807, 822, 807, 792, 937, 792, 807, 792, 837, 792, 929, 717, 702, 702, 702, 747, 702, 702, 747, 702, 702, 702, 702, 836, 702, 732, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172411	W0_Idle:41685630	W0_Scoreboard:14924124	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1097 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 2840961 
mrq_lat_table:4993 	269 	271 	1259 	324 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62705 	11011 	55 	40 	917 	177 	2591 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	42734 	1327 	330 	332 	29098 	93 	19 	13 	35 	921 	174 	2588 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57275 	10456 	3829 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	5306 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	532 	78 	15 	7 	13 	6 	14 	19 	11 	10 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    196631    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    184159    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    212450    274365    226134    419435    312635    279588    231105    205938    251124    427152    174778    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    222138    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.400000  3.153846  2.578947  2.350000  2.727273  4.250000  3.117647  4.066667  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.444444  2.692308  3.083333  3.333333  3.000000  4.250000  2.666667  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.400000  4.250000  2.294118  2.750000  3.454545  2.642857  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.333333  3.333333  3.200000  2.562500  2.875000  3.571429  4.500000  3.857143  4.545455  4.727273  8.400000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.750000  5.000000  3.250000  5.166667  3.250000  3.222222  3.916667  3.166667  3.210526  4.083333  6.142857  3.136364  4.454545  4.166667 
dram[6]:  2.750000  3.875000  2.846154  3.222222  2.533333  2.818182  2.900000  2.923077  2.565217  3.375000  4.700000  3.466667  3.666667  7.000000  6.125000  4.090909 
dram[7]:  4.333333  3.333333  3.714286  2.909091  2.368421  2.818182  2.600000  3.153846  3.818182  4.400000  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.545455  4.333333  2.692308  3.500000  3.272727  2.642857  5.111111  4.100000  3.400000  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  3.363636  2.050000  3.888889  2.833333  3.444444  3.538461  3.636364  4.333333  4.800000  5.875000  4.900000  4.636364  4.545455 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.733333  3.000000  3.357143  2.944444  2.842105  2.666667  4.181818  4.333333  5.555555  5.625000  4.636364  6.833333 
average row locality = 7595/2135 = 3.557377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10298     14562      7460      8784      6725      4208      3177     11631      6778      9193      9871     11703     26039     21159     22732     16257
dram[1]:      17856     11993      4270      1933      2861      2807      2108     17542      7459      8868     15443     14653     20035     24458     13602     14176
dram[2]:       9337     12385      1908      1685      4768      2115      2198      1951      6353      6801      9871     17113     22993     19447     19296     21833
dram[3]:       8417     11078      2209      1563      2495      8386      2046      2385      8122      6725     12470     11378     19194     18812     19551     25289
dram[4]:       9937     21809     13155      3355     13650      2340      1782      1498      6973      7701     10735     11487     17061     20931     16881     22729
dram[5]:      17972     16726     15648      1460     12205      1976      5256     11387     13546      6742     13860     16927     22251     16064     17826     16351
dram[6]:      21985     13751      5646      2593      5179      2267      4354      9105      6044      6461     12285     16592     26628     16978     18569     18254
dram[7]:      11364     10442      2216      4611      8573      3242      1788      9017      8825      8420     14957     15575     16735     21245     19851     19013
dram[8]:      12793     18641      6787      2652      1998      2144      2647      3007      8977     11719     12424     10585     19336     17386     15294     19635
dram[9]:      21325     13789      1773      1710      8853      2803      2310      2007      9027     11643     11294     16817     17729     17017     15536     17830
dram[10]:      10523      8304      1786      2102      2744      1565      1504      1423     12874      7086     14623     11270     16638     18612     15424     19026
maximum mf latency per bank:
dram[0]:      18192     26024    202832    217311    209668     89792     35576    280891     10608     94240     10680     10723    340765     13337    347174     18365
dram[1]:     272568     25973     99322       364     35725     31869     18179    336944     37117     53511     86421     25236     13300     36596     18301     20137
dram[2]:      18322     18175      8130      7681     61465      7731      9031      1865     10607     32067     10648    257762     35588     23957     18268    211500
dram[3]:      18164     18198     10825       371     35802    274022       491     35616     34872     10627     10645     11297     17488     13310     18309    347177
dram[4]:      18159    421602    421606     39654    309010      7534       817       526     10603     10616     10657     10691     13300     13301     18277    211376
dram[5]:     355874    272599    421602       360    274031       441     35591    256190    253547     35654    257771    227378     35609     90655     72246     20538
dram[6]:     272580     18183     88532      9227     92079      6851     35604    276634     10601     10618     10644    211511    347171     13322     77669     32641
dram[7]:      18158     18197       363     90350    308988     35728      1417    280891     10616     10646    257770    253552     13300     13316    211516     18268
dram[8]:      18166    266788    202869     39585      5976      2389     17325     35579     36494     68133     35706     10703     13300     13301     18291     20443
dram[9]:     272591     18204      4470       359    152133     35833     13099       501     24498     35575     10680    227289     13300     13316     18328    109246
dram[10]:      18175     18207      8485      4668     35737       430      2895      5874    227291     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939367 n_act=210 n_pre=194 n_req=708 n_rd=2396 n_write=109 bw_util=0.002579
n_activity=14339 dram_eff=0.3494
bk0: 136a 1941519i bk1: 112a 1941638i bk2: 116a 1941726i bk3: 116a 1941754i bk4: 132a 1941661i bk5: 144a 1941326i bk6: 156a 1941253i bk7: 108a 1941501i bk8: 172a 1941582i bk9: 172a 1941324i bk10: 200a 1941400i bk11: 188a 1941337i bk12: 168a 1941632i bk13: 156a 1941609i bk14: 168a 1941692i bk15: 152a 1941676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00462344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939500 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.00249
n_activity=13318 dram_eff=0.3631
bk0: 136a 1941568i bk1: 124a 1941605i bk2: 116a 1941691i bk3: 112a 1941804i bk4: 116a 1941692i bk5: 132a 1941617i bk6: 124a 1941524i bk7: 128a 1941445i bk8: 168a 1941570i bk9: 180a 1941329i bk10: 176a 1941610i bk11: 172a 1941491i bk12: 152a 1941812i bk13: 148a 1941697i bk14: 172a 1941634i bk15: 168a 1941499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00427746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939363 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.002594
n_activity=14333 dram_eff=0.3515
bk0: 156a 1941422i bk1: 124a 1941750i bk2: 132a 1941558i bk3: 144a 1941517i bk4: 124a 1941699i bk5: 128a 1941556i bk6: 128a 1941527i bk7: 124a 1941497i bk8: 188a 1941392i bk9: 192a 1941239i bk10: 200a 1941348i bk11: 176a 1941401i bk12: 148a 1941819i bk13: 164a 1941589i bk14: 140a 1941899i bk15: 160a 1941634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00412866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939359 n_act=204 n_pre=188 n_req=713 n_rd=2416 n_write=109 bw_util=0.0026
n_activity=14225 dram_eff=0.355
bk0: 152a 1941370i bk1: 128a 1941562i bk2: 128a 1941791i bk3: 120a 1941714i bk4: 148a 1941532i bk5: 132a 1941498i bk6: 128a 1941626i bk7: 140a 1941312i bk8: 172a 1941539i bk9: 176a 1941295i bk10: 164a 1941685i bk11: 180a 1941451i bk12: 164a 1941697i bk13: 160a 1941587i bk14: 148a 1941798i bk15: 176a 1941476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00395361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939494 n_act=185 n_pre=169 n_req=682 n_rd=2328 n_write=100 bw_util=0.0025
n_activity=13061 dram_eff=0.3718
bk0: 128a 1941558i bk1: 136a 1941520i bk2: 132a 1941707i bk3: 104a 1941797i bk4: 104a 1941801i bk5: 120a 1941725i bk6: 132a 1941428i bk7: 140a 1941303i bk8: 168a 1941469i bk9: 164a 1941499i bk10: 184a 1941479i bk11: 180a 1941426i bk12: 172a 1941619i bk13: 148a 1941681i bk14: 160a 1941689i bk15: 156a 1941583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00428055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939339 n_act=202 n_pre=186 n_req=719 n_rd=2440 n_write=109 bw_util=0.002625
n_activity=14061 dram_eff=0.3626
bk0: 140a 1941546i bk1: 136a 1941466i bk2: 140a 1941556i bk3: 128a 1941737i bk4: 124a 1941676i bk5: 104a 1941801i bk6: 96a 1941699i bk7: 108a 1941597i bk8: 164a 1941645i bk9: 188a 1941273i bk10: 212a 1941331i bk11: 180a 1941412i bk12: 156a 1941764i bk13: 216a 1941083i bk14: 172a 1941608i bk15: 176a 1941475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00458019
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939414 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.002552
n_activity=13750 dram_eff=0.3604
bk0: 144a 1941475i bk1: 112a 1941724i bk2: 128a 1941671i bk3: 108a 1941782i bk4: 128a 1941604i bk5: 112a 1941664i bk6: 112a 1941673i bk7: 128a 1941466i bk8: 192a 1941269i bk9: 180a 1941293i bk10: 172a 1941627i bk11: 188a 1941303i bk12: 188a 1941491i bk13: 164a 1941587i bk14: 168a 1941714i bk15: 164a 1941450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0041889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939498 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.00249
n_activity=13267 dram_eff=0.3645
bk0: 136a 1941709i bk1: 136a 1941592i bk2: 92a 1941932i bk3: 104a 1941737i bk4: 144a 1941499i bk5: 108a 1941643i bk6: 132a 1941435i bk7: 136a 1941498i bk8: 148a 1941689i bk9: 148a 1941539i bk10: 204a 1941406i bk11: 192a 1941275i bk12: 172a 1941600i bk13: 144a 1941702i bk14: 172a 1941602i bk15: 156a 1941611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00403856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939565 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.002456
n_activity=12535 dram_eff=0.3805
bk0: 100a 1941799i bk1: 124a 1941697i bk2: 128a 1941729i bk3: 140a 1941725i bk4: 116a 1941686i bk5: 96a 1941725i bk6: 124a 1941514i bk7: 124a 1941412i bk8: 164a 1941671i bk9: 152a 1941567i bk10: 188a 1941529i bk11: 188a 1941352i bk12: 172a 1941631i bk13: 164a 1941530i bk14: 172a 1941639i bk15: 148a 1941627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00401745
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939582 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.002424
n_activity=12696 dram_eff=0.3708
bk0: 104a 1941790i bk1: 96a 1941797i bk2: 132a 1941688i bk3: 128a 1941712i bk4: 136a 1941503i bk5: 120a 1941681i bk6: 112a 1941551i bk7: 108a 1941551i bk8: 164a 1941567i bk9: 148a 1941550i bk10: 184a 1941560i bk11: 176a 1941489i bk12: 160a 1941740i bk13: 164a 1941554i bk14: 168a 1941648i bk15: 168a 1941534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00351958
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939343 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.002612
n_activity=14604 dram_eff=0.3474
bk0: 116a 1941799i bk1: 132a 1941544i bk2: 148a 1941561i bk3: 104a 1941837i bk4: 128a 1941631i bk5: 132a 1941511i bk6: 140a 1941397i bk7: 160a 1941200i bk8: 188a 1941401i bk9: 192a 1941207i bk10: 164a 1941623i bk11: 176a 1941384i bk12: 164a 1941685i bk13: 156a 1941617i bk14: 172a 1941616i bk15: 144a 1941675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00387638

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.5115
	minimum = 6
	maximum = 271
Network latency average = 10.0895
	minimum = 6
	maximum = 214
Slowest packet = 137311
Flit latency average = 9.91433
	minimum = 6
	maximum = 213
Slowest flit = 206292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0604379
	minimum = 0.046883 (at node 24)
	maximum = 0.179031 (at node 44)
Accepted packet rate average = 0.0604379
	minimum = 0.046883 (at node 24)
	maximum = 0.179031 (at node 44)
Injected flit rate average = 0.0906569
	minimum = 0.0607934 (at node 24)
	maximum = 0.226816 (at node 44)
Accepted flit rate average= 0.0906569
	minimum = 0.075219 (at node 47)
	maximum = 0.310278 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0956 (8 samples)
	minimum = 6 (8 samples)
	maximum = 82.375 (8 samples)
Network latency average = 9.70863 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.875 (8 samples)
Flit latency average = 9.46776 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0253198 (8 samples)
	minimum = 0.020761 (8 samples)
	maximum = 0.0462801 (8 samples)
Accepted packet rate average = 0.0253198 (8 samples)
	minimum = 0.020761 (8 samples)
	maximum = 0.0462801 (8 samples)
Injected flit rate average = 0.0380324 (8 samples)
	minimum = 0.0228585 (8 samples)
	maximum = 0.0734685 (8 samples)
Accepted flit rate average = 0.0380324 (8 samples)
	minimum = 0.0294392 (8 samples)
	maximum = 0.0739765 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 47 sec (887 sec)
gpgpu_simulation_rate = 42514 (inst/sec)
gpgpu_simulation_rate = 3202 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 345403
gpu_sim_insn = 5111858
gpu_ipc =      14.7997
gpu_tot_sim_cycle = 3413587
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      12.5446
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 7598866
partiton_reqs_in_parallel_total    = 23012021
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9674
partiton_reqs_in_parallel_util = 7598866
partiton_reqs_in_parallel_util_total    = 23012021
gpu_sim_cycle_parition_util = 345403
gpu_tot_sim_cycle_parition_util    = 1046010
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =      13.4156 GB/Sec
L2_BW_total  =       3.5504 GB/Sec
gpu_total_sim_rate=36631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1230, 1033, 1203, 1241, 1399, 1296, 1177, 1345, 1018, 1018, 1204, 1267, 1033, 1033, 1204, 1033, 970, 1140, 1126, 1141, 970, 1140, 955, 1321, 1234, 985, 1256, 1047, 970, 1100, 955, 955, 1225, 1453, 1216, 884, 899, 884, 899, 1137, 1345, 884, 1029, 884, 1173, 884, 1126, 884, 1664, 1006, 1240, 991, 794, 839, 965, 794, 839, 794, 794, 794, 794, 1073, 991, 1021, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198236	W0_Idle:50613942	W0_Scoreboard:25051658	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 892 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 3412318 
mrq_lat_table:11821 	301 	332 	3809 	611 	405 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106758 	15448 	61 	50 	940 	218 	2683 	1278 	107 	42 	89 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	84973 	1402 	330 	332 	35270 	93 	23 	17 	45 	945 	216 	2678 	1276 	107 	42 	89 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94642 	10653 	3829 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	16630 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	701 	116 	33 	8 	14 	6 	16 	20 	12 	11 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.170213  2.175000  2.250000  2.733333  2.250000  2.104167  2.000000  2.162791  2.304348  2.446809  2.638298  2.458333  2.538461  2.717949  2.875000  2.969697 
dram[1]:  2.256410  2.045455  2.315789  2.378378  2.250000  2.097561  2.911765  2.181818  2.477273  2.355556  2.404255  2.628572  3.129032  2.742857  3.181818  3.000000 
dram[2]:  2.081633  2.484848  2.256410  2.113636  2.275000  2.152174  2.058824  2.142857  2.476191  2.134615  2.511111  2.390244  2.722222  2.937500  2.857143  3.166667 
dram[3]:  2.102041  2.285714  2.194444  2.210526  2.020000  2.000000  2.162791  2.175000  2.700000  2.365385  2.750000  2.439024  2.857143  2.800000  2.571429  2.621622 
dram[4]:  2.232558  2.270270  2.130435  2.236842  2.323529  2.473684  1.958333  2.418605  2.621622  2.255814  2.380000  2.581395  3.259259  3.129032  2.783784  2.787879 
dram[5]:  2.190476  2.170213  1.960000  3.068965  2.170213  2.395349  2.122449  2.441176  2.416667  2.325000  2.510638  2.463415  2.714286  2.609756  2.659091  3.028571 
dram[6]:  2.421053  2.093023  2.348837  2.228571  2.214286  2.142857  2.000000  2.111111  2.129630  2.520833  2.560976  2.156863  2.897436  3.481482  3.189189  2.882353 
dram[7]:  2.483871  2.309524  2.222222  2.116279  1.983607  2.075000  2.457143  2.333333  2.405406  2.500000  2.555556  2.466667  2.600000  3.571429  2.743590  2.540540 
dram[8]:  1.846154  2.292683  2.069767  2.562500  1.977273  2.173913  2.395349  2.021277  2.777778  2.416667  2.422222  2.700000  3.200000  2.702703  3.218750  3.029412 
dram[9]:  2.378378  1.979167  2.088889  2.086957  1.907407  2.341463  2.125000  2.606061  2.234043  2.348837  2.525000  3.387097  3.066667  3.121212  2.717949  2.837838 
dram[10]:  2.750000  2.044445  2.078947  2.146342  2.106383  2.363636  2.361702  2.318182  2.304348  2.479167  2.288889  2.666667  3.200000  3.032258  3.214286  2.852941 
average row locality = 17375/7176 = 2.421265
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        25        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4464
bank skew: 34/15 = 2.27
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:       5639      5583      4427      4328      4954      3311      4933      4143      5469      4866      8616      7153     13263     10577     12940      9512
dram[1]:       9071      6728      2289      2638      4652      3317      1361     11103      4344      6024      6960      9423     10734     12228      7311     10741
dram[2]:       5272      5628      1548      1596      2460      2263      1581      2555      7086      3931      7150      8978     10720     10759      9965     10485
dram[3]:       8242      6226      5072      3792      2083      4411      1166      3583      4307      6063      9497      7302     10831      9117      7637     14862
dram[4]:       7071     10889      7576      2311      5643      4928      1202      1109      5779      4824      6967     10452     10947     10806     12806     11872
dram[5]:      10882      8433      8401      1497      5814       926      3604      4429      7494      6430      8345      9417     10706     10784      8042      8446
dram[6]:      13695      5514      3180      4364      3232      1192      4224      4114      5402      4730      9274      8474     13357     10317      9056      8789
dram[7]:       9202      5449      2142      3462      4801      4127      1433      5020      4923      3926      9557      8015      8732      9580     10078     10034
dram[8]:       7161      7027      5938      2738      1843      1468      1349      3514      4650      6014      7352      7525     12890      8982      9023      9361
dram[9]:       8447      6055      3113      1757      5639      2075      1308      5836      4422      4988      7201      8054      9754      8536      8118      9893
dram[10]:       4389      6623      2819      3963      2240      3043      4220      1788      7242      5421      9203      5940      9768     12185     10158     11602
maximum mf latency per bank:
dram[0]:      43710     26024    202832    217311    209668     89792    170202    280891    169959     94240    169933    169360    340765    170004    347174    169816
dram[1]:     272568     86126     99322     62562    169623     62654     18179    336944     43380    169420     86421    169393     85982     86137     18301    169964
dram[2]:      18322     18175     13969     16913     61465     43634     43530     62580    169925     32067    169398    257762     86120     23957     20071    211500
dram[3]:     169912     26334    169834    169733     35802    274022       491    169671     34872    170170    169888     86194     62654     62563     18309    347177
dram[4]:     169883    421602    421606     39654    309010    169730      4693      5678    169601     43343    169969    169831     19166     62653    169992    211376
dram[5]:     355874    272599    421602     13967    274031       441    169673    256190    253547    170124    257771    227378     35609     90655     72246     20538
dram[6]:     272580     20266     88532    169939     92079     10804    169572    276634    169612    169406    169883    211511    347171     86148     86152     32641
dram[7]:     169921     62600     62552     90350    308988    169726     10784    280891     26337     10646    257770    253552     13300     62399    211516     86252
dram[8]:     169907    266788    202869     62455     26370     26374     17325    170176     36494    169573     86213    169887    169912     13301     86125     86235
dram[9]:     272591    169955    169913     26186    169497     62654     13099    169652     24498     35575     86094    227289     18817     13316     19902    109246
dram[10]:      18175    169952     62431    169745     62462    169529    169621     62554    227291    169629    169379     17952     62566    169893     86158    170018
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577124 n_act=678 n_pre=662 n_req=1621 n_rd=4736 n_write=437 bw_util=0.004004
n_activity=36051 dram_eff=0.287
bk0: 296a 2581652i bk1: 252a 2581871i bk2: 288a 2581810i bk3: 244a 2582210i bk4: 280a 2581823i bk5: 288a 2581488i bk6: 288a 2581316i bk7: 268a 2581531i bk8: 320a 2581592i bk9: 332a 2581378i bk10: 360a 2581380i bk11: 352a 2581283i bk12: 292a 2581805i bk13: 312a 2581685i bk14: 276a 2582087i bk15: 288a 2581860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00578448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577465 n_act=619 n_pre=603 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003832
n_activity=33864 dram_eff=0.2923
bk0: 256a 2581978i bk1: 272a 2581773i bk2: 256a 2581968i bk3: 256a 2581902i bk4: 272a 2581832i bk5: 260a 2581846i bk6: 288a 2581832i bk7: 280a 2581586i bk8: 324a 2581612i bk9: 324a 2581500i bk10: 340a 2581537i bk11: 288a 2581825i bk12: 280a 2582095i bk13: 288a 2581896i bk14: 292a 2581977i bk15: 272a 2581912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00521126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577294 n_act=650 n_pre=634 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003916
n_activity=35639 dram_eff=0.2839
bk0: 304a 2581613i bk1: 248a 2582081i bk2: 268a 2581989i bk3: 292a 2581850i bk4: 268a 2581885i bk5: 300a 2581606i bk6: 300a 2581385i bk7: 272a 2581663i bk8: 324a 2581735i bk9: 336a 2581334i bk10: 344a 2581582i bk11: 308a 2581697i bk12: 292a 2581958i bk13: 284a 2581964i bk14: 256a 2582313i bk15: 292a 2582002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00500612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577154 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003994
n_activity=36013 dram_eff=0.2865
bk0: 304a 2581472i bk1: 244a 2581998i bk2: 256a 2582110i bk3: 264a 2582064i bk4: 300a 2581619i bk5: 308a 2581453i bk6: 276a 2581714i bk7: 252a 2581759i bk8: 316a 2581857i bk9: 372a 2581152i bk10: 328a 2581707i bk11: 316a 2581674i bk12: 300a 2581995i bk13: 320a 2581621i bk14: 308a 2581756i bk15: 296a 2581845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00510172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577394 n_act=628 n_pre=612 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003873
n_activity=34115 dram_eff=0.2933
bk0: 288a 2581770i bk1: 256a 2581968i bk2: 300a 2581693i bk3: 272a 2581978i bk4: 236a 2582140i bk5: 292a 2581827i bk6: 272a 2581590i bk7: 288a 2581440i bk8: 292a 2581832i bk9: 300a 2581646i bk10: 368a 2581419i bk11: 340a 2581475i bk12: 260a 2582264i bk13: 280a 2581939i bk14: 304a 2581908i bk15: 272a 2581903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00504134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577071 n_act=672 n_pre=656 n_req=1626 n_rd=4816 n_write=422 bw_util=0.004055
n_activity=36309 dram_eff=0.2885
bk0: 268a 2581820i bk1: 296a 2581559i bk2: 292a 2581670i bk3: 264a 2582146i bk4: 304a 2581594i bk5: 276a 2581633i bk6: 300a 2581341i bk7: 256a 2581822i bk8: 352a 2581568i bk9: 292a 2581807i bk10: 360a 2581487i bk11: 316a 2581615i bk12: 280a 2581955i bk13: 316a 2581602i bk14: 336a 2581625i bk15: 308a 2581832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00566179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2576998 n_act=681 n_pre=665 n_req=1639 n_rd=4872 n_write=421 bw_util=0.004097
n_activity=35948 dram_eff=0.2945
bk0: 276a 2581833i bk1: 272a 2581734i bk2: 288a 2581675i bk3: 244a 2581923i bk4: 276a 2581857i bk5: 304a 2581438i bk6: 276a 2581580i bk7: 332a 2581117i bk8: 340a 2581235i bk9: 356a 2581294i bk10: 332a 2581637i bk11: 344a 2581278i bk12: 328a 2581677i bk13: 276a 2581989i bk14: 340a 2581674i bk15: 288a 2581706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00558941
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577311 n_act=643 n_pre=627 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003914
n_activity=34845 dram_eff=0.2902
bk0: 232a 2582198i bk1: 284a 2581778i bk2: 244a 2582083i bk3: 268a 2581775i bk4: 352a 2581114i bk5: 252a 2581843i bk6: 264a 2581877i bk7: 284a 2581623i bk8: 276a 2581940i bk9: 316a 2581606i bk10: 356a 2581526i bk11: 340a 2581479i bk12: 300a 2581773i bk13: 288a 2581942i bk14: 312a 2581837i bk15: 296a 2581836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00508198
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577262 n_act=650 n_pre=634 n_req=1581 n_rd=4680 n_write=411 bw_util=0.003941
n_activity=34949 dram_eff=0.2913
bk0: 292a 2581525i bk1: 284a 2581746i bk2: 268a 2581868i bk3: 248a 2582167i bk4: 268a 2581837i bk5: 284a 2581522i bk6: 296a 2581418i bk7: 288a 2581476i bk8: 304a 2581891i bk9: 348a 2581340i bk10: 324a 2581701i bk11: 316a 2581608i bk12: 284a 2582138i bk13: 292a 2581747i bk14: 292a 2582033i bk15: 292a 2581824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00524958
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577354 n_act=644 n_pre=628 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003879
n_activity=34966 dram_eff=0.2866
bk0: 264a 2582030i bk1: 284a 2581618i bk2: 280a 2581808i bk3: 288a 2581724i bk4: 292a 2581525i bk5: 276a 2581739i bk6: 244a 2581807i bk7: 252a 2581856i bk8: 328a 2581604i bk9: 304a 2581585i bk10: 312a 2581827i bk11: 312a 2581809i bk12: 272a 2582174i bk13: 296a 2581935i bk14: 300a 2581925i bk15: 296a 2581832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00478976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583637 n_nop=2577294 n_act=642 n_pre=626 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003929
n_activity=34807 dram_eff=0.2916
bk0: 248a 2582105i bk1: 276a 2581728i bk2: 252a 2582071i bk3: 268a 2581845i bk4: 280a 2581652i bk5: 288a 2581530i bk6: 328a 2581281i bk7: 288a 2581488i bk8: 328a 2581607i bk9: 356a 2581382i bk10: 312a 2581675i bk11: 336a 2581508i bk12: 280a 2582129i bk13: 272a 2582006i bk14: 268a 2582213i bk15: 280a 2581934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.004962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12312
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.91251
	minimum = 6
	maximum = 27
Network latency average = 6.90957
	minimum = 6
	maximum = 26
Slowest packet = 161292
Flit latency average = 6.40273
	minimum = 6
	maximum = 25
Slowest flit = 295882
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00283079
	minimum = 0.00189345 (at node 21)
	maximum = 0.00344237 (at node 40)
Accepted packet rate average = 0.00283079
	minimum = 0.00189345 (at node 21)
	maximum = 0.00344237 (at node 40)
Injected flit rate average = 0.00426558
	minimum = 0.00228574 (at node 21)
	maximum = 0.0062116 (at node 35)
Accepted flit rate average= 0.00426558
	minimum = 0.00344381 (at node 21)
	maximum = 0.00564704 (at node 22)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6308 (9 samples)
	minimum = 6 (9 samples)
	maximum = 76.2222 (9 samples)
Network latency average = 9.39762 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.5556 (9 samples)
Flit latency average = 9.1272 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.022821 (9 samples)
	minimum = 0.0186646 (9 samples)
	maximum = 0.0415204 (9 samples)
Accepted packet rate average = 0.022821 (9 samples)
	minimum = 0.0186646 (9 samples)
	maximum = 0.0415204 (9 samples)
Injected flit rate average = 0.0342806 (9 samples)
	minimum = 0.0205727 (9 samples)
	maximum = 0.0659955 (9 samples)
Accepted flit rate average = 0.0342806 (9 samples)
	minimum = 0.0265509 (9 samples)
	maximum = 0.0663843 (9 samples)
Injected packet size average = 1.50215 (9 samples)
Accepted packet size average = 1.50215 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 29 sec (1169 sec)
gpgpu_simulation_rate = 36631 (inst/sec)
gpgpu_simulation_rate = 2920 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7735
gpu_sim_insn = 4498644
gpu_ipc =     581.5959
gpu_tot_sim_cycle = 3643472
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      12.9878
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14514
partiton_reqs_in_parallel = 170170
partiton_reqs_in_parallel_total    = 30610887
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4483
partiton_reqs_in_parallel_util = 170170
partiton_reqs_in_parallel_util_total    = 30610887
gpu_sim_cycle_parition_util = 7735
gpu_tot_sim_cycle_parition_util    = 1391413
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     290.4544 GB/Sec
L2_BW_total  =       3.9430 GB/Sec
gpu_total_sim_rate=39698

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1374, 1147, 1332, 1385, 1513, 1425, 1261, 1444, 1132, 1147, 1303, 1411, 1177, 1147, 1303, 1132, 1084, 1239, 1225, 1255, 1084, 1239, 1069, 1450, 1333, 1099, 1400, 1161, 1084, 1214, 1099, 1069, 1354, 1567, 1330, 983, 1043, 983, 1013, 1251, 1444, 983, 1158, 1013, 1317, 998, 1240, 983, 1778, 1090, 1354, 1090, 938, 983, 1094, 908, 983, 908, 923, 893, 893, 1187, 1105, 1135, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126813
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120278
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1649
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:387676	W0_Idle:50649696	W0_Scoreboard:25096314	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 783 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 3643471 
mrq_lat_table:11821 	301 	332 	3809 	611 	405 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128623 	17171 	169 	57 	940 	218 	2683 	1278 	107 	42 	89 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	89118 	2332 	2021 	5623 	44936 	1907 	122 	79 	48 	945 	216 	2678 	1276 	107 	42 	89 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101831 	11601 	3863 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	32162 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	716 	116 	33 	8 	14 	6 	16 	20 	12 	11 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.170213  2.175000  2.250000  2.733333  2.250000  2.104167  2.000000  2.162791  2.304348  2.446809  2.638298  2.458333  2.538461  2.717949  2.875000  2.969697 
dram[1]:  2.256410  2.045455  2.315789  2.378378  2.250000  2.097561  2.911765  2.181818  2.477273  2.355556  2.404255  2.628572  3.129032  2.742857  3.181818  3.000000 
dram[2]:  2.081633  2.484848  2.256410  2.113636  2.275000  2.152174  2.058824  2.142857  2.476191  2.134615  2.511111  2.390244  2.722222  2.937500  2.857143  3.166667 
dram[3]:  2.102041  2.285714  2.194444  2.210526  2.020000  2.000000  2.162791  2.175000  2.700000  2.365385  2.750000  2.439024  2.857143  2.800000  2.571429  2.621622 
dram[4]:  2.232558  2.270270  2.130435  2.236842  2.323529  2.473684  1.958333  2.418605  2.621622  2.255814  2.380000  2.581395  3.259259  3.129032  2.783784  2.787879 
dram[5]:  2.190476  2.170213  1.960000  3.068965  2.170213  2.395349  2.122449  2.441176  2.416667  2.325000  2.510638  2.463415  2.714286  2.609756  2.659091  3.028571 
dram[6]:  2.421053  2.093023  2.348837  2.228571  2.214286  2.142857  2.000000  2.111111  2.129630  2.520833  2.560976  2.156863  2.897436  3.481482  3.189189  2.882353 
dram[7]:  2.483871  2.309524  2.222222  2.116279  1.983607  2.075000  2.457143  2.333333  2.405406  2.500000  2.555556  2.466667  2.600000  3.571429  2.743590  2.540540 
dram[8]:  1.846154  2.292683  2.069767  2.562500  1.977273  2.173913  2.395349  2.021277  2.777778  2.416667  2.422222  2.700000  3.200000  2.702703  3.218750  3.029412 
dram[9]:  2.378378  1.979167  2.088889  2.086957  1.907407  2.341463  2.125000  2.606061  2.234043  2.348837  2.525000  3.387097  3.066667  3.121212  2.717949  2.837838 
dram[10]:  2.750000  2.044445  2.078947  2.146342  2.106383  2.363636  2.361702  2.318182  2.304348  2.479167  2.288889  2.666667  3.200000  3.032258  3.214286  2.852941 
average row locality = 17375/7176 = 2.421265
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        25        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4464
bank skew: 34/15 = 2.27
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:       5756      5731      4540      4478      5141      3511      5149      4369      5698      5075      8844      7383     13499     10801     13170      9748
dram[1]:       9201      6874      2424      2778      4851      3510      1593     11322      4581      6291      7192      9724     10971     12469      7533     10973
dram[2]:       5387      5753      1683      1736      2665      2474      1786      2809      7339      4166      7393      9237     10944     10992     10237     10729
dram[3]:       8366      6380      5232      3975      2258      4589      1415      3811      4543      6284      9726      7588     11056      9319      7835     15104
dram[4]:       7193     11015      7684      2441      5880      5136      1408      1325      6053      5102      7197     10705     11200     11027     13024     12122
dram[5]:      11019      8568      8517      1652      6004      1104      3810      4688      7710      6690      8589      9722     10977     10981      8208      8670
dram[6]:      13845      5674      3296      4520      3422      1368      4463      4331      5632      4936      9541      8724     13565     10564      9238      9026
dram[7]:       9359      5585      2304      3591      4966      4358      1693      5243      5230      4174      9799      8268      8985      9812     10304     10298
dram[8]:       7319      7152      6106      2895      2071      1668      1590      3762      4964      6287      7674      7832     21790      9276      9301      9595
dram[9]:       8579      6205      3251      1869      5826      2288      1595      6119      4709      5268      7500      8322     10025      8778      8359     10130
dram[10]:       4548      6759      2994      4138      2437      3240      4414      2007      7505      5663      9490      6196      9986     12436     10414     11832
maximum mf latency per bank:
dram[0]:      43710     26024    202832    217311    209668     89792    170202    280891    169959     94240    169933    169360    340765    170004    347174    169816
dram[1]:     272568     86126     99322     62562    169623     62654     18179    336944     43380    169420     86421    169393     85982     86137     18301    169964
dram[2]:      18322     18175     13969     16913     61465     43634     43530     62580    169925     32067    169398    257762     86120     23957     20071    211500
dram[3]:     169912     26334    169834    169733     35802    274022       491    169671     34872    170170    169888     86194     62654     62563     18309    347177
dram[4]:     169883    421602    421606     39654    309010    169730      4693      5678    169601     43343    169969    169831     19166     62653    169992    211376
dram[5]:     355874    272599    421602     13967    274031       441    169673    256190    253547    170124    257771    227378     35609     90655     72246     20538
dram[6]:     272580     20266     88532    169939     92079     10804    169572    276634    169612    169406    169883    211511    347171     86148     86152     32641
dram[7]:     169921     62600     62552     90350    308988    169726     10784    280891     26337     10646    257770    253552     13300     62399    211516     86252
dram[8]:     169907    266788    202869     62455     26370     26374     17325    170176     36494    169573     86213    169887    169912     13301     86125     86235
dram[9]:     272591    169955    169913     26186    169497     62654     13099    169652     24498     35575     86094    227289     18817     13316     19902    109246
dram[10]:      18175    169952     62431    169745     62462    169529    169621     62554    227291    169629    169379     17952     62566    169893     86158    170018
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591485 n_act=678 n_pre=662 n_req=1621 n_rd=4736 n_write=437 bw_util=0.003982
n_activity=36051 dram_eff=0.287
bk0: 296a 2596013i bk1: 252a 2596232i bk2: 288a 2596171i bk3: 244a 2596571i bk4: 280a 2596184i bk5: 288a 2595849i bk6: 288a 2595677i bk7: 268a 2595892i bk8: 320a 2595953i bk9: 332a 2595739i bk10: 360a 2595741i bk11: 352a 2595644i bk12: 292a 2596166i bk13: 312a 2596046i bk14: 276a 2596448i bk15: 288a 2596221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00575251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591826 n_act=619 n_pre=603 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003811
n_activity=33864 dram_eff=0.2923
bk0: 256a 2596339i bk1: 272a 2596134i bk2: 256a 2596329i bk3: 256a 2596263i bk4: 272a 2596193i bk5: 260a 2596207i bk6: 288a 2596193i bk7: 280a 2595947i bk8: 324a 2595973i bk9: 324a 2595861i bk10: 340a 2595898i bk11: 288a 2596186i bk12: 280a 2596456i bk13: 288a 2596257i bk14: 292a 2596338i bk15: 272a 2596273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00518245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591655 n_act=650 n_pre=634 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003895
n_activity=35639 dram_eff=0.2839
bk0: 304a 2595974i bk1: 248a 2596442i bk2: 268a 2596350i bk3: 292a 2596211i bk4: 268a 2596246i bk5: 300a 2595967i bk6: 300a 2595746i bk7: 272a 2596024i bk8: 324a 2596096i bk9: 336a 2595695i bk10: 344a 2595943i bk11: 308a 2596058i bk12: 292a 2596319i bk13: 284a 2596325i bk14: 256a 2596674i bk15: 292a 2596363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00497845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591515 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003972
n_activity=36013 dram_eff=0.2865
bk0: 304a 2595833i bk1: 244a 2596359i bk2: 256a 2596471i bk3: 264a 2596425i bk4: 300a 2595980i bk5: 308a 2595814i bk6: 276a 2596075i bk7: 252a 2596120i bk8: 316a 2596218i bk9: 372a 2595513i bk10: 328a 2596068i bk11: 316a 2596035i bk12: 300a 2596356i bk13: 320a 2595982i bk14: 308a 2596117i bk15: 296a 2596206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00507352
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591755 n_act=628 n_pre=612 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003851
n_activity=34115 dram_eff=0.2933
bk0: 288a 2596131i bk1: 256a 2596329i bk2: 300a 2596054i bk3: 272a 2596339i bk4: 236a 2596501i bk5: 292a 2596188i bk6: 272a 2595951i bk7: 288a 2595801i bk8: 292a 2596193i bk9: 300a 2596007i bk10: 368a 2595780i bk11: 340a 2595836i bk12: 260a 2596625i bk13: 280a 2596300i bk14: 304a 2596269i bk15: 272a 2596264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00501348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591432 n_act=672 n_pre=656 n_req=1626 n_rd=4816 n_write=422 bw_util=0.004032
n_activity=36309 dram_eff=0.2885
bk0: 268a 2596181i bk1: 296a 2595920i bk2: 292a 2596031i bk3: 264a 2596507i bk4: 304a 2595955i bk5: 276a 2595994i bk6: 300a 2595702i bk7: 256a 2596183i bk8: 352a 2595929i bk9: 292a 2596168i bk10: 360a 2595848i bk11: 316a 2595976i bk12: 280a 2596316i bk13: 316a 2595963i bk14: 336a 2595986i bk15: 308a 2596193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00563049
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591359 n_act=681 n_pre=665 n_req=1639 n_rd=4872 n_write=421 bw_util=0.004075
n_activity=35948 dram_eff=0.2945
bk0: 276a 2596194i bk1: 272a 2596095i bk2: 288a 2596036i bk3: 244a 2596284i bk4: 276a 2596218i bk5: 304a 2595799i bk6: 276a 2595941i bk7: 332a 2595478i bk8: 340a 2595596i bk9: 356a 2595655i bk10: 332a 2595998i bk11: 344a 2595639i bk12: 328a 2596038i bk13: 276a 2596350i bk14: 340a 2596035i bk15: 288a 2596067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00555851
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591672 n_act=643 n_pre=627 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003892
n_activity=34845 dram_eff=0.2902
bk0: 232a 2596559i bk1: 284a 2596139i bk2: 244a 2596444i bk3: 268a 2596136i bk4: 352a 2595475i bk5: 252a 2596204i bk6: 264a 2596238i bk7: 284a 2595984i bk8: 276a 2596301i bk9: 316a 2595967i bk10: 356a 2595887i bk11: 340a 2595840i bk12: 300a 2596134i bk13: 288a 2596303i bk14: 312a 2596198i bk15: 296a 2596197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00505389
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591623 n_act=650 n_pre=634 n_req=1581 n_rd=4680 n_write=411 bw_util=0.003919
n_activity=34949 dram_eff=0.2913
bk0: 292a 2595886i bk1: 284a 2596107i bk2: 268a 2596229i bk3: 248a 2596528i bk4: 268a 2596198i bk5: 284a 2595883i bk6: 296a 2595779i bk7: 288a 2595837i bk8: 304a 2596252i bk9: 348a 2595701i bk10: 324a 2596062i bk11: 316a 2595969i bk12: 284a 2596499i bk13: 292a 2596108i bk14: 292a 2596394i bk15: 292a 2596185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00522056
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591715 n_act=644 n_pre=628 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003858
n_activity=34966 dram_eff=0.2866
bk0: 264a 2596391i bk1: 284a 2595979i bk2: 280a 2596169i bk3: 288a 2596085i bk4: 292a 2595886i bk5: 276a 2596100i bk6: 244a 2596168i bk7: 252a 2596217i bk8: 328a 2595965i bk9: 304a 2595946i bk10: 312a 2596188i bk11: 312a 2596170i bk12: 272a 2596535i bk13: 296a 2596296i bk14: 300a 2596286i bk15: 296a 2596193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00476328
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2597998 n_nop=2591655 n_act=642 n_pre=626 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003907
n_activity=34807 dram_eff=0.2916
bk0: 248a 2596466i bk1: 276a 2596089i bk2: 252a 2596432i bk3: 268a 2596206i bk4: 280a 2596013i bk5: 288a 2595891i bk6: 328a 2595642i bk7: 288a 2595849i bk8: 328a 2595968i bk9: 356a 2595743i bk10: 312a 2596036i bk11: 336a 2595869i bk12: 280a 2596490i bk13: 272a 2596367i bk14: 268a 2596574i bk15: 280a 2596295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00493457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12312
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.3671
	minimum = 6
	maximum = 524
Network latency average = 36.0893
	minimum = 6
	maximum = 348
Slowest packet = 258556
Flit latency average = 40.9772
	minimum = 6
	maximum = 348
Slowest flit = 427295
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0612916
	minimum = 0.0509406 (at node 4)
	maximum = 0.309587 (at node 44)
Accepted packet rate average = 0.0612916
	minimum = 0.0509406 (at node 4)
	maximum = 0.309587 (at node 44)
Injected flit rate average = 0.0919374
	minimum = 0.0810654 (at node 34)
	maximum = 0.33357 (at node 44)
Accepted flit rate average= 0.0919374
	minimum = 0.0674898 (at node 4)
	maximum = 0.59519 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0044 (10 samples)
	minimum = 6 (10 samples)
	maximum = 121 (10 samples)
Network latency average = 12.0668 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.3 (10 samples)
Flit latency average = 12.3122 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0266681 (10 samples)
	minimum = 0.0218922 (10 samples)
	maximum = 0.068327 (10 samples)
Accepted packet rate average = 0.0266681 (10 samples)
	minimum = 0.0218922 (10 samples)
	maximum = 0.068327 (10 samples)
Injected flit rate average = 0.0400463 (10 samples)
	minimum = 0.0266219 (10 samples)
	maximum = 0.092753 (10 samples)
Accepted flit rate average = 0.0400463 (10 samples)
	minimum = 0.0306448 (10 samples)
	maximum = 0.119265 (10 samples)
Injected packet size average = 1.50165 (10 samples)
Accepted packet size average = 1.50165 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 52 sec (1192 sec)
gpgpu_simulation_rate = 39698 (inst/sec)
gpgpu_simulation_rate = 3056 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 808622
gpu_sim_insn = 5750033
gpu_ipc =       7.1109
gpu_tot_sim_cycle = 4679316
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      11.3415
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 238
gpu_stall_icnt2sh    = 15544
partiton_reqs_in_parallel = 17789645
partiton_reqs_in_parallel_total    = 30781057
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3799
partiton_reqs_in_parallel_util = 17789645
partiton_reqs_in_parallel_util_total    = 30781057
gpu_sim_cycle_parition_util = 808622
gpu_tot_sim_cycle_parition_util    = 1399148
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      25.6358 GB/Sec
L2_BW_total  =       7.5002 GB/Sec
gpu_total_sim_rate=27257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2235, 1511, 2242, 2064, 2156, 1804, 1863, 1793, 1417, 1576, 1853, 1918, 1972, 2086, 2046, 2031, 1748, 2113, 2098, 1907, 2127, 1825, 2180, 2284, 1775, 1622, 1924, 1575, 1396, 1686, 1582, 1576, 2048, 2498, 2558, 1479, 1135, 1725, 1223, 1722, 2149, 1642, 1711, 1445, 1840, 1561, 1896, 1569, 2368, 1560, 2167, 1611, 1238, 1388, 1487, 1355, 1443, 1171, 1552, 1531, 1590, 1449, 1197, 1541, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157141
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150595
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1660
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419596	W0_Idle:69038799	W0_Scoreboard:51179166	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 311 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1058 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 4679278 
mrq_lat_table:23803 	512 	665 	7485 	1952 	1254 	722 	278 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337215 	24613 	222 	61 	951 	236 	2845 	1594 	620 	1097 	550 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	286094 	12515 	3187 	5625 	52685 	1915 	124 	81 	51 	956 	234 	2840 	1592 	621 	1096 	550 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	245899 	24822 	4767 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	36139 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1152 	119 	33 	13 	19 	12 	22 	26 	18 	15 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.247059  2.275862  2.272727  2.487500  2.170213  2.120000  1.924528  2.166667  2.166667  2.232323  2.247312  2.201923  2.337079  2.420455  2.558442  2.679487 
dram[1]:  2.178947  2.247423  2.253012  2.275862  2.469136  2.366667  2.441558  2.250000  2.232323  2.306123  2.258065  2.336957  2.480000  2.447059  2.847222  2.476191 
dram[2]:  2.333333  2.469880  2.195122  2.105769  2.388235  2.369565  2.218750  2.413793  2.355556  2.231482  2.268817  2.247525  2.238636  2.766234  2.518072  2.481482 
dram[3]:  2.182692  2.280488  2.229167  2.085106  2.166667  2.130435  2.282609  2.052632  2.300000  2.252525  2.247525  2.319149  2.500000  2.512820  2.467532  2.494118 
dram[4]:  2.275862  2.137500  2.142857  2.133333  2.430380  2.372093  2.028571  2.318182  2.267442  2.217391  2.147368  2.322222  2.700000  2.481482  2.511628  2.630952 
dram[5]:  2.252874  2.275862  2.040404  2.488095  2.415730  2.337209  2.097826  2.219780  2.211539  2.262626  2.382979  2.195876  2.315217  2.483516  2.456790  2.973684 
dram[6]:  2.384615  2.142857  2.340909  2.239130  2.122222  2.054945  2.150943  2.178218  2.129630  2.323232  2.179245  2.112149  2.360465  2.831169  2.620253  2.500000 
dram[7]:  2.325000  2.139785  2.197675  2.255556  2.120000  2.276596  2.318182  2.360465  2.220000  2.343750  2.340659  2.350515  2.318182  2.775000  2.637500  2.475000 
dram[8]:  1.970588  2.475000  2.168317  2.423077  2.178218  2.122449  2.326087  2.120000  2.516854  2.260000  2.036036  2.383721  2.406593  2.370786  2.626506  2.526316 
dram[9]:  2.382716  2.020408  2.130435  2.132530  2.018349  2.171717  2.386364  2.395349  2.070000  2.086539  2.284210  2.493976  2.540230  2.444444  2.471910  2.511364 
dram[10]:  2.450000  2.088889  2.384615  2.161290  2.127660  2.160919  2.318681  2.354839  2.056604  2.206186  2.144330  2.293478  2.657534  2.523809  2.511905  2.506173 
average row locality = 36693/15934 = 2.302812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       148       146       148       150       155       149       154       153       157       154       166       156       157       144       155 
dram[1]:       155       166       141       148       150       161       138       157       159       164       156       158       137       153       155       149 
dram[2]:       161       156       138       160       152       165       158       158       151       173       157       167       144       159       158       153 
dram[3]:       172       140       165       148       168       144       160       141       166       165       169       159       148       145       140       158 
dram[4]:       150       129       148       150       141       157       157       148       142       149       150       153       160       149       161       166 
dram[5]:       149       152       150       159       162       150       143       153       169       161       164       153       156       168       150       170 
dram[6]:       169       169       157       156       139       138       171       165       166       167       170       165       152       160       150       159 
dram[7]:       141       149       141       154       160       158       153       155       163       166       159       167       152       166       158       148 
dram[8]:       152       153       166       144       167       156       157       158       168       164       162       150       159       155       158       142 
dram[9]:       148       149       148       132       163       163       158       153       147       156       161       153       162       162       163       161 
dram[10]:       148       143       140       152       148       139       159       163       161       159       152       156       145       155       156       149 
total reads: 27256
bank skew: 173/129 = 1.34
chip skew: 2553/2410 = 1.06
number of total write accesses:
dram[0]:        49        50        54        51        54        57        55        54        55        64        55        63        52        56        53        54 
dram[1]:        52        52        46        50        50        52        50        59        62        62        54        57        49        55        50        59 
dram[2]:        49        49        42        59        51        53        55        52        61        68        54        60        53        54        51        48 
dram[3]:        55        47        49        48        53        52        50        54        64        58        58        59        52        51        50        54 
dram[4]:        48        42        47        42        51        47        56        56        53        55        54        56        56        52        55        55 
dram[5]:        47        46        52        50        53        51        50        49        61        63        60        60        57        58        49        56 
dram[6]:        48        56        49        50        52        49        57        55        64        63        61        61        51        58        57        56 
dram[7]:        45        50        48        49        52        56        51        48        59        59        54        61        52        56        53        50 
dram[8]:        49        45        53        45        53        52        57        54        56        62        64        55        60        56        60        50 
dram[9]:        45        49        48        45        57        52        52        53        60        61        56        54        59        58        57        60 
dram[10]:        48        45        46        49        52        49        52        56        57        55        56        55        49        57        55        54 
total reads: 9437
bank skew: 68/42 = 1.62
chip skew: 887/825 = 1.08
average mf latency per bank:
dram[0]:      13280     12901      5703      9119      9426     10998     10298     11843     11558      7368     12050     11827     13505     12829     12586     11083
dram[1]:      12256     11084      8966      9989     10135      8712      4081     12694      9806      9081     10463      9062     10690     12457      9421     10939
dram[2]:       9166     11743      6491      8499     11011     13646      8367     10530      9741      8045     10114     12212     10191     12107      9548     12164
dram[3]:      16079      9631     14006      8627     12777     11156      9652      7810      8984      8924      8418      9743      8927     10850      9585     15125
dram[4]:       9915     14649      9646     10350     10657     10910      9699      9448      8060      7401     10353     11142     13399     11750     12838     13846
dram[5]:      15047     11743     10920      5630     10135      9096     11181      9083      9537      8620     10105     12315     11324     11535      9724     11506
dram[6]:      15359      8719      8997      9751      5009      8148     11124     11689      9462     10759      9842     10635     15414      9865     13034     13395
dram[7]:      12967      9025      7670      6529      7436      7617      6743     10897      8121     10396     12047     12411     11743     11826     13635     12513
dram[8]:       9651     12717     10593      9170     13432      9507     11053     12111     11467      6446      8415     10599     17629     14293     12809     11733
dram[9]:      18455      8948      7816     10819     11289      9686     11593     13978      8172     11341      8502     11215     11370     13428     10668     12090
dram[10]:      10363     12674      8008     10393      8405     11133     11831      7923      9453     10900      8976      9356     12173     12533     11640     16235
maximum mf latency per bank:
dram[0]:     170495    170554    202832    217311    265261    265153    265096    280891    265203    142660    170487    170469    340765    170441    347174    170500
dram[1]:     272568    170492    170403    170488    265164    142727    142619    336944    265195    169420    170471    170476    170485    170561    142718    170486
dram[2]:     142713    170472    170423    170411    265185    265137    142738    265120    169925    142789    170515    257762    170589    170473    142732    211500
dram[3]:     170493    170506    170457    170517    265205    274022    265199    265144    142628    170170    170494    123001    122855    170467    142673    347177
dram[4]:     170518    421602    421606    170445    309010    265209    265180    142758    169601    142659    169969    170450    170554    170448    170513    211376
dram[5]:     355874    272599    421602    170377    274031    265246    265234    265192    253547    170124    257771    227378    170500    170478    142693    123055
dram[6]:     272580    142733    170458    170482    265179    265250    265181    276634    169612    169406    170502    211511    347171    122952    170460    170461
dram[7]:     170467    170499    142614    170448    308988    170423    265160    280891    265150    265171    257770    253552    170479    170476    211516    170473
dram[8]:     170501    266788    202869    142883    265296    265203    265206    265199    265147    169573    170471    170500    170517    170557    170548    170516
dram[9]:     272591    170502    170437    170485    265242    265162    265251    265255    142689    265168    122873    227289    170539    170539    142705    142713
dram[10]:     170520    170569    170453    170526    265173    265178    265154    265163    265144    265158    169379    170495    170472    170494    170536    170521
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085680 n_act=1461 n_pre=1445 n_req=3310 n_rd=9736 n_write=1167 bw_util=0.005319
n_activity=65396 dram_eff=0.3334
bk0: 568a 4095006i bk1: 592a 4094394i bk2: 584a 4094004i bk3: 592a 4094656i bk4: 600a 4094451i bk5: 620a 4093613i bk6: 596a 4093917i bk7: 616a 4093782i bk8: 612a 4093722i bk9: 628a 4093928i bk10: 616a 4093980i bk11: 664a 4093199i bk12: 624a 4094394i bk13: 628a 4094135i bk14: 576a 4095217i bk15: 620a 4094589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0120739
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085741 n_act=1404 n_pre=1388 n_req=3306 n_rd=9788 n_write=1168 bw_util=0.005345
n_activity=64033 dram_eff=0.3422
bk0: 620a 4093827i bk1: 664a 4093587i bk2: 564a 4094270i bk3: 592a 4093327i bk4: 600a 4094725i bk5: 644a 4093816i bk6: 552a 4095170i bk7: 628a 4093138i bk8: 636a 4093467i bk9: 656a 4093298i bk10: 624a 4093735i bk11: 632a 4093428i bk12: 548a 4094923i bk13: 612a 4094139i bk14: 620a 4094738i bk15: 596a 4093678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0125181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085447 n_act=1440 n_pre=1424 n_req=3369 n_rd=10040 n_write=1138 bw_util=0.005453
n_activity=66931 dram_eff=0.334
bk0: 644a 4094046i bk1: 624a 4094160i bk2: 552a 4095018i bk3: 640a 4093285i bk4: 608a 4094915i bk5: 660a 4094273i bk6: 632a 4094342i bk7: 632a 4093930i bk8: 604a 4094030i bk9: 692a 4092538i bk10: 628a 4094223i bk11: 668a 4093338i bk12: 576a 4094350i bk13: 636a 4094142i bk14: 632a 4094441i bk15: 612a 4094384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0127911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085490 n_act=1471 n_pre=1455 n_req=3342 n_rd=9952 n_write=1121 bw_util=0.005402
n_activity=66922 dram_eff=0.3309
bk0: 688a 4093744i bk1: 560a 4094796i bk2: 660a 4093924i bk3: 592a 4094030i bk4: 672a 4094049i bk5: 576a 4094487i bk6: 640a 4094392i bk7: 564a 4094179i bk8: 664a 4093754i bk9: 660a 4093501i bk10: 676a 4092938i bk11: 636a 4093803i bk12: 592a 4094906i bk13: 580a 4094747i bk14: 560a 4095075i bk15: 632a 4094568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0116805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4086018 n_act=1400 n_pre=1384 n_req=3235 n_rd=9640 n_write=1047 bw_util=0.005214
n_activity=64412 dram_eff=0.3318
bk0: 600a 4094279i bk1: 516a 4095102i bk2: 592a 4094789i bk3: 600a 4094596i bk4: 564a 4094784i bk5: 628a 4094485i bk6: 628a 4093986i bk7: 592a 4094008i bk8: 568a 4094715i bk9: 596a 4094453i bk10: 600a 4094772i bk11: 612a 4094411i bk12: 640a 4094272i bk13: 596a 4094322i bk14: 644a 4094361i bk15: 664a 4094292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0102801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085439 n_act=1449 n_pre=1433 n_req=3371 n_rd=10036 n_write=1132 bw_util=0.005448
n_activity=65667 dram_eff=0.3401
bk0: 596a 4094842i bk1: 608a 4094348i bk2: 600a 4094052i bk3: 636a 4094058i bk4: 648a 4094001i bk5: 600a 4094423i bk6: 572a 4094400i bk7: 612a 4093732i bk8: 676a 4093290i bk9: 644a 4093359i bk10: 656a 4094047i bk11: 612a 4093279i bk12: 624a 4093568i bk13: 672a 4093776i bk14: 600a 4094415i bk15: 680a 4094347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0139939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085073 n_act=1512 n_pre=1496 n_req=3440 n_rd=10212 n_write=1196 bw_util=0.005566
n_activity=67395 dram_eff=0.3385
bk0: 676a 4093345i bk1: 676a 4093262i bk2: 628a 4093451i bk3: 624a 4092817i bk4: 556a 4094862i bk5: 552a 4094447i bk6: 684a 4092608i bk7: 660a 4093140i bk8: 664a 4092419i bk9: 668a 4093254i bk10: 680a 4092594i bk11: 660a 4093376i bk12: 608a 4094429i bk13: 640a 4093956i bk14: 600a 4094296i bk15: 636a 4093920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0159337
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085595 n_act=1429 n_pre=1413 n_req=3333 n_rd=9960 n_write=1092 bw_util=0.005392
n_activity=65195 dram_eff=0.339
bk0: 564a 4094970i bk1: 596a 4094210i bk2: 564a 4094469i bk3: 616a 4093941i bk4: 640a 4094088i bk5: 632a 4093585i bk6: 612a 4094310i bk7: 620a 4093913i bk8: 652a 4093599i bk9: 664a 4093829i bk10: 636a 4093946i bk11: 668a 4093026i bk12: 608a 4094449i bk13: 664a 4093368i bk14: 632a 4094212i bk15: 592a 4094661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0120786
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085354 n_act=1477 n_pre=1461 n_req=3382 n_rd=10044 n_write=1153 bw_util=0.005463
n_activity=66801 dram_eff=0.3352
bk0: 608a 4093716i bk1: 612a 4094537i bk2: 664a 4093848i bk3: 576a 4094695i bk4: 668a 4093800i bk5: 624a 4093490i bk6: 628a 4093952i bk7: 632a 4093841i bk8: 672a 4094105i bk9: 656a 4093833i bk10: 648a 4093495i bk11: 600a 4094026i bk12: 636a 4093766i bk13: 620a 4094043i bk14: 632a 4094382i bk15: 568a 4094601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0113761
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085509 n_act=1472 n_pre=1456 n_req=3345 n_rd=9916 n_write=1136 bw_util=0.005392
n_activity=65279 dram_eff=0.3386
bk0: 592a 4094445i bk1: 596a 4093572i bk2: 592a 4093850i bk3: 528a 4094601i bk4: 652a 4093677i bk5: 652a 4093879i bk6: 632a 4094181i bk7: 612a 4094449i bk8: 588a 4093861i bk9: 624a 4093581i bk10: 644a 4094041i bk11: 612a 4093640i bk12: 648a 4093882i bk13: 648a 4093433i bk14: 652a 4094016i bk15: 644a 4093533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0115966
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4099489 n_nop=4085899 n_act=1420 n_pre=1404 n_req=3260 n_rd=9700 n_write=1066 bw_util=0.005252
n_activity=64035 dram_eff=0.3363
bk0: 592a 4094366i bk1: 572a 4094452i bk2: 560a 4095173i bk3: 608a 4093824i bk4: 592a 4094592i bk5: 556a 4094521i bk6: 636a 4094213i bk7: 652a 4093908i bk8: 644a 4093735i bk9: 636a 4093862i bk10: 608a 4094320i bk11: 624a 4093736i bk12: 580a 4095008i bk13: 620a 4094147i bk14: 624a 4094292i bk15: 596a 4094413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0102179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1194, Miss_rate = 0.073, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1240, Miss_rate = 0.075, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1191, Miss_rate = 0.073, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1256, Miss_rate = 0.076, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1219, Miss_rate = 0.074, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1291, Miss_rate = 0.077, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1288, Miss_rate = 0.076, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1209, Miss_rate = 0.074, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1201, Miss_rate = 0.073, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1243, Miss_rate = 0.074, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1266, Miss_rate = 0.075, Pending_hits = 606, Reservation_fails = 1
L2_cache_bank[12]: Access = 16863, Miss = 1274, Miss_rate = 0.076, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1279, Miss_rate = 0.076, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1227, Miss_rate = 0.074, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1263, Miss_rate = 0.076, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1289, Miss_rate = 0.058, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1222, Miss_rate = 0.075, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1250, Miss_rate = 0.075, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1229, Miss_rate = 0.076, Pending_hits = 563, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1209, Miss_rate = 0.074, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1216, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27256
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12775
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.35785
	minimum = 6
	maximum = 64
Network latency average = 8.22211
	minimum = 6
	maximum = 51
Slowest packet = 310724
Flit latency average = 7.69298
	minimum = 6
	maximum = 50
Slowest flit = 709730
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00540931
	minimum = 0.00421582 (at node 2)
	maximum = 0.00645296 (at node 34)
Accepted packet rate average = 0.00540931
	minimum = 0.00421582 (at node 2)
	maximum = 0.00645296 (at node 34)
Injected flit rate average = 0.00840136
	minimum = 0.00537829 (at node 2)
	maximum = 0.0120093 (at node 34)
Accepted flit rate average= 0.00840136
	minimum = 0.00761543 (at node 28)
	maximum = 0.0103046 (at node 0)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3093 (11 samples)
	minimum = 6 (11 samples)
	maximum = 115.818 (11 samples)
Network latency average = 11.7173 (11 samples)
	minimum = 6 (11 samples)
	maximum = 85.8182 (11 samples)
Flit latency average = 11.8923 (11 samples)
	minimum = 6 (11 samples)
	maximum = 85 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0247355 (11 samples)
	minimum = 0.0202852 (11 samples)
	maximum = 0.0627021 (11 samples)
Accepted packet rate average = 0.0247355 (11 samples)
	minimum = 0.0202852 (11 samples)
	maximum = 0.0627021 (11 samples)
Injected flit rate average = 0.0371694 (11 samples)
	minimum = 0.0246907 (11 samples)
	maximum = 0.0854127 (11 samples)
Accepted flit rate average = 0.0371694 (11 samples)
	minimum = 0.0285512 (11 samples)
	maximum = 0.109359 (11 samples)
Injected packet size average = 1.50268 (11 samples)
Accepted packet size average = 1.50268 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 27 sec (1947 sec)
gpgpu_simulation_rate = 27257 (inst/sec)
gpgpu_simulation_rate = 2403 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14680
gpu_sim_insn = 4715414
gpu_ipc =     321.2135
gpu_tot_sim_cycle = 4916146
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      11.7543
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 373
gpu_stall_icnt2sh    = 15725
partiton_reqs_in_parallel = 322825
partiton_reqs_in_parallel_total    = 48570702
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =       9.9455
partiton_reqs_in_parallel_util = 322825
partiton_reqs_in_parallel_util_total    = 48570702
gpu_sim_cycle_parition_util = 14680
gpu_tot_sim_cycle_parition_util    = 2207770
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.5818 GB/Sec
L2_BW_total  =       7.9051 GB/Sec
gpu_total_sim_rate=29038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2415, 1676, 2422, 2244, 2336, 1984, 2043, 1973, 1597, 1756, 2018, 2098, 2152, 2266, 2226, 2211, 1928, 2293, 2278, 2087, 2307, 2005, 2360, 2464, 1955, 1802, 2104, 1740, 1561, 1851, 1762, 1756, 2177, 2642, 2702, 1623, 1279, 1869, 1367, 1866, 2293, 1786, 1840, 1589, 1984, 1705, 2040, 1713, 2512, 1704, 2281, 1755, 1382, 1532, 1631, 1499, 1587, 1315, 1696, 1660, 1734, 1593, 1341, 1685, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 453285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 445417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2982
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:911764	W0_Idle:69113377	W0_Scoreboard:51239645	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 311 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 977 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 4916145 
mrq_lat_table:24523 	524 	720 	7707 	2092 	1368 	806 	283 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372046 	29236 	321 	187 	1011 	236 	2845 	1594 	620 	1097 	550 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	289728 	13763 	4519 	13671 	73676 	5908 	370 	167 	162 	1008 	234 	2840 	1592 	621 	1096 	550 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253253 	25623 	4783 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	67707 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1179 	122 	33 	13 	19 	12 	22 	26 	18 	15 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        18        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        24        16        23        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        18        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        17        16        16        70        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.247059  2.310345  2.244444  2.469136  2.170213  2.120000  1.924528  2.166667  2.291667  2.326733  2.361702  2.428571  2.366667  2.539326  2.564103  2.683544 
dram[1]:  2.178947  2.234694  2.265060  2.275862  2.469136  2.366667  2.423077  2.250000  2.431373  2.520408  2.427083  2.580645  2.474359  2.546512  2.849315  2.535714 
dram[2]:  2.333333  2.464286  2.195122  2.105769  2.388235  2.354839  2.206186  2.413793  2.516484  2.444444  2.406250  2.470588  2.352273  2.948052  2.523809  2.481482 
dram[3]:  2.182692  2.280488  2.229167  2.085106  2.166667  2.130435  2.282609  2.041667  2.524272  2.350000  2.443396  2.568421  2.650000  2.620253  2.474359  2.517647 
dram[4]:  2.261364  2.137500  2.142857  2.133333  2.430380  2.372093  2.028571  2.303371  2.393258  2.402174  2.224490  2.527472  2.790123  2.560976  2.505747  2.670588 
dram[5]:  2.252874  2.275862  2.040404  2.470588  2.400000  2.321839  2.086021  2.206522  2.409524  2.370000  2.585106  2.454545  2.440860  2.565217  2.463415  2.974026 
dram[6]:  2.391304  2.141510  2.340909  2.239130  2.122222  2.043478  2.150943  2.178218  2.293578  2.456311  2.394495  2.290909  2.390805  3.000000  2.612500  2.528736 
dram[7]:  2.325000  2.127660  2.197675  2.255556  2.120000  2.276596  2.318182  2.360465  2.346535  2.494845  2.494505  2.560000  2.382022  2.950000  2.629630  2.481482 
dram[8]:  1.970588  2.493827  2.156863  2.405063  2.166667  2.122449  2.336957  2.120000  2.644444  2.392157  2.270270  2.574713  3.389474  2.456522  2.647059  2.526316 
dram[9]:  2.382716  2.040404  2.130435  2.132530  2.018349  2.160000  2.355556  2.406977  2.247525  2.228571  2.397959  2.619048  2.622222  2.537634  2.500000  2.516854 
dram[10]:  2.475000  2.088889  2.405063  2.161290  2.115789  2.160919  2.318681  2.354839  2.233645  2.367347  2.336735  2.483871  2.716216  2.588235  2.517647  2.512195 
average row locality = 38045/16079 = 2.366130
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       149       146       148       150       155       149       154       157       162       159       175       158       162       145       156 
dram[1]:       155       166       141       148       150       161       138       157       168       172       163       166       139       157       156       151 
dram[2]:       161       156       138       160       152       165       158       158       158       182       164       176       148       164       159       153 
dram[3]:       172       140       165       148       168       144       160       141       176       169       180       168       152       149       141       159 
dram[4]:       150       129       148       150       141       157       157       148       148       154       155       161       164       152       162       168 
dram[5]:       149       152       150       159       162       150       143       153       177       166       171       164       161       172       151       171 
dram[6]:       170       170       157       156       139       138       171       165       173       174       180       175       154       166       151       161 
dram[7]:       141       149       141       154       160       158       153       155       168       172       164       177       155       171       159       149 
dram[8]:       152       154       166       144       167       156       157       158       174       170       172       156       166       161       160       142 
dram[9]:       148       150       148       132       163       163       158       153       154       162       167       158       167       167       165       162 
dram[10]:       148       143       141       152       148       139       159       163       168       165       159       163       148       158       157       150 
total reads: 27693
bank skew: 182/129 = 1.41
chip skew: 2600/2444 = 1.06
number of total write accesses:
dram[0]:        49        52        56        52        54        57        55        54        63        73        63        80        55        64        55        56 
dram[1]:        52        53        47        50        50        52        51        59        80        75        70        74        54        62        52        62 
dram[2]:        49        51        42        59        51        54        56        52        71        82        67        76        59        63        53        48 
dram[3]:        55        47        49        48        53        52        50        55        84        66        79        76        60        58        52        55 
dram[4]:        49        42        47        42        51        47        56        57        65        67        63        69        62        58        56        59 
dram[5]:        47        46        52        51        54        52        51        50        76        71        72        79        66        64        51        58 
dram[6]:        50        57        49        50        52        50        57        55        77        79        81        77        54        68        58        59 
dram[7]:        45        51        48        49        52        56        51        48        69        70        63        79        57        65        54        52 
dram[8]:        49        48        54        46        54        52        58        54        64        74        80        68       156        65        65        50 
dram[9]:        45        52        48        45        57        53        54        54        73        72        68        62        69        69        60        62 
dram[10]:        50        45        49        49        53        49        52        56        71        67        70        68        53        62        57        56 
total reads: 10352
bank skew: 156/42 = 3.71
chip skew: 1037/890 = 1.17
average mf latency per bank:
dram[0]:      13410     12837      5771      9196      9587     11152     10473     12014     11157      7135     11596     10836     13358     12257     12583     11102
dram[1]:      12375     11149      9045     10108     10306      8867      4246     12855      8975      8539      9659      8333     10490     12002      9460     10859
dram[2]:       9283     11751      6631      8618     11167     13733      8495     10701      9271      7541      9449     11209      9886     11537      9590     12346
dram[3]:      16184      9767     14130      8759     12930     11319      9820      7957      8160      8694      7576      8916      8603     10452      9622     15152
dram[4]:       9986     14792      9779     10509     10823     11067      9869      9569      7624      7068      9926     10356     12970     11426     12882     13637
dram[5]:      15180     11875     11056      5728     10234      9207     11302      9214      8876      8363      9532     11006     10790     11206      9761     11518
dram[6]:      15261      8760      9117      9890      5185      8285     11277     11854      8912      9977      8908      9733     15230      9368     13090     13268
dram[7]:      13108      9112      7817      6666      7597      7770      6935     11079      7874      9914     11539     11266     11495     11298     13696     12530
dram[8]:       9812     12608     10685      9278     13545      9682     11207     12311     11087      6235      7810      9975     17780     13545     12618     11961
dram[9]:      18591      8902      7946     10967     11439      9796     11670     14105      7692     10763      8080     10783     10819     12684     10612     12101
dram[10]:      10386     12807      7988     10530      8538     11315     12012      8087      8851     10298      8384      8771     11934     12237     11647     16170
maximum mf latency per bank:
dram[0]:     170495    170554    202832    217311    265261    265153    265096    280891    265203    142660    170487    170469    340765    170441    347174    170500
dram[1]:     272568    170492    170403    170488    265164    142727    142619    336944    265195    169420    170471    170476    170485    170561    142718    170486
dram[2]:     142713    170472    170423    170411    265185    265137    142738    265120    169925    142789    170515    257762    170589    170473    142732    211500
dram[3]:     170493    170506    170457    170517    265205    274022    265199    265144    142628    170170    170494    123001    122855    170467    142673    347177
dram[4]:     170518    421602    421606    170445    309010    265209    265180    142758    169601    142659    169969    170450    170554    170448    170513    211376
dram[5]:     355874    272599    421602    170377    274031    265246    265234    265192    253547    170124    257771    227378    170500    170478    142693    123055
dram[6]:     272580    142733    170458    170482    265179    265250    265181    276634    169612    169406    170502    211511    347171    122952    170460    170461
dram[7]:     170467    170499    142614    170448    308988    170423    265160    280891    265150    265171    257770    253552    170479    170476    211516    170473
dram[8]:     170501    266788    202869    142883    265296    265203    265206    265199    265147    169573    170471    170500    170517    170557    170548    170516
dram[9]:     272591    170502    170437    170485    265242    265162    265251    265255    142689    265168    122873    227289    170539    170539    142705    142713
dram[10]:     170520    170569    170453    170526    265173    265178    265154    265163    265144    265158    169379    170495    170472    170494    170536    170521
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112709 n_act=1472 n_pre=1456 n_req=3405 n_rd=9868 n_write=1241 bw_util=0.005384
n_activity=66692 dram_eff=0.3331
bk0: 568a 4122263i bk1: 596a 4121622i bk2: 584a 4121195i bk3: 592a 4121877i bk4: 600a 4121705i bk5: 620a 4120867i bk6: 596a 4121171i bk7: 616a 4121041i bk8: 628a 4120816i bk9: 648a 4120986i bk10: 636a 4121101i bk11: 700a 4120184i bk12: 632a 4121582i bk13: 648a 4121261i bk14: 580a 4122436i bk15: 624a 4121798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0123611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112704 n_act=1418 n_pre=1402 n_req=3431 n_rd=9952 n_write=1270 bw_util=0.005439
n_activity=65611 dram_eff=0.3421
bk0: 620a 4121085i bk1: 664a 4120817i bk2: 564a 4121519i bk3: 592a 4120584i bk4: 600a 4121983i bk5: 644a 4121075i bk6: 552a 4122401i bk7: 628a 4120397i bk8: 672a 4120321i bk9: 688a 4120298i bk10: 652a 4120703i bk11: 664a 4120413i bk12: 556a 4122050i bk13: 628a 4121259i bk14: 624a 4121928i bk15: 604a 4120889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0132589
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112429 n_act=1449 n_pre=1433 n_req=3485 n_rd=10208 n_write=1227 bw_util=0.005542
n_activity=68358 dram_eff=0.3346
bk0: 644a 4121302i bk1: 624a 4121348i bk2: 552a 4122274i bk3: 640a 4120542i bk4: 608a 4122176i bk5: 660a 4121498i bk6: 632a 4121572i bk7: 632a 4121188i bk8: 632a 4121075i bk9: 728a 4119525i bk10: 656a 4121151i bk11: 704a 4120275i bk12: 592a 4121478i bk13: 656a 4121243i bk14: 636a 4121646i bk15: 612a 4121638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0129535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112448 n_act=1484 n_pre=1468 n_req=3471 n_rd=10128 n_write=1218 bw_util=0.005499
n_activity=68710 dram_eff=0.3303
bk0: 688a 4120999i bk1: 560a 4122052i bk2: 660a 4121182i bk3: 592a 4121288i bk4: 672a 4121307i bk5: 576a 4121746i bk6: 640a 4121651i bk7: 564a 4121407i bk8: 704a 4120603i bk9: 676a 4120584i bk10: 720a 4119733i bk11: 672a 4120784i bk12: 608a 4122065i bk13: 596a 4121876i bk14: 564a 4122277i bk15: 636a 4121805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0126107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4113036 n_act=1413 n_pre=1397 n_req=3334 n_rd=9776 n_write=1124 bw_util=0.005283
n_activity=65849 dram_eff=0.3311
bk0: 600a 4121489i bk1: 516a 4122356i bk2: 592a 4122045i bk3: 600a 4121852i bk4: 564a 4122043i bk5: 628a 4121745i bk6: 628a 4121248i bk7: 592a 4121241i bk8: 592a 4121670i bk9: 616a 4121509i bk10: 620a 4121819i bk11: 644a 4121447i bk12: 656a 4121412i bk13: 608a 4121477i bk14: 648a 4121579i bk15: 672a 4121456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0107865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112406 n_act=1462 n_pre=1446 n_req=3491 n_rd=10204 n_write=1228 bw_util=0.00554
n_activity=67181 dram_eff=0.3403
bk0: 596a 4122100i bk1: 608a 4121608i bk2: 600a 4121313i bk3: 636a 4121279i bk4: 648a 4121223i bk5: 600a 4121651i bk6: 572a 4121627i bk7: 612a 4120958i bk8: 708a 4120230i bk9: 664a 4120399i bk10: 684a 4121120i bk11: 656a 4120167i bk12: 644a 4120664i bk13: 688a 4120909i bk14: 604a 4121610i bk15: 684a 4121554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0146888
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112002 n_act=1530 n_pre=1514 n_req=3573 n_rd=10400 n_write=1300 bw_util=0.00567
n_activity=69184 dram_eff=0.3382
bk0: 680a 4120525i bk1: 680a 4120460i bk2: 628a 4120706i bk3: 624a 4120075i bk4: 556a 4122120i bk5: 552a 4121673i bk6: 684a 4119868i bk7: 660a 4120401i bk8: 692a 4119378i bk9: 696a 4120100i bk10: 720a 4119456i bk11: 700a 4120278i bk12: 616a 4121621i bk13: 664a 4121034i bk14: 604a 4121513i bk15: 644a 4121109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0170483
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112618 n_act=1438 n_pre=1422 n_req=3435 n_rd=10104 n_write=1164 bw_util=0.005461
n_activity=66530 dram_eff=0.3387
bk0: 564a 4122224i bk1: 596a 4121427i bk2: 564a 4121723i bk3: 616a 4121197i bk4: 640a 4121344i bk5: 632a 4120841i bk6: 612a 4121567i bk7: 620a 4121172i bk8: 672a 4120650i bk9: 688a 4120863i bk10: 656a 4121075i bk11: 708a 4119932i bk12: 620a 4121619i bk13: 684a 4120509i bk14: 636a 4121429i bk15: 596a 4121867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.012386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112208 n_act=1494 n_pre=1478 n_req=3592 n_rd=10220 n_write=1346 bw_util=0.005605
n_activity=68711 dram_eff=0.3367
bk0: 608a 4120972i bk1: 616a 4121727i bk2: 664a 4121072i bk3: 576a 4121916i bk4: 668a 4121027i bk5: 624a 4120745i bk6: 628a 4121200i bk7: 632a 4121097i bk8: 696a 4121014i bk9: 680a 4120689i bk10: 688a 4120556i bk11: 624a 4121113i bk12: 664a 4120561i bk13: 644a 4121084i bk14: 640a 4121540i bk15: 568a 4121854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0126107
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112477 n_act=1490 n_pre=1474 n_req=3460 n_rd=10068 n_write=1237 bw_util=0.005479
n_activity=66872 dram_eff=0.3381
bk0: 592a 4121696i bk1: 600a 4120779i bk2: 592a 4121106i bk3: 528a 4121858i bk4: 652a 4120935i bk5: 652a 4121108i bk6: 632a 4121380i bk7: 612a 4121701i bk8: 616a 4120865i bk9: 648a 4120601i bk10: 668a 4121046i bk11: 632a 4120756i bk12: 668a 4120928i bk13: 668a 4120486i bk14: 660a 4121188i bk15: 648a 4120737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0122082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4126746 n_nop=4112908 n_act=1430 n_pre=1414 n_req=3368 n_rd=9844 n_write=1150 bw_util=0.005328
n_activity=65340 dram_eff=0.3365
bk0: 592a 4121607i bk1: 572a 4121708i bk2: 564a 4122371i bk3: 608a 4121079i bk4: 592a 4121819i bk5: 556a 4121776i bk6: 636a 4121468i bk7: 652a 4121164i bk8: 672a 4120692i bk9: 660a 4120821i bk10: 636a 4121336i bk11: 652a 4120783i bk12: 592a 4122168i bk13: 632a 4121309i bk14: 628a 4121501i bk15: 600a 4121620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0111848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1206, Miss_rate = 0.068, Pending_hits = 623, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1261, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1278, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1314, Miss_rate = 0.072, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[6]: Access = 18466, Miss = 1314, Miss_rate = 0.071, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1225, Miss_rate = 0.069, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[9]: Access = 17963, Miss = 1219, Miss_rate = 0.068, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1264, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1287, Miss_rate = 0.070, Pending_hits = 619, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1295, Miss_rate = 0.071, Pending_hits = 617, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1305, Miss_rate = 0.071, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1241, Miss_rate = 0.069, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1285, Miss_rate = 0.071, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1314, Miss_rate = 0.042, Pending_hits = 681, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1241, Miss_rate = 0.070, Pending_hits = 572, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1270, Miss_rate = 0.070, Pending_hits = 586, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1247, Miss_rate = 0.071, Pending_hits = 578, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1228, Miss_rate = 0.069, Pending_hits = 581, Reservation_fails = 3
L2_cache_bank[21]: Access = 18074, Miss = 1233, Miss_rate = 0.068, Pending_hits = 593, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27693
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13195
L2_total_cache_reservation_fails = 9
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.1666
	minimum = 6
	maximum = 831
Network latency average = 43.7497
	minimum = 6
	maximum = 580
Slowest packet = 743516
Flit latency average = 52.2495
	minimum = 6
	maximum = 579
Slowest flit = 1140870
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.054144
	minimum = 0.0423735 (at node 7)
	maximum = 0.317767 (at node 44)
Accepted packet rate average = 0.054144
	minimum = 0.0423735 (at node 7)
	maximum = 0.317767 (at node 44)
Injected flit rate average = 0.081216
	minimum = 0.0614143 (at node 46)
	maximum = 0.330404 (at node 44)
Accepted flit rate average= 0.081216
	minimum = 0.0510934 (at node 7)
	maximum = 0.622897 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7974 (12 samples)
	minimum = 6 (12 samples)
	maximum = 175.417 (12 samples)
Network latency average = 14.3866 (12 samples)
	minimum = 6 (12 samples)
	maximum = 127 (12 samples)
Flit latency average = 15.2554 (12 samples)
	minimum = 6 (12 samples)
	maximum = 126.167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0271862 (12 samples)
	minimum = 0.0221259 (12 samples)
	maximum = 0.0839575 (12 samples)
Accepted packet rate average = 0.0271862 (12 samples)
	minimum = 0.0221259 (12 samples)
	maximum = 0.0839575 (12 samples)
Injected flit rate average = 0.04084 (12 samples)
	minimum = 0.027751 (12 samples)
	maximum = 0.105829 (12 samples)
Accepted flit rate average = 0.04084 (12 samples)
	minimum = 0.0304297 (12 samples)
	maximum = 0.152154 (12 samples)
Injected packet size average = 1.50223 (12 samples)
Accepted packet size average = 1.50223 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 10 sec (1990 sec)
gpgpu_simulation_rate = 29038 (inst/sec)
gpgpu_simulation_rate = 2470 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 791810
gpu_sim_insn = 8878634
gpu_ipc =      11.2131
gpu_tot_sim_cycle = 5935178
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      11.2321
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 365706
gpu_stall_icnt2sh    = 1339262
partiton_reqs_in_parallel = 17054487
partiton_reqs_in_parallel_total    = 48893527
partiton_level_parallism =      21.5386
partiton_level_parallism_total  =      11.1114
partiton_reqs_in_parallel_util = 17054487
partiton_reqs_in_parallel_util_total    = 48893527
gpu_sim_cycle_parition_util = 791352
gpu_tot_sim_cycle_parition_util    = 2222450
partiton_level_parallism_util =      21.5511
partiton_level_parallism_util_total  =      21.8820
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     103.3105 GB/Sec
L2_BW_total  =      20.3304 GB/Sec
gpu_total_sim_rate=22266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3563, 2779, 3586, 3697, 3662, 3163, 3388, 3308, 2364, 3013, 3003, 3377, 3363, 3657, 3461, 3460, 3236, 3535, 3507, 3589, 3500, 3144, 3574, 3592, 3276, 3059, 3280, 2930, 2549, 2990, 2836, 2884, 3119, 3645, 3646, 2734, 2226, 3047, 2466, 3007, 3304, 2810, 2828, 2579, 3115, 2622, 2926, 2667, 3408, 2778, 3109, 2651, 2409, 2636, 2642, 2697, 2534, 2011, 2622, 2830, 3014, 2708, 2433, 2382, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2252103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2235949
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11268
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3109908	W0_Idle:85743588	W0_Scoreboard:75073060	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1267 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 5934575 
mrq_lat_table:53731 	1347 	1726 	13956 	6188 	4178 	4980 	6802 	7036 	2073 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1100576 	136189 	10997 	5655 	1830 	592 	4104 	2429 	2382 	3376 	4652 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	548062 	81590 	279294 	138679 	122073 	73492 	6895 	2469 	1368 	1544 	563 	4107 	2410 	2369 	3375 	4652 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	440308 	179725 	237467 	15693 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	341413 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1603 	169 	46 	18 	20 	18 	26 	33 	21 	21 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        22        18        25        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        17        24        16        25        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        24        16        23        26        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        18        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        20        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        18        16        18        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        25        16        16        16        16 
dram[8]:        16        16        16        16        16        15        17        16        16        17        27        19        70        16        16        16 
dram[9]:        16        16        16        16        15        18        16        16        20        17        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        18        21        20        16        16        16        16 
maximum service time to same row:
dram[0]:    230269    242662    221144    235758    238361    238946    237273    239092    230731    232401    221365    452657    336447    461632    368704    267826 
dram[1]:    220093    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    233242    419435    312635    279588    231871    221484    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    221124    276391    243975    246665    247164    236498    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    219692    235584    229145    235380    235783    237975    234336    220134    420524    287865    217442    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    221501    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    219707    420401    420899    272640    451500    232557    221446    221204    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    221148    256140    238705    245519    246683    233866    221759    221465    221271    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    218861    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    217648    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    218326    232674    219543    233797    422869    220073    276729    426774    217941    427017 
average row accesses per activate:
dram[0]:  2.370690  2.368644  2.526316  2.691542  2.382609  2.387833  2.167910  2.318965  2.320833  2.296993  2.414847  2.415929  2.444898  2.388489  2.247273  2.318182 
dram[1]:  2.215548  2.359684  2.388889  2.663415  2.495370  2.339207  2.397196  2.393162  2.439516  2.431035  2.455357  2.457265  2.422222  2.326613  2.352060  2.283217 
dram[2]:  2.304348  2.412281  2.524510  2.452174  2.472973  2.341270  2.318182  2.317460  2.493273  2.536170  2.360515  2.374517  2.262963  2.548638  2.397590  2.380769 
dram[3]:  2.242424  2.289474  2.592592  2.409692  2.410156  2.288538  2.257143  2.207843  2.542222  2.331797  2.432653  2.447257  2.455598  2.429134  2.250883  2.288389 
dram[4]:  2.226148  2.291498  2.414847  2.431035  2.307377  2.557604  2.236052  2.259109  2.438298  2.412017  2.324111  2.420354  2.565401  2.366935  2.280000  2.489960 
dram[5]:  2.326772  2.294118  2.443439  2.441048  2.398374  2.342105  2.298319  2.342629  2.529167  2.360515  2.393162  2.302419  2.359848  2.384030  2.371094  2.369338 
dram[6]:  2.386719  2.251825  2.585253  2.653846  2.315315  2.300000  2.190647  2.241007  2.320158  2.488889  2.367816  2.328063  2.279528  2.569038  2.297794  2.299639 
dram[7]:  2.390698  2.384298  2.549107  2.479638  2.334694  2.383399  2.276119  2.453271  2.417391  2.360000  2.341564  2.537815  2.417969  2.810185  2.407665  2.424490 
dram[8]:  2.346774  2.444915  2.273077  2.750000  2.340425  2.249012  2.358974  2.375510  2.466960  2.472103  2.344000  2.292373  2.655431  2.415020  2.504065  2.304511 
dram[9]:  2.408889  2.288538  2.490826  2.458763  2.184906  2.358333  2.373950  2.476395  2.485981  2.338645  2.321285  2.431111  2.387597  2.400794  2.389313  2.377358 
dram[10]:  2.395062  2.302682  2.688442  2.681159  2.256198  2.269710  2.227092  2.383333  2.359184  2.384615  2.472574  2.246753  2.415966  2.313433  2.288389  2.246528 
average row locality = 102078/42840 = 2.382773
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       410       401       413       403       452       425       411       402       435       403       396       441       469       438       463 
dram[1]:       451       445       415       411       407       401       387       415       425       402       395       413       400       422       450       457 
dram[2]:       434       410       395       430       418       440       419       431       398       426       403       439       433       468       435       447 
dram[3]:       441       401       432       408       450       421       414       413       413       379       427       416       450       440       449       446 
dram[4]:       457       417       414       428       412       421       390       405       404       402       421       408       434       423       453       451 
dram[5]:       433       412       413       420       436       400       409       425       433       398       403       405       442       450       437       480 
dram[6]:       460       462       426       413       388       394       449       458       418       410       440       430       429       446       440       459 
dram[7]:       389       424       430       409       430       446       431       407       407       427       409       430       448       435       482       428 
dram[8]:       432       434       439       417       413       412       404       431       413       407       418       390       446       437       448       435 
dram[9]:       417       432       403       368       425       428       425       427       378       413       418       398       442       433       457       442 
dram[10]:       433       437       402       427       413       401       418       429       402       429       416       375       412       437       432       458 
total reads: 74587
bank skew: 482/368 = 1.31
chip skew: 6922/6696 = 1.03
number of total write accesses:
dram[0]:       140       149       127       128       145       176       156       127       155       176       150       150       158       195       180       200 
dram[1]:       176       152       144       135       132       130       126       145       180       162       155       162       145       155       178       196 
dram[2]:       149       140       120       134       131       150       142       153       158       170       147       176       178       187       162       172 
dram[3]:       151       121       128       139       167       158       139       150       159       127       169       164       186       177       188       165 
dram[4]:       173       149       139       136       151       134       131       153       169       160       167       139       174       164       174       169 
dram[5]:       158       134       127       139       154       134       138       163       174       152       157       166       181       177       170       200 
dram[6]:       151       155       135       139       126       135       160       165       169       150       178       159       150       168       185       178 
dram[7]:       125       153       141       139       142       157       179       118       149       163       160       174       171       172       209       166 
dram[8]:       150       143       152       122       137       157       148       151       147       169       168       151       263       174       168       178 
dram[9]:       125       147       140       109       154       138       140       150       154       174       160       149       174       172       169       188 
dram[10]:       149       164       133       128       133       146       141       143       176       160       170       144       163       183       179       189 
total reads: 27491
bank skew: 263/109 = 2.41
chip skew: 2578/2443 = 1.06
average mf latency per bank:
dram[0]:      15529     15049     15273     17104     16509     16231     17758     19752     16945     14726     18205     14633     16137     14365     13730     13877
dram[1]:      14944     16931     14719     16633     16082     15489     18298     17336     16363     15256     14931     14185     16488     15739     13256     14324
dram[2]:      14610     15771     14111     16016     16473     15195     18192     18272     18325     15326     14706     15511     13750     16236     14536     14887
dram[3]:      17140     14976     18882     15861     14875     16085     15081     19267     14544     16174     14202     15701     13695     15147     14298     16974
dram[4]:      13087     16581     14568     16328     16598     18105     16432     16680     17554     17419     15301     16599     13148     14918     14478     15200
dram[5]:      15593     15358     15745     13365     15793     15600     19129     16471     15804     15190     15156     15579     13557     14834     15319     13935
dram[6]:      16777     14131     14722     14465     16124     16333     17447     20664     17234     17145     14394     15376     15696     16237     14176     13921
dram[7]:      15484     14503     16079     13384     17781     13882     15033     21501     15217     16139     14908     16001     14070     15131     13075     14417
dram[8]:      15119     15229     14991     15741     19062     14619     17575     21108     16598     15122     16406     15829     17225     17049     14870     13815
dram[9]:      19537     16070     13474     16021     16522     16749     19715     20999     15769     16606     15321     16980     14412     15649     14215     14401
dram[10]:      14911     15246     15909     16800     16893     17189     19241     18590     13700     17412     15159     13378     13810     14845     13477     14947
maximum mf latency per bank:
dram[0]:     218152    218542    218611    218364    265261    265153    265096    280891    265203    257854    218466    218524    340765    218879    347174    218288
dram[1]:     272568    218441    218514    218442    265164    218248    257551    336944    265195    257855    218365    218323    218511    218630    218495    218514
dram[2]:     218695    218206    218455    218532    265185    265137    257697    265120    257744    257785    218571    257762    218593    218758    218601    218448
dram[3]:     218494    218568    218521    218532    265205    274022    265199    265144    257745    257965    218344    218379    218444    218475    218552    347177
dram[4]:     218372    421602    421606    218515    309010    265209    265180    257746    257944    257851    218530    218680    218440    218459    218406    218518
dram[5]:     355874    272599    421602    218427    274031    265246    265234    265192    257832    257932    257771    227378    218395    218414    218532    218517
dram[6]:     272580    218600    218686    219031    265179    265250    265181    276634    257760    257833    218604    218528    347171    218594    218458    218421
dram[7]:     218344    218376    218428    218297    308988    218516    265160    280891    265150    265171    257770    253552    218385    218450    218557    218536
dram[8]:     218546    266788    218710    218565    265296    265203    265206    265199    265147    257946    218272    218482    218528    218561    218394    218474
dram[9]:     272591    218321    218354    218495    265242    265162    265251    265255    218487    265168    218533    227289    218434    218505    218480    218396
dram[10]:     218456    218877    218402    218316    265173    265178    265154    265163    265144    265158    218648    218581    218651    218970    218607    218457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556551 n_act=3917 n_pre=3901 n_req=9284 n_rd=27088 n_write=5563 bw_util=0.01167
n_activity=156704 dram_eff=0.4167
bk0: 1640a 5571053i bk1: 1640a 5572151i bk2: 1604a 5573199i bk3: 1652a 5572047i bk4: 1612a 5572066i bk5: 1808a 5567989i bk6: 1700a 5571006i bk7: 1644a 5574437i bk8: 1608a 5572362i bk9: 1740a 5569981i bk10: 1612a 5571125i bk11: 1584a 5572714i bk12: 1764a 5569807i bk13: 1876a 5568957i bk14: 1752a 5568146i bk15: 1852a 5566716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5557107 n_act=3830 n_pre=3814 n_req=9169 n_rd=26784 n_write=5485 bw_util=0.01153
n_activity=153804 dram_eff=0.4196
bk0: 1804a 5566783i bk1: 1780a 5569660i bk2: 1660a 5572002i bk3: 1644a 5571758i bk4: 1628a 5571618i bk5: 1604a 5573198i bk6: 1548a 5575384i bk7: 1660a 5572647i bk8: 1700a 5572057i bk9: 1608a 5571137i bk10: 1580a 5572908i bk11: 1652a 5571165i bk12: 1600a 5573208i bk13: 1688a 5570554i bk14: 1800a 5569984i bk15: 1828a 5567536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556570 n_act=3869 n_pre=3853 n_req=9295 n_rd=27304 n_write=5424 bw_util=0.01169
n_activity=158558 dram_eff=0.4128
bk0: 1736a 5568109i bk1: 1640a 5570425i bk2: 1580a 5574221i bk3: 1720a 5573247i bk4: 1672a 5571668i bk5: 1760a 5571595i bk6: 1676a 5573859i bk7: 1724a 5570756i bk8: 1592a 5572918i bk9: 1704a 5570407i bk10: 1612a 5573037i bk11: 1756a 5569053i bk12: 1732a 5569178i bk13: 1872a 5567757i bk14: 1740a 5570353i bk15: 1788a 5568244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556507 n_act=3931 n_pre=3915 n_req=9288 n_rd=27200 n_write=5467 bw_util=0.01167
n_activity=158861 dram_eff=0.4113
bk0: 1764a 5571042i bk1: 1604a 5573476i bk2: 1728a 5572315i bk3: 1632a 5571447i bk4: 1800a 5571999i bk5: 1684a 5570957i bk6: 1656a 5573764i bk7: 1652a 5570609i bk8: 1652a 5572430i bk9: 1516a 5574602i bk10: 1708a 5571457i bk11: 1664a 5571864i bk12: 1800a 5571292i bk13: 1760a 5570165i bk14: 1796a 5569134i bk15: 1784a 5569414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182432
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556827 n_act=3888 n_pre=3872 n_req=9222 n_rd=26960 n_write=5473 bw_util=0.01159
n_activity=155652 dram_eff=0.4167
bk0: 1828a 5569202i bk1: 1668a 5570205i bk2: 1656a 5571341i bk3: 1712a 5570456i bk4: 1648a 5570999i bk5: 1684a 5571393i bk6: 1560a 5575378i bk7: 1620a 5572625i bk8: 1616a 5571647i bk9: 1608a 5571849i bk10: 1684a 5572224i bk11: 1632a 5572103i bk12: 1736a 5571436i bk13: 1692a 5570960i bk14: 1812a 5568257i bk15: 1804a 5569991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556438 n_act=3930 n_pre=3914 n_req=9320 n_rd=27184 n_write=5554 bw_util=0.0117
n_activity=156153 dram_eff=0.4193
bk0: 1732a 5571181i bk1: 1648a 5571723i bk2: 1652a 5573299i bk3: 1680a 5572014i bk4: 1744a 5570196i bk5: 1600a 5574658i bk6: 1636a 5573775i bk7: 1700a 5571588i bk8: 1732a 5571686i bk9: 1592a 5571932i bk10: 1612a 5571685i bk11: 1620a 5571207i bk12: 1768a 5569791i bk13: 1800a 5569536i bk14: 1748a 5568716i bk15: 1920a 5567079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183263
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5555833 n_act=3997 n_pre=3981 n_req=9425 n_rd=27688 n_write=5521 bw_util=0.01187
n_activity=159408 dram_eff=0.4167
bk0: 1840a 5568613i bk1: 1848a 5567733i bk2: 1704a 5571373i bk3: 1652a 5569898i bk4: 1552a 5572719i bk5: 1576a 5571027i bk6: 1796a 5571173i bk7: 1832a 5569037i bk8: 1672a 5570755i bk9: 1640a 5571890i bk10: 1760a 5568884i bk11: 1720a 5570748i bk12: 1716a 5572066i bk13: 1784a 5572352i bk14: 1760a 5569255i bk15: 1836a 5567704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192741
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556454 n_act=3847 n_pre=3831 n_req=9350 n_rd=27328 n_write=5560 bw_util=0.01175
n_activity=157075 dram_eff=0.4188
bk0: 1556a 5573172i bk1: 1696a 5571550i bk2: 1720a 5572162i bk3: 1636a 5572112i bk4: 1720a 5571232i bk5: 1784a 5568857i bk6: 1724a 5571669i bk7: 1628a 5575264i bk8: 1628a 5571214i bk9: 1708a 5572133i bk10: 1636a 5569702i bk11: 1720a 5570238i bk12: 1792a 5571052i bk13: 1740a 5568857i bk14: 1928a 5566285i bk15: 1712a 5569248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186498
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556596 n_act=3885 n_pre=3869 n_req=9354 n_rd=27104 n_write=5566 bw_util=0.01167
n_activity=157675 dram_eff=0.4144
bk0: 1728a 5570791i bk1: 1736a 5572249i bk2: 1756a 5570674i bk3: 1668a 5573924i bk4: 1652a 5573285i bk5: 1648a 5570736i bk6: 1616a 5573434i bk7: 1724a 5571248i bk8: 1652a 5571621i bk9: 1628a 5570083i bk10: 1672a 5569620i bk11: 1560a 5571023i bk12: 1784a 5569565i bk13: 1748a 5571028i bk14: 1792a 5569780i bk15: 1740a 5567898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181454
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5557163 n_act=3842 n_pre=3826 n_req=9149 n_rd=26824 n_write=5365 bw_util=0.0115
n_activity=154896 dram_eff=0.4156
bk0: 1668a 5572850i bk1: 1728a 5569289i bk2: 1612a 5570828i bk3: 1472a 5574818i bk4: 1700a 5573007i bk5: 1712a 5573372i bk6: 1700a 5574741i bk7: 1708a 5575967i bk8: 1512a 5573641i bk9: 1652a 5570917i bk10: 1672a 5570888i bk11: 1592a 5571310i bk12: 1768a 5570801i bk13: 1732a 5568919i bk14: 1828a 5569524i bk15: 1768a 5567119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185331
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5597020 n_nop=5556859 n_act=3905 n_pre=3889 n_req=9222 n_rd=26884 n_write=5483 bw_util=0.01157
n_activity=155615 dram_eff=0.416
bk0: 1732a 5569545i bk1: 1748a 5570558i bk2: 1608a 5573574i bk3: 1708a 5572852i bk4: 1652a 5571695i bk5: 1604a 5569659i bk6: 1672a 5573509i bk7: 1716a 5573931i bk8: 1608a 5572972i bk9: 1716a 5571508i bk10: 1664a 5572101i bk11: 1500a 5574114i bk12: 1648a 5572035i bk13: 1748a 5569876i bk14: 1728a 5568102i bk15: 1832a 5568387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3323, Miss_rate = 0.058, Pending_hits = 747, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3449, Miss_rate = 0.060, Pending_hits = 730, Reservation_fails = 2
L2_cache_bank[2]: Access = 56961, Miss = 3330, Miss_rate = 0.058, Pending_hits = 728, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3366, Miss_rate = 0.059, Pending_hits = 720, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3335, Miss_rate = 0.059, Pending_hits = 712, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3491, Miss_rate = 0.061, Pending_hits = 733, Reservation_fails = 0
L2_cache_bank[6]: Access = 57935, Miss = 3476, Miss_rate = 0.060, Pending_hits = 756, Reservation_fails = 1
L2_cache_bank[7]: Access = 57130, Miss = 3324, Miss_rate = 0.058, Pending_hits = 740, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3385, Miss_rate = 0.059, Pending_hits = 750, Reservation_fails = 0
L2_cache_bank[9]: Access = 57604, Miss = 3355, Miss_rate = 0.058, Pending_hits = 740, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3406, Miss_rate = 0.059, Pending_hits = 725, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3390, Miss_rate = 0.059, Pending_hits = 752, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3450, Miss_rate = 0.060, Pending_hits = 736, Reservation_fails = 3
L2_cache_bank[13]: Access = 58054, Miss = 3472, Miss_rate = 0.060, Pending_hits = 731, Reservation_fails = 0
L2_cache_bank[14]: Access = 57323, Miss = 3426, Miss_rate = 0.060, Pending_hits = 716, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3406, Miss_rate = 0.060, Pending_hits = 734, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3413, Miss_rate = 0.049, Pending_hits = 804, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3363, Miss_rate = 0.059, Pending_hits = 690, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3365, Miss_rate = 0.059, Pending_hits = 720, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3341, Miss_rate = 0.059, Pending_hits = 709, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3328, Miss_rate = 0.059, Pending_hits = 712, Reservation_fails = 3
L2_cache_bank[21]: Access = 57158, Miss = 3393, Miss_rate = 0.059, Pending_hits = 716, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74587
L2_total_cache_miss_rate = 0.0586
L2_total_cache_pending_hits = 16101
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.5704
	minimum = 6
	maximum = 1126
Network latency average = 26.8898
	minimum = 6
	maximum = 1098
Slowest packet = 1206897
Flit latency average = 23.295
	minimum = 6
	maximum = 1098
Slowest flit = 1907872
Fragmentation average = 0.0352707
	minimum = 0
	maximum = 793
Injected packet rate average = 0.0217992
	minimum = 0.0178913 (at node 14)
	maximum = 0.0250471 (at node 41)
Accepted packet rate average = 0.0217992
	minimum = 0.0178913 (at node 14)
	maximum = 0.0250471 (at node 41)
Injected flit rate average = 0.036742
	minimum = 0.0235436 (at node 14)
	maximum = 0.0519778 (at node 37)
Accepted flit rate average= 0.036742
	minimum = 0.0322603 (at node 46)
	maximum = 0.0423979 (at node 7)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.703 (13 samples)
	minimum = 6 (13 samples)
	maximum = 248.538 (13 samples)
Network latency average = 15.3484 (13 samples)
	minimum = 6 (13 samples)
	maximum = 201.692 (13 samples)
Flit latency average = 15.8738 (13 samples)
	minimum = 6 (13 samples)
	maximum = 200.923 (13 samples)
Fragmentation average = 0.00271313 (13 samples)
	minimum = 0 (13 samples)
	maximum = 61 (13 samples)
Injected packet rate average = 0.0267718 (13 samples)
	minimum = 0.0218002 (13 samples)
	maximum = 0.0794259 (13 samples)
Accepted packet rate average = 0.0267718 (13 samples)
	minimum = 0.0218002 (13 samples)
	maximum = 0.0794259 (13 samples)
Injected flit rate average = 0.0405248 (13 samples)
	minimum = 0.0274273 (13 samples)
	maximum = 0.101686 (13 samples)
Accepted flit rate average = 0.0405248 (13 samples)
	minimum = 0.0305705 (13 samples)
	maximum = 0.143711 (13 samples)
Injected packet size average = 1.51371 (13 samples)
Accepted packet size average = 1.51371 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 54 sec (2994 sec)
gpgpu_simulation_rate = 22266 (inst/sec)
gpgpu_simulation_rate = 1982 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15203
gpu_sim_insn = 5472444
gpu_ipc =     359.9582
gpu_tot_sim_cycle = 6172531
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      11.6868
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 365858
gpu_stall_icnt2sh    = 1339481
partiton_reqs_in_parallel = 334314
partiton_reqs_in_parallel_total    = 65948014
partiton_level_parallism =      21.9900
partiton_level_parallism_total  =      10.7383
partiton_reqs_in_parallel_util = 334314
partiton_reqs_in_parallel_util_total    = 65948014
gpu_sim_cycle_parition_util = 15203
gpu_tot_sim_cycle_parition_util    = 3013802
partiton_level_parallism_util =      21.9900
partiton_level_parallism_util_total  =      21.8825
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     254.7129 GB/Sec
L2_BW_total  =      20.1760 GB/Sec
gpu_total_sim_rate=23643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3743, 2959, 3766, 3877, 3842, 3343, 3568, 3488, 2544, 3193, 3183, 3557, 3543, 3837, 3641, 3640, 3416, 3715, 3687, 3769, 3680, 3324, 3754, 3772, 3456, 3239, 3460, 3110, 2729, 3170, 3016, 3064, 3263, 3789, 3790, 2878, 2370, 3191, 2610, 3151, 3448, 2954, 2972, 2723, 3259, 2766, 3070, 2811, 3552, 2922, 3253, 2795, 2553, 2780, 2786, 2841, 2678, 2155, 2766, 2974, 3158, 2852, 2577, 2526, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2560665
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2544210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11569
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3624264	W0_Idle:85824661	W0_Scoreboard:75131809	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1234 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 6172530 
mrq_lat_table:57004 	1403 	1926 	14716 	6510 	4323 	5192 	7041 	7047 	2073 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1134897 	142612 	11079 	5684 	1830 	592 	4104 	2429 	2382 	3376 	4652 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	551579 	83069 	280790 	146373 	144495 	77431 	7144 	2515 	1381 	1544 	563 	4107 	2410 	2369 	3375 	4652 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	447619 	180565 	237487 	15693 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	374097 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1633 	170 	46 	18 	20 	18 	26 	33 	21 	21 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        30        30        34        26        16        16        28        16 
dram[1]:        16        16        16        25        16        16        17        16        30        30        18        25        16        33        22        23 
dram[2]:        16        16        16        16        16        16        16        16        30        24        16        25        16        38        16        30 
dram[3]:        16        16        16        16        17        16        16        16        30        24        23        26        18        20        16        16 
dram[4]:        37        16        19        21        16        16        16        16        16        30        16        48        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        22        34        16        16        38        46 
dram[6]:        16        16        16        20        16        16        17        16        30        21        27        18        16        16        16        16 
dram[7]:        22        16        16        16        16        15        16        16        30        17        37        25        16        28        16        16 
dram[8]:        16        30        16        16        16        15        17        16        30        17        42        19        98        19        16        16 
dram[9]:        34        16        16        16        15        18        16        16        20        33        16        43        30        28        37        16 
dram[10]:        24        22        16        26        17        16        16        16        21        33        25        20        16        16        16        16 
maximum service time to same row:
dram[0]:    230269    242662    221144    235758    238361    238946    237273    239092    230731    232401    221365    452657    336447    461632    368704    267826 
dram[1]:    220093    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    233242    419435    312635    279588    231871    221484    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    221124    276391    243975    246665    247164    236498    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    219692    235584    229145    235380    235783    237975    234336    220134    420524    287865    217442    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    221501    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    219707    420401    420899    272640    451500    232557    221446    221204    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    221148    256140    238705    245519    246683    233866    221759    221465    221271    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    218861    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    217648    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    218326    232674    219543    233797    422869    220073    276729    426774    217941    427017 
average row accesses per activate:
dram[0]:  2.519149  2.544304  2.625592  2.784314  2.382609  2.387833  2.163569  2.318965  2.429752  2.390335  2.581897  2.594714  2.613821  2.541219  2.388489  2.470383 
dram[1]:  2.352113  2.525692  2.502128  2.777778  2.495370  2.339207  2.397196  2.387234  2.544000  2.542735  2.635556  2.616034  2.606195  2.482072  2.496296  2.402062 
dram[2]:  2.480315  2.563319  2.550239  2.523809  2.466368  2.345238  2.312757  2.317460  2.613333  2.612500  2.538461  2.530769  2.406593  2.688462  2.572000  2.524715 
dram[3]:  2.409091  2.462882  2.677419  2.519651  2.399225  2.283465  2.256098  2.203125  2.656388  2.440909  2.588710  2.630252  2.599237  2.587549  2.397887  2.447761 
dram[4]:  2.347222  2.396000  2.467811  2.521186  2.307377  2.557604  2.236052  2.259109  2.546610  2.523404  2.480315  2.606987  2.743697  2.509960  2.438406  2.656000 
dram[5]:  2.478431  2.478992  2.545045  2.565217  2.402439  2.336245  2.298319  2.337301  2.643153  2.478632  2.533613  2.466136  2.516981  2.526316  2.528958  2.515571 
dram[6]:  2.556420  2.396364  2.648649  2.761905  2.315315  2.300000  2.186380  2.236559  2.423529  2.585153  2.507576  2.468750  2.431373  2.750000  2.450549  2.428058 
dram[7]:  2.539171  2.528688  2.616740  2.563063  2.327935  2.377953  2.276119  2.446512  2.523605  2.470119  2.485830  2.711297  2.564202  2.968036  2.534722  2.589431 
dram[8]:  2.497992  2.585774  2.369231  2.888325  2.340425  2.249012  2.358974  2.375510  2.580786  2.589744  2.496032  2.464135  3.148699  2.550388  2.676113  2.453532 
dram[9]:  2.574561  2.433071  2.543379  2.597938  2.184906  2.358333  2.366667  2.476395  2.627907  2.454545  2.464286  2.603524  2.507576  2.525292  2.539623  2.541353 
dram[10]:  2.512195  2.435606  2.773869  2.784689  2.250000  2.259259  2.227092  2.371901  2.483740  2.506024  2.607438  2.431035  2.602510  2.468401  2.444030  2.391003 
average row locality = 107296/43130 = 2.487735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       425       409       422       403       452       425       411       412       445       419       412       457       485       454       479 
dram[1]:       465       459       424       421       407       401       387       415       435       412       411       429       416       438       466       473 
dram[2]:       449       423       400       436       418       440       419       431       408       436       419       455       449       484       451       463 
dram[3]:       456       415       439       417       450       421       414       413       423       389       443       432       466       456       465       462 
dram[4]:       472       429       421       437       412       421       390       405       414       412       437       424       450       439       469       467 
dram[5]:       448       427       421       430       436       400       409       425       443       408       419       421       458       466       453       496 
dram[6]:       476       477       434       422       388       394       449       458       428       420       456       446       445       462       456       475 
dram[7]:       402       439       438       416       430       446       431       407       417       437       425       446       464       451       498       444 
dram[8]:       446       448       447       427       413       412       404       431       423       417       434       406       463       453       464       451 
dram[9]:       433       446       408       377       425       428       425       427       389       424       434       414       458       449       473       458 
dram[10]:       445       451       407       436       413       401       418       429       413       440       432       391       428       453       448       474 
total reads: 76357
bank skew: 498/377 = 1.32
chip skew: 7086/6859 = 1.03
number of total write accesses:
dram[0]:       168       178       145       146       145       176       157       127       176       198       180       177       186       224       210       230 
dram[1]:       203       180       164       154       132       130       126       146       201       183       182       191       173       185       208       226 
dram[2]:       181       164       133       147       132       151       143       153       180       191       175       203       208       215       192       201 
dram[3]:       180       149       142       160       169       159       141       151       180       148       199       194       215       209       216       194 
dram[4]:       204       170       154       158       151       134       131       153       187       181       193       173       203       191       204       197 
dram[5]:       184       163       144       160       155       135       138       164       194       172       184       198       209       206       202       231 
dram[6]:       181       182       154       158       126       135       161       166       190       172       206       186       175       198       213       200 
dram[7]:       149       178       156       153       145       158       179       119       171       183       189       202       195       199       232       193 
dram[8]:       176       170       169       142       137       157       148       151       168       189       195       178       384       205       197       209 
dram[9]:       154       172       149       127       154       138       143       150       176       197       187       177       204       200       200       218 
dram[10]:       173       192       145       146       136       148       141       145       198       184       199       173       194       211       207       217 
total reads: 30939
bank skew: 384/119 = 3.23
chip skew: 2975/2746 = 1.08
average mf latency per bank:
dram[0]:      14478     14001     14606     16340     16568     16283     17791     19821     16136     14069     16892     13650     15095     13511     12840     13034
dram[1]:      14071     15864     14039     15842     16144     15551     18367     17370     15641     14542     13934     13236     15325     14643     12413     13439
dram[2]:      13571     14830     13684     15539     16506     15228     18226     18336     17412     14645     13700     14573     12849     15272     13560     13940
dram[3]:      16003     13916     18244     15082     14883     16115     15092     19298     13878     15332     13264     14628     12851     14116     13434     15871
dram[4]:      12241     15713     14057     15523     16655     18164     16504     16747     16817     16591     14362     15295     12303     13963     13549     14254
dram[5]:      14626     14261     15095     12707     15823     15632     19196     16506     15138     14488     14159     14453     12725     13903     14260     13090
dram[6]:      15647     13277     14092     13820     16189     16395     17479     20691     16450     16302     13514     14412     14724     15171     13305     13199
dram[7]:      14498     13611     15505     12939     17747     13913     15098     21531     14478     15441     13903     14996     13283     14196     12436     13509
dram[8]:      14208     14273     14436     14965     19130     14682     17657     21182     15831     14469     15383     14764     16715     15904     13930     12900
dram[9]:      18098     15113     13183     15219     16582     16812     19681     21069     14942     15783     14346     15804     13476     14653     13284     13480
dram[10]:      14093     14299     15470     16067     16866     17188     19310     18592     13046     16514     14160     12401     12832     13921     12631     14052
maximum mf latency per bank:
dram[0]:     218152    218542    218611    218364    265261    265153    265096    280891    265203    257854    218466    218524    340765    218879    347174    218288
dram[1]:     272568    218441    218514    218442    265164    218248    257551    336944    265195    257855    218365    218323    218511    218630    218495    218514
dram[2]:     218695    218206    218455    218532    265185    265137    257697    265120    257744    257785    218571    257762    218593    218758    218601    218448
dram[3]:     218494    218568    218521    218532    265205    274022    265199    265144    257745    257965    218344    218379    218444    218475    218552    347177
dram[4]:     218372    421602    421606    218515    309010    265209    265180    257746    257944    257851    218530    218680    218440    218459    218406    218518
dram[5]:     355874    272599    421602    218427    274031    265246    265234    265192    257832    257932    257771    227378    218395    218414    218532    218517
dram[6]:     272580    218600    218686    219031    265179    265250    265181    276634    257760    257833    218604    218528    347171    218594    218458    218421
dram[7]:     218344    218376    218428    218297    308988    218516    265160    280891    265150    265171    257770    253552    218385    218450    218557    218536
dram[8]:     218546    266788    218710    218565    265296    265203    265206    265199    265147    257946    218272    218482    218528    218561    218394    218474
dram[9]:     272591    218321    218354    218495    265242    265162    265251    265255    218487    265168    218533    227289    218434    218505    218480    218396
dram[10]:     218456    218877    218402    218316    265173    265178    265154    265163    265144    265158    218648    218581    218651    218970    218607    218457
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5583725 n_act=3942 n_pre=3926 n_req=9757 n_rd=27736 n_write=5919 bw_util=0.01197
n_activity=162382 dram_eff=0.4145
bk0: 1696a 5598820i bk1: 1700a 5599849i bk2: 1636a 5601076i bk3: 1688a 5599869i bk4: 1612a 5600286i bk5: 1808a 5596214i bk6: 1700a 5599198i bk7: 1644a 5602663i bk8: 1648a 5600122i bk9: 1780a 5597606i bk10: 1676a 5598780i bk11: 1648a 5600386i bk12: 1828a 5597630i bk13: 1940a 5596756i bk14: 1816a 5595786i bk15: 1916a 5594435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5584271 n_act=3855 n_pre=3839 n_req=9643 n_rd=27436 n_write=5847 bw_util=0.01183
n_activity=159570 dram_eff=0.4172
bk0: 1860a 5594580i bk1: 1836a 5597476i bk2: 1696a 5599886i bk3: 1684a 5599627i bk4: 1628a 5599839i bk5: 1604a 5601423i bk6: 1548a 5603611i bk7: 1660a 5600844i bk8: 1740a 5599800i bk9: 1648a 5598851i bk10: 1644a 5600604i bk11: 1716a 5598764i bk12: 1664a 5600984i bk13: 1752a 5598267i bk14: 1864a 5597653i bk15: 1892a 5595200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5583757 n_act=3898 n_pre=3882 n_req=9750 n_rd=27924 n_write=5787 bw_util=0.01199
n_activity=163960 dram_eff=0.4112
bk0: 1796a 5595826i bk1: 1692a 5598248i bk2: 1600a 5602126i bk3: 1744a 5601227i bk4: 1672a 5599855i bk5: 1760a 5599811i bk6: 1676a 5602052i bk7: 1724a 5598984i bk8: 1632a 5600637i bk9: 1744a 5598024i bk10: 1676a 5600647i bk11: 1820a 5596678i bk12: 1796a 5596796i bk13: 1936a 5595395i bk14: 1804a 5598102i bk15: 1852a 5595947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5583652 n_act=3957 n_pre=3941 n_req=9767 n_rd=27844 n_write=5854 bw_util=0.01198
n_activity=164461 dram_eff=0.4098
bk0: 1824a 5598821i bk1: 1660a 5601229i bk2: 1756a 5600309i bk3: 1668a 5599337i bk4: 1800a 5600148i bk5: 1684a 5599143i bk6: 1656a 5601932i bk7: 1652a 5598802i bk8: 1692a 5600119i bk9: 1556a 5602284i bk10: 1772a 5599141i bk11: 1728a 5599578i bk12: 1864a 5599001i bk13: 1824a 5597842i bk14: 1860a 5596897i bk15: 1848a 5597132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5584014 n_act=3917 n_pre=3901 n_req=9683 n_rd=27596 n_write=5820 bw_util=0.01188
n_activity=161152 dram_eff=0.4147
bk0: 1888a 5596873i bk1: 1716a 5598002i bk2: 1684a 5599220i bk3: 1748a 5598278i bk4: 1648a 5599218i bk5: 1684a 5599614i bk6: 1560a 5603602i bk7: 1620a 5600852i bk8: 1656a 5599458i bk9: 1648a 5599647i bk10: 1748a 5599991i bk11: 1696a 5599716i bk12: 1800a 5599182i bk13: 1756a 5598703i bk14: 1876a 5595918i bk15: 1868a 5597690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5583598 n_act=3953 n_pre=3937 n_req=9799 n_rd=27840 n_write=5920 bw_util=0.012
n_activity=161862 dram_eff=0.4171
bk0: 1792a 5598989i bk1: 1708a 5599489i bk2: 1684a 5601275i bk3: 1720a 5599846i bk4: 1744a 5598419i bk5: 1600a 5602854i bk6: 1636a 5602007i bk7: 1700a 5599786i bk8: 1772a 5599455i bk9: 1632a 5599705i bk10: 1676a 5599395i bk11: 1684a 5598823i bk12: 1832a 5597616i bk13: 1864a 5597300i bk14: 1812a 5596376i bk15: 1984a 5594714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184753
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5582997 n_act=4024 n_pre=4008 n_req=9889 n_rd=28344 n_write=5875 bw_util=0.01217
n_activity=165174 dram_eff=0.4143
bk0: 1904a 5596325i bk1: 1908a 5595416i bk2: 1736a 5599230i bk3: 1688a 5597806i bk4: 1552a 5600940i bk5: 1576a 5599253i bk6: 1796a 5599371i bk7: 1832a 5597235i bk8: 1712a 5598489i bk9: 1680a 5599554i bk10: 1824a 5596507i bk11: 1784a 5598434i bk12: 1780a 5599861i bk13: 1848a 5600144i bk14: 1824a 5597033i bk15: 1900a 5595510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5583649 n_act=3874 n_pre=3858 n_req=9792 n_rd=27964 n_write=5903 bw_util=0.01204
n_activity=162618 dram_eff=0.4165
bk0: 1608a 5601086i bk1: 1756a 5599300i bk2: 1752a 5600139i bk3: 1664a 5600092i bk4: 1720a 5599376i bk5: 1784a 5597047i bk6: 1724a 5599894i bk7: 1628a 5603460i bk8: 1668a 5598889i bk9: 1748a 5599883i bk10: 1700a 5597312i bk11: 1784a 5597928i bk12: 1856a 5598904i bk13: 1804a 5596615i bk14: 1992a 5594159i bk15: 1776a 5597027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5583683 n_act=3907 n_pre=3891 n_req=9914 n_rd=27756 n_write=6011 bw_util=0.01201
n_activity=163756 dram_eff=0.4124
bk0: 1784a 5598668i bk1: 1792a 5599981i bk2: 1788a 5598712i bk3: 1708a 5601816i bk4: 1652a 5601508i bk5: 1648a 5598961i bk6: 1616a 5601660i bk7: 1724a 5599480i bk8: 1692a 5599147i bk9: 1668a 5597658i bk10: 1736a 5597386i bk11: 1624a 5598734i bk12: 1852a 5597165i bk13: 1812a 5598724i bk14: 1856a 5597612i bk15: 1804a 5595567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184856
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5584323 n_act=3872 n_pre=3856 n_req=9614 n_rd=27472 n_write=5725 bw_util=0.0118
n_activity=160559 dram_eff=0.4135
bk0: 1732a 5600550i bk1: 1784a 5597076i bk2: 1632a 5598930i bk3: 1508a 5602805i bk4: 1700a 5601234i bk5: 1712a 5601602i bk6: 1700a 5602896i bk7: 1708a 5604194i bk8: 1556a 5601372i bk9: 1696a 5598602i bk10: 1736a 5598579i bk11: 1656a 5599005i bk12: 1832a 5598423i bk13: 1796a 5596566i bk14: 1892a 5597156i bk15: 1832a 5594796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5625248 n_nop=5584036 n_act=3932 n_pre=3916 n_req=9688 n_rd=27516 n_write=5848 bw_util=0.01186
n_activity=161236 dram_eff=0.4139
bk0: 1780a 5597346i bk1: 1804a 5598279i bk2: 1628a 5601603i bk3: 1744a 5600812i bk4: 1652a 5599837i bk5: 1604a 5597813i bk6: 1672a 5601740i bk7: 1716a 5602086i bk8: 1652a 5600736i bk9: 1760a 5599170i bk10: 1728a 5599659i bk11: 1564a 5601784i bk12: 1712a 5599748i bk13: 1812a 5597627i bk14: 1792a 5595842i bk15: 1896a 5596124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3403, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3531, Miss_rate = 0.060, Pending_hits = 796, Reservation_fails = 5
L2_cache_bank[2]: Access = 58449, Miss = 3411, Miss_rate = 0.058, Pending_hits = 794, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3448, Miss_rate = 0.059, Pending_hits = 785, Reservation_fails = 5
L2_cache_bank[4]: Access = 58273, Miss = 3413, Miss_rate = 0.059, Pending_hits = 778, Reservation_fails = 4
L2_cache_bank[5]: Access = 59175, Miss = 3568, Miss_rate = 0.060, Pending_hits = 791, Reservation_fails = 3
L2_cache_bank[6]: Access = 59423, Miss = 3556, Miss_rate = 0.060, Pending_hits = 819, Reservation_fails = 5
L2_cache_bank[7]: Access = 58618, Miss = 3405, Miss_rate = 0.058, Pending_hits = 811, Reservation_fails = 8
L2_cache_bank[8]: Access = 58906, Miss = 3465, Miss_rate = 0.059, Pending_hits = 813, Reservation_fails = 5
L2_cache_bank[9]: Access = 59092, Miss = 3434, Miss_rate = 0.058, Pending_hits = 805, Reservation_fails = 1
L2_cache_bank[10]: Access = 59066, Miss = 3487, Miss_rate = 0.059, Pending_hits = 788, Reservation_fails = 2
L2_cache_bank[11]: Access = 59215, Miss = 3473, Miss_rate = 0.059, Pending_hits = 823, Reservation_fails = 7
L2_cache_bank[12]: Access = 59078, Miss = 3532, Miss_rate = 0.060, Pending_hits = 795, Reservation_fails = 6
L2_cache_bank[13]: Access = 59542, Miss = 3554, Miss_rate = 0.060, Pending_hits = 790, Reservation_fails = 4
L2_cache_bank[14]: Access = 58810, Miss = 3505, Miss_rate = 0.060, Pending_hits = 766, Reservation_fails = 4
L2_cache_bank[15]: Access = 58698, Miss = 3486, Miss_rate = 0.059, Pending_hits = 788, Reservation_fails = 7
L2_cache_bank[16]: Access = 79893, Miss = 3494, Miss_rate = 0.044, Pending_hits = 958, Reservation_fails = 8
L2_cache_bank[17]: Access = 58355, Miss = 3445, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 5
L2_cache_bank[18]: Access = 58348, Miss = 3445, Miss_rate = 0.059, Pending_hits = 780, Reservation_fails = 5
L2_cache_bank[19]: Access = 58074, Miss = 3423, Miss_rate = 0.059, Pending_hits = 771, Reservation_fails = 6
L2_cache_bank[20]: Access = 58145, Miss = 3404, Miss_rate = 0.059, Pending_hits = 776, Reservation_fails = 7
L2_cache_bank[21]: Access = 58642, Miss = 3475, Miss_rate = 0.059, Pending_hits = 783, Reservation_fails = 2
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76357
L2_total_cache_miss_rate = 0.0581
L2_total_cache_pending_hits = 17579
L2_total_cache_reservation_fails = 106
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.852
	minimum = 6
	maximum = 863
Network latency average = 44.0726
	minimum = 6
	maximum = 614
Slowest packet = 2549906
Flit latency average = 52.7823
	minimum = 6
	maximum = 613
Slowest flit = 4169723
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537495
	minimum = 0.0420997 (at node 3)
	maximum = 0.317491 (at node 44)
Accepted packet rate average = 0.0537495
	minimum = 0.0420997 (at node 3)
	maximum = 0.317491 (at node 44)
Injected flit rate average = 0.0806243
	minimum = 0.0606499 (at node 45)
	maximum = 0.329693 (at node 44)
Accepted flit rate average= 0.0806243
	minimum = 0.0505197 (at node 3)
	maximum = 0.62278 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9279 (14 samples)
	minimum = 6 (14 samples)
	maximum = 292.429 (14 samples)
Network latency average = 17.4002 (14 samples)
	minimum = 6 (14 samples)
	maximum = 231.143 (14 samples)
Flit latency average = 18.5101 (14 samples)
	minimum = 6 (14 samples)
	maximum = 230.357 (14 samples)
Fragmentation average = 0.00251934 (14 samples)
	minimum = 0 (14 samples)
	maximum = 56.6429 (14 samples)
Injected packet rate average = 0.0286988 (14 samples)
	minimum = 0.0232501 (14 samples)
	maximum = 0.0964306 (14 samples)
Accepted packet rate average = 0.0286988 (14 samples)
	minimum = 0.0232501 (14 samples)
	maximum = 0.0964306 (14 samples)
Injected flit rate average = 0.043389 (14 samples)
	minimum = 0.0298004 (14 samples)
	maximum = 0.117972 (14 samples)
Accepted flit rate average = 0.043389 (14 samples)
	minimum = 0.0319955 (14 samples)
	maximum = 0.177931 (14 samples)
Injected packet size average = 1.51188 (14 samples)
Accepted packet size average = 1.51188 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 51 sec (3051 sec)
gpgpu_simulation_rate = 23643 (inst/sec)
gpgpu_simulation_rate = 2023 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 917051
gpu_sim_insn = 17757560
gpu_ipc =      19.3638
gpu_tot_sim_cycle = 7316804
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      12.2861
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1971035
gpu_stall_icnt2sh    = 7359541
partiton_reqs_in_parallel = 18569945
partiton_reqs_in_parallel_total    = 66282328
partiton_level_parallism =      20.2496
partiton_level_parallism_total  =      11.5969
partiton_reqs_in_parallel_util = 18569945
partiton_reqs_in_parallel_util_total    = 66282328
gpu_sim_cycle_parition_util = 915382
gpu_tot_sim_cycle_parition_util    = 3029005
partiton_level_parallism_util =      20.2866
partiton_level_parallism_util_total  =      21.5122
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     203.6595 GB/Sec
L2_BW_total  =      42.5464 GB/Sec
gpu_total_sim_rate=18786

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5160, 4321, 5147, 5430, 5254, 4827, 4967, 5002, 3941, 4553, 4518, 4973, 4991, 5344, 5139, 5100, 4894, 5247, 5134, 5106, 5146, 4686, 5121, 5131, 4695, 4639, 4690, 4216, 3785, 4165, 4185, 4190, 4274, 4942, 4934, 3963, 3558, 4449, 3891, 4372, 4484, 4195, 4186, 3927, 4378, 3899, 4238, 4032, 4640, 3929, 4401, 3856, 3666, 3977, 3980, 3996, 3950, 3276, 3840, 4189, 4209, 4029, 3703, 3671, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8769695
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8726075
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38734
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11438424	W0_Idle:98284516	W0_Scoreboard:104283202	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1532 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 7316435 
mrq_lat_table:118043 	2775 	3317 	24385 	13095 	7456 	9870 	14678 	14342 	4404 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2590092 	602139 	20118 	10834 	3547 	4036 	10092 	12894 	7517 	9103 	13679 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	767542 	227573 	1032142 	543853 	297560 	322966 	26104 	3576 	2661 	3240 	4010 	10025 	12708 	7468 	9102 	13705 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	634415 	534295 	917429 	144551 	15681 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	979514 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2032 	398 	174 	60 	27 	24 	30 	41 	28 	26 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        44        16        16        16        16        16        16        30        30        34        43        44        45        28        46 
dram[1]:        41        43        29        25        16        16        17        16        30        30        43        27        44        33        23        23 
dram[2]:        47        37        16        19        16        16        16        16        30        24        44        43        30        38        46        30 
dram[3]:        45        42        21        28        17        16        16        16        30        24        38        46        26        27        44        45 
dram[4]:        37        27        19        21        16        16        16        16        28        30        42        48        45        31        46        44 
dram[5]:        41        45        25        31        16        16        16        16        30        30        22        34        44        30        38        46 
dram[6]:        46        42        16        20        16        16        17        16        30        21        27        36        41        46        44        38 
dram[7]:        22        39        20        21        16        16        16        16        30        30        37        44        40        28        39        43 
dram[8]:        40        30        26        30        16        16        17        16        30        30        42        43        98        19        45        31 
dram[9]:        34        39        16        29        15        18        16        16        33        33        33        43        30        28        37        46 
dram[10]:        24        22        18        26        17        16        16        16        33        33        25        45        47        44        44        44 
maximum service time to same row:
dram[0]:    230269    242662    225581    235758    238361    238946    237273    239092    230731    232401    221365    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    233242    419435    312635    279588    231871    221484    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    236498    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    219692    235584    229145    235380    235783    237975    234336    220134    420524    287865    220442    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    225436    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    219707    420401    420899    272640    451500    232557    221446    221204    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    221148    256140    238705    245519    246683    233866    221759    221465    223046    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    224247    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    220607    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    221507    232674    219543    233797    422869    223430    276729    426774    224854    427017 
average row accesses per activate:
dram[0]:  2.314885  2.406061  2.490654  2.597590  2.287908  2.242806  2.109712  2.151571  2.200000  2.172222  2.314929  2.296451  2.314587  2.279070  2.210793  2.269044 
dram[1]:  2.281307  2.370155  2.435730  2.527650  2.300589  2.306748  2.186641  2.165138  2.328629  2.309426  2.272177  2.315895  2.340866  2.315517  2.292517  2.141975 
dram[2]:  2.309833  2.343750  2.528986  2.470588  2.293542  2.240876  2.136612  2.165480  2.269777  2.308765  2.237052  2.346774  2.317604  2.378472  2.236542  2.261589 
dram[3]:  2.312977  2.377320  2.572398  2.430380  2.256167  2.199637  2.116981  2.109890  2.274809  2.293869  2.288461  2.369919  2.312081  2.331023  2.253012  2.209106 
dram[4]:  2.307836  2.268714  2.487751  2.417355  2.178891  2.328740  2.146616  2.161525  2.298419  2.260700  2.295858  2.324544  2.342246  2.333938  2.227953  2.295302 
dram[5]:  2.393281  2.370741  2.523697  2.524664  2.243902  2.226667  2.127698  2.160142  2.323077  2.213726  2.288577  2.250000  2.332747  2.335702  2.163859  2.216849 
dram[6]:  2.347505  2.371373  2.427660  2.534247  2.270161  2.188462  2.056291  2.129721  2.312253  2.304260  2.337209  2.233209  2.245675  2.363796  2.233766  2.168770 
dram[7]:  2.338809  2.438776  2.395445  2.380342  2.275591  2.248588  2.227273  2.220930  2.291089  2.261663  2.265226  2.387097  2.332149  2.482890  2.216590  2.163961 
dram[8]:  2.333333  2.360236  2.226923  2.587413  2.300000  2.265347  2.171004  2.184843  2.296970  2.288033  2.286274  2.224206  2.647668  2.292096  2.346021  2.276450 
dram[9]:  2.408624  2.389222  2.441758  2.457143  2.134409  2.219153  2.169145  2.269006  2.269547  2.274854  2.268102  2.392071  2.327434  2.383392  2.272573  2.229097 
dram[10]:  2.383838  2.267890  2.478261  2.606715  2.166667  2.207940  2.122040  2.234286  2.299595  2.325253  2.474359  2.286611  2.421348  2.270000  2.281834  2.233279 
average row locality = 212562/92635 = 2.294619
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       887       877       820       836       879       920       882       880       837       855       839       829       966       988       942       988 
dram[1]:       913       911       841       840       881       866       846       881       851       831       833       856       911       959       965       980 
dram[2]:       912       882       819       848       889       918       879       908       825       853       843       866       928       990       968       972 
dram[3]:       906       871       870       855       896       895       856       858       861       812       875       859       982       969       946       950 
dram[4]:       916       880       849       878       891       891       860       877       842       841       863       852       952       941       962       978 
dram[5]:       895       881       830       850       897       877       882       895       873       821       844       849       955       962       987      1004 
dram[6]:       933       916       868       845       850       858       926       947       849       838       886       883       948       973       965       987 
dram[7]:       852       888       876       845       888       898       894       875       849       840       855       870       959       952      1014       956 
dram[8]:       892       894       871       859       874       862       864       886       847       831       864       828       971       961       977       956 
dram[9]:       881       890       834       792       885       901       880       877       810       844       862       821       960       969       965       953 
dram[10]:       882       901       836       849       878       878       877       885       823       856       855       816       933       965       946       972 
total reads: 156822
bank skew: 1014/792 = 1.28
chip skew: 14472/14124 = 1.02
number of total write accesses:
dram[0]:       326       314       246       242       313       327       291       284       318       318       293       271       351       384       369       412 
dram[1]:       344       312       277       257       290       262       267       299       304       296       294       295       332       384       383       408 
dram[2]:       333       318       228       244       283       310       294       309       294       306       280       298       349       380       403       394 
dram[3]:       306       282       267       297       293       317       266       294       331       273       315       307       396       376       363       360 
dram[4]:       321       302       268       292       327       292       282       314       321       321       301       294       362       345       377       390 
dram[5]:       316       302       235       276       299       292       301       319       335       308       298       303       370       353       426       417 
dram[6]:       337       310       273       265       276       280       316       350       321       298       320       314       350       372       411       388 
dram[7]:       287       307       281       269       268       296       331       271       308       275       298       314       354       354       429       377 
dram[8]:       312       305       287       251       276       282       304       296       290       297       302       293       562       373       379       378 
dram[9]:       292       307       277       240       306       304       287       287       293       323       297       265       355       380       369       380 
dram[10]:       298       335       247       238       279       290       288       288       313       295       303       277       360       397       398       397 
total reads: 55740
bank skew: 562/228 = 2.46
chip skew: 5187/4962 = 1.05
average mf latency per bank:
dram[0]:      23496     23897     26544     26603     25594     26561     26350     27112     23351     22713     23100     22441     21254     20623     21097     20565
dram[1]:      22746     24408     25255     27573     26295     27521     26125     24872     25030     24362     23023     21676     22216     20713     20189     20578
dram[2]:      22710     23932     25823     26768     27263     25206     25274     25820     24581     23105     22985     22401     20850     21610     21110     20838
dram[3]:      24869     24206     27671     25063     25614     25639     25502     28053     21947     24499     22119     22337     19466     21132     21508     21894
dram[4]:      23000     25385     25576     25189     26499     27468     25818     25221     24630     23408     22792     22882     20714     21363     21491     21071
dram[5]:      23764     24189     27310     24640     25593     26005     26321     25180     22893     22858     22873     23085     19578     21677     20378     19906
dram[6]:      22912     23877     25185     25282     27818     26415     24717     26403     24379     23734     21677     21940     20723     20600     19951     20152
dram[7]:      23901     23957     25702     24382     26901     25639     23955     26777     23237     23969     22682     21782     20384     20850     20170     21319
dram[8]:      23924     24203     24590     26854     28047     27399     25646     26933     24104     24085     22274     22691     21728     21583     21866     21106
dram[9]:      26510     24012     24682     26119     25934     25248     26920     27318     23122     22946     22556     23717     20552     20774     20990     21105
dram[10]:      23665     23510     25960     26704     27084     27732     27475     26055     23507     24776     22791     22247     21351     20029     19868     20645
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7242379 n_act=8451 n_pre=8435 n_req=19284 n_rd=56900 n_write=11911 bw_util=0.01878
n_activity=336829 dram_eff=0.4086
bk0: 3548a 7275781i bk1: 3508a 7276097i bk2: 3280a 7279284i bk3: 3344a 7279318i bk4: 3516a 7277154i bk5: 3680a 7270293i bk6: 3528a 7276432i bk7: 3520a 7278817i bk8: 3348a 7274904i bk9: 3420a 7273958i bk10: 3356a 7277477i bk11: 3316a 7276680i bk12: 3864a 7272419i bk13: 3952a 7272511i bk14: 3768a 7270122i bk15: 3952a 7266585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7242937 n_act=8336 n_pre=8320 n_req=19169 n_rd=56660 n_write=11823 bw_util=0.01869
n_activity=334141 dram_eff=0.4099
bk0: 3652a 7271438i bk1: 3644a 7273678i bk2: 3364a 7278810i bk3: 3360a 7276776i bk4: 3524a 7277757i bk5: 3464a 7279444i bk6: 3384a 7279965i bk7: 3524a 7274735i bk8: 3404a 7281128i bk9: 3324a 7278311i bk10: 3332a 7277751i bk11: 3424a 7276991i bk12: 3644a 7276180i bk13: 3836a 7272814i bk14: 3860a 7272648i bk15: 3920a 7267157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7242228 n_act=8414 n_pre=8398 n_req=19323 n_rd=57200 n_write=11836 bw_util=0.01884
n_activity=339516 dram_eff=0.4067
bk0: 3648a 7272293i bk1: 3528a 7273361i bk2: 3276a 7281902i bk3: 3392a 7279362i bk4: 3556a 7277238i bk5: 3672a 7274979i bk6: 3516a 7278138i bk7: 3632a 7274044i bk8: 3300a 7278262i bk9: 3412a 7277286i bk10: 3372a 7278054i bk11: 3464a 7273590i bk12: 3712a 7274199i bk13: 3960a 7268783i bk14: 3872a 7270725i bk15: 3888a 7268776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7242274 n_act=8435 n_pre=8419 n_req=19304 n_rd=57044 n_write=11904 bw_util=0.01882
n_activity=338409 dram_eff=0.4075
bk0: 3624a 7275748i bk1: 3484a 7276974i bk2: 3480a 7278344i bk3: 3420a 7276725i bk4: 3584a 7278600i bk5: 3580a 7274666i bk6: 3424a 7278391i bk7: 3432a 7277578i bk8: 3444a 7276020i bk9: 3248a 7280164i bk10: 3500a 7277002i bk11: 3436a 7277683i bk12: 3928a 7272998i bk13: 3876a 7270885i bk14: 3784a 7273318i bk15: 3800a 7270029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7241990 n_act=8469 n_pre=8453 n_req=19382 n_rd=57092 n_write=12072 bw_util=0.01888
n_activity=339422 dram_eff=0.4075
bk0: 3664a 7275287i bk1: 3520a 7273463i bk2: 3396a 7279205i bk3: 3512a 7274278i bk4: 3564a 7273803i bk5: 3564a 7273597i bk6: 3440a 7278154i bk7: 3508a 7275772i bk8: 3368a 7274174i bk9: 3364a 7275112i bk10: 3452a 7276938i bk11: 3408a 7276171i bk12: 3808a 7274188i bk13: 3764a 7272239i bk14: 3848a 7269762i bk15: 3912a 7269069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7241726 n_act=8515 n_pre=8499 n_req=19452 n_rd=57208 n_write=12128 bw_util=0.01892
n_activity=338884 dram_eff=0.4092
bk0: 3580a 7276009i bk1: 3524a 7275012i bk2: 3320a 7280552i bk3: 3400a 7279150i bk4: 3588a 7275168i bk5: 3508a 7279144i bk6: 3528a 7275030i bk7: 3580a 7274808i bk8: 3492a 7274167i bk9: 3284a 7274165i bk10: 3376a 7276187i bk11: 3396a 7276419i bk12: 3820a 7273546i bk13: 3848a 7272458i bk14: 3948a 7267394i bk15: 4016a 7265583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293025
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7240684 n_act=8643 n_pre=8627 n_req=19653 n_rd=57888 n_write=12234 bw_util=0.01914
n_activity=344563 dram_eff=0.407
bk0: 3732a 7272825i bk1: 3664a 7271305i bk2: 3472a 7277421i bk3: 3380a 7276991i bk4: 3400a 7277276i bk5: 3432a 7274127i bk6: 3704a 7275337i bk7: 3788a 7271381i bk8: 3396a 7278073i bk9: 3352a 7277790i bk10: 3544a 7274309i bk11: 3532a 7275589i bk12: 3792a 7272887i bk13: 3892a 7272443i bk14: 3860a 7271115i bk15: 3948a 7268371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301591
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7242202 n_act=8392 n_pre=8376 n_req=19330 n_rd=57244 n_write=11862 bw_util=0.01886
n_activity=339182 dram_eff=0.4075
bk0: 3408a 7277218i bk1: 3552a 7274477i bk2: 3504a 7278016i bk3: 3380a 7279521i bk4: 3552a 7278699i bk5: 3592a 7273285i bk6: 3576a 7275685i bk7: 3500a 7280239i bk8: 3396a 7276120i bk9: 3360a 7278458i bk10: 3420a 7274545i bk11: 3480a 7276117i bk12: 3836a 7273775i bk13: 3808a 7271454i bk14: 4056a 7265532i bk15: 3824a 7269895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292283
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7242385 n_act=8384 n_pre=8368 n_req=19424 n_rd=56948 n_write=11991 bw_util=0.01882
n_activity=337641 dram_eff=0.4084
bk0: 3568a 7274593i bk1: 3576a 7275406i bk2: 3484a 7274469i bk3: 3436a 7278867i bk4: 3496a 7279462i bk5: 3448a 7276169i bk6: 3456a 7278696i bk7: 3544a 7275129i bk8: 3388a 7276126i bk9: 3324a 7276398i bk10: 3456a 7275485i bk11: 3312a 7275909i bk12: 3884a 7271532i bk13: 3844a 7274770i bk14: 3908a 7270418i bk15: 3824a 7270278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7243312 n_act=8295 n_pre=8279 n_req=19086 n_rd=56496 n_write=11694 bw_util=0.01861
n_activity=333553 dram_eff=0.4089
bk0: 3524a 7278455i bk1: 3560a 7272192i bk2: 3336a 7275198i bk3: 3168a 7279950i bk4: 3540a 7277630i bk5: 3604a 7277016i bk6: 3520a 7280238i bk7: 3508a 7281889i bk8: 3240a 7278414i bk9: 3376a 7274860i bk10: 3448a 7274982i bk11: 3284a 7278406i bk12: 3840a 7276388i bk13: 3876a 7269997i bk14: 3860a 7271251i bk15: 3812a 7269882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293514
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7328076 n_nop=7243136 n_act=8302 n_pre=8286 n_req=19155 n_rd=56608 n_write=11744 bw_util=0.01865
n_activity=334281 dram_eff=0.4089
bk0: 3528a 7274057i bk1: 3604a 7273969i bk2: 3344a 7278259i bk3: 3396a 7278709i bk4: 3512a 7276141i bk5: 3512a 7272427i bk6: 3508a 7279013i bk7: 3540a 7277329i bk8: 3292a 7277794i bk9: 3424a 7276790i bk10: 3420a 7277525i bk11: 3264a 7279916i bk12: 3732a 7274880i bk13: 3860a 7270722i bk14: 3784a 7268452i bk15: 3888a 7266948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7052, Miss_rate = 0.048, Pending_hits = 1169, Reservation_fails = 3
L2_cache_bank[1]: Access = 148856, Miss = 7173, Miss_rate = 0.048, Pending_hits = 1150, Reservation_fails = 5
L2_cache_bank[2]: Access = 147823, Miss = 7041, Miss_rate = 0.048, Pending_hits = 1141, Reservation_fails = 6
L2_cache_bank[3]: Access = 148284, Miss = 7124, Miss_rate = 0.048, Pending_hits = 1149, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 7063, Miss_rate = 0.048, Pending_hits = 1142, Reservation_fails = 4
L2_cache_bank[5]: Access = 148430, Miss = 7237, Miss_rate = 0.049, Pending_hits = 1159, Reservation_fails = 3
L2_cache_bank[6]: Access = 149351, Miss = 7192, Miss_rate = 0.048, Pending_hits = 1174, Reservation_fails = 6
L2_cache_bank[7]: Access = 148038, Miss = 7069, Miss_rate = 0.048, Pending_hits = 1158, Reservation_fails = 9
L2_cache_bank[8]: Access = 148602, Miss = 7135, Miss_rate = 0.048, Pending_hits = 1189, Reservation_fails = 6
L2_cache_bank[9]: Access = 148850, Miss = 7138, Miss_rate = 0.048, Pending_hits = 1158, Reservation_fails = 3
L2_cache_bank[10]: Access = 148576, Miss = 7163, Miss_rate = 0.048, Pending_hits = 1149, Reservation_fails = 2
L2_cache_bank[11]: Access = 148852, Miss = 7139, Miss_rate = 0.048, Pending_hits = 1205, Reservation_fails = 7
L2_cache_bank[12]: Access = 148563, Miss = 7225, Miss_rate = 0.049, Pending_hits = 1156, Reservation_fails = 9
L2_cache_bank[13]: Access = 149723, Miss = 7247, Miss_rate = 0.048, Pending_hits = 1154, Reservation_fails = 4
L2_cache_bank[14]: Access = 148753, Miss = 7187, Miss_rate = 0.048, Pending_hits = 1151, Reservation_fails = 4
L2_cache_bank[15]: Access = 148540, Miss = 7124, Miss_rate = 0.048, Pending_hits = 1168, Reservation_fails = 8
L2_cache_bank[16]: Access = 169949, Miss = 7160, Miss_rate = 0.042, Pending_hits = 1310, Reservation_fails = 9
L2_cache_bank[17]: Access = 148545, Miss = 7077, Miss_rate = 0.048, Pending_hits = 1096, Reservation_fails = 5
L2_cache_bank[18]: Access = 147151, Miss = 7077, Miss_rate = 0.048, Pending_hits = 1116, Reservation_fails = 5
L2_cache_bank[19]: Access = 147135, Miss = 7047, Miss_rate = 0.048, Pending_hits = 1111, Reservation_fails = 6
L2_cache_bank[20]: Access = 147085, Miss = 7030, Miss_rate = 0.048, Pending_hits = 1152, Reservation_fails = 7
L2_cache_bank[21]: Access = 148069, Miss = 7122, Miss_rate = 0.048, Pending_hits = 1143, Reservation_fails = 3
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 156822
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 25500
L2_total_cache_reservation_fails = 119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2094942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128517
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.1498
	minimum = 6
	maximum = 1532
Network latency average = 36.1396
	minimum = 6
	maximum = 1191
Slowest packet = 3016422
Flit latency average = 30.116
	minimum = 6
	maximum = 1191
Slowest flit = 4986523
Fragmentation average = 0.0666082
	minimum = 0
	maximum = 897
Injected packet rate average = 0.0429734
	minimum = 0.0350172 (at node 2)
	maximum = 0.049174 (at node 45)
Accepted packet rate average = 0.0429734
	minimum = 0.0350172 (at node 2)
	maximum = 0.049174 (at node 45)
Injected flit rate average = 0.0766692
	minimum = 0.0457162 (at node 2)
	maximum = 0.111607 (at node 45)
Accepted flit rate average= 0.0766692
	minimum = 0.0631732 (at node 46)
	maximum = 0.0922196 (at node 9)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4094 (15 samples)
	minimum = 6 (15 samples)
	maximum = 375.067 (15 samples)
Network latency average = 18.6494 (15 samples)
	minimum = 6 (15 samples)
	maximum = 295.133 (15 samples)
Flit latency average = 19.2839 (15 samples)
	minimum = 6 (15 samples)
	maximum = 294.4 (15 samples)
Fragmentation average = 0.00679193 (15 samples)
	minimum = 0 (15 samples)
	maximum = 112.667 (15 samples)
Injected packet rate average = 0.0296504 (15 samples)
	minimum = 0.0240346 (15 samples)
	maximum = 0.0932801 (15 samples)
Accepted packet rate average = 0.0296504 (15 samples)
	minimum = 0.0240346 (15 samples)
	maximum = 0.0932801 (15 samples)
Injected flit rate average = 0.0456077 (15 samples)
	minimum = 0.0308614 (15 samples)
	maximum = 0.117548 (15 samples)
Accepted flit rate average = 0.0456077 (15 samples)
	minimum = 0.034074 (15 samples)
	maximum = 0.172217 (15 samples)
Injected packet size average = 1.53818 (15 samples)
Accepted packet size average = 1.53818 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 45 sec (4785 sec)
gpgpu_simulation_rate = 18786 (inst/sec)
gpgpu_simulation_rate = 1529 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15169
gpu_sim_insn = 5617924
gpu_ipc =     370.3556
gpu_tot_sim_cycle = 7554123
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      12.6438
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1971177
gpu_stall_icnt2sh    = 7359729
partiton_reqs_in_parallel = 333576
partiton_reqs_in_parallel_total    = 84852273
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =      11.2767
partiton_reqs_in_parallel_util = 333576
partiton_reqs_in_parallel_util_total    = 84852273
gpu_sim_cycle_parition_util = 15169
gpu_tot_sim_cycle_parition_util    = 3944387
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.5140
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.2838 GB/Sec
L2_BW_total  =      41.7223 GB/Sec
gpu_total_sim_rate=19721

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5340, 4501, 5327, 5610, 5434, 5007, 5147, 5182, 4121, 4733, 4698, 5153, 5171, 5524, 5319, 5280, 5074, 5427, 5314, 5286, 5326, 4866, 5301, 5311, 4875, 4819, 4870, 4396, 3965, 4345, 4365, 4370, 4418, 5086, 5078, 4107, 3702, 4593, 4035, 4516, 4628, 4339, 4330, 4071, 4522, 4043, 4382, 4176, 4784, 4073, 4545, 4000, 3810, 4121, 4124, 4140, 4094, 3420, 3984, 4333, 4353, 4173, 3847, 3815, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9077544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9033801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38857
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11954442	W0_Idle:98363671	W0_Scoreboard:104340833	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1516 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 7554122 
mrq_lat_table:121896 	2843 	3534 	25240 	13391 	7582 	10082 	14878 	14349 	4404 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2623954 	609087 	20149 	10848 	3547 	4036 	10092 	12894 	7517 	9103 	13679 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	771228 	228938 	1033480 	551718 	319947 	326924 	26338 	3585 	2674 	3240 	4010 	10025 	12708 	7468 	9102 	13705 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	641731 	535118 	917461 	144551 	15681 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1012198 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2062 	399 	174 	60 	27 	24 	30 	41 	28 	26 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        44        24        16        16        16        16        16        30        30        42        43        44        45        28        46 
dram[1]:        43        43        29        25        16        16        17        16        30        30        43        33        44        33        41        23 
dram[2]:        47        37        16        19        16        16        16        16        30        30        44        44        30        38        46        30 
dram[3]:        45        42        21        28        17        16        16        16        30        24        38        46        26        27        44        45 
dram[4]:        37        27        19        21        16        16        16        16        29        30        42        48        45        31        46        44 
dram[5]:        41        45        25        31        16        16        16        16        31        30        42        34        44        30        38        46 
dram[6]:        46        42        16        20        16        16        17        16        30        30        27        43        41        46        44        38 
dram[7]:        22        39        20        35        16        16        16        16        30        30        37        44        40        28        39        43 
dram[8]:        40        30        26        37        16        16        17        16        30        30        42        43        98        19        45        31 
dram[9]:        34        39        16        29        15        18        16        16        34        33        33        43        30        28        37        46 
dram[10]:        24        22        26        26        17        16        16        16        33        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    230269    242662    225581    235758    238361    238946    237273    239092    230731    232401    221365    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    233242    419435    312635    279588    231871    221484    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    236498    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    219692    235584    229145    235380    235783    237975    234336    220134    420524    287865    220442    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    225436    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    219707    420401    420899    272640    451500    232557    221446    221204    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    221148    256140    238705    245519    246683    233866    221759    221465    223046    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    224247    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    220607    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    221507    232674    219543    233797    422869    223430    276729    426774    224854    427017 
average row accesses per activate:
dram[0]:  2.394286  2.487952  2.563218  2.689904  2.291985  2.244165  2.109712  2.149446  2.245747  2.221812  2.393075  2.383333  2.385965  2.351575  2.286195  2.325806 
dram[1]:  2.350180  2.441233  2.506494  2.616092  2.311765  2.308163  2.186641  2.165138  2.384306  2.364008  2.356137  2.389222  2.424812  2.388984  2.358714  2.202765 
dram[2]:  2.387037  2.416342  2.633735  2.559819  2.305448  2.251366  2.136612  2.161348  2.323232  2.361111  2.322067  2.427711  2.393116  2.455806  2.296117  2.324547 
dram[3]:  2.398095  2.459959  2.680995  2.529412  2.265152  2.210145  2.116981  2.107861  2.325095  2.352321  2.370441  2.452333  2.380234  2.404844  2.324742  2.281145 
dram[4]:  2.378479  2.348659  2.596882  2.504132  2.196429  2.347741  2.148496  2.157324  2.345776  2.314563  2.370079  2.402415  2.413121  2.402527  2.299003  2.370184 
dram[5]:  2.481262  2.458000  2.642180  2.634529  2.245318  2.228734  2.127698  2.160142  2.378119  2.265625  2.365269  2.319767  2.407733  2.406360  2.229358  2.281056 
dram[6]:  2.429889  2.444231  2.497881  2.628702  2.279116  2.194286  2.054545  2.129508  2.361493  2.359596  2.417795  2.306691  2.319516  2.440351  2.301459  2.226060 
dram[7]:  2.417178  2.523422  2.485537  2.465957  2.277014  2.251880  2.227273  2.220503  2.345850  2.315789  2.345098  2.472837  2.397163  2.559772  2.277607  2.226171 
dram[8]:  2.419729  2.436149  2.294455  2.668982  2.301397  2.276680  2.171004  2.184843  2.350101  2.344130  2.359375  2.302372  2.874355  2.350427  2.417962  2.336163 
dram[9]:  2.493852  2.472111  2.545055  2.549763  2.137746  2.219153  2.169145  2.269006  2.329243  2.332039  2.340467  2.476923  2.402827  2.453263  2.343537  2.300501 
dram[10]:  2.468813  2.344322  2.563636  2.700240  2.170094  2.207940  2.125455  2.234286  2.366397  2.387097  2.559574  2.367432  2.499065  2.337770  2.350847  2.301303 
average row locality = 218396/92896 = 2.350973
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       903       893       835       850       881       921       882       880       847       865       855       845       982      1004       958      1004 
dram[1]:       929       927       855       855       883       867       846       881       861       841       849       872       927       975       981       996 
dram[2]:       928       898       834       862       892       920       879       908       835       863       859       882       944      1006       984       988 
dram[3]:       922       887       886       871       898       897       856       858       871       822       891       875       998       985       962       966 
dram[4]:       932       896       865       893       894       894       860       877       852       851       879       868       968       957       978       994 
dram[5]:       911       897       846       866       898       879       882       895       883       831       860       865       971       978      1003      1020 
dram[6]:       949       932       882       860       852       861       926       947       859       848       902       899       964       989       981      1003 
dram[7]:       868       904       892       860       889       899       894       875       859       850       871       886       975       968      1030       972 
dram[8]:       908       910       885       873       875       864       864       886       857       841       880       844       988       977       993       972 
dram[9]:       897       906       849       806       886       901       880       877       821       855       878       837       976       985       981       969 
dram[10]:       898       917       850       862       879       878       877       885       834       867       871       832       949       981       962       988 
total reads: 158817
bank skew: 1030/806 = 1.28
chip skew: 14654/14304 = 1.02
number of total write accesses:
dram[0]:       354       346       280       269       320       329       291       285       341       337       320       299       378       414       400       438 
dram[1]:       373       340       303       283       296       264       267       299       324       315       322       325       363       413       413       438 
dram[2]:       361       344       259       272       293       316       294       311       315       327       309       327       377       411       435       423 
dram[3]:       337       311       299       333       298       323       266       295       352       293       344       334       423       405       391       389 
dram[4]:       350       330       301       319       336       301       283       316       342       341       325       326       393       374       406       421 
dram[5]:       347       332       269       309       301       300       301       319       356       329       325       332       399       384       455       449 
dram[6]:       368       339       297       294       283       291       317       352       343       320       348       342       379       402       439       415 
dram[7]:       314       335       311       299       270       299       331       273       328       294       325       343       377       381       455       406 
dram[8]:       343       330       315       280       278       288       304       296       311       317       328       321       682       398       407       404 
dram[9]:       320       335       309       270       309       304       287       287       318       346       325       290       384       406       397       409 
dram[10]:       329       363       278       264       282       290       292       288       335       317       332       302       388       424       425       425 
total reads: 59579
bank skew: 682/259 = 2.63
chip skew: 5602/5296 = 1.06
average mf latency per bank:
dram[0]:      22697     22995     25402     25653     25430     26523     26382     27120     22743     22206     22297     21622     20612     19983     20397     19993
dram[1]:      21982     23583     24406     26604     26145     27478     26158     24903     24437     23793     22202     20885     21438     20070     19551     19946
dram[2]:      21957     23146     24762     25801     26992     25070     25305     25808     23961     22544     22142     21608     20186     20923     20424     20201
dram[3]:      23963     23321     26573     24004     25492     25499     25536     28061     21431     23883     21354     21584     18906     20477     20838     21197
dram[4]:      22214     24497     24526     24339     26268     27220     25827     25209     24031     22861     22075     22005     20029     20671     20821     20400
dram[5]:      22901     23310     26110     23635     25557     25813     26352     25210     22360     22288     22085     22260     18964     20960     19777     19283
dram[6]:      22119     23058     24396     24344     27627     26123     24727     26392     23771     23125     20955     21204     20059     19949     19362     19570
dram[7]:      23058     23131     24744     23463     26861     25580     23988     26763     22693     23405     21913     21029     19829     20219     19628     20653
dram[8]:      23055     23430     23760     25880     28008     27241     25686     26970     23516     23511     21552     21886     21106     20975     21213     20495
dram[9]:      25576     23185     23705     25079     25877     25277     26954     27352     22438     22341     21776     22901     19904     20177     20350     20445
dram[10]:      22784     22724     24950     25805     27022     27761     27414     26088     22887     24129     21983     21487     20679     19445     19280     20030
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7269363 n_act=8482 n_pre=8466 n_req=19806 n_rd=57620 n_write=12310 bw_util=0.01901
n_activity=343260 dram_eff=0.4074
bk0: 3612a 7303565i bk1: 3572a 7303736i bk2: 3340a 7306776i bk3: 3400a 7306999i bk4: 3524a 7305164i bk5: 3684a 7298406i bk6: 3528a 7304589i bk7: 3520a 7306940i bk8: 3388a 7302526i bk9: 3460a 7301655i bk10: 3420a 7305142i bk11: 3380a 7304361i bk12: 3928a 7300111i bk13: 4016a 7300183i bk14: 3832a 7297821i bk15: 4016a 7294255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299029
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7269955 n_act=8363 n_pre=8347 n_req=19683 n_rd=57380 n_write=12196 bw_util=0.01892
n_activity=340256 dram_eff=0.409
bk0: 3716a 7299082i bk1: 3708a 7301290i bk2: 3420a 7306425i bk3: 3420a 7304448i bk4: 3532a 7305833i bk5: 3468a 7307553i bk6: 3384a 7308124i bk7: 3524a 7302896i bk8: 3444a 7308854i bk9: 3364a 7306022i bk10: 3396a 7305386i bk11: 3488a 7304512i bk12: 3708a 7303849i bk13: 3900a 7300492i bk14: 3924a 7300335i bk15: 3984a 7294861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7269201 n_act=8442 n_pre=8426 n_req=19856 n_rd=57928 n_write=12244 bw_util=0.01908
n_activity=345803 dram_eff=0.4058
bk0: 3712a 7299955i bk1: 3592a 7301006i bk2: 3336a 7309605i bk3: 3448a 7307096i bk4: 3568a 7305223i bk5: 3680a 7303024i bk6: 3516a 7306300i bk7: 3632a 7302152i bk8: 3340a 7305952i bk9: 3452a 7304943i bk10: 3436a 7305687i bk11: 3528a 7301217i bk12: 3776a 7301908i bk13: 4024a 7296424i bk14: 3936a 7298257i bk15: 3952a 7296398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292967
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7269274 n_act=8452 n_pre=8436 n_req=19838 n_rd=57780 n_write=12299 bw_util=0.01905
n_activity=344737 dram_eff=0.4066
bk0: 3688a 7303472i bk1: 3548a 7304649i bk2: 3544a 7306097i bk3: 3484a 7304368i bk4: 3592a 7306681i bk5: 3588a 7302741i bk6: 3424a 7306555i bk7: 3432a 7305709i bk8: 3484a 7303711i bk9: 3288a 7307862i bk10: 3564a 7304668i bk11: 3500a 7305332i bk12: 3992a 7300727i bk13: 3940a 7298625i bk14: 3848a 7301052i bk15: 3864a 7297735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7268947 n_act=8494 n_pre=8478 n_req=19922 n_rd=57832 n_write=12490 bw_util=0.01912
n_activity=345969 dram_eff=0.4065
bk0: 3728a 7302934i bk1: 3584a 7301187i bk2: 3460a 7306893i bk3: 3572a 7302044i bk4: 3576a 7301830i bk5: 3576a 7301635i bk6: 3440a 7306305i bk7: 3508a 7303863i bk8: 3408a 7301824i bk9: 3404a 7302836i bk10: 3516a 7304631i bk11: 3472a 7303688i bk12: 3872a 7301719i bk13: 3828a 7299864i bk14: 3912a 7297463i bk15: 3976a 7296727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7268697 n_act=8539 n_pre=8523 n_req=19992 n_rd=57940 n_write=12542 bw_util=0.01916
n_activity=345318 dram_eff=0.4082
bk0: 3644a 7303635i bk1: 3588a 7302682i bk2: 3384a 7308202i bk3: 3464a 7306775i bk4: 3592a 7303295i bk5: 3516a 7307117i bk6: 3528a 7303190i bk7: 3580a 7302968i bk8: 3532a 7301887i bk9: 3324a 7301843i bk10: 3440a 7303788i bk11: 3460a 7303934i bk12: 3884a 7301231i bk13: 3912a 7300049i bk14: 4012a 7295129i bk15: 4080a 7293226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293488
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7267638 n_act=8673 n_pre=8657 n_req=20183 n_rd=58616 n_write=12657 bw_util=0.01938
n_activity=350869 dram_eff=0.4063
bk0: 3796a 7300499i bk1: 3728a 7298880i bk2: 3528a 7305183i bk3: 3440a 7304706i bk4: 3408a 7305285i bk5: 3444a 7302022i bk6: 3704a 7303460i bk7: 3788a 7299503i bk8: 3436a 7305729i bk9: 3392a 7305447i bk10: 3608a 7301879i bk11: 3596a 7303142i bk12: 3856a 7300526i bk13: 3956a 7300057i bk14: 3924a 7298839i bk15: 4012a 7295990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302082
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7269241 n_act=8411 n_pre=8395 n_req=19833 n_rd=57968 n_write=12226 bw_util=0.01908
n_activity=345334 dram_eff=0.4065
bk0: 3472a 7304951i bk1: 3616a 7302198i bk2: 3568a 7305778i bk3: 3440a 7307242i bk4: 3556a 7306813i bk5: 3596a 7301397i bk6: 3576a 7303842i bk7: 3500a 7308368i bk8: 3436a 7303824i bk9: 3400a 7306184i bk10: 3484a 7302211i bk11: 3544a 7303728i bk12: 3900a 7301517i bk13: 3872a 7299165i bk14: 4120a 7293282i bk15: 3888a 7297484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.292713
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7269318 n_act=8410 n_pre=8394 n_req=20019 n_rd=57668 n_write=12451 bw_util=0.01906
n_activity=344232 dram_eff=0.4074
bk0: 3632a 7302411i bk1: 3640a 7303141i bk2: 3540a 7302244i bk3: 3492a 7306597i bk4: 3500a 7307570i bk5: 3456a 7304224i bk6: 3456a 7306858i bk7: 3544a 7303294i bk8: 3428a 7303633i bk9: 3364a 7303937i bk10: 3520a 7303242i bk11: 3376a 7303579i bk12: 3952a 7299080i bk13: 3908a 7302463i bk14: 3972a 7298256i bk15: 3888a 7297929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295091
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7270348 n_act=8313 n_pre=8297 n_req=19600 n_rd=57216 n_write=12067 bw_util=0.01884
n_activity=339659 dram_eff=0.408
bk0: 3588a 7306195i bk1: 3624a 7299881i bk2: 3396a 7302932i bk3: 3224a 7307660i bk4: 3544a 7305731i bk5: 3604a 7305178i bk6: 3520a 7308403i bk7: 3508a 7310055i bk8: 3284a 7306007i bk9: 3420a 7302499i bk10: 3512a 7302584i bk11: 3348a 7306104i bk12: 3904a 7304158i bk13: 3940a 7297720i bk14: 3924a 7298940i bk15: 3876a 7297557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294568
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7356241 n_nop=7270184 n_act=8318 n_pre=8302 n_req=19664 n_rd=57320 n_write=12117 bw_util=0.01888
n_activity=340287 dram_eff=0.4081
bk0: 3592a 7301758i bk1: 3668a 7301703i bk2: 3400a 7305964i bk3: 3448a 7306519i bk4: 3516a 7304256i bk5: 3512a 7300591i bk6: 3508a 7307125i bk7: 3540a 7305494i bk8: 3336a 7305505i bk9: 3468a 7304443i bk10: 3484a 7305140i bk11: 3328a 7307600i bk12: 3796a 7302586i bk13: 3924a 7298421i bk14: 3848a 7296151i bk15: 3952a 7294594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7143, Miss_rate = 0.048, Pending_hits = 1242, Reservation_fails = 4
L2_cache_bank[1]: Access = 150344, Miss = 7262, Miss_rate = 0.048, Pending_hits = 1220, Reservation_fails = 7
L2_cache_bank[2]: Access = 149311, Miss = 7131, Miss_rate = 0.048, Pending_hits = 1215, Reservation_fails = 6
L2_cache_bank[3]: Access = 149772, Miss = 7214, Miss_rate = 0.048, Pending_hits = 1216, Reservation_fails = 6
L2_cache_bank[4]: Access = 149160, Miss = 7155, Miss_rate = 0.048, Pending_hits = 1220, Reservation_fails = 7
L2_cache_bank[5]: Access = 149918, Miss = 7327, Miss_rate = 0.049, Pending_hits = 1231, Reservation_fails = 5
L2_cache_bank[6]: Access = 150839, Miss = 7284, Miss_rate = 0.048, Pending_hits = 1249, Reservation_fails = 7
L2_cache_bank[7]: Access = 149526, Miss = 7161, Miss_rate = 0.048, Pending_hits = 1234, Reservation_fails = 12
L2_cache_bank[8]: Access = 150090, Miss = 7228, Miss_rate = 0.048, Pending_hits = 1262, Reservation_fails = 10
L2_cache_bank[9]: Access = 150338, Miss = 7230, Miss_rate = 0.048, Pending_hits = 1234, Reservation_fails = 4
L2_cache_bank[10]: Access = 150064, Miss = 7254, Miss_rate = 0.048, Pending_hits = 1225, Reservation_fails = 4
L2_cache_bank[11]: Access = 150340, Miss = 7231, Miss_rate = 0.048, Pending_hits = 1284, Reservation_fails = 8
L2_cache_bank[12]: Access = 150051, Miss = 7315, Miss_rate = 0.049, Pending_hits = 1228, Reservation_fails = 13
L2_cache_bank[13]: Access = 151211, Miss = 7339, Miss_rate = 0.049, Pending_hits = 1223, Reservation_fails = 6
L2_cache_bank[14]: Access = 150240, Miss = 7278, Miss_rate = 0.048, Pending_hits = 1209, Reservation_fails = 7
L2_cache_bank[15]: Access = 150024, Miss = 7214, Miss_rate = 0.048, Pending_hits = 1237, Reservation_fails = 8
L2_cache_bank[16]: Access = 179602, Miss = 7250, Miss_rate = 0.040, Pending_hits = 1470, Reservation_fails = 10
L2_cache_bank[17]: Access = 150021, Miss = 7167, Miss_rate = 0.048, Pending_hits = 1156, Reservation_fails = 7
L2_cache_bank[18]: Access = 148630, Miss = 7168, Miss_rate = 0.048, Pending_hits = 1189, Reservation_fails = 9
L2_cache_bank[19]: Access = 148611, Miss = 7136, Miss_rate = 0.048, Pending_hits = 1179, Reservation_fails = 8
L2_cache_bank[20]: Access = 148569, Miss = 7120, Miss_rate = 0.048, Pending_hits = 1225, Reservation_fails = 8
L2_cache_bank[21]: Access = 149553, Miss = 7210, Miss_rate = 0.048, Pending_hits = 1209, Reservation_fails = 3
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 158817
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 27157
L2_total_cache_reservation_fails = 159
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128517
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 158
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.8478
	minimum = 6
	maximum = 842
Network latency average = 44.054
	minimum = 6
	maximum = 596
Slowest packet = 6572576
Flit latency average = 52.6963
	minimum = 6
	maximum = 595
Slowest flit = 11323121
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.05387
	minimum = 0.0448312 (at node 3)
	maximum = 0.318203 (at node 44)
Accepted packet rate average = 0.05387
	minimum = 0.0448312 (at node 3)
	maximum = 0.318203 (at node 44)
Injected flit rate average = 0.080805
	minimum = 0.0607859 (at node 45)
	maximum = 0.330432 (at node 44)
Accepted flit rate average= 0.080805
	minimum = 0.0537975 (at node 3)
	maximum = 0.624176 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.6868 (16 samples)
	minimum = 6 (16 samples)
	maximum = 404.25 (16 samples)
Network latency average = 20.2372 (16 samples)
	minimum = 6 (16 samples)
	maximum = 313.938 (16 samples)
Flit latency average = 21.3721 (16 samples)
	minimum = 6 (16 samples)
	maximum = 313.188 (16 samples)
Fragmentation average = 0.00636743 (16 samples)
	minimum = 0 (16 samples)
	maximum = 105.625 (16 samples)
Injected packet rate average = 0.0311641 (16 samples)
	minimum = 0.0253344 (16 samples)
	maximum = 0.107338 (16 samples)
Accepted packet rate average = 0.0311641 (16 samples)
	minimum = 0.0253344 (16 samples)
	maximum = 0.107338 (16 samples)
Injected flit rate average = 0.0478075 (16 samples)
	minimum = 0.0327317 (16 samples)
	maximum = 0.130853 (16 samples)
Accepted flit rate average = 0.0478075 (16 samples)
	minimum = 0.0353067 (16 samples)
	maximum = 0.200464 (16 samples)
Injected packet size average = 1.53406 (16 samples)
Accepted packet size average = 1.53406 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 43 sec (4843 sec)
gpgpu_simulation_rate = 19721 (inst/sec)
gpgpu_simulation_rate = 1559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 856686
gpu_sim_insn = 15785486
gpu_ipc =      18.4262
gpu_tot_sim_cycle = 8638031
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      12.8847
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3343912
gpu_stall_icnt2sh    = 11408479
partiton_reqs_in_parallel = 17474357
partiton_reqs_in_parallel_total    = 85185849
partiton_level_parallism =      20.3976
partiton_level_parallism_total  =      11.8847
partiton_reqs_in_parallel_util = 17474357
partiton_reqs_in_parallel_util_total    = 85185849
gpu_sim_cycle_parition_util = 850068
gpu_tot_sim_cycle_parition_util    = 3959556
partiton_level_parallism_util =      20.5564
partiton_level_parallism_util_total  =      21.3447
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     132.6269 GB/Sec
L2_BW_total  =      49.6404 GB/Sec
gpu_total_sim_rate=17596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6501, 5815, 6619, 6980, 6711, 6292, 6440, 6457, 5336, 5979, 5934, 6443, 6546, 6757, 6577, 6708, 6069, 6409, 6322, 6371, 6467, 6052, 6324, 6431, 6021, 5813, 5922, 5476, 5042, 5415, 5407, 5439, 5287, 5869, 6007, 5025, 4610, 5443, 4910, 5416, 5487, 5218, 5259, 4874, 5311, 4954, 5325, 5095, 5743, 4964, 5397, 4911, 4639, 5029, 5007, 4958, 4849, 4228, 4886, 5179, 5294, 4948, 4681, 4755, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12892581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12817872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 69823
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16197010	W0_Idle:112184160	W0_Scoreboard:132864742	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1825 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 8637609 
mrq_lat_table:181339 	4375 	5294 	35906 	21679 	12021 	15400 	23140 	22842 	7248 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3310462 	1062506 	33690 	17040 	6208 	7717 	19379 	17555 	10280 	15421 	23369 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	956708 	256800 	1370048 	836477 	427830 	488937 	78415 	5068 	4694 	5831 	7631 	19129 	17197 	10231 	15420 	23395 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	779830 	837431 	1499689 	230938 	31516 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1065801 	19880 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2314 	569 	242 	91 	35 	35 	35 	49 	36 	30 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        24        41        16        16        16        16        30        30        42        44        44        46        47        46 
dram[1]:        43        43        29        41        16        16        17        16        30        30        44        33        47        45        41        43 
dram[2]:        47        41        46        42        16        16        16        16        30        30        45        44        44        47        46        42 
dram[3]:        47        44        49        42        17        16        16        16        30        30        45        46        43        45        44        45 
dram[4]:        37        44        50        44        16        16        16        16        29        30        42        48        45        35        46        47 
dram[5]:        47        46        52        50        16        16        16        16        31        30        42        34        45        35        45        46 
dram[6]:        47        42        36        44        16        16        17        16        30        30        44        43        45        46        44        38 
dram[7]:        42        44        46        35        16        16        16        16        30        30        43        45        40        43        42        43 
dram[8]:        47        41        39        37        16        16        17        16        30        30        42        43        98        27        45        36 
dram[9]:        44        44        48        43        16        18        16        16        34        33        33        43        45        42        44        46 
dram[10]:        46        44        26        40        17        16        16        16        34        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    231919    242662    225581    235758    238361    238946    237273    239092    230731    232401    227861    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    233242    419435    312635    279588    231871    227084    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    236498    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    222899    235584    229145    235380    235783    237975    234336    224708    420524    287865    228394    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    226060    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    230828    420401    420899    272640    451500    232557    225278    230088    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    229491    256140    238705    245519    246683    233866    229129    227249    227735    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    225337    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    223618    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    224504    232674    227522    233797    422869    230422    276729    426774    225104    427017 
average row accesses per activate:
dram[0]:  2.324561  2.370947  2.433908  2.489458  2.183771  2.129070  2.050575  2.091341  2.113879  2.105505  2.237074  2.212159  2.187238  2.229456  2.113636  2.135189 
dram[1]:  2.294187  2.325581  2.370879  2.450217  2.214740  2.169951  2.100478  2.063927  2.213930  2.217721  2.223618  2.194048  2.235828  2.217345  2.197257  2.141709 
dram[2]:  2.316832  2.313750  2.481146  2.460756  2.167464  2.170990  2.085984  2.084257  2.171951  2.232529  2.152019  2.227384  2.227069  2.252910  2.156883  2.184156 
dram[3]:  2.325316  2.358268  2.527007  2.406460  2.122520  2.103926  2.043839  2.029378  2.183575  2.178255  2.218787  2.213686  2.232558  2.236641  2.160209  2.146722 
dram[4]:  2.287469  2.330769  2.499274  2.413840  2.093785  2.222637  2.057043  2.074745  2.186074  2.165037  2.184964  2.206561  2.249453  2.215148  2.139463  2.207292 
dram[5]:  2.289053  2.306832  2.491924  2.507310  2.139452  2.101635  2.062288  2.121810  2.188014  2.111374  2.240148  2.139535  2.201485  2.201053  2.123047  2.165174 
dram[6]:  2.291422  2.359949  2.396999  2.450925  2.138650  2.112440  2.025723  2.085837  2.204057  2.204744  2.229412  2.131579  2.204082  2.275000  2.164659  2.152041 
dram[7]:  2.254027  2.360051  2.369393  2.400000  2.152461  2.158273  2.173810  2.168927  2.173966  2.145759  2.164319  2.259304  2.225736  2.316338  2.158525  2.111771 
dram[8]:  2.292593  2.359948  2.314060  2.502865  2.156511  2.193955  2.108747  2.144706  2.173544  2.184242  2.205917  2.146255  2.521739  2.189362  2.242004  2.190824 
dram[9]:  2.383508  2.363871  2.465793  2.446455  2.074408  2.136842  2.137232  2.185732  2.152812  2.184115  2.210084  2.255076  2.228571  2.279781  2.163934  2.165437 
dram[10]:  2.306931  2.234393  2.458874  2.517138  2.034682  2.096659  2.052452  2.107692  2.196296  2.188889  2.290932  2.212531  2.263566  2.200832  2.150051  2.148110 
average row locality = 329523/148675 = 2.216398
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1364      1351      1287      1278      1347      1370      1340      1332      1282      1320      1303      1304      1513      1506      1460      1513 
dram[1]:      1405      1403      1296      1288      1324      1331      1320      1339      1301      1279      1293      1337      1433      1482      1484      1510 
dram[2]:      1385      1361      1266      1297      1357      1375      1330      1385      1288      1299      1324      1331      1445      1522      1492      1508 
dram[3]:      1379      1348      1313      1318      1357      1347      1311      1326      1303      1272      1352      1331      1508      1476      1476      1478 
dram[4]:      1391      1354      1293      1333      1356      1345      1320      1343      1310      1289      1333      1323      1487      1461      1483      1503 
dram[5]:      1375      1370      1289      1294      1347      1339      1349      1357      1333      1282      1315      1324      1476      1504      1517      1535 
dram[6]:      1424      1387      1329      1303      1302      1317      1391      1415      1318      1292      1365      1355      1474      1504      1503      1505 
dram[7]:      1348      1374      1343      1306      1354      1348      1345      1336      1300      1310      1335      1351      1486      1461      1532      1501 
dram[8]:      1373      1355      1324      1321      1349      1314      1321      1350      1310      1302      1350      1303      1507      1483      1503      1489 
dram[9]:      1363      1361      1279      1239      1354      1360      1346      1333      1273      1306      1333      1304      1476      1499      1506      1467 
dram[10]:      1381      1382      1294      1298      1331      1327      1346      1342      1285      1303      1329      1303      1461      1501      1474      1496 
total reads: 241305
bank skew: 1535/1239 = 1.24
chip skew: 22184/21799 = 1.02
number of total write accesses:
dram[0]:       491       477       407       375       483       461       444       431       500       516       471       479       578       583       586       635 
dram[1]:       529       497       430       410       419       431       436       469       479       473       477       506       539       589       599       621 
dram[2]:       487       490       379       396       455       466       441       495       493       458       488       491       546       607       639       615 
dram[3]:       458       449       418       470       462       475       414       470       505       451       514       513       604       575       587       585 
dram[4]:       471       464       429       446       497       442       447       489       511       482       498       493       569       557       588       616 
dram[5]:       486       487       408       421       448       460       472       472       529       500       504       516       600       587       657       641 
dram[6]:       526       475       428       420       441       449       499       529       529       474       530       508       578       589       653       604 
dram[7]:       471       481       453       434       439       452       481       423       487       486       509       531       555       538       633       634 
dram[8]:       484       448       437       426       456       428       463       473       481       500       514       502       871       575       600       612 
dram[9]:       458       471       415       383       486       467       445       444       488       509       508       473       552       587       606       588 
dram[10]:       483       515       410       391       429       430       454       439       494       470       490       498       583       614       618       607 
total reads: 88218
bank skew: 871/375 = 2.32
chip skew: 8270/7880 = 1.05
average mf latency per bank:
dram[0]:      25557     25545     28744     28824     27005     28831     28433     28857     25298     24301     24213     22862     21196     21821     21532     21581
dram[1]:      24789     25430     28484     29076     28460     28939     27516     27274     26804     25802     23374     22601     22408     21717     21731     21614
dram[2]:      25105     26284     27839     28852     28948     27506     27465     26805     25840     25616     23211     23617     21333     21447     21238     22214
dram[3]:      26144     26227     29020     27107     27603     28216     27855     28263     24443     26157     23146     22660     20799     21912     21976     21969
dram[4]:      25314     27115     27946     27911     28186     28809     27172     27081     26135     25716     23649     22959     21565     21872     22842     22085
dram[5]:      25748     25943     28787     27573     28132     28071     27936     27081     24519     24427     23452     23436     20452     21687     21397     21442
dram[6]:      25075     25282     28024     28019     29066     28047     26389     27661     25189     25621     22312     22579     21551     20790     20981     21467
dram[7]:      25870     25880     27753     27955     27719     28041     26509     28068     25454     25316     22897     22064     21782     21955     21672     21551
dram[8]:      25835     26624     27192     28240     28797     29224     27622     28339     25721     24921     22698     23530     22021     22118     22118     21943
dram[9]:      27225     26230     27792     29714     27496     27513     28476     28581     25041     24427     22831     23534     21166     21770     21865     22113
dram[10]:      24898     25062     28298     29020     28249     29680     28630     27616     25095     26433     23570     22567     21986     20775     21660     21575
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8813083 n_act=13522 n_pre=13506 n_req=29787 n_rd=87480 n_write=19389 bw_util=0.02389
n_activity=507712 dram_eff=0.421
bk0: 5456a 8865126i bk1: 5404a 8863124i bk2: 5148a 8866687i bk3: 5112a 8869125i bk4: 5388a 8867132i bk5: 5480a 8856318i bk6: 5360a 8863857i bk7: 5328a 8866391i bk8: 5128a 8861553i bk9: 5280a 8861269i bk10: 5212a 8866054i bk11: 5216a 8861174i bk12: 6052a 8855848i bk13: 6024a 8859104i bk14: 5840a 8853051i bk15: 6052a 8850143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390382
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8813471 n_act=13381 n_pre=13365 n_req=29729 n_rd=87300 n_write=19463 bw_util=0.02387
n_activity=507861 dram_eff=0.4204
bk0: 5620a 8859711i bk1: 5612a 8861452i bk2: 5184a 8871598i bk3: 5152a 8867247i bk4: 5296a 8870463i bk5: 5324a 8866866i bk6: 5280a 8865548i bk7: 5356a 8864172i bk8: 5204a 8868632i bk9: 5116a 8864538i bk10: 5172a 8864348i bk11: 5348a 8862148i bk12: 5732a 8861500i bk13: 5928a 8858770i bk14: 5936a 8857133i bk15: 6040a 8851030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8812729 n_act=13460 n_pre=13444 n_req=29911 n_rd=87860 n_write=19487 bw_util=0.024
n_activity=509384 dram_eff=0.4215
bk0: 5540a 8861996i bk1: 5444a 8862554i bk2: 5064a 8871447i bk3: 5188a 8870219i bk4: 5428a 8865008i bk5: 5500a 8864162i bk6: 5320a 8866815i bk7: 5540a 8860915i bk8: 5152a 8864508i bk9: 5196a 8867402i bk10: 5296a 8864196i bk11: 5324a 8859464i bk12: 5780a 8858715i bk13: 6088a 8851429i bk14: 5968a 8853446i bk15: 6032a 8852347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8812866 n_act=13504 n_pre=13488 n_req=29845 n_rd=87580 n_write=19542 bw_util=0.02395
n_activity=507550 dram_eff=0.4221
bk0: 5516a 8864341i bk1: 5392a 8865496i bk2: 5252a 8867868i bk3: 5272a 8865209i bk4: 5428a 8867970i bk5: 5388a 8861090i bk6: 5244a 8865755i bk7: 5304a 8864358i bk8: 5212a 8864211i bk9: 5088a 8867425i bk10: 5408a 8863950i bk11: 5324a 8863686i bk12: 6032a 8858217i bk13: 5904a 8855383i bk14: 5904a 8858638i bk15: 5912a 8854094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8812662 n_act=13516 n_pre=13500 n_req=29923 n_rd=87696 n_write=19606 bw_util=0.02399
n_activity=511095 dram_eff=0.4199
bk0: 5564a 8864045i bk1: 5416a 8861459i bk2: 5172a 8868993i bk3: 5332a 8862496i bk4: 5424a 8862875i bk5: 5380a 8862533i bk6: 5280a 8865863i bk7: 5372a 8861473i bk8: 5240a 8859376i bk9: 5156a 8862110i bk10: 5332a 8864394i bk11: 5292a 8862697i bk12: 5948a 8859479i bk13: 5844a 8857225i bk14: 5932a 8853827i bk15: 6012a 8851671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8811525 n_act=13712 n_pre=13696 n_req=30194 n_rd=88024 n_write=20023 bw_util=0.02415
n_activity=513665 dram_eff=0.4207
bk0: 5500a 8864221i bk1: 5480a 8861443i bk2: 5156a 8868907i bk3: 5176a 8868944i bk4: 5388a 8864527i bk5: 5356a 8864797i bk6: 5396a 8863656i bk7: 5428a 8863732i bk8: 5332a 8860740i bk9: 5128a 8859207i bk10: 5260a 8863081i bk11: 5296a 8861801i bk12: 5904a 8858479i bk13: 6016a 8856177i bk14: 6068a 8850128i bk15: 6140a 8847950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386275
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8810524 n_act=13782 n_pre=13766 n_req=30416 n_rd=88736 n_write=20172 bw_util=0.02435
n_activity=518987 dram_eff=0.4197
bk0: 5696a 8861210i bk1: 5548a 8861112i bk2: 5316a 8866671i bk3: 5212a 8866428i bk4: 5208a 8864952i bk5: 5268a 8862752i bk6: 5564a 8863233i bk7: 5660a 8857449i bk8: 5272a 8864661i bk9: 5168a 8864514i bk10: 5460a 8859013i bk11: 5420a 8861719i bk12: 5896a 8857252i bk13: 6016a 8855728i bk14: 6012a 8854505i bk15: 6020a 8852122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389045
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8812165 n_act=13532 n_pre=13516 n_req=30037 n_rd=88120 n_write=19647 bw_util=0.02409
n_activity=512777 dram_eff=0.4203
bk0: 5392a 8863839i bk1: 5496a 8861131i bk2: 5372a 8867200i bk3: 5224a 8867712i bk4: 5416a 8865173i bk5: 5392a 8860650i bk6: 5380a 8865068i bk7: 5344a 8869801i bk8: 5200a 8862820i bk9: 5240a 8863098i bk10: 5340a 8860034i bk11: 5404a 8861574i bk12: 5944a 8860179i bk13: 5844a 8857360i bk14: 6128a 8851115i bk15: 6004a 8852074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383218
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8812317 n_act=13475 n_pre=13459 n_req=30224 n_rd=87816 n_write=19913 bw_util=0.02408
n_activity=511107 dram_eff=0.4216
bk0: 5492a 8863680i bk1: 5420a 8865638i bk2: 5296a 8865039i bk3: 5284a 8867209i bk4: 5396a 8865018i bk5: 5256a 8865604i bk6: 5284a 8867077i bk7: 5400a 8862155i bk8: 5240a 8861556i bk9: 5208a 8862187i bk10: 5400a 8861249i bk11: 5212a 8861522i bk12: 6028a 8855130i bk13: 5932a 8860073i bk14: 6012a 8855088i bk15: 5956a 8854218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387345
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8813886 n_act=13302 n_pre=13286 n_req=29679 n_rd=87196 n_write=19310 bw_util=0.02381
n_activity=503308 dram_eff=0.4232
bk0: 5452a 8866695i bk1: 5444a 8862639i bk2: 5116a 8866367i bk3: 4956a 8870743i bk4: 5416a 8864786i bk5: 5440a 8865334i bk6: 5384a 8869292i bk7: 5332a 8869150i bk8: 5092a 8864760i bk9: 5224a 8862135i bk10: 5332a 8861491i bk11: 5216a 8864450i bk12: 5904a 8861937i bk13: 5996a 8854728i bk14: 6024a 8853302i bk15: 5868a 8854850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384468
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8946980 n_nop=8813222 n_act=13490 n_pre=13474 n_req=29778 n_rd=87412 n_write=19382 bw_util=0.02387
n_activity=506604 dram_eff=0.4216
bk0: 5524a 8861770i bk1: 5528a 8863539i bk2: 5176a 8871360i bk3: 5192a 8867941i bk4: 5324a 8864015i bk5: 5308a 8863139i bk6: 5384a 8868077i bk7: 5368a 8866013i bk8: 5140a 8864294i bk9: 5212a 8862882i bk10: 5316a 8863336i bk11: 5212a 8865724i bk12: 5844a 8859804i bk13: 6004a 8853932i bk14: 5896a 8851165i bk15: 5984a 8850120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10896, Miss_rate = 0.054, Pending_hits = 1487, Reservation_fails = 4
L2_cache_bank[1]: Access = 204825, Miss = 10974, Miss_rate = 0.054, Pending_hits = 1446, Reservation_fails = 7
L2_cache_bank[2]: Access = 203921, Miss = 10856, Miss_rate = 0.053, Pending_hits = 1475, Reservation_fails = 8
L2_cache_bank[3]: Access = 204543, Miss = 10969, Miss_rate = 0.054, Pending_hits = 1458, Reservation_fails = 6
L2_cache_bank[4]: Access = 203926, Miss = 10887, Miss_rate = 0.053, Pending_hits = 1445, Reservation_fails = 7
L2_cache_bank[5]: Access = 205028, Miss = 11078, Miss_rate = 0.054, Pending_hits = 1491, Reservation_fails = 5
L2_cache_bank[6]: Access = 205141, Miss = 10999, Miss_rate = 0.054, Pending_hits = 1476, Reservation_fails = 8
L2_cache_bank[7]: Access = 204015, Miss = 10896, Miss_rate = 0.053, Pending_hits = 1463, Reservation_fails = 14
L2_cache_bank[8]: Access = 204756, Miss = 10973, Miss_rate = 0.054, Pending_hits = 1491, Reservation_fails = 12
L2_cache_bank[9]: Access = 204618, Miss = 10951, Miss_rate = 0.054, Pending_hits = 1466, Reservation_fails = 5
L2_cache_bank[10]: Access = 204736, Miss = 11001, Miss_rate = 0.054, Pending_hits = 1451, Reservation_fails = 6
L2_cache_bank[11]: Access = 204819, Miss = 11005, Miss_rate = 0.054, Pending_hits = 1523, Reservation_fails = 10
L2_cache_bank[12]: Access = 204923, Miss = 11106, Miss_rate = 0.054, Pending_hits = 1488, Reservation_fails = 16
L2_cache_bank[13]: Access = 205297, Miss = 11078, Miss_rate = 0.054, Pending_hits = 1450, Reservation_fails = 8
L2_cache_bank[14]: Access = 204654, Miss = 11043, Miss_rate = 0.054, Pending_hits = 1451, Reservation_fails = 10
L2_cache_bank[15]: Access = 205078, Miss = 10987, Miss_rate = 0.054, Pending_hits = 1469, Reservation_fails = 11
L2_cache_bank[16]: Access = 233916, Miss = 11037, Miss_rate = 0.047, Pending_hits = 1694, Reservation_fails = 11
L2_cache_bank[17]: Access = 204248, Miss = 10917, Miss_rate = 0.053, Pending_hits = 1389, Reservation_fails = 7
L2_cache_bank[18]: Access = 203028, Miss = 10930, Miss_rate = 0.054, Pending_hits = 1421, Reservation_fails = 9
L2_cache_bank[19]: Access = 202820, Miss = 10869, Miss_rate = 0.054, Pending_hits = 1412, Reservation_fails = 10
L2_cache_bank[20]: Access = 202456, Miss = 10901, Miss_rate = 0.054, Pending_hits = 1472, Reservation_fails = 8
L2_cache_bank[21]: Access = 203679, Miss = 10952, Miss_rate = 0.054, Pending_hits = 1450, Reservation_fails = 4
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 241305
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 32368
L2_total_cache_reservation_fails = 186
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3152059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4003
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 185
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.4425
	minimum = 6
	maximum = 1966
Network latency average = 40.867
	minimum = 6
	maximum = 1609
Slowest packet = 6871057
Flit latency average = 31.8244
	minimum = 6
	maximum = 1609
Slowest flit = 11832434
Fragmentation average = 0.0255464
	minimum = 0
	maximum = 546
Injected packet rate average = 0.0279851
	minimum = 0.0240147 (at node 8)
	maximum = 0.0321647 (at node 33)
Accepted packet rate average = 0.0279851
	minimum = 0.0240147 (at node 8)
	maximum = 0.0321647 (at node 33)
Injected flit rate average = 0.0488628
	minimum = 0.0254749 (at node 8)
	maximum = 0.0782592 (at node 33)
Accepted flit rate average= 0.0488628
	minimum = 0.0332736 (at node 48)
	maximum = 0.064107 (at node 0)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.143 (17 samples)
	minimum = 6 (17 samples)
	maximum = 496.118 (17 samples)
Network latency average = 21.4508 (17 samples)
	minimum = 6 (17 samples)
	maximum = 390.118 (17 samples)
Flit latency average = 21.987 (17 samples)
	minimum = 6 (17 samples)
	maximum = 389.412 (17 samples)
Fragmentation average = 0.00749561 (17 samples)
	minimum = 0 (17 samples)
	maximum = 131.529 (17 samples)
Injected packet rate average = 0.0309771 (17 samples)
	minimum = 0.0252568 (17 samples)
	maximum = 0.102916 (17 samples)
Accepted packet rate average = 0.0309771 (17 samples)
	minimum = 0.0252568 (17 samples)
	maximum = 0.102916 (17 samples)
Injected flit rate average = 0.0478696 (17 samples)
	minimum = 0.0323048 (17 samples)
	maximum = 0.12776 (17 samples)
Accepted flit rate average = 0.0478696 (17 samples)
	minimum = 0.0351871 (17 samples)
	maximum = 0.192443 (17 samples)
Injected packet size average = 1.54532 (17 samples)
Accepted packet size average = 1.54532 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 25 sec (6325 sec)
gpgpu_simulation_rate = 17596 (inst/sec)
gpgpu_simulation_rate = 1365 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10280
gpu_sim_insn = 4532584
gpu_ipc =     440.9128
gpu_tot_sim_cycle = 8870461
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      13.0580
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3344039
gpu_stall_icnt2sh    = 11408681
partiton_reqs_in_parallel = 226033
partiton_reqs_in_parallel_total    = 102660206
partiton_level_parallism =      21.9876
partiton_level_parallism_total  =      11.5987
partiton_reqs_in_parallel_util = 226033
partiton_reqs_in_parallel_util_total    = 102660206
gpu_sim_cycle_parition_util = 10280
gpu_tot_sim_cycle_parition_util    = 4809624
partiton_level_parallism_util =      21.9876
partiton_level_parallism_util_total  =      21.3461
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.8401 GB/Sec
L2_BW_total  =      48.6547 GB/Sec
gpu_total_sim_rate=18195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6681, 5965, 6784, 7160, 6846, 6457, 6620, 6622, 5501, 6129, 6099, 6608, 6696, 6907, 6727, 6873, 6183, 6523, 6451, 6515, 6596, 6181, 6468, 6560, 6150, 5957, 6051, 5605, 5156, 5529, 5551, 5583, 5416, 5998, 6136, 5154, 4739, 5542, 5039, 5560, 5631, 5362, 5403, 5018, 5455, 5053, 5454, 5224, 5857, 5093, 5541, 5025, 4753, 5173, 5121, 5087, 4963, 4342, 5000, 5323, 5393, 5062, 4810, 4854, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 13075475
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13000706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 69883
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16505077	W0_Idle:112226990	W0_Scoreboard:132913143	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1815 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 8870460 
mrq_lat_table:184503 	4458 	5506 	36526 	22024 	12154 	15563 	23221 	22842 	7248 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3335004 	1067432 	33700 	17045 	6208 	7717 	19379 	17555 	10280 	15421 	23369 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	960721 	257858 	1371565 	842501 	442134 	491371 	78543 	5073 	4694 	5831 	7631 	19129 	17197 	10231 	15420 	23395 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	787047 	838364 	1499710 	230938 	31516 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1065801 	41192 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2334 	570 	242 	91 	35 	35 	35 	49 	36 	30 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        24        41        16        16        16        16        30        30        42        44        44        46        47        46 
dram[1]:        43        43        29        41        16        16        17        16        30        30        44        33        47        45        41        43 
dram[2]:        47        41        46        42        16        16        16        16        30        30        45        44        44        47        46        42 
dram[3]:        47        44        49        42        17        16        16        16        30        30        45        46        43        45        44        45 
dram[4]:        37        44        50        44        16        16        16        16        29        30        42        48        45        38        46        47 
dram[5]:        47        46        52        50        16        16        16        16        31        30        42        34        45        35        45        46 
dram[6]:        47        42        36        44        16        16        17        16        30        30        44        43        45        46        44        41 
dram[7]:        42        44        46        35        16        16        16        16        30        30        43        45        40        43        42        43 
dram[8]:        47        41        39        37        16        16        17        16        30        30        42        43        98        36        45        36 
dram[9]:        44        44        48        43        16        18        16        16        34        33        33        43        45        42        44        46 
dram[10]:        46        44        26        40        17        16        16        16        34        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    231919    242662    225581    235758    238361    238946    237273    239092    230731    232401    227861    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    233242    419435    312635    279588    231871    227084    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    236498    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    222899    235584    229145    235380    235783    237975    234336    224708    420524    287865    228394    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    226060    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    230828    420401    420899    272640    451500    232557    225278    230088    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    229491    256140    238705    245519    246683    233866    229129    227249    227735    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    225337    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    223618    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    224504    232674    227522    233797    422869    230422    276729    426774    225104    427017 
average row accesses per activate:
dram[0]:  2.366250  2.414508  2.459885  2.519520  2.183552  2.126450  2.049369  2.088758  2.138298  2.130435  2.280151  2.255266  2.225235  2.255567  2.143151  2.166337 
dram[1]:  2.338863  2.364190  2.399177  2.477698  2.211660  2.166871  2.100358  2.064994  2.241935  2.243380  2.270677  2.230130  2.274066  2.252935  2.232387  2.177533 
dram[2]:  2.356350  2.358302  2.498498  2.486957  2.167264  2.164127  2.083236  2.084257  2.196841  2.258228  2.186541  2.268530  2.262806  2.284055  2.189516  2.223819 
dram[3]:  2.369153  2.401832  2.559767  2.426273  2.121212  2.103806  2.043787  2.029312  2.209639  2.204030  2.259171  2.251497  2.263655  2.269273  2.196038  2.183801 
dram[4]:  2.321516  2.371648  2.527536  2.439024  2.094915  2.219603  2.056911  2.073446  2.213174  2.183475  2.221564  2.247273  2.284935  2.253552  2.170431  2.241952 
dram[5]:  2.334969  2.344020  2.517595  2.529840  2.137931  2.100350  2.059887  2.119075  2.210280  2.140496  2.284133  2.168203  2.240212  2.230125  2.154971  2.205561 
dram[6]:  2.330211  2.404551  2.418478  2.464034  2.137255  2.112440  2.025696  2.086724  2.233056  2.232877  2.269321  2.167045  2.236870  2.317787  2.201605  2.191446 
dram[7]:  2.299505  2.399240  2.395532  2.428375  2.152278  2.158273  2.171021  2.168927  2.202670  2.168646  2.196970  2.297006  2.267682  2.346774  2.192231  2.146101 
dram[8]:  2.325153  2.406536  2.324641  2.532189  2.156511  2.192211  2.108619  2.144706  2.198547  2.212560  2.246753  2.175915  2.636364  2.227996  2.282215  2.224766 
dram[9]:  2.429504  2.407217  2.491279  2.474474  2.075450  2.135356  2.133175  2.184049  2.182927  2.214628  2.251196  2.293082  2.258734  2.312026  2.190816  2.201469 
dram[10]:  2.344020  2.275294  2.478448  2.528106  2.034682  2.096544  2.052332  2.105077  2.228782  2.219212  2.331242  2.259804  2.298013  2.235722  2.186667  2.182467 
average row locality = 334324/149129 = 2.241844
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1379      1367      1296      1287      1347      1371      1341      1333      1294      1333      1318      1320      1529      1522      1474      1530 
dram[1]:      1421      1419      1305      1297      1325      1333      1321      1342      1311      1291      1312      1353      1449      1501      1502      1526 
dram[2]:      1400      1377      1274      1306      1359      1377      1334      1385      1300      1310      1342      1350      1462      1537      1510      1527 
dram[3]:      1395      1364      1322      1327      1358      1348      1313      1329      1313      1285      1370      1348      1529      1493      1496      1497 
dram[4]:      1407      1370      1302      1342      1357      1346      1321      1345      1321      1300      1351      1339      1503      1480      1500      1519 
dram[5]:      1391      1386      1298      1303      1349      1340      1350      1359      1344      1293      1330      1343      1495      1521      1534      1554 
dram[6]:      1439      1403      1337      1312      1303      1317      1393      1418      1331      1304      1383      1373      1490      1523      1519      1523 
dram[7]:      1364      1390      1353      1315      1356      1348      1346      1336      1312      1322      1352      1367      1505      1477      1548      1518 
dram[8]:      1389      1371      1333      1330      1349      1316      1323      1350      1320      1314      1367      1320      1525      1499      1519      1506 
dram[9]:      1379      1377      1288      1249      1357      1362      1347      1334      1285      1319      1349      1324      1493      1518      1523      1484 
dram[10]:      1397      1398      1302      1306      1331      1327      1349      1343      1298      1315      1345      1320      1477      1519      1491      1513 
total reads: 243306
bank skew: 1554/1249 = 1.24
chip skew: 22368/21988 = 1.02
number of total write accesses:
dram[0]:       514       497       421       391       485       462       444       432       515       529       497       500       605       605       607       658 
dram[1]:       553       522       444       425       420       433       437       469       496       488       500       527       559       610       621       645 
dram[2]:       511       512       390       410       455       469       443       495       508       474       510       517       570       626       662       639 
dram[3]:       479       471       434       483       462       476       414       471       521       465       539       532       626       597       610       606 
dram[4]:       492       487       442       458       497       443       450       490       527       497       524       515       590       582       614       640 
dram[5]:       512       515       419       435       449       460       473       474       548       520       527       539       622       611       677       667 
dram[6]:       551       499       443       435       441       449       499       531       547       489       555       534       597       614       676       629 
dram[7]:       494       503       470       448       439       452       482       423       503       504       533       551       579       560       653       656 
dram[8]:       506       470       450       440       456       429       463       473       496       518       536       523       969       602       624       632 
dram[9]:       482       491       426       399       486       468       447       446       505       528       533       499       576       616       624       614 
dram[10]:       504       536       423       403       429       432       455       440       514       487       513       524       605       634       641       628 
total reads: 91018
bank skew: 969/390 = 2.48
chip skew: 8587/8140 = 1.05
average mf latency per bank:
dram[0]:      25053     25061     28368     28406     26989     28813     28432     28840     24942     23979     23686     22418     20784     21446     21183     21200
dram[1]:      24297     24902     28119     28681     28441     28886     27500     27245     26423     25431     22852     22176     22020     21321     21336     21229
dram[2]:      24603     25764     27531     28475     28929     27445     27387     26820     25473     25248     22729     23067     20919     21123     20851     21787
dram[3]:      25638     25693     28617     26788     27601     28197     27839     28216     24116     25773     22643     22243     20398     21518     21541     21564
dram[4]:      24830     26555     27603     27595     28183     28790     27127     27050     25772     25363     23114     22508     21199     21420     22394     21690
dram[5]:      25190     25353     28463     27219     28098     28068     27921     27036     24149     24030     22994     22931     20069     21283     21053     21022
dram[6]:      24580     24761     27672     27644     29063     28061     26375     27604     24792     25254     21837     22078     21204     20377     20622     21053
dram[7]:      25337     25372     27351     27601     27702     28054     26495     28083     25083     24921     22419     21670     21348     21560     21331     21179
dram[8]:      25328     26087     26867     27884     28813     29190     27610     28357     25390     24536     22258     23069     21492     21683     21722     21579
dram[9]:      26650     25735     27479     29257     27464     27481     28445     28549     24656     24025     22354     22963     20762     21296     21522     21674
dram[10]:      24423     24593     27964     28691     28263     29660     28582     27601     24658     26029     23095     22062     21601     20422     21268     21205
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8831114 n_act=13560 n_pre=13544 n_req=30203 n_rd=88164 n_write=19685 bw_util=0.02406
n_activity=513059 dram_eff=0.4204
bk0: 5516a 8883775i bk1: 5468a 8881839i bk2: 5184a 8885496i bk3: 5148a 8887886i bk4: 5388a 8886173i bk5: 5484a 8875339i bk6: 5364a 8882910i bk7: 5332a 8885388i bk8: 5176a 8880213i bk9: 5332a 8879938i bk10: 5272a 8884579i bk11: 5280a 8879771i bk12: 6116a 8874307i bk13: 6088a 8877601i bk14: 5896a 8871712i bk15: 6120a 8868692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390331
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8831474 n_act=13415 n_pre=13399 n_req=30157 n_rd=88032 n_write=19747 bw_util=0.02404
n_activity=513335 dram_eff=0.4199
bk0: 5684a 8878353i bk1: 5676a 8879949i bk2: 5220a 8890426i bk3: 5188a 8886067i bk4: 5300a 8889462i bk5: 5332a 8885845i bk6: 5284a 8884590i bk7: 5368a 8883210i bk8: 5244a 8887312i bk9: 5164a 8883184i bk10: 5248a 8882911i bk11: 5412a 8880712i bk12: 5796a 8880184i bk13: 6004a 8877324i bk14: 6008a 8875672i bk15: 6104a 8869599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8830683 n_act=13507 n_pre=13491 n_req=30341 n_rd=88600 n_write=19786 bw_util=0.02418
n_activity=515278 dram_eff=0.4207
bk0: 5600a 8880573i bk1: 5508a 8881111i bk2: 5096a 8890192i bk3: 5224a 8889010i bk4: 5436a 8884053i bk5: 5508a 8883087i bk6: 5336a 8885736i bk7: 5540a 8880004i bk8: 5200a 8883154i bk9: 5240a 8886069i bk10: 5368a 8882738i bk11: 5400a 8877892i bk12: 5848a 8877292i bk13: 6148a 8870123i bk14: 6040a 8871954i bk15: 6108a 8870896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8830835 n_act=13543 n_pre=13527 n_req=30273 n_rd=88348 n_write=19814 bw_util=0.02413
n_activity=513175 dram_eff=0.4215
bk0: 5580a 8882937i bk1: 5456a 8884100i bk2: 5288a 8886668i bk3: 5308a 8883999i bk4: 5432a 8887020i bk5: 5392a 8880141i bk6: 5252a 8884802i bk7: 5316a 8883367i bk8: 5252a 8882830i bk9: 5140a 8886044i bk10: 5480a 8882484i bk11: 5392a 8882287i bk12: 6116a 8876693i bk13: 5972a 8873837i bk14: 5984a 8877228i bk15: 5988a 8872727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8830643 n_act=13561 n_pre=13545 n_req=30351 n_rd=88412 n_write=19906 bw_util=0.02416
n_activity=516806 dram_eff=0.4192
bk0: 5628a 8882666i bk1: 5480a 8880040i bk2: 5208a 8887854i bk3: 5368a 8881326i bk4: 5428a 8881948i bk5: 5384a 8881545i bk6: 5284a 8884865i bk7: 5380a 8880490i bk8: 5284a 8878062i bk9: 5200a 8880727i bk10: 5404a 8882880i bk11: 5356a 8881267i bk12: 6012a 8878174i bk13: 5920a 8875767i bk14: 6000a 8872300i bk15: 6076a 8870227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390062
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8829458 n_act=13761 n_pre=13745 n_req=30638 n_rd=88760 n_write=20343 bw_util=0.02434
n_activity=519613 dram_eff=0.4199
bk0: 5564a 8882768i bk1: 5544a 8879894i bk2: 5192a 8887724i bk3: 5212a 8887724i bk4: 5396a 8883541i bk5: 5360a 8883852i bk6: 5400a 8882670i bk7: 5436a 8882728i bk8: 5376a 8879269i bk9: 5172a 8877789i bk10: 5320a 8881696i bk11: 5372a 8880119i bk12: 5980a 8877116i bk13: 6084a 8874727i bk14: 6136a 8868723i bk15: 6216a 8866512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8828490 n_act=13822 n_pre=13806 n_req=30857 n_rd=89472 n_write=20477 bw_util=0.02453
n_activity=524518 dram_eff=0.4192
bk0: 5756a 8879792i bk1: 5612a 8879725i bk2: 5348a 8885422i bk3: 5248a 8885120i bk4: 5212a 8883993i bk5: 5268a 8881827i bk6: 5572a 8882277i bk7: 5672a 8876441i bk8: 5324a 8883278i bk9: 5216a 8883156i bk10: 5532a 8877486i bk11: 5492a 8880123i bk12: 5960a 8875924i bk13: 6092a 8874258i bk14: 6076a 8873095i bk15: 6092a 8870624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8830185 n_act=13568 n_pre=13552 n_req=30459 n_rd=88836 n_write=19926 bw_util=0.02426
n_activity=518542 dram_eff=0.4195
bk0: 5456a 8882528i bk1: 5560a 8879742i bk2: 5412a 8886007i bk3: 5260a 8886482i bk4: 5424a 8884220i bk5: 5392a 8879740i bk6: 5384a 8884085i bk7: 5344a 8888892i bk8: 5248a 8881491i bk9: 5288a 8881662i bk10: 5408a 8878510i bk11: 5468a 8880190i bk12: 6020a 8878826i bk13: 5908a 8875874i bk14: 6192a 8869800i bk15: 6072a 8870640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383325
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8830270 n_act=13513 n_pre=13497 n_req=30718 n_rd=88524 n_write=20263 bw_util=0.02427
n_activity=517146 dram_eff=0.4207
bk0: 5556a 8882314i bk1: 5484a 8884317i bk2: 5332a 8883772i bk3: 5320a 8886009i bk4: 5396a 8884101i bk5: 5264a 8884616i bk6: 5292a 8886125i bk7: 5400a 8881241i bk8: 5280a 8880077i bk9: 5256a 8880633i bk10: 5468a 8879920i bk11: 5280a 8880016i bk12: 6100a 8873626i bk13: 5996a 8878656i bk14: 6076a 8873753i bk15: 6024a 8872881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387543
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8831787 n_act=13354 n_pre=13338 n_req=30128 n_rd=87952 n_write=19636 bw_util=0.024
n_activity=509283 dram_eff=0.4225
bk0: 5516a 8885273i bk1: 5508a 8881276i bk2: 5152a 8885205i bk3: 4996a 8889499i bk4: 5428a 8883822i bk5: 5448a 8884338i bk6: 5388a 8888272i bk7: 5336a 8888174i bk8: 5140a 8883377i bk9: 5276a 8880724i bk10: 5396a 8880093i bk11: 5296a 8882886i bk12: 5972a 8880378i bk13: 6072a 8873066i bk14: 6092a 8871899i bk15: 5936a 8873341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384889
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8966067 n_nop=8831249 n_act=13526 n_pre=13510 n_req=30199 n_rd=88124 n_write=19658 bw_util=0.02404
n_activity=512155 dram_eff=0.4209
bk0: 5588a 8880425i bk1: 5592a 8882183i bk2: 5208a 8890214i bk3: 5224a 8886730i bk4: 5324a 8883095i bk5: 5308a 8882155i bk6: 5396a 8887065i bk7: 5372a 8885033i bk8: 5192a 8882884i bk9: 5260a 8881535i bk10: 5380a 8881977i bk11: 5280a 8884304i bk12: 5908a 8878446i bk13: 6076a 8872516i bk14: 5964a 8869765i bk15: 6052a 8868760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10978, Miss_rate = 0.054, Pending_hits = 1530, Reservation_fails = 9
L2_cache_bank[1]: Access = 205937, Miss = 11063, Miss_rate = 0.054, Pending_hits = 1486, Reservation_fails = 7
L2_cache_bank[2]: Access = 205029, Miss = 10946, Miss_rate = 0.053, Pending_hits = 1518, Reservation_fails = 9
L2_cache_bank[3]: Access = 205636, Miss = 11062, Miss_rate = 0.054, Pending_hits = 1502, Reservation_fails = 7
L2_cache_bank[4]: Access = 205010, Miss = 10981, Miss_rate = 0.054, Pending_hits = 1492, Reservation_fails = 7
L2_cache_bank[5]: Access = 206107, Miss = 11169, Miss_rate = 0.054, Pending_hits = 1537, Reservation_fails = 7
L2_cache_bank[6]: Access = 206240, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1524, Reservation_fails = 8
L2_cache_bank[7]: Access = 205089, Miss = 10991, Miss_rate = 0.054, Pending_hits = 1504, Reservation_fails = 15
L2_cache_bank[8]: Access = 205876, Miss = 11062, Miss_rate = 0.054, Pending_hits = 1530, Reservation_fails = 12
L2_cache_bank[9]: Access = 205691, Miss = 11041, Miss_rate = 0.054, Pending_hits = 1511, Reservation_fails = 7
L2_cache_bank[10]: Access = 205863, Miss = 11091, Miss_rate = 0.054, Pending_hits = 1497, Reservation_fails = 9
L2_cache_bank[11]: Access = 205901, Miss = 11099, Miss_rate = 0.054, Pending_hits = 1580, Reservation_fails = 11
L2_cache_bank[12]: Access = 206031, Miss = 11195, Miss_rate = 0.054, Pending_hits = 1540, Reservation_fails = 16
L2_cache_bank[13]: Access = 206398, Miss = 11173, Miss_rate = 0.054, Pending_hits = 1501, Reservation_fails = 8
L2_cache_bank[14]: Access = 205748, Miss = 11136, Miss_rate = 0.054, Pending_hits = 1498, Reservation_fails = 10
L2_cache_bank[15]: Access = 206195, Miss = 11073, Miss_rate = 0.054, Pending_hits = 1503, Reservation_fails = 12
L2_cache_bank[16]: Access = 240327, Miss = 11125, Miss_rate = 0.046, Pending_hits = 1804, Reservation_fails = 11
L2_cache_bank[17]: Access = 205364, Miss = 11006, Miss_rate = 0.054, Pending_hits = 1431, Reservation_fails = 7
L2_cache_bank[18]: Access = 204106, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1463, Reservation_fails = 13
L2_cache_bank[19]: Access = 203935, Miss = 10967, Miss_rate = 0.054, Pending_hits = 1465, Reservation_fails = 13
L2_cache_bank[20]: Access = 203542, Miss = 10990, Miss_rate = 0.054, Pending_hits = 1516, Reservation_fails = 9
L2_cache_bank[21]: Access = 204790, Miss = 11041, Miss_rate = 0.054, Pending_hits = 1488, Reservation_fails = 4
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 243306
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 33420
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3159808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.355
	minimum = 6
	maximum = 729
Network latency average = 40.2098
	minimum = 6
	maximum = 556
Slowest packet = 9050533
Flit latency average = 46.8813
	minimum = 6
	maximum = 555
Slowest flit = 15631980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0573627
	minimum = 0.0459166 (at node 13)
	maximum = 0.311834 (at node 44)
Accepted packet rate average = 0.0573627
	minimum = 0.0459166 (at node 13)
	maximum = 0.311834 (at node 44)
Injected flit rate average = 0.0860441
	minimum = 0.0702855 (at node 37)
	maximum = 0.32988 (at node 44)
Accepted flit rate average= 0.0860441
	minimum = 0.0583686 (at node 13)
	maximum = 0.605623 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2659 (18 samples)
	minimum = 6 (18 samples)
	maximum = 509.056 (18 samples)
Network latency average = 22.4929 (18 samples)
	minimum = 6 (18 samples)
	maximum = 399.333 (18 samples)
Flit latency average = 23.37 (18 samples)
	minimum = 6 (18 samples)
	maximum = 398.611 (18 samples)
Fragmentation average = 0.00707918 (18 samples)
	minimum = 0 (18 samples)
	maximum = 124.222 (18 samples)
Injected packet rate average = 0.032443 (18 samples)
	minimum = 0.0264045 (18 samples)
	maximum = 0.114522 (18 samples)
Accepted packet rate average = 0.032443 (18 samples)
	minimum = 0.0264045 (18 samples)
	maximum = 0.114522 (18 samples)
Injected flit rate average = 0.0499904 (18 samples)
	minimum = 0.0344149 (18 samples)
	maximum = 0.138989 (18 samples)
Accepted flit rate average = 0.0499904 (18 samples)
	minimum = 0.036475 (18 samples)
	maximum = 0.215397 (18 samples)
Injected packet size average = 1.54087 (18 samples)
Accepted packet size average = 1.54087 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 6 sec (6366 sec)
gpgpu_simulation_rate = 18195 (inst/sec)
gpgpu_simulation_rate = 1393 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 639660
gpu_sim_insn = 5569050
gpu_ipc =       8.7063
gpu_tot_sim_cycle = 9737343
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      12.4674
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3344677
gpu_stall_icnt2sh    = 11413691
partiton_reqs_in_parallel = 14071882
partiton_reqs_in_parallel_total    = 102886239
partiton_level_parallism =      21.9990
partiton_level_parallism_total  =      12.0113
partiton_reqs_in_parallel_util = 14071882
partiton_reqs_in_parallel_util_total    = 102886239
gpu_sim_cycle_parition_util = 639660
gpu_tot_sim_cycle_parition_util    = 4819904
partiton_level_parallism_util =      21.9990
partiton_level_parallism_util_total  =      21.4226
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      14.2160 GB/Sec
L2_BW_total  =      45.2570 GB/Sec
gpu_total_sim_rate=17313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6943, 6456, 7246, 7552, 7108, 6779, 7112, 6854, 5593, 6606, 6591, 7045, 6973, 7169, 7189, 7219, 6653, 7022, 6866, 6914, 7136, 6450, 6953, 7069, 6675, 6542, 6451, 6075, 5601, 6072, 5921, 5868, 5771, 6408, 6651, 5579, 5239, 5741, 5569, 5845, 6031, 5832, 5818, 5218, 6100, 5483, 5954, 5739, 6234, 5540, 6048, 5202, 5115, 5450, 5613, 5379, 5470, 4719, 5407, 5715, 5825, 5424, 5187, 5101, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 13098788
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13023898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16531722	W0_Idle:124179406	W0_Scoreboard:156227946	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1864 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 9734981 
mrq_lat_table:192651 	4814 	5950 	37428 	23567 	13855 	17448 	24967 	23894 	7264 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3416851 	1076466 	34859 	17045 	6232 	7747 	19528 	18129 	10728 	16900 	24563 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	1045240 	259025 	1371583 	842517 	448454 	491371 	78543 	5073 	4694 	5885 	7631 	19278 	17771 	10679 	16899 	24589 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	861294 	851883 	1502514 	230952 	31516 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1065801 	46546 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2502 	571 	243 	93 	36 	38 	45 	56 	40 	34 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        24        41        16        16        16        16        30        30        42        44        44        46        47        46 
dram[1]:        43        43        29        41        16        16        17        16        30        30        44        33        47        45        41        43 
dram[2]:        47        41        46        42        16        16        16        16        30        30        45        44        44        47        46        42 
dram[3]:        47        44        49        42        17        16        16        16        30        30        45        46        43        45        44        45 
dram[4]:        37        44        50        44        16        16        16        16        29        30        42        48        45        38        46        47 
dram[5]:        47        46        52        50        16        16        16        16        31        30        42        34        45        35        45        46 
dram[6]:        47        42        36        44        16        16        17        16        30        30        44        43        45        46        44        41 
dram[7]:        42        44        46        35        16        16        16        16        30        30        43        45        40        43        42        43 
dram[8]:        47        41        39        37        16        16        17        16        30        30        42        43        98        36        45        36 
dram[9]:        44        44        48        43        16        18        16        16        34        33        33        43        45        42        44        46 
dram[10]:        46        44        26        40        17        16        16        16        34        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    231919    242662    225581    235758    238361    238946    237273    239092    230731    232401    227861    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    242484    419435    312635    279588    231871    227084    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    238769    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    222899    235584    229145    235380    235783    237975    234336    224708    420524    287865    228394    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    226060    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    230828    420401    420899    272640    451500    232557    225278    230088    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    229491    256140    238705    245519    246683    233866    229129    227249    227735    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    225337    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    223618    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    224504    232674    227522    233797    422869    230422    276729    426774    225104    427017 
average row accesses per activate:
dram[0]:  2.364817  2.439601  2.430108  2.534286  2.194570  2.131579  2.059016  2.091416  2.120709  2.127869  2.263658  2.244755  2.240759  2.255061  2.161034  2.183810 
dram[1]:  2.362088  2.360789  2.395860  2.480769  2.211905  2.149942  2.118586  2.051447  2.239437  2.221564  2.257344  2.232768  2.282162  2.255885  2.226680  2.195757 
dram[2]:  2.353147  2.378282  2.500711  2.463847  2.163105  2.155307  2.091814  2.077731  2.196305  2.234170  2.173767  2.261768  2.288747  2.287879  2.198086  2.231755 
dram[3]:  2.359524  2.393300  2.567268  2.433121  2.109272  2.099345  2.046927  2.035370  2.186099  2.207683  2.248600  2.235495  2.267068  2.256224  2.211366  2.193837 
dram[4]:  2.320231  2.367397  2.491204  2.439181  2.098819  2.235503  2.072368  2.071044  2.199324  2.182759  2.221973  2.226910  2.274974  2.246122  2.170898  2.239087 
dram[5]:  2.354118  2.348754  2.491713  2.522284  2.128635  2.098684  2.064103  2.117325  2.227324  2.131608  2.297549  2.171617  2.231768  2.247247  2.157209  2.217143 
dram[6]:  2.328889  2.417964  2.417624  2.454183  2.137255  2.095506  2.037794  2.082745  2.230425  2.231308  2.268427  2.158628  2.232723  2.302875  2.211889  2.203522 
dram[7]:  2.293911  2.401205  2.375157  2.416774  2.149373  2.165909  2.147651  2.161105  2.198630  2.175084  2.199110  2.279594  2.280168  2.338495  2.197129  2.160985 
dram[8]:  2.349057  2.400248  2.317104  2.514865  2.168950  2.201681  2.127803  2.133702  2.183882  2.211251  2.246591  2.173572  2.631365  2.228831  2.278856  2.244024 
dram[9]:  2.450932  2.382927  2.479508  2.473011  2.063492  2.130243  2.149775  2.186992  2.191686  2.219318  2.247178  2.284863  2.255983  2.318229  2.206256  2.204614 
dram[10]:  2.319347  2.295633  2.484973  2.529745  2.040839  2.093891  2.062165  2.093049  2.228637  2.209059  2.314049  2.252619  2.303665  2.230159  2.196098  2.184751 
average row locality = 352117/157090 = 2.241498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1478      1455      1375      1376      1435      1466      1425      1424      1374      1400      1394      1401      1622      1610      1559      1620 
dram[1]:      1519      1503      1398      1371      1417      1411      1404      1426      1389      1365      1398      1432      1535      1582      1584      1620 
dram[2]:      1498      1474      1361      1384      1444      1448      1429      1468      1372      1375      1410      1436      1570      1626      1614      1607 
dram[3]:      1491      1447      1412      1415      1432      1432      1398      1408      1405      1359      1449      1415      1618      1567      1591      1590 
dram[4]:      1506      1450      1387      1435      1440      1431      1420      1416      1399      1382      1434      1414      1596      1573      1590      1604 
dram[5]:      1480      1458      1372      1371      1437      1433      1438      1439      1425      1360      1421      1420      1592      1615      1623      1647 
dram[6]:      1532      1512      1436      1401      1393      1399      1479      1517      1422      1395      1473      1459      1576      1611      1608      1609 
dram[7]:      1448      1479      1414      1413      1432      1438      1416      1432      1400      1406      1431      1444      1585      1545      1627      1608 
dram[8]:      1477      1458      1400      1410      1431      1395      1419      1433      1405      1388      1430      1401      1605      1591      1591      1605 
dram[9]:      1478      1454      1375      1333      1444      1446      1440      1420      1371      1401      1432      1403      1576      1618      1618      1570 
dram[10]:      1473      1502      1390      1380      1408      1407      1446      1410      1391      1390      1427      1388      1577      1600      1589      1594 
total reads: 258251
bank skew: 1647/1333 = 1.24
chip skew: 23822/23354 = 1.02
number of total write accesses:
dram[0]:       525       504       433       398       505       478       459       452       541       547       512       525       621       618       615       673 
dram[1]:       562       532       454       435       441       453       454       488       519       510       523       544       576       622       636       657 
dram[2]:       521       519       397       422       479       481       462       510       530       495       529       534       586       639       683       656 
dram[3]:       491       482       439       495       479       491       434       491       545       480       559       550       640       608       627       617 
dram[4]:       501       496       454       470       514       458       470       508       554       517       548       539       613       599       633       653 
dram[5]:       521       522       432       440       466       481       494       492       564       535       548       554       642       630       696       681 
dram[6]:       564       507       457       447       460       466       516       547       572       515       589       555       621       632       699       643 
dram[7]:       511       514       479       460       453       468       504       446       526       532       546       578       588       569       669       674 
dram[8]:       515       479       456       451       469       439       479       498       519       538       547       540       979       620       640       648 
dram[9]:       495       500       440       408       506       484       469       463       527       552       559       514       592       633       639       628 
dram[10]:       517       548       429       406       441       444       478       457       539       512       533       547       623       648       662       641 
total reads: 93866
bank skew: 979/397 = 2.47
chip skew: 8817/8406 = 1.05
average mf latency per bank:
dram[0]:      25057     25489     28209     28601     26703     28645     28519     28599     24579     23863     23494     22314     20518     21497     21662     21241
dram[1]:      24485     24980     27832     28633     28271     28413     27419     27272     25948     25563     22303     22013     21653     20980     21407     21502
dram[2]:      24987     26039     27722     28207     28317     27120     28001     26384     24811     25021     22740     22534     20855     21322     21164     21822
dram[3]:      26273     25855     28637     26521     27424     28042     27345     28209     23823     25453     22271     21792     20359     21571     21897     21675
dram[4]:      24873     26586     27245     27495     28035     28726     26751     26620     25424     25276     22878     22288     20960     21316     22550     21735
dram[5]:      26032     25317     28122     27323     27761     27751     27589     26513     23989     23663     22398     22599     19797     21214     21492     21287
dram[6]:      24294     24915     28068     27560     28967     28057     26733     27108     24684     25301     21725     22175     20664     20206     20858     21137
dram[7]:      24996     25751     27148     27119     27294     27451     26422     27766     24916     24547     22322     21478     21532     21362     21246     20947
dram[8]:      25611     26384     27061     27703     28569     28858     27787     28088     25151     25023     22105     23139     21366     21627     21734     21665
dram[9]:      25970     26015     27296     28272     27018     26827     28302     28160     24656     24180     21661     22395     20554     21328     21542     21633
dram[10]:      24029     24584     27396     28768     28315     29656     28053     27351     24742     25646     22890     21783     21567     20208     21144     21441
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10010988 n_act=14266 n_pre=14250 n_req=31820 n_rd=93656 n_write=20661 bw_util=0.02252
n_activity=533172 dram_eff=0.4288
bk0: 5912a 10066306i bk1: 5820a 10064939i bk2: 5500a 10068341i bk3: 5504a 10070801i bk4: 5740a 10067209i bk5: 5864a 10056402i bk6: 5700a 10065468i bk7: 5696a 10066563i bk8: 5496a 10061055i bk9: 5600a 10060969i bk10: 5576a 10067696i bk11: 5604a 10060629i bk12: 6488a 10056078i bk13: 6440a 10059084i bk14: 6236a 10053433i bk15: 6480a 10050690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10011388 n_act=14129 n_pre=14113 n_req=31760 n_rd=93416 n_write=20775 bw_util=0.02249
n_activity=532572 dram_eff=0.4288
bk0: 6076a 10060851i bk1: 6012a 10061518i bk2: 5592a 10072581i bk3: 5484a 10068797i bk4: 5668a 10069860i bk5: 5644a 10067422i bk6: 5616a 10066169i bk7: 5704a 10064173i bk8: 5556a 10068572i bk9: 5460a 10063602i bk10: 5592a 10063670i bk11: 5728a 10061376i bk12: 6140a 10061976i bk13: 6328a 10058903i bk14: 6336a 10056598i bk15: 6480a 10051187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10010524 n_act=14229 n_pre=14213 n_req=31959 n_rd=94064 n_write=20791 bw_util=0.02262
n_activity=535234 dram_eff=0.4292
bk0: 5992a 10063110i bk1: 5896a 10063701i bk2: 5444a 10073334i bk3: 5536a 10071714i bk4: 5776a 10064221i bk5: 5792a 10065235i bk6: 5716a 10067167i bk7: 5872a 10062602i bk8: 5488a 10065786i bk9: 5500a 10067269i bk10: 5640a 10065328i bk11: 5744a 10060223i bk12: 6280a 10058391i bk13: 6504a 10052456i bk14: 6456a 10052576i bk15: 6428a 10052508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10010803 n_act=14268 n_pre=14252 n_req=31857 n_rd=93716 n_write=20782 bw_util=0.02255
n_activity=532300 dram_eff=0.4302
bk0: 5964a 10065520i bk1: 5788a 10066488i bk2: 5648a 10070365i bk3: 5660a 10067211i bk4: 5728a 10068921i bk5: 5728a 10062340i bk6: 5592a 10065955i bk7: 5632a 10064376i bk8: 5620a 10063252i bk9: 5436a 10067420i bk10: 5796a 10063700i bk11: 5660a 10065128i bk12: 6472a 10058681i bk13: 6268a 10056867i bk14: 6364a 10059573i bk15: 6360a 10054593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351847
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10010265 n_act=14321 n_pre=14305 n_req=32004 n_rd=93908 n_write=21022 bw_util=0.02264
n_activity=537104 dram_eff=0.428
bk0: 6024a 10064959i bk1: 5800a 10063216i bk2: 5548a 10070530i bk3: 5740a 10063152i bk4: 5760a 10063682i bk5: 5724a 10062604i bk6: 5680a 10065937i bk7: 5664a 10061749i bk8: 5596a 10059328i bk9: 5528a 10061654i bk10: 5736a 10063520i bk11: 5656a 10062148i bk12: 6384a 10058494i bk13: 6292a 10057466i bk14: 6360a 10053067i bk15: 6416a 10052287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10009446 n_act=14462 n_pre=14446 n_req=32229 n_rd=94124 n_write=21343 bw_util=0.02274
n_activity=538621 dram_eff=0.4288
bk0: 5920a 10065489i bk1: 5832a 10063444i bk2: 5488a 10071039i bk3: 5484a 10071297i bk4: 5748a 10065514i bk5: 5732a 10064751i bk6: 5752a 10064920i bk7: 5756a 10063941i bk8: 5700a 10061369i bk9: 5440a 10060215i bk10: 5684a 10062817i bk11: 5680a 10061925i bk12: 6368a 10058550i bk13: 6460a 10055608i bk14: 6492a 10049527i bk15: 6588a 10048173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355158
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10007642 n_act=14613 n_pre=14597 n_req=32612 n_rd=95288 n_write=21681 bw_util=0.02304
n_activity=545619 dram_eff=0.4288
bk0: 6128a 10060336i bk1: 6048a 10061996i bk2: 5744a 10066590i bk3: 5604a 10065672i bk4: 5572a 10064597i bk5: 5596a 10063276i bk6: 5916a 10062617i bk7: 6068a 10056848i bk8: 5688a 10064165i bk9: 5580a 10063584i bk10: 5892a 10057300i bk11: 5836a 10060195i bk12: 6304a 10056493i bk13: 6444a 10054327i bk14: 6432a 10053575i bk15: 6436a 10050676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10010197 n_act=14287 n_pre=14271 n_req=32035 n_rd=94072 n_write=20994 bw_util=0.02266
n_activity=537886 dram_eff=0.4278
bk0: 5792a 10064290i bk1: 5916a 10061842i bk2: 5656a 10069735i bk3: 5652a 10068943i bk4: 5728a 10066892i bk5: 5752a 10062231i bk6: 5664a 10066102i bk7: 5728a 10068720i bk8: 5600a 10062335i bk9: 5624a 10062559i bk10: 5724a 10060644i bk11: 5776a 10060675i bk12: 6340a 10062189i bk13: 6180a 10059124i bk14: 6508a 10052105i bk15: 6432a 10051510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353584
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10010530 n_act=14184 n_pre=14168 n_req=32256 n_rd=93756 n_write=21183 bw_util=0.02264
n_activity=535807 dram_eff=0.429
bk0: 5908a 10064940i bk1: 5832a 10066674i bk2: 5600a 10066582i bk3: 5640a 10069146i bk4: 5724a 10066313i bk5: 5580a 10067003i bk6: 5676a 10067894i bk7: 5732a 10062035i bk8: 5620a 10060524i bk9: 5552a 10062374i bk10: 5720a 10063038i bk11: 5604a 10062734i bk12: 6420a 10056681i bk13: 6364a 10060058i bk14: 6364a 10055676i bk15: 6420a 10054498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355913
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10011444 n_act=14084 n_pre=14068 n_req=31788 n_rd=93516 n_write=20709 bw_util=0.0225
n_activity=529110 dram_eff=0.4318
bk0: 5912a 10067164i bk1: 5816a 10062545i bk2: 5500a 10066500i bk3: 5332a 10071669i bk4: 5776a 10064459i bk5: 5784a 10064476i bk6: 5760a 10068872i bk7: 5680a 10068566i bk8: 5484a 10064335i bk9: 5604a 10060791i bk10: 5728a 10061873i bk11: 5612a 10065054i bk12: 6304a 10061894i bk13: 6472a 10053687i bk14: 6472a 10052944i bk15: 6280a 10054093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360802
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10153821 n_nop=10011173 n_act=14248 n_pre=14232 n_req=31797 n_rd=93488 n_write=20680 bw_util=0.02249
n_activity=531767 dram_eff=0.4294
bk0: 5892a 10061663i bk1: 6008a 10064426i bk2: 5560a 10073810i bk3: 5520a 10071298i bk4: 5632a 10065602i bk5: 5628a 10064251i bk6: 5784a 10067536i bk7: 5640a 10066941i bk8: 5564a 10063498i bk9: 5560a 10061984i bk10: 5708a 10063891i bk11: 5552a 10065028i bk12: 6308a 10059284i bk13: 6400a 10053582i bk14: 6356a 10050130i bk15: 6376a 10050641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11662, Miss_rate = 0.056, Pending_hits = 1540, Reservation_fails = 9
L2_cache_bank[1]: Access = 210322, Miss = 11752, Miss_rate = 0.056, Pending_hits = 1497, Reservation_fails = 7
L2_cache_bank[2]: Access = 209466, Miss = 11644, Miss_rate = 0.056, Pending_hits = 1526, Reservation_fails = 9
L2_cache_bank[3]: Access = 209934, Miss = 11710, Miss_rate = 0.056, Pending_hits = 1510, Reservation_fails = 7
L2_cache_bank[4]: Access = 209540, Miss = 11698, Miss_rate = 0.056, Pending_hits = 1501, Reservation_fails = 7
L2_cache_bank[5]: Access = 210392, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1545, Reservation_fails = 7
L2_cache_bank[6]: Access = 210689, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1527, Reservation_fails = 8
L2_cache_bank[7]: Access = 209302, Miss = 11633, Miss_rate = 0.056, Pending_hits = 1506, Reservation_fails = 15
L2_cache_bank[8]: Access = 210327, Miss = 11772, Miss_rate = 0.056, Pending_hits = 1538, Reservation_fails = 12
L2_cache_bank[9]: Access = 209957, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1518, Reservation_fails = 7
L2_cache_bank[10]: Access = 210261, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1505, Reservation_fails = 9
L2_cache_bank[11]: Access = 210055, Miss = 11743, Miss_rate = 0.056, Pending_hits = 1581, Reservation_fails = 11
L2_cache_bank[12]: Access = 210465, Miss = 11919, Miss_rate = 0.057, Pending_hits = 1551, Reservation_fails = 16
L2_cache_bank[13]: Access = 210869, Miss = 11903, Miss_rate = 0.056, Pending_hits = 1507, Reservation_fails = 8
L2_cache_bank[14]: Access = 209940, Miss = 11753, Miss_rate = 0.056, Pending_hits = 1500, Reservation_fails = 10
L2_cache_bank[15]: Access = 210618, Miss = 11765, Miss_rate = 0.056, Pending_hits = 1509, Reservation_fails = 12
L2_cache_bank[16]: Access = 244634, Miss = 11758, Miss_rate = 0.048, Pending_hits = 1805, Reservation_fails = 11
L2_cache_bank[17]: Access = 209736, Miss = 11681, Miss_rate = 0.056, Pending_hits = 1436, Reservation_fails = 7
L2_cache_bank[18]: Access = 208560, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1476, Reservation_fails = 13
L2_cache_bank[19]: Access = 208272, Miss = 11645, Miss_rate = 0.056, Pending_hits = 1467, Reservation_fails = 13
L2_cache_bank[20]: Access = 208064, Miss = 11701, Miss_rate = 0.056, Pending_hits = 1523, Reservation_fails = 9
L2_cache_bank[21]: Access = 209003, Miss = 11671, Miss_rate = 0.056, Pending_hits = 1490, Reservation_fails = 4
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 258251
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 33558
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214787
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9717
	minimum = 6
	maximum = 76
Network latency average = 8.57629
	minimum = 6
	maximum = 64
Slowest packet = 9130974
Flit latency average = 8.32635
	minimum = 6
	maximum = 63
Slowest flit = 15926174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00299966
	minimum = 0.0023153 (at node 14)
	maximum = 0.00354095 (at node 32)
Accepted packet rate average = 0.00299966
	minimum = 0.0023153 (at node 14)
	maximum = 0.00354095 (at node 32)
Injected flit rate average = 0.00465589
	minimum = 0.00244896 (at node 14)
	maximum = 0.00725308 (at node 32)
Accepted flit rate average= 0.00465589
	minimum = 0.00343308 (at node 39)
	maximum = 0.00653708 (at node 4)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7767 (19 samples)
	minimum = 6 (19 samples)
	maximum = 486.263 (19 samples)
Network latency average = 21.7605 (19 samples)
	minimum = 6 (19 samples)
	maximum = 381.684 (19 samples)
Flit latency average = 22.5782 (19 samples)
	minimum = 6 (19 samples)
	maximum = 380.947 (19 samples)
Fragmentation average = 0.0067066 (19 samples)
	minimum = 0 (19 samples)
	maximum = 117.684 (19 samples)
Injected packet rate average = 0.0308934 (19 samples)
	minimum = 0.0251367 (19 samples)
	maximum = 0.108681 (19 samples)
Accepted packet rate average = 0.0308934 (19 samples)
	minimum = 0.0251367 (19 samples)
	maximum = 0.108681 (19 samples)
Injected flit rate average = 0.0476044 (19 samples)
	minimum = 0.0327325 (19 samples)
	maximum = 0.132055 (19 samples)
Accepted flit rate average = 0.0476044 (19 samples)
	minimum = 0.0347359 (19 samples)
	maximum = 0.204405 (19 samples)
Injected packet size average = 1.54093 (19 samples)
Accepted packet size average = 1.54093 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 52 sec (7012 sec)
gpgpu_simulation_rate = 17313 (inst/sec)
gpgpu_simulation_rate = 1388 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3274
gpu_sim_insn = 4446854
gpu_ipc =    1358.2328
gpu_tot_sim_cycle = 9962767
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      12.6317
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3344677
gpu_stall_icnt2sh    = 11413863
partiton_reqs_in_parallel = 72028
partiton_reqs_in_parallel_total    = 116958121
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7468
partiton_reqs_in_parallel_util = 72028
partiton_reqs_in_parallel_util_total    = 116958121
gpu_sim_cycle_parition_util = 3274
gpu_tot_sim_cycle_parition_util    = 5459564
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4230
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     237.1337 GB/Sec
L2_BW_total  =      44.3109 GB/Sec
gpu_total_sim_rate=17909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7048, 6561, 7351, 7657, 7213, 6884, 7217, 6959, 5698, 6711, 6696, 7150, 7078, 7274, 7294, 7324, 6758, 7127, 6971, 7019, 7241, 6555, 7058, 7174, 6780, 6647, 6556, 6180, 5706, 6177, 6026, 5973, 5855, 6492, 6735, 5663, 5323, 5825, 5653, 5929, 6115, 5916, 5902, 5302, 6184, 5567, 6038, 5823, 6318, 5624, 6132, 5286, 5199, 5534, 5697, 5463, 5554, 4803, 5491, 5799, 5909, 5508, 5271, 5185, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 13098788
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13023898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16547908	W0_Idle:124180652	W0_Scoreboard:156261352	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1861 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 9962766 
mrq_lat_table:193288 	4863 	5969 	37475 	23601 	13865 	17448 	24967 	23894 	7264 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3424635 	1076873 	34859 	17045 	6232 	7747 	19528 	18129 	10728 	16900 	24563 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	1053258 	259198 	1371583 	842517 	448454 	491371 	78543 	5073 	4694 	5885 	7631 	19278 	17771 	10679 	16899 	24589 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	867831 	853327 	1502703 	230953 	31516 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1065801 	46566 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2509 	571 	243 	93 	36 	38 	45 	56 	40 	34 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        24        41        16        16        16        16        30        30        42        44        44        46        47        46 
dram[1]:        43        43        29        41        16        16        17        16        30        30        44        33        47        45        41        43 
dram[2]:        47        41        46        42        16        16        16        16        30        30        45        44        44        47        46        42 
dram[3]:        47        44        49        42        17        16        16        16        30        30        45        46        43        45        44        45 
dram[4]:        37        44        50        44        16        16        16        16        29        30        42        48        45        38        46        47 
dram[5]:        47        46        52        50        16        16        16        16        31        30        42        34        45        35        45        46 
dram[6]:        47        42        36        44        16        16        17        16        30        30        44        43        45        46        44        41 
dram[7]:        42        44        46        35        16        16        16        16        30        30        43        45        40        43        42        43 
dram[8]:        47        41        39        37        16        16        17        16        30        30        42        43        98        36        45        36 
dram[9]:        44        44        48        43        16        18        16        16        34        33        33        43        45        42        44        46 
dram[10]:        46        44        26        40        17        16        16        16        34        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    231919    242662    225581    235758    238361    238946    237273    239092    230731    232401    227861    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    242484    419435    312635    279588    231871    227084    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    238769    231782    246846    402990    462202    276967    420785    241940    232265 
dram[4]:    222899    235584    229145    235380    235783    237975    234336    224708    420524    287865    228394    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    226060    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    230828    420401    420899    272640    451500    232557    225278    230088    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    229491    256140    238705    245519    246683    233866    229129    227249    227735    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    225337    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    223618    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    224504    232674    227522    233797    422869    230422    276729    426774    225104    427017 
average row accesses per activate:
dram[0]:  2.364817  2.439601  2.430108  2.534286  2.198870  2.137061  2.062295  2.096990  2.121413  2.125272  2.264218  2.242178  2.242032  2.258325  2.162860  2.189343 
dram[1]:  2.362088  2.360789  2.395860  2.480769  2.217857  2.152249  2.120729  2.056806  2.239766  2.222485  2.255543  2.226966  2.289417  2.256646  2.229459  2.200385 
dram[2]:  2.353147  2.378282  2.500711  2.463847  2.171910  2.156250  2.097238  2.080797  2.198157  2.230130  2.172067  2.262615  2.298413  2.290616  2.202677  2.239645 
dram[3]:  2.359524  2.393300  2.567268  2.433121  2.111479  2.100327  2.051339  2.038585  2.185061  2.207186  2.251678  2.232426  2.269809  2.255429  2.217131  2.196624 
dram[4]:  2.320231  2.367397  2.491204  2.439181  2.104189  2.237589  2.076670  2.072043  2.202247  2.189437  2.218506  2.226136  2.279835  2.251033  2.175610  2.240833 
dram[5]:  2.354118  2.348754  2.491713  2.522284  2.134078  2.105148  2.069444  2.120482  2.227679  2.130337  2.297674  2.170330  2.239044  2.256000  2.162639  2.220742 
dram[6]:  2.328889  2.417964  2.417624  2.454183  2.141705  2.100000  2.041837  2.085685  2.232999  2.233721  2.275824  2.156884  2.233569  2.307692  2.216475  2.206256 
dram[7]:  2.293911  2.401205  2.375157  2.416774  2.152794  2.169126  2.149721  2.170311  2.195233  2.178051  2.197778  2.282340  2.285414  2.346239  2.200765  2.170293 
dram[8]:  2.349057  2.400248  2.317104  2.514865  2.171038  2.202638  2.129899  2.140177  2.187995  2.211913  2.245176  2.171875  2.633502  2.230614  2.282653  2.251741 
dram[9]:  2.450932  2.382927  2.479508  2.473011  2.065539  2.132304  2.152981  2.186775  2.194700  2.219706  2.251409  2.284524  2.259875  2.326132  2.208984  2.204409 
dram[10]:  2.319347  2.295633  2.484973  2.529745  2.047461  2.092551  2.066381  2.094065  2.228999  2.213210  2.312573  2.253194  2.302083  2.229931  2.199805  2.185547 
average row locality = 352913/157300 = 2.243567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1478      1455      1375      1376      1441      1471      1428      1429      1380      1403      1398      1408      1628      1616      1562      1625 
dram[1]:      1519      1503      1398      1371      1422      1413      1408      1431      1395      1368      1407      1436      1541      1584      1588      1625 
dram[2]:      1498      1474      1361      1384      1454      1451      1436      1473      1376      1382      1414      1439      1580      1630      1621      1612 
dram[3]:      1491      1447      1412      1415      1434      1435      1404      1411      1413      1362      1454      1418      1622      1570      1597      1593 
dram[4]:      1506      1450      1387      1435      1445      1435      1426      1419      1405      1388      1440      1419      1603      1578      1596      1607 
dram[5]:      1480      1458      1372      1371      1444      1441      1443      1444      1431      1361      1427      1421      1600      1623      1628      1652 
dram[6]:      1532      1512      1436      1401      1399      1403      1485      1522      1430      1404      1482      1464      1584      1616      1614      1614 
dram[7]:      1448      1479      1414      1413      1435      1443      1420      1440      1406      1412      1432      1450      1588      1550      1631      1616 
dram[8]:      1477      1458      1400      1410      1435      1398      1423      1441      1412      1392      1431      1405      1610      1595      1595      1613 
dram[9]:      1478      1454      1375      1333      1448      1450      1445      1422      1377      1406      1438      1405      1581      1625      1623      1572 
dram[10]:      1473      1502      1390      1380      1414      1409      1452      1413      1397      1397      1433      1392      1583      1602      1594      1597 
total reads: 258910
bank skew: 1652/1333 = 1.24
chip skew: 23898/23409 = 1.02
number of total write accesses:
dram[0]:       525       504       433       398       505       478       459       452       542       548       513       527       623       622       616       676 
dram[1]:       562       532       454       435       441       453       454       488       520       510       526       546       579       623       637       659 
dram[2]:       521       519       397       422       479       481       462       510       532       498       530       534       592       640       683       659 
dram[3]:       491       482       439       495       479       491       434       491       547       481       559       551       641       611       629       619 
dram[4]:       501       496       454       470       514       458       470       508       555       519       550       540       613       601       634       654 
dram[5]:       521       522       432       440       466       481       494       492       565       535       549       554       648       633       699       682 
dram[6]:       564       507       457       447       460       466       516       547       573       517       589       557       625       634       700       643 
dram[7]:       511       514       479       460       453       468       504       446       528       533       546       579       590       571       671       678 
dram[8]:       515       479       456       451       469       439       479       498       520       539       547       541       984       620       642       650 
dram[9]:       495       500       440       408       506       484       469       463       528       554       559       514       593       636       639       628 
dram[10]:       517       548       429       406       441       445       478       457       540       513       535       548       627       648       663       641 
total reads: 94003
bank skew: 984/397 = 2.48
chip skew: 8829/8416 = 1.05
average mf latency per bank:
dram[0]:      25057     25489     28209     28601     26625     28576     28478     28528     24495     23819     23437     22217     20450     21406     21627     21171
dram[1]:      24485     24980     27832     28633     28200     28386     27366     27206     25859     25528     22170     21951     21566     20956     21363     21441
dram[2]:      24987     26039     27722     28207     28176     27082     27903     26323     24738     24894     22687     22504     20707     21279     21104     21750
dram[3]:      26273     25855     28637     26521     27399     28002     27262     28169     23708     25403     22220     21753     20319     21516     21824     21630
dram[4]:      24873     26586     27245     27495     27967     28670     26672     26583     25339     25176     22791     22225     20898     21252     22484     21701
dram[5]:      26032     25317     28122     27323     27664     27640     27522     26450     23910     23656     22324     22592     19679     21115     21423     21236
dram[6]:      24294     24915     28068     27560     28879     28001     26658     27047     24579     25162     21636     22103     20556     20147     20800     21094
dram[7]:      24996     25751     27148     27119     27255     27383     26372     27654     24818     24464     22316     21409     21487     21296     21195     20843
dram[8]:      25611     26384     27061     27703     28513     28815     27733     27978     25053     24963     22098     23084     21288     21592     21680     21574
dram[9]:      25970     26015     27296     28272     26967     26775     28233     28135     24571     24099     21601     22377     20502     21239     21499     21617
dram[10]:      24029     24584     27396     28768     28228     29613     27971     27312     24659     25545     22803     21732     21474     20194     21092     21417
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10016726 n_act=14288 n_pre=14272 n_req=31894 n_rd=93892 n_write=20721 bw_util=0.02256
n_activity=534647 dram_eff=0.4287
bk0: 5912a 10072380i bk1: 5820a 10071014i bk2: 5500a 10074416i bk3: 5504a 10076878i bk4: 5764a 10073216i bk5: 5884a 10062355i bk6: 5712a 10071469i bk7: 5716a 10072595i bk8: 5520a 10067014i bk9: 5612a 10066955i bk10: 5592a 10073662i bk11: 5632a 10066531i bk12: 6512a 10061988i bk13: 6464a 10064931i bk14: 6248a 10059456i bk15: 6500a 10056643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359234
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10017154 n_act=14149 n_pre=14133 n_req=31828 n_rd=93636 n_write=20827 bw_util=0.02253
n_activity=533901 dram_eff=0.4288
bk0: 6076a 10066924i bk1: 6012a 10067594i bk2: 5592a 10078657i bk3: 5484a 10074874i bk4: 5688a 10075881i bk5: 5652a 10073485i bk6: 5632a 10072189i bk7: 5724a 10070214i bk8: 5580a 10074522i bk9: 5472a 10069638i bk10: 5628a 10069508i bk11: 5744a 10067240i bk12: 6164a 10067934i bk13: 6336a 10064925i bk14: 6352a 10062611i bk15: 6500a 10057168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10016220 n_act=14250 n_pre=14234 n_req=32044 n_rd=94340 n_write=20855 bw_util=0.02268
n_activity=536824 dram_eff=0.4292
bk0: 5992a 10069187i bk1: 5896a 10069779i bk2: 5444a 10079412i bk3: 5536a 10077793i bk4: 5816a 10070199i bk5: 5804a 10071228i bk6: 5744a 10073170i bk7: 5892a 10068600i bk8: 5504a 10071761i bk9: 5528a 10073093i bk10: 5656a 10071279i bk11: 5756a 10066249i bk12: 6320a 10064168i bk13: 6520a 10058368i bk14: 6484a 10058574i bk15: 6448a 10058440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10016599 n_act=14287 n_pre=14271 n_req=31918 n_rd=93912 n_write=20830 bw_util=0.02259
n_activity=533509 dram_eff=0.4301
bk0: 5964a 10071593i bk1: 5788a 10072564i bk2: 5648a 10076443i bk3: 5660a 10073289i bk4: 5736a 10074985i bk5: 5740a 10068360i bk6: 5616a 10071944i bk7: 5644a 10070429i bk8: 5652a 10069147i bk9: 5448a 10073416i bk10: 5816a 10069719i bk11: 5672a 10071088i bk12: 6488a 10064684i bk13: 6280a 10062758i bk14: 6388a 10065547i bk15: 6372a 10060591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10016019 n_act=14339 n_pre=14323 n_req=32076 n_rd=94156 n_write=21062 bw_util=0.02268
n_activity=538444 dram_eff=0.428
bk0: 6024a 10071035i bk1: 5800a 10069293i bk2: 5548a 10076607i bk3: 5740a 10069229i bk4: 5780a 10069723i bk5: 5740a 10068611i bk6: 5704a 10071948i bk7: 5676a 10067769i bk8: 5620a 10065314i bk9: 5552a 10067651i bk10: 5760a 10069420i bk11: 5676a 10068080i bk12: 6412a 10064491i bk13: 6312a 10063419i bk14: 6384a 10059053i bk15: 6428a 10058306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10015170 n_act=14479 n_pre=14463 n_req=32309 n_rd=94384 n_write=21403 bw_util=0.02279
n_activity=540048 dram_eff=0.4288
bk0: 5920a 10071564i bk1: 5832a 10069520i bk2: 5488a 10077116i bk3: 5484a 10077375i bk4: 5776a 10071517i bk5: 5764a 10070677i bk6: 5772a 10070956i bk7: 5776a 10069952i bk8: 5724a 10067331i bk9: 5444a 10066260i bk10: 5708a 10068775i bk11: 5684a 10067970i bk12: 6400a 10064317i bk13: 6492a 10061449i bk14: 6512a 10055482i bk15: 6608a 10054177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35499
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10013322 n_act=14636 n_pre=14620 n_req=32700 n_rd=95592 n_write=21729 bw_util=0.02309
n_activity=547277 dram_eff=0.4287
bk0: 6128a 10066410i bk1: 6048a 10068073i bk2: 5744a 10072668i bk3: 5604a 10071752i bk4: 5596a 10070606i bk5: 5612a 10069308i bk6: 5940a 10068618i bk7: 6088a 10062855i bk8: 5720a 10070093i bk9: 5616a 10069475i bk10: 5928a 10063291i bk11: 5856a 10066088i bk12: 6336a 10062312i bk13: 6464a 10060282i bk14: 6456a 10059576i bk15: 6456a 10056687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10015955 n_act=14301 n_pre=14285 n_req=32108 n_rd=94308 n_write=21050 bw_util=0.02271
n_activity=539067 dram_eff=0.428
bk0: 5792a 10070367i bk1: 5916a 10067920i bk2: 5656a 10075813i bk3: 5652a 10075021i bk4: 5740a 10072933i bk5: 5772a 10068224i bk6: 5680a 10072104i bk7: 5760a 10074736i bk8: 5624a 10068227i bk9: 5648a 10068517i bk10: 5728a 10066686i bk11: 5800a 10066657i bk12: 6352a 10068187i bk13: 6200a 10065087i bk14: 6524a 10058090i bk15: 6464a 10057402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353388
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10016306 n_act=14202 n_pre=14186 n_req=32324 n_rd=93980 n_write=21225 bw_util=0.02268
n_activity=537168 dram_eff=0.4289
bk0: 5908a 10071014i bk1: 5832a 10072751i bk2: 5600a 10072659i bk3: 5640a 10075224i bk4: 5740a 10072336i bk5: 5592a 10072999i bk6: 5692a 10073922i bk7: 5764a 10068028i bk8: 5648a 10066503i bk9: 5568a 10068371i bk10: 5724a 10069084i bk11: 5620a 10068707i bk12: 6440a 10062526i bk13: 6380a 10066078i bk14: 6380a 10061628i bk15: 6452a 10060440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10017252 n_act=14099 n_pre=14083 n_req=31848 n_rd=93728 n_write=20737 bw_util=0.02253
n_activity=530197 dram_eff=0.4318
bk0: 5912a 10073239i bk1: 5816a 10068624i bk2: 5500a 10072579i bk3: 5332a 10077749i bk4: 5792a 10070485i bk5: 5800a 10070473i bk6: 5780a 10074892i bk7: 5688a 10074607i bk8: 5508a 10070309i bk9: 5624a 10066729i bk10: 5752a 10067877i bk11: 5620a 10071091i bk12: 6324a 10067884i bk13: 6500a 10059632i bk14: 6492a 10058958i bk15: 6288a 10060130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360603
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10159899 n_nop=10016937 n_act=14271 n_pre=14255 n_req=31864 n_rd=93712 n_write=20724 bw_util=0.02253
n_activity=533071 dram_eff=0.4293
bk0: 5892a 10067737i bk1: 6008a 10070503i bk2: 5560a 10079890i bk3: 5520a 10077379i bk4: 5656a 10071620i bk5: 5636a 10070206i bk6: 5808a 10073548i bk7: 5652a 10072974i bk8: 5588a 10069440i bk9: 5588a 10067929i bk10: 5732a 10069793i bk11: 5568a 10071021i bk12: 6332a 10065132i bk13: 6408a 10059612i bk14: 6376a 10056106i bk15: 6388a 10056671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350212

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11690, Miss_rate = 0.056, Pending_hits = 1603, Reservation_fails = 9
L2_cache_bank[1]: Access = 210694, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1572, Reservation_fails = 7
L2_cache_bank[2]: Access = 209838, Miss = 11678, Miss_rate = 0.056, Pending_hits = 1610, Reservation_fails = 9
L2_cache_bank[3]: Access = 210306, Miss = 11731, Miss_rate = 0.056, Pending_hits = 1566, Reservation_fails = 7
L2_cache_bank[4]: Access = 209912, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1597, Reservation_fails = 7
L2_cache_bank[5]: Access = 210764, Miss = 11845, Miss_rate = 0.056, Pending_hits = 1613, Reservation_fails = 7
L2_cache_bank[6]: Access = 211062, Miss = 11827, Miss_rate = 0.056, Pending_hits = 1609, Reservation_fails = 8
L2_cache_bank[7]: Access = 209674, Miss = 11651, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 15
L2_cache_bank[8]: Access = 210700, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1631, Reservation_fails = 12
L2_cache_bank[9]: Access = 210329, Miss = 11731, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[10]: Access = 210637, Miss = 11825, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 9
L2_cache_bank[11]: Access = 210428, Miss = 11771, Miss_rate = 0.056, Pending_hits = 1647, Reservation_fails = 11
L2_cache_bank[12]: Access = 210840, Miss = 11962, Miss_rate = 0.057, Pending_hits = 1664, Reservation_fails = 16
L2_cache_bank[13]: Access = 211242, Miss = 11936, Miss_rate = 0.057, Pending_hits = 1585, Reservation_fails = 8
L2_cache_bank[14]: Access = 210315, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1556, Reservation_fails = 10
L2_cache_bank[15]: Access = 210991, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1600, Reservation_fails = 12
L2_cache_bank[16]: Access = 245010, Miss = 11783, Miss_rate = 0.048, Pending_hits = 1865, Reservation_fails = 11
L2_cache_bank[17]: Access = 210104, Miss = 11712, Miss_rate = 0.056, Pending_hits = 1510, Reservation_fails = 7
L2_cache_bank[18]: Access = 208928, Miss = 11765, Miss_rate = 0.056, Pending_hits = 1557, Reservation_fails = 13
L2_cache_bank[19]: Access = 208640, Miss = 11667, Miss_rate = 0.056, Pending_hits = 1517, Reservation_fails = 13
L2_cache_bank[20]: Access = 208436, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1616, Reservation_fails = 9
L2_cache_bank[21]: Access = 209375, Miss = 11692, Miss_rate = 0.056, Pending_hits = 1546, Reservation_fails = 4
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 258910
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 35191
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3241194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92657
	minimum = 6
	maximum = 63
Network latency average = 8.62489
	minimum = 6
	maximum = 48
Slowest packet = 9304349
Flit latency average = 8.54743
	minimum = 6
	maximum = 47
Slowest flit = 16024577
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0500519
	minimum = 0.0439963 (at node 0)
	maximum = 0.0574397 (at node 38)
Accepted packet rate average = 0.0500519
	minimum = 0.0439963 (at node 0)
	maximum = 0.0574397 (at node 38)
Injected flit rate average = 0.0750779
	minimum = 0.0439963 (at node 0)
	maximum = 0.114268 (at node 38)
Accepted flit rate average= 0.0750779
	minimum = 0.0562175 (at node 45)
	maximum = 0.0941033 (at node 12)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4342 (20 samples)
	minimum = 6 (20 samples)
	maximum = 465.1 (20 samples)
Network latency average = 21.1037 (20 samples)
	minimum = 6 (20 samples)
	maximum = 365 (20 samples)
Flit latency average = 21.8767 (20 samples)
	minimum = 6 (20 samples)
	maximum = 364.25 (20 samples)
Fragmentation average = 0.00637127 (20 samples)
	minimum = 0 (20 samples)
	maximum = 111.8 (20 samples)
Injected packet rate average = 0.0318513 (20 samples)
	minimum = 0.0260797 (20 samples)
	maximum = 0.106119 (20 samples)
Accepted packet rate average = 0.0318513 (20 samples)
	minimum = 0.0260797 (20 samples)
	maximum = 0.106119 (20 samples)
Injected flit rate average = 0.0489781 (20 samples)
	minimum = 0.0332957 (20 samples)
	maximum = 0.131166 (20 samples)
Accepted flit rate average = 0.0489781 (20 samples)
	minimum = 0.03581 (20 samples)
	maximum = 0.19889 (20 samples)
Injected packet size average = 1.53771 (20 samples)
Accepted packet size average = 1.53771 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 57 min, 7 sec (7027 sec)
gpgpu_simulation_rate = 17909 (inst/sec)
gpgpu_simulation_rate = 1417 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 299944
gpu_sim_insn = 4970317
gpu_ipc =      16.5708
gpu_tot_sim_cycle = 10489933
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      12.4707
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3344677
gpu_stall_icnt2sh    = 11414383
partiton_reqs_in_parallel = 6598768
partiton_reqs_in_parallel_total    = 117030149
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7855
partiton_reqs_in_parallel_util = 6598768
partiton_reqs_in_parallel_util_total    = 117030149
gpu_sim_cycle_parition_util = 299944
gpu_tot_sim_cycle_parition_util    = 5462838
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4530
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       2.5950 GB/Sec
L2_BW_total  =      42.1583 GB/Sec
gpu_total_sim_rate=17994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7163, 6676, 7466, 7772, 7328, 6999, 7332, 7074, 5813, 6826, 6811, 7265, 7193, 7389, 7409, 7439, 6873, 7242, 7086, 7134, 7356, 6670, 7173, 7289, 6895, 6762, 6671, 6295, 5821, 6292, 6141, 6088, 5970, 6607, 6850, 5778, 5438, 5940, 5768, 6044, 6230, 6031, 6017, 5417, 6299, 5682, 6153, 5938, 6387, 5693, 6201, 5355, 5268, 5603, 5766, 5532, 5623, 4872, 5560, 5868, 5978, 5577, 5340, 5254, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 13098791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13023898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70007
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16571107	W0_Idle:136650607	W0_Scoreboard:159851608	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1867 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10479249 
mrq_lat_table:193438 	4879 	5971 	37492 	23604 	13865 	17448 	24967 	23894 	7264 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3430555 	1076993 	34859 	17045 	6617 	7748 	20121 	18630 	11420 	16900 	24563 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	1057833 	259236 	1371583 	842517 	449881 	491371 	78543 	5073 	4694 	6270 	7632 	19871 	18272 	11371 	16899 	24589 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	874309 	854837 	1502922 	230953 	31516 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1065801 	46571 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2524 	571 	243 	95 	37 	40 	46 	60 	40 	34 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        24        41        16        16        16        16        30        30        42        44        44        46        47        46 
dram[1]:        43        43        29        41        16        16        17        16        30        30        44        33        47        45        41        43 
dram[2]:        47        41        46        42        16        16        16        16        30        30        45        44        44        47        46        42 
dram[3]:        47        44        49        42        17        16        16        16        30        30        45        46        43        45        44        45 
dram[4]:        37        44        50        44        16        16        16        16        29        30        42        48        45        38        46        47 
dram[5]:        47        46        52        50        16        16        16        16        31        30        42        34        45        35        45        46 
dram[6]:        47        42        36        44        16        16        17        16        30        30        44        43        45        46        44        41 
dram[7]:        42        44        46        35        16        16        16        16        30        30        43        45        40        43        42        43 
dram[8]:        47        41        39        37        16        16        17        16        30        30        42        43        98        36        45        36 
dram[9]:        44        44        48        43        16        18        16        16        34        33        33        43        45        42        44        46 
dram[10]:        46        44        26        40        17        16        16        16        34        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    231919    242662    225581    235758    238361    238946    237273    239092    230731    232401    227861    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    242484    419435    312635    279588    231871    227084    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    238769    231782    246846    402990    462202    276967    420785    294394    232265 
dram[4]:    222899    235584    229145    235380    235783    237975    234336    224708    420524    287865    228394    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    226060    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    230828    420401    420899    272640    451500    232557    225278    230088    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    229491    256140    238705    245519    246683    233866    229129    227249    227735    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    225337    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    223618    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    224504    232674    227522    233797    422869    230422    276729    426774    225104    427017 
average row accesses per activate:
dram[0]:  2.364817  2.439601  2.430108  2.534286  2.198870  2.137061  2.062295  2.096990  2.123484  2.125136  2.268957  2.244213  2.240796  2.257056  2.162860  2.189343 
dram[1]:  2.362088  2.360789  2.395860  2.480769  2.217857  2.152249  2.120729  2.056806  2.242991  2.223404  2.262238  2.227834  2.289417  2.256646  2.229459  2.200385 
dram[2]:  2.353147  2.378282  2.500711  2.463847  2.171910  2.156250  2.096026  2.080797  2.198851  2.236062  2.172991  2.262314  2.297040  2.289315  2.202677  2.239645 
dram[3]:  2.359524  2.393300  2.567268  2.433121  2.111479  2.100327  2.051339  2.038585  2.189310  2.208383  2.253631  2.231030  2.269809  2.254132  2.215920  2.196624 
dram[4]:  2.320231  2.367397  2.491204  2.439181  2.104189  2.237589  2.076670  2.072043  2.203143  2.194030  2.221604  2.229285  2.279835  2.251033  2.175610  2.240833 
dram[5]:  2.354118  2.348754  2.491713  2.522284  2.134078  2.103939  2.069444  2.120482  2.229654  2.130337  2.300813  2.169045  2.237811  2.254745  2.162639  2.220742 
dram[6]:  2.328889  2.417964  2.417624  2.454183  2.141705  2.100000  2.041837  2.085685  2.237194  2.240698  2.279912  2.162220  2.234344  2.307692  2.216475  2.205078 
dram[7]:  2.293911  2.401205  2.375157  2.416774  2.152794  2.169126  2.149721  2.170311  2.197279  2.184770  2.196448  2.289089  2.285414  2.346239  2.200765  2.170293 
dram[8]:  2.349057  2.400248  2.317104  2.514865  2.171038  2.202638  2.129899  2.140177  2.192525  2.212815  2.243764  2.173913  2.633502  2.230614  2.282653  2.251741 
dram[9]:  2.450932  2.382927  2.479508  2.473011  2.065539  2.132304  2.152981  2.186775  2.196778  2.224236  2.254504  2.284185  2.259875  2.326132  2.208984  2.204409 
dram[10]:  2.317811  2.295633  2.484973  2.529745  2.047461  2.092551  2.066381  2.094065  2.232184  2.215029  2.314554  2.252900  2.301769  2.229931  2.199805  2.185547 
average row locality = 353101/157349 = 2.244063
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1478      1455      1375      1376      1441      1471      1428      1429      1384      1405      1402      1412      1629      1617      1562      1625 
dram[1]:      1519      1503      1398      1371      1422      1413      1408      1431      1400      1371      1415      1439      1541      1584      1588      1625 
dram[2]:      1498      1474      1361      1384      1454      1451      1437      1473      1381      1387      1417      1441      1581      1631      1621      1612 
dram[3]:      1491      1447      1412      1415      1434      1435      1404      1411      1419      1363      1458      1419      1622      1571      1598      1593 
dram[4]:      1506      1450      1387      1435      1445      1435      1426      1419      1408      1392      1445      1424      1603      1578      1596      1607 
dram[5]:      1480      1458      1372      1371      1444      1442      1443      1444      1435      1361      1432      1422      1601      1624      1628      1652 
dram[6]:      1532      1512      1436      1401      1399      1403      1485      1522      1436      1410      1488      1469      1587      1616      1614      1615 
dram[7]:      1448      1479      1414      1413      1435      1443      1420      1440      1410      1418      1433      1456      1588      1550      1631      1616 
dram[8]:      1477      1458      1400      1410      1435      1398      1423      1441      1416      1395      1432      1409      1610      1595      1595      1613 
dram[9]:      1478      1454      1375      1333      1448      1450      1445      1422      1381      1410      1443      1407      1581      1625      1623      1572 
dram[10]:      1474      1502      1390      1380      1414      1409      1452      1413      1402      1403      1437      1394      1585      1602      1594      1597 
total reads: 259098
bank skew: 1652/1333 = 1.24
chip skew: 23925/23428 = 1.02
number of total write accesses:
dram[0]:       525       504       433       398       505       478       459       452       542       548       513       527       623       622       616       676 
dram[1]:       562       532       454       435       441       453       454       488       520       510       526       546       579       623       637       659 
dram[2]:       521       519       397       422       479       481       462       510       532       498       530       534       592       640       683       659 
dram[3]:       491       482       439       495       479       491       434       491       547       481       559       551       641       611       629       619 
dram[4]:       501       496       454       470       514       458       470       508       555       519       550       540       613       601       634       654 
dram[5]:       521       522       432       440       466       481       494       492       565       535       549       554       648       633       699       682 
dram[6]:       564       507       457       447       460       466       516       547       573       517       589       557       625       634       700       643 
dram[7]:       511       514       479       460       453       468       504       446       528       533       546       579       590       571       671       678 
dram[8]:       515       479       456       451       469       439       479       498       520       539       547       541       984       620       642       650 
dram[9]:       495       500       440       408       506       484       469       463       528       554       559       514       593       636       639       628 
dram[10]:       517       548       429       406       441       445       478       457       540       513       535       548       627       648       663       641 
total reads: 94003
bank skew: 984/397 = 2.48
chip skew: 8829/8416 = 1.05
average mf latency per bank:
dram[0]:      25185     25619     28345     28739     26626     28577     28478     28528     24448     23798     23393     22176     20708     21691     21997     21522
dram[1]:      24624     25122     27964     28769     28201     28388     27366     27206     25795     25490     22084     21922     21794     21200     21726     21794
dram[2]:      25131     26183     27861     28342     28177     27083     27889     26323     24678     24831     22656     22486     20905     21534     21455     22105
dram[3]:      26419     26005     28769     26649     27400     28003     27262     28169     23639     25392     22181     21746     20562     21787     22179     21994
dram[4]:      25018     26734     27336     27583     27968     28671     26672     26583     25303     25126     22739     22173     21163     21560     22851     22063
dram[5]:      26177     25463     28215     27415     27665     27627     27522     26450     23865     23658     22273     22585     19966     21459     21775     21587
dram[6]:      24432     25058     28157     27650     28880     28002     26658     27047     24509     25087     21578     22053     20809     20449     21154     21454
dram[7]:      25167     25919     27237     27208     27256     27384     26372     27654     24771     24392     22309     21351     21766     21623     21492     21140
dram[8]:      25779     26556     27152     27793     28514     28815     27733     27978     25005     24928     22091     23042     21511     21911     21999     21888
dram[9]:      26140     26186     27388     28368     26967     26776     28233     28135     24523     24053     21552     22358     20787     21555     21814     21941
dram[10]:      24185     24747     27488     28862     28229     29613     27971     27312     24599     25469     22761     21714     21761     20509     21408     21735
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10573603 n_act=14293 n_pre=14277 n_req=31910 n_rd=93956 n_write=20721 bw_util=0.0214
n_activity=535001 dram_eff=0.4287
bk0: 5912a 10629330i bk1: 5820a 10627964i bk2: 5500a 10631366i bk3: 5504a 10633828i bk4: 5764a 10630168i bk5: 5884a 10619307i bk6: 5712a 10628422i bk7: 5716a 10629548i bk8: 5536a 10623912i bk9: 5620a 10623856i bk10: 5608a 10630583i bk11: 5648a 10623422i bk12: 6516a 10618906i bk13: 6468a 10621848i bk14: 6248a 10616405i bk15: 6500a 10613593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10574021 n_act=14153 n_pre=14137 n_req=31847 n_rd=93712 n_write=20827 bw_util=0.02138
n_activity=534268 dram_eff=0.4288
bk0: 6076a 10623875i bk1: 6012a 10624545i bk2: 5592a 10635608i bk3: 5484a 10631825i bk4: 5688a 10632833i bk5: 5652a 10630437i bk6: 5632a 10629142i bk7: 5724a 10627167i bk8: 5600a 10631412i bk9: 5484a 10626542i bk10: 5660a 10626376i bk11: 5756a 10624144i bk12: 6164a 10624882i bk13: 6336a 10621874i bk14: 6352a 10619561i bk15: 6500a 10614118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10573085 n_act=14257 n_pre=14241 n_req=32062 n_rd=94412 n_write=20855 bw_util=0.02151
n_activity=537233 dram_eff=0.4291
bk0: 5992a 10626137i bk1: 5896a 10626730i bk2: 5444a 10636363i bk3: 5536a 10634744i bk4: 5816a 10627152i bk5: 5804a 10628182i bk6: 5748a 10630092i bk7: 5892a 10625552i bk8: 5524a 10628627i bk9: 5548a 10629989i bk10: 5668a 10628183i bk11: 5764a 10623160i bk12: 6324a 10621085i bk13: 6524a 10615286i bk14: 6484a 10615521i bk15: 6448a 10615390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10573484 n_act=14292 n_pre=14276 n_req=31932 n_rd=93968 n_write=20830 bw_util=0.02142
n_activity=533881 dram_eff=0.4301
bk0: 5964a 10628544i bk1: 5788a 10629515i bk2: 5648a 10633394i bk3: 5660a 10630240i bk4: 5736a 10631936i bk5: 5740a 10625311i bk6: 5616a 10628896i bk7: 5644a 10627381i bk8: 5676a 10626030i bk9: 5452a 10630361i bk10: 5832a 10626618i bk11: 5676a 10628007i bk12: 6488a 10621633i bk13: 6284a 10619676i bk14: 6392a 10622464i bk15: 6372a 10617541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10572896 n_act=14342 n_pre=14326 n_req=32093 n_rd=94224 n_write=21062 bw_util=0.02151
n_activity=538784 dram_eff=0.4279
bk0: 6024a 10627986i bk1: 5800a 10626244i bk2: 5548a 10633559i bk3: 5740a 10626181i bk4: 5780a 10626675i bk5: 5740a 10625563i bk6: 5704a 10628900i bk7: 5676a 10624722i bk8: 5632a 10622221i bk9: 5568a 10624573i bk10: 5780a 10626311i bk11: 5696a 10624968i bk12: 6412a 10621439i bk13: 6312a 10620368i bk14: 6384a 10616002i bk15: 6428a 10615256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10572057 n_act=14485 n_pre=14469 n_req=32322 n_rd=94436 n_write=21403 bw_util=0.02162
n_activity=540468 dram_eff=0.4287
bk0: 5920a 10628515i bk1: 5832a 10626471i bk2: 5488a 10634067i bk3: 5484a 10634326i bk4: 5776a 10628469i bk5: 5768a 10627598i bk6: 5772a 10627907i bk7: 5776a 10626903i bk8: 5740a 10624229i bk9: 5444a 10623212i bk10: 5728a 10625667i bk11: 5688a 10624889i bk12: 6404a 10621234i bk13: 6496a 10618367i bk14: 6512a 10612430i bk15: 6608a 10611128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336542
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10570157 n_act=14640 n_pre=14624 n_req=32727 n_rd=95700 n_write=21729 bw_util=0.02191
n_activity=547776 dram_eff=0.4287
bk0: 6128a 10623359i bk1: 6048a 10625022i bk2: 5744a 10629618i bk3: 5604a 10628702i bk4: 5596a 10627558i bk5: 5612a 10626260i bk6: 5940a 10625571i bk7: 6088a 10619808i bk8: 5744a 10626976i bk9: 5640a 10626360i bk10: 5952a 10620176i bk11: 5876a 10622999i bk12: 6348a 10619217i bk13: 6464a 10617231i bk14: 6456a 10616525i bk15: 6460a 10613605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10572834 n_act=14303 n_pre=14287 n_req=32125 n_rd=94376 n_write=21050 bw_util=0.02154
n_activity=539372 dram_eff=0.428
bk0: 5792a 10627317i bk1: 5916a 10624872i bk2: 5656a 10632765i bk3: 5652a 10631973i bk4: 5740a 10629885i bk5: 5772a 10625176i bk6: 5680a 10629056i bk7: 5760a 10631688i bk8: 5640a 10625126i bk9: 5672a 10625423i bk10: 5732a 10623605i bk11: 5824a 10623564i bk12: 6352a 10625136i bk13: 6200a 10622036i bk14: 6524a 10615040i bk15: 6464a 10614352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10573203 n_act=14205 n_pre=14189 n_req=32336 n_rd=94028 n_write=21225 bw_util=0.02151
n_activity=537441 dram_eff=0.4289
bk0: 5908a 10627965i bk1: 5832a 10629702i bk2: 5600a 10629610i bk3: 5640a 10632175i bk4: 5740a 10629288i bk5: 5592a 10629951i bk6: 5692a 10630875i bk7: 5764a 10624981i bk8: 5664a 10623427i bk9: 5580a 10625277i bk10: 5728a 10626003i bk11: 5636a 10625604i bk12: 6440a 10619475i bk13: 6380a 10623027i bk14: 6380a 10618577i bk15: 6452a 10617389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10574137 n_act=14102 n_pre=14086 n_req=31863 n_rd=93788 n_write=20737 bw_util=0.02137
n_activity=530471 dram_eff=0.4318
bk0: 5912a 10630190i bk1: 5816a 10625575i bk2: 5500a 10629530i bk3: 5332a 10634700i bk4: 5792a 10627436i bk5: 5800a 10627424i bk6: 5780a 10631844i bk7: 5688a 10631561i bk8: 5524a 10627208i bk9: 5640a 10623633i bk10: 5772a 10624766i bk11: 5628a 10628002i bk12: 6324a 10624833i bk13: 6500a 10616581i bk14: 6492a 10615908i bk15: 6288a 10617081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341867
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10716850 n_nop=10573794 n_act=14278 n_pre=14262 n_req=31884 n_rd=93792 n_write=20724 bw_util=0.02137
n_activity=533551 dram_eff=0.4293
bk0: 5896a 10624655i bk1: 6008a 10627452i bk2: 5560a 10636839i bk3: 5520a 10634330i bk4: 5656a 10628571i bk5: 5636a 10627158i bk6: 5808a 10630500i bk7: 5652a 10629928i bk8: 5608a 10626332i bk9: 5612a 10624779i bk10: 5748a 10626690i bk11: 5576a 10627933i bk12: 6340a 10622044i bk13: 6408a 10616561i bk14: 6376a 10613055i bk15: 6388a 10613621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11699, Miss_rate = 0.056, Pending_hits = 1615, Reservation_fails = 9
L2_cache_bank[1]: Access = 211067, Miss = 11790, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[2]: Access = 210211, Miss = 11691, Miss_rate = 0.056, Pending_hits = 1627, Reservation_fails = 9
L2_cache_bank[3]: Access = 210680, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 7
L2_cache_bank[4]: Access = 210288, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1608, Reservation_fails = 7
L2_cache_bank[5]: Access = 211136, Miss = 11853, Miss_rate = 0.056, Pending_hits = 1625, Reservation_fails = 7
L2_cache_bank[6]: Access = 211440, Miss = 11838, Miss_rate = 0.056, Pending_hits = 1623, Reservation_fails = 8
L2_cache_bank[7]: Access = 210047, Miss = 11654, Miss_rate = 0.055, Pending_hits = 1555, Reservation_fails = 15
L2_cache_bank[8]: Access = 211072, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1641, Reservation_fails = 12
L2_cache_bank[9]: Access = 210701, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 7
L2_cache_bank[10]: Access = 211012, Miss = 11835, Miss_rate = 0.056, Pending_hits = 1605, Reservation_fails = 9
L2_cache_bank[11]: Access = 210803, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1649, Reservation_fails = 11
L2_cache_bank[12]: Access = 211213, Miss = 11977, Miss_rate = 0.057, Pending_hits = 1684, Reservation_fails = 16
L2_cache_bank[13]: Access = 211616, Miss = 11948, Miss_rate = 0.056, Pending_hits = 1601, Reservation_fails = 8
L2_cache_bank[14]: Access = 210687, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1565, Reservation_fails = 10
L2_cache_bank[15]: Access = 211362, Miss = 11815, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 12
L2_cache_bank[16]: Access = 245379, Miss = 11788, Miss_rate = 0.048, Pending_hits = 1872, Reservation_fails = 11
L2_cache_bank[17]: Access = 210474, Miss = 11719, Miss_rate = 0.056, Pending_hits = 1519, Reservation_fails = 7
L2_cache_bank[18]: Access = 209302, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1569, Reservation_fails = 13
L2_cache_bank[19]: Access = 209012, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1528, Reservation_fails = 13
L2_cache_bank[20]: Access = 208811, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1630, Reservation_fails = 9
L2_cache_bank[21]: Access = 209749, Miss = 11700, Miss_rate = 0.056, Pending_hits = 1557, Reservation_fails = 4
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 259098
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 35435
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6347
	minimum = 6
	maximum = 60
Network latency average = 9.94508
	minimum = 6
	maximum = 48
Slowest packet = 9322243
Flit latency average = 9.29774
	minimum = 6
	maximum = 48
Slowest flit = 16047223
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000547571
	minimum = 0.000480091 (at node 0)
	maximum = 0.00063012 (at node 34)
Accepted packet rate average = 0.000547571
	minimum = 0.000480091 (at node 0)
	maximum = 0.00063012 (at node 34)
Injected flit rate average = 0.000821356
	minimum = 0.000480091 (at node 0)
	maximum = 0.00125857 (at node 34)
Accepted flit rate average= 0.000821356
	minimum = 0.000615117 (at node 44)
	maximum = 0.00101353 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3009 (21 samples)
	minimum = 6 (21 samples)
	maximum = 445.81 (21 samples)
Network latency average = 20.5723 (21 samples)
	minimum = 6 (21 samples)
	maximum = 349.905 (21 samples)
Flit latency average = 21.2777 (21 samples)
	minimum = 6 (21 samples)
	maximum = 349.19 (21 samples)
Fragmentation average = 0.00606787 (21 samples)
	minimum = 0 (21 samples)
	maximum = 106.476 (21 samples)
Injected packet rate average = 0.0303606 (21 samples)
	minimum = 0.0248606 (21 samples)
	maximum = 0.101096 (21 samples)
Accepted packet rate average = 0.0303606 (21 samples)
	minimum = 0.0248606 (21 samples)
	maximum = 0.101096 (21 samples)
Injected flit rate average = 0.0466849 (21 samples)
	minimum = 0.031733 (21 samples)
	maximum = 0.12498 (21 samples)
Accepted flit rate average = 0.0466849 (21 samples)
	minimum = 0.034134 (21 samples)
	maximum = 0.189467 (21 samples)
Injected packet size average = 1.53768 (21 samples)
Accepted packet size average = 1.53768 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 10 sec (7270 sec)
gpgpu_simulation_rate = 17994 (inst/sec)
gpgpu_simulation_rate = 1442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3181
gpu_sim_insn = 4446804
gpu_ipc =    1397.9264
gpu_tot_sim_cycle = 10715264
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      12.6235
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3344677
gpu_stall_icnt2sh    = 11414423
partiton_reqs_in_parallel = 69982
partiton_reqs_in_parallel_total    = 123628917
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5442
partiton_reqs_in_parallel_util = 69982
partiton_reqs_in_parallel_util_total    = 123628917
gpu_sim_cycle_parition_util = 3181
gpu_tot_sim_cycle_parition_util    = 5762782
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4533
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.4706 GB/Sec
L2_BW_total  =      41.3441 GB/Sec
gpu_total_sim_rate=18569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7268, 6781, 7571, 7877, 7433, 7104, 7437, 7179, 5918, 6931, 6916, 7370, 7298, 7494, 7514, 7544, 6978, 7347, 7191, 7239, 7461, 6775, 7278, 7394, 7000, 6867, 6776, 6400, 5926, 6397, 6246, 6193, 6075, 6712, 6955, 5883, 5543, 6045, 5873, 6149, 6335, 6136, 6122, 5522, 6404, 5787, 6258, 6043, 6471, 5777, 6285, 5439, 5352, 5687, 5850, 5616, 5707, 4956, 5644, 5952, 6062, 5661, 5424, 5338, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 13098791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13023898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 70007
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16587314	W0_Idle:136653132	W0_Scoreboard:159881287	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1596 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1864 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10479249 
mrq_lat_table:193438 	4879 	5971 	37492 	23604 	13865 	17448 	24967 	23894 	7264 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3438726 	1076993 	34859 	17045 	6617 	7748 	20121 	18630 	11420 	16900 	24563 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	1065638 	259600 	1371585 	842517 	449881 	491371 	78543 	5073 	4694 	6270 	7632 	19871 	18272 	11371 	16899 	24589 	100 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	881224 	856034 	1502981 	230953 	31516 	552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	56534 	1065801 	46571 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2530 	571 	243 	95 	37 	40 	46 	60 	40 	34 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        24        41        16        16        16        16        30        30        42        44        44        46        47        46 
dram[1]:        43        43        29        41        16        16        17        16        30        30        44        33        47        45        41        43 
dram[2]:        47        41        46        42        16        16        16        16        30        30        45        44        44        47        46        42 
dram[3]:        47        44        49        42        17        16        16        16        30        30        45        46        43        45        44        45 
dram[4]:        37        44        50        44        16        16        16        16        29        30        42        48        45        38        46        47 
dram[5]:        47        46        52        50        16        16        16        16        31        30        42        34        45        35        45        46 
dram[6]:        47        42        36        44        16        16        17        16        30        30        44        43        45        46        44        41 
dram[7]:        42        44        46        35        16        16        16        16        30        30        43        45        40        43        42        43 
dram[8]:        47        41        39        37        16        16        17        16        30        30        42        43        98        36        45        36 
dram[9]:        44        44        48        43        16        18        16        16        34        33        33        43        45        42        44        46 
dram[10]:        46        44        26        40        17        16        16        16        34        33        44        45        47        44        44        44 
maximum service time to same row:
dram[0]:    231919    242662    225581    235758    238361    238946    237273    239092    230731    232401    227861    452657    336447    461632    368704    267826 
dram[1]:    223201    272018    240050    233822    426682    254494    231662    305023    369710    232369    601851    237670    463499    431748    459711    236015 
dram[2]:    453091    282607    454957    235001    274365    242484    419435    312635    279588    231871    227084    251124    427152    277034    481628    232299 
dram[3]:    234753    235257    230049    276391    243975    246665    247164    238769    231782    246846    402990    462202    276967    420785    294394    232265 
dram[4]:    222899    235584    229145    235380    235783    237975    234336    224708    420524    287865    228394    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    232529    245088    226060    305212    240001    457126    461766 
dram[6]:    236675    434476    254292    290794    230828    420401    420899    272640    451500    232557    225278    230088    234425    307213    337458    425354 
dram[7]:    263588    230894    231593    229491    256140    238705    245519    246683    233866    229129    227249    227735    461168    490637    230945    239045 
dram[8]:    464685    261577    260024    237716    237156    342344    239536    236269    457438    261834    225337    262217    383668    237551    429484    233862 
dram[9]:    231625    268644    252558    282051    223618    431004    232568    232477    454639    270640    454163    236753    259015    234277    239181    425089 
dram[10]:    241653    231847    288259    452846    239012    231333    224504    232674    227522    233797    422869    230422    276729    426774    225104    427017 
average row accesses per activate:
dram[0]:  2.364817  2.439601  2.430108  2.534286  2.198870  2.137061  2.062295  2.096990  2.123484  2.125136  2.268957  2.244213  2.240796  2.257056  2.162860  2.189343 
dram[1]:  2.362088  2.360789  2.395860  2.480769  2.217857  2.152249  2.120729  2.056806  2.242991  2.223404  2.262238  2.227834  2.289417  2.256646  2.229459  2.200385 
dram[2]:  2.353147  2.378282  2.500711  2.463847  2.171910  2.156250  2.096026  2.080797  2.198851  2.236062  2.172991  2.262314  2.297040  2.289315  2.202677  2.239645 
dram[3]:  2.359524  2.393300  2.567268  2.433121  2.111479  2.100327  2.051339  2.038585  2.189310  2.208383  2.253631  2.231030  2.269809  2.254132  2.215920  2.196624 
dram[4]:  2.320231  2.367397  2.491204  2.439181  2.104189  2.237589  2.076670  2.072043  2.203143  2.194030  2.221604  2.229285  2.279835  2.251033  2.175610  2.240833 
dram[5]:  2.354118  2.348754  2.491713  2.522284  2.134078  2.103939  2.069444  2.120482  2.229654  2.130337  2.300813  2.169045  2.237811  2.254745  2.162639  2.220742 
dram[6]:  2.328889  2.417964  2.417624  2.454183  2.141705  2.100000  2.041837  2.085685  2.237194  2.240698  2.279912  2.162220  2.234344  2.307692  2.216475  2.205078 
dram[7]:  2.293911  2.401205  2.375157  2.416774  2.152794  2.169126  2.149721  2.170311  2.197279  2.184770  2.196448  2.289089  2.285414  2.346239  2.200765  2.170293 
dram[8]:  2.349057  2.400248  2.317104  2.514865  2.171038  2.202638  2.129899  2.140177  2.192525  2.212815  2.243764  2.173913  2.633502  2.230614  2.282653  2.251741 
dram[9]:  2.450932  2.382927  2.479508  2.473011  2.065539  2.132304  2.152981  2.186775  2.196778  2.224236  2.254504  2.284185  2.259875  2.326132  2.208984  2.204409 
dram[10]:  2.317811  2.295633  2.484973  2.529745  2.047461  2.092551  2.066381  2.094065  2.232184  2.215029  2.314554  2.252900  2.301769  2.229931  2.199805  2.185547 
average row locality = 353101/157349 = 2.244063
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1478      1455      1375      1376      1441      1471      1428      1429      1384      1405      1402      1412      1629      1617      1562      1625 
dram[1]:      1519      1503      1398      1371      1422      1413      1408      1431      1400      1371      1415      1439      1541      1584      1588      1625 
dram[2]:      1498      1474      1361      1384      1454      1451      1437      1473      1381      1387      1417      1441      1581      1631      1621      1612 
dram[3]:      1491      1447      1412      1415      1434      1435      1404      1411      1419      1363      1458      1419      1622      1571      1598      1593 
dram[4]:      1506      1450      1387      1435      1445      1435      1426      1419      1408      1392      1445      1424      1603      1578      1596      1607 
dram[5]:      1480      1458      1372      1371      1444      1442      1443      1444      1435      1361      1432      1422      1601      1624      1628      1652 
dram[6]:      1532      1512      1436      1401      1399      1403      1485      1522      1436      1410      1488      1469      1587      1616      1614      1615 
dram[7]:      1448      1479      1414      1413      1435      1443      1420      1440      1410      1418      1433      1456      1588      1550      1631      1616 
dram[8]:      1477      1458      1400      1410      1435      1398      1423      1441      1416      1395      1432      1409      1610      1595      1595      1613 
dram[9]:      1478      1454      1375      1333      1448      1450      1445      1422      1381      1410      1443      1407      1581      1625      1623      1572 
dram[10]:      1474      1502      1390      1380      1414      1409      1452      1413      1402      1403      1437      1394      1585      1602      1594      1597 
total reads: 259098
bank skew: 1652/1333 = 1.24
chip skew: 23925/23428 = 1.02
number of total write accesses:
dram[0]:       525       504       433       398       505       478       459       452       542       548       513       527       623       622       616       676 
dram[1]:       562       532       454       435       441       453       454       488       520       510       526       546       579       623       637       659 
dram[2]:       521       519       397       422       479       481       462       510       532       498       530       534       592       640       683       659 
dram[3]:       491       482       439       495       479       491       434       491       547       481       559       551       641       611       629       619 
dram[4]:       501       496       454       470       514       458       470       508       555       519       550       540       613       601       634       654 
dram[5]:       521       522       432       440       466       481       494       492       565       535       549       554       648       633       699       682 
dram[6]:       564       507       457       447       460       466       516       547       573       517       589       557       625       634       700       643 
dram[7]:       511       514       479       460       453       468       504       446       528       533       546       579       590       571       671       678 
dram[8]:       515       479       456       451       469       439       479       498       520       539       547       541       984       620       642       650 
dram[9]:       495       500       440       408       506       484       469       463       528       554       559       514       593       636       639       628 
dram[10]:       517       548       429       406       441       445       478       457       540       513       535       548       627       648       663       641 
total reads: 94003
bank skew: 984/397 = 2.48
chip skew: 8829/8416 = 1.05
average mf latency per bank:
dram[0]:      25185     25619     28345     28739     26630     28581     28483     28532     24452     23802     23398     22180     20711     21695     22001     21525
dram[1]:      24624     25122     27964     28769     28205     28391     27370     27210     25799     25495     22089     21927     21798     21204     21730     21798
dram[2]:      25131     26183     27861     28342     28181     27086     27893     26327     24682     24836     22661     22490     20909     21538     21458     22109
dram[3]:      26419     26005     28769     26649     27404     28007     27267     28174     23643     25397     22185     21750     20566     21791     22182     21998
dram[4]:      25018     26734     27336     27583     27972     28675     26677     26588     25307     25131     22743     22178     21166     21564     22855     22066
dram[5]:      26177     25463     28215     27415     27668     27631     27527     26454     23870     23663     22277     22590     19970     21463     21778     21590
dram[6]:      24432     25058     28157     27650     28884     28006     26662     27051     24513     25091     21583     22057     20813     20453     21158     21457
dram[7]:      25167     25919     27237     27208     27260     27387     26377     27658     24775     24396     22313     21355     21770     21627     21496     21144
dram[8]:      25779     26556     27152     27793     28518     28819     27738     27982     25009     24932     22095     23046     21514     21914     22003     21892
dram[9]:      26140     26186     27388     28368     26971     26780     28238     28139     24528     24058     21556     22363     20791     21559     21818     21945
dram[10]:      24185     24747     27488     28862     28233     29617     27976     27317     24603     25473     22766     21718     21764     20513     21412     21738
maximum mf latency per bank:
dram[0]:     261555    261869    261608    261479    265261    265153    265096    280891    265203    262212    262176    262151    340765    261598    347174    261659
dram[1]:     272568    261844    261701    261701    265164    261700    261885    336944    265195    262423    262112    262119    261594    262065    261643    261583
dram[2]:     261849    261719    261556    261603    265185    265137    261749    265120    261862    261873    262025    262068    261722    262240    261592    261565
dram[3]:     261603    261586    261651    261782    265205    274022    265199    265144    261906    261528    262119    262120    261582    261725    261858    347177
dram[4]:     261807    421602    421606    261647    309010    265209    265180    262075    262132    262106    262096    261689    261622    262251    261651    261651
dram[5]:     355874    272599    421602    261706    274031    265246    265234    265192    262110    262131    262076    262110    261597    261665    261624    261620
dram[6]:     272580    261747    261486    261716    265179    265250    265181    276634    261677    261919    262182    261745    347171    262177    261928    261823
dram[7]:     261626    261782    261580    261589    308988    261789    265160    280891    265150    265171    262236    261572    262179    261643    261608    261673
dram[8]:     261754    266788    261533    261567    265296    265203    265206    265199    265147    262062    262067    262069    261589    261687    261650    261751
dram[9]:     272591    261854    261711    261416    265242    265162    265251    265255    261859    265168    262274    262343    261698    261670    261493    261558
dram[10]:     261396    261621    261475    261624    265173    265178    265154    265163    265144    265158    262187    262192    261550    261974    261729    261733
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10579508 n_act=14293 n_pre=14277 n_req=31910 n_rd=93956 n_write=20721 bw_util=0.02139
n_activity=535001 dram_eff=0.4287
bk0: 5912a 10635235i bk1: 5820a 10633869i bk2: 5500a 10637271i bk3: 5504a 10639733i bk4: 5764a 10636073i bk5: 5884a 10625212i bk6: 5712a 10634327i bk7: 5716a 10635453i bk8: 5536a 10629817i bk9: 5620a 10629761i bk10: 5608a 10636488i bk11: 5648a 10629327i bk12: 6516a 10624811i bk13: 6468a 10627753i bk14: 6248a 10622310i bk15: 6500a 10619498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10579926 n_act=14153 n_pre=14137 n_req=31847 n_rd=93712 n_write=20827 bw_util=0.02136
n_activity=534268 dram_eff=0.4288
bk0: 6076a 10629780i bk1: 6012a 10630450i bk2: 5592a 10641513i bk3: 5484a 10637730i bk4: 5688a 10638738i bk5: 5652a 10636342i bk6: 5632a 10635047i bk7: 5724a 10633072i bk8: 5600a 10637317i bk9: 5484a 10632447i bk10: 5660a 10632281i bk11: 5756a 10630049i bk12: 6164a 10630787i bk13: 6336a 10627779i bk14: 6352a 10625466i bk15: 6500a 10620023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10578990 n_act=14257 n_pre=14241 n_req=32062 n_rd=94412 n_write=20855 bw_util=0.0215
n_activity=537233 dram_eff=0.4291
bk0: 5992a 10632042i bk1: 5896a 10632635i bk2: 5444a 10642268i bk3: 5536a 10640649i bk4: 5816a 10633057i bk5: 5804a 10634087i bk6: 5748a 10635997i bk7: 5892a 10631457i bk8: 5524a 10634532i bk9: 5548a 10635894i bk10: 5668a 10634088i bk11: 5764a 10629065i bk12: 6324a 10626990i bk13: 6524a 10621191i bk14: 6484a 10621426i bk15: 6448a 10621295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333086
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10579389 n_act=14292 n_pre=14276 n_req=31932 n_rd=93968 n_write=20830 bw_util=0.02141
n_activity=533881 dram_eff=0.4301
bk0: 5964a 10634449i bk1: 5788a 10635420i bk2: 5648a 10639299i bk3: 5660a 10636145i bk4: 5736a 10637841i bk5: 5740a 10631216i bk6: 5616a 10634801i bk7: 5644a 10633286i bk8: 5676a 10631935i bk9: 5452a 10636266i bk10: 5832a 10632523i bk11: 5676a 10633912i bk12: 6488a 10627538i bk13: 6284a 10625581i bk14: 6392a 10628369i bk15: 6372a 10623446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10578801 n_act=14342 n_pre=14326 n_req=32093 n_rd=94224 n_write=21062 bw_util=0.0215
n_activity=538784 dram_eff=0.4279
bk0: 6024a 10633891i bk1: 5800a 10632149i bk2: 5548a 10639464i bk3: 5740a 10632086i bk4: 5780a 10632580i bk5: 5740a 10631468i bk6: 5704a 10634805i bk7: 5676a 10630627i bk8: 5632a 10628126i bk9: 5568a 10630478i bk10: 5780a 10632216i bk11: 5696a 10630873i bk12: 6412a 10627344i bk13: 6312a 10626273i bk14: 6384a 10621907i bk15: 6428a 10621161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10577962 n_act=14485 n_pre=14469 n_req=32322 n_rd=94436 n_write=21403 bw_util=0.02161
n_activity=540468 dram_eff=0.4287
bk0: 5920a 10634420i bk1: 5832a 10632376i bk2: 5488a 10639972i bk3: 5484a 10640231i bk4: 5776a 10634374i bk5: 5768a 10633503i bk6: 5772a 10633812i bk7: 5776a 10632808i bk8: 5740a 10630134i bk9: 5444a 10629117i bk10: 5728a 10631572i bk11: 5688a 10630794i bk12: 6404a 10627139i bk13: 6496a 10624272i bk14: 6512a 10618335i bk15: 6608a 10617033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10576062 n_act=14640 n_pre=14624 n_req=32727 n_rd=95700 n_write=21729 bw_util=0.0219
n_activity=547776 dram_eff=0.4287
bk0: 6128a 10629264i bk1: 6048a 10630927i bk2: 5744a 10635523i bk3: 5604a 10634607i bk4: 5596a 10633463i bk5: 5612a 10632165i bk6: 5940a 10631476i bk7: 6088a 10625713i bk8: 5744a 10632881i bk9: 5640a 10632265i bk10: 5952a 10626081i bk11: 5876a 10628904i bk12: 6348a 10625122i bk13: 6464a 10623136i bk14: 6456a 10622430i bk15: 6460a 10619510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344919
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10578739 n_act=14303 n_pre=14287 n_req=32125 n_rd=94376 n_write=21050 bw_util=0.02153
n_activity=539372 dram_eff=0.428
bk0: 5792a 10633222i bk1: 5916a 10630777i bk2: 5656a 10638670i bk3: 5652a 10637878i bk4: 5740a 10635790i bk5: 5772a 10631081i bk6: 5680a 10634961i bk7: 5760a 10637593i bk8: 5640a 10631031i bk9: 5672a 10631328i bk10: 5732a 10629510i bk11: 5824a 10629469i bk12: 6352a 10631041i bk13: 6200a 10627941i bk14: 6524a 10620945i bk15: 6464a 10620257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334843
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10579108 n_act=14205 n_pre=14189 n_req=32336 n_rd=94028 n_write=21225 bw_util=0.0215
n_activity=537441 dram_eff=0.4289
bk0: 5908a 10633870i bk1: 5832a 10635607i bk2: 5600a 10635515i bk3: 5640a 10638080i bk4: 5740a 10635193i bk5: 5592a 10635856i bk6: 5692a 10636780i bk7: 5764a 10630886i bk8: 5664a 10629332i bk9: 5580a 10631182i bk10: 5728a 10631908i bk11: 5636a 10631509i bk12: 6440a 10625380i bk13: 6380a 10628932i bk14: 6380a 10624482i bk15: 6452a 10623294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33706
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10580042 n_act=14102 n_pre=14086 n_req=31863 n_rd=93788 n_write=20737 bw_util=0.02136
n_activity=530471 dram_eff=0.4318
bk0: 5912a 10636095i bk1: 5816a 10631480i bk2: 5500a 10635435i bk3: 5332a 10640605i bk4: 5792a 10633341i bk5: 5800a 10633329i bk6: 5780a 10637749i bk7: 5688a 10637466i bk8: 5524a 10633113i bk9: 5640a 10629538i bk10: 5772a 10630671i bk11: 5628a 10633907i bk12: 6324a 10630738i bk13: 6500a 10622486i bk14: 6492a 10621813i bk15: 6288a 10622986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341678
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10722755 n_nop=10579699 n_act=14278 n_pre=14262 n_req=31884 n_rd=93792 n_write=20724 bw_util=0.02136
n_activity=533551 dram_eff=0.4293
bk0: 5896a 10630560i bk1: 6008a 10633357i bk2: 5560a 10642744i bk3: 5520a 10640235i bk4: 5656a 10634476i bk5: 5636a 10633063i bk6: 5808a 10636405i bk7: 5652a 10635833i bk8: 5608a 10632237i bk9: 5612a 10630684i bk10: 5748a 10632595i bk11: 5576a 10633838i bk12: 6340a 10627949i bk13: 6408a 10622466i bk14: 6376a 10618960i bk15: 6388a 10619526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11699, Miss_rate = 0.056, Pending_hits = 1615, Reservation_fails = 9
L2_cache_bank[1]: Access = 211439, Miss = 11790, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 7
L2_cache_bank[2]: Access = 210583, Miss = 11691, Miss_rate = 0.056, Pending_hits = 1627, Reservation_fails = 9
L2_cache_bank[3]: Access = 211052, Miss = 11737, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 7
L2_cache_bank[4]: Access = 210660, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1608, Reservation_fails = 7
L2_cache_bank[5]: Access = 211508, Miss = 11853, Miss_rate = 0.056, Pending_hits = 1625, Reservation_fails = 7
L2_cache_bank[6]: Access = 211812, Miss = 11838, Miss_rate = 0.056, Pending_hits = 1623, Reservation_fails = 8
L2_cache_bank[7]: Access = 210419, Miss = 11654, Miss_rate = 0.055, Pending_hits = 1555, Reservation_fails = 15
L2_cache_bank[8]: Access = 211444, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1641, Reservation_fails = 12
L2_cache_bank[9]: Access = 211073, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1592, Reservation_fails = 7
L2_cache_bank[10]: Access = 211384, Miss = 11835, Miss_rate = 0.056, Pending_hits = 1605, Reservation_fails = 9
L2_cache_bank[11]: Access = 211175, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1649, Reservation_fails = 11
L2_cache_bank[12]: Access = 211585, Miss = 11977, Miss_rate = 0.057, Pending_hits = 1684, Reservation_fails = 16
L2_cache_bank[13]: Access = 211988, Miss = 11948, Miss_rate = 0.056, Pending_hits = 1601, Reservation_fails = 8
L2_cache_bank[14]: Access = 211059, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1565, Reservation_fails = 10
L2_cache_bank[15]: Access = 211734, Miss = 11815, Miss_rate = 0.056, Pending_hits = 1614, Reservation_fails = 12
L2_cache_bank[16]: Access = 245750, Miss = 11788, Miss_rate = 0.048, Pending_hits = 1872, Reservation_fails = 11
L2_cache_bank[17]: Access = 210842, Miss = 11719, Miss_rate = 0.056, Pending_hits = 1519, Reservation_fails = 7
L2_cache_bank[18]: Access = 209670, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1569, Reservation_fails = 13
L2_cache_bank[19]: Access = 209380, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1528, Reservation_fails = 13
L2_cache_bank[20]: Access = 209183, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1630, Reservation_fails = 9
L2_cache_bank[21]: Access = 210121, Miss = 11700, Miss_rate = 0.056, Pending_hits = 1557, Reservation_fails = 4
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 259098
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 35435
L2_total_cache_reservation_fails = 211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3257140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.7597
	minimum = 6
	maximum = 43
Network latency average = 8.65353
	minimum = 6
	maximum = 37
Slowest packet = 9333212
Flit latency average = 8.44654
	minimum = 6
	maximum = 36
Slowest flit = 16085050
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513899
	minimum = 0.045283 (at node 1)
	maximum = 0.0584906 (at node 28)
Accepted packet rate average = 0.0513899
	minimum = 0.045283 (at node 1)
	maximum = 0.0584906 (at node 28)
Injected flit rate average = 0.0770849
	minimum = 0.045283 (at node 1)
	maximum = 0.116981 (at node 28)
Accepted flit rate average= 0.0770849
	minimum = 0.0578616 (at node 45)
	maximum = 0.0955975 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1854 (22 samples)
	minimum = 6 (22 samples)
	maximum = 427.5 (22 samples)
Network latency average = 20.0306 (22 samples)
	minimum = 6 (22 samples)
	maximum = 335.682 (22 samples)
Flit latency average = 20.6945 (22 samples)
	minimum = 6 (22 samples)
	maximum = 334.955 (22 samples)
Fragmentation average = 0.00579206 (22 samples)
	minimum = 0 (22 samples)
	maximum = 101.636 (22 samples)
Injected packet rate average = 0.0313165 (22 samples)
	minimum = 0.0257889 (22 samples)
	maximum = 0.0991593 (22 samples)
Accepted packet rate average = 0.0313165 (22 samples)
	minimum = 0.0257889 (22 samples)
	maximum = 0.0991593 (22 samples)
Injected flit rate average = 0.0480667 (22 samples)
	minimum = 0.0323489 (22 samples)
	maximum = 0.124616 (22 samples)
Accepted flit rate average = 0.0480667 (22 samples)
	minimum = 0.0352126 (22 samples)
	maximum = 0.1852 (22 samples)
Injected packet size average = 1.53487 (22 samples)
Accepted packet size average = 1.53487 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 24 sec (7284 sec)
gpgpu_simulation_rate = 18569 (inst/sec)
gpgpu_simulation_rate = 1471 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 168395 Tlb_hit: 161929 Tlb_miss: 6466 Tlb_hit_rate: 0.961602
Shader1: Tlb_access: 165773 Tlb_hit: 159543 Tlb_miss: 6230 Tlb_hit_rate: 0.962418
Shader2: Tlb_access: 157915 Tlb_hit: 151552 Tlb_miss: 6363 Tlb_hit_rate: 0.959706
Shader3: Tlb_access: 161468 Tlb_hit: 155288 Tlb_miss: 6180 Tlb_hit_rate: 0.961726
Shader4: Tlb_access: 163169 Tlb_hit: 156795 Tlb_miss: 6374 Tlb_hit_rate: 0.960936
Shader5: Tlb_access: 166844 Tlb_hit: 160369 Tlb_miss: 6475 Tlb_hit_rate: 0.961191
Shader6: Tlb_access: 164383 Tlb_hit: 157959 Tlb_miss: 6424 Tlb_hit_rate: 0.960921
Shader7: Tlb_access: 164070 Tlb_hit: 157596 Tlb_miss: 6474 Tlb_hit_rate: 0.960541
Shader8: Tlb_access: 169145 Tlb_hit: 162557 Tlb_miss: 6588 Tlb_hit_rate: 0.961051
Shader9: Tlb_access: 170301 Tlb_hit: 163676 Tlb_miss: 6625 Tlb_hit_rate: 0.961098
Shader10: Tlb_access: 167267 Tlb_hit: 160550 Tlb_miss: 6717 Tlb_hit_rate: 0.959843
Shader11: Tlb_access: 165199 Tlb_hit: 158676 Tlb_miss: 6523 Tlb_hit_rate: 0.960514
Shader12: Tlb_access: 173375 Tlb_hit: 166798 Tlb_miss: 6577 Tlb_hit_rate: 0.962065
Shader13: Tlb_access: 161763 Tlb_hit: 155363 Tlb_miss: 6400 Tlb_hit_rate: 0.960436
Shader14: Tlb_access: 162068 Tlb_hit: 155556 Tlb_miss: 6512 Tlb_hit_rate: 0.959819
Shader15: Tlb_access: 165218 Tlb_hit: 158834 Tlb_miss: 6384 Tlb_hit_rate: 0.961360
Shader16: Tlb_access: 163230 Tlb_hit: 156605 Tlb_miss: 6625 Tlb_hit_rate: 0.959413
Shader17: Tlb_access: 168018 Tlb_hit: 161384 Tlb_miss: 6634 Tlb_hit_rate: 0.960516
Shader18: Tlb_access: 166619 Tlb_hit: 159828 Tlb_miss: 6791 Tlb_hit_rate: 0.959242
Shader19: Tlb_access: 164444 Tlb_hit: 157844 Tlb_miss: 6600 Tlb_hit_rate: 0.959865
Shader20: Tlb_access: 167001 Tlb_hit: 160154 Tlb_miss: 6847 Tlb_hit_rate: 0.959000
Shader21: Tlb_access: 169173 Tlb_hit: 162447 Tlb_miss: 6726 Tlb_hit_rate: 0.960242
Shader22: Tlb_access: 164382 Tlb_hit: 157829 Tlb_miss: 6553 Tlb_hit_rate: 0.960136
Shader23: Tlb_access: 163729 Tlb_hit: 157017 Tlb_miss: 6712 Tlb_hit_rate: 0.959005
Shader24: Tlb_access: 165292 Tlb_hit: 158884 Tlb_miss: 6408 Tlb_hit_rate: 0.961232
Shader25: Tlb_access: 163234 Tlb_hit: 156628 Tlb_miss: 6606 Tlb_hit_rate: 0.959530
Shader26: Tlb_access: 167341 Tlb_hit: 160731 Tlb_miss: 6610 Tlb_hit_rate: 0.960500
Shader27: Tlb_access: 170355 Tlb_hit: 163575 Tlb_miss: 6780 Tlb_hit_rate: 0.960201
Tlb_tot_access: 4639171 Tlb_tot_hit: 4455967, Tlb_tot_miss: 183204, Tlb_tot_hit_rate: 0.960509
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 947 Tlb_invalidate: 730 Tlb_evict: 0 Tlb_page_evict: 730
Shader1: Tlb_validate: 922 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader2: Tlb_validate: 944 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader3: Tlb_validate: 933 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader4: Tlb_validate: 916 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader5: Tlb_validate: 938 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader6: Tlb_validate: 928 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader7: Tlb_validate: 915 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader8: Tlb_validate: 941 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader9: Tlb_validate: 953 Tlb_invalidate: 730 Tlb_evict: 0 Tlb_page_evict: 730
Shader10: Tlb_validate: 920 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader11: Tlb_validate: 922 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader12: Tlb_validate: 944 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader13: Tlb_validate: 931 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader14: Tlb_validate: 911 Tlb_invalidate: 698 Tlb_evict: 0 Tlb_page_evict: 698
Shader15: Tlb_validate: 931 Tlb_invalidate: 712 Tlb_evict: 0 Tlb_page_evict: 712
Shader16: Tlb_validate: 928 Tlb_invalidate: 707 Tlb_evict: 0 Tlb_page_evict: 707
Shader17: Tlb_validate: 928 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader18: Tlb_validate: 918 Tlb_invalidate: 699 Tlb_evict: 0 Tlb_page_evict: 699
Shader19: Tlb_validate: 940 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader20: Tlb_validate: 923 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader21: Tlb_validate: 934 Tlb_invalidate: 716 Tlb_evict: 0 Tlb_page_evict: 716
Shader22: Tlb_validate: 933 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader23: Tlb_validate: 934 Tlb_invalidate: 705 Tlb_evict: 0 Tlb_page_evict: 705
Shader24: Tlb_validate: 931 Tlb_invalidate: 718 Tlb_evict: 0 Tlb_page_evict: 718
Shader25: Tlb_validate: 934 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader26: Tlb_validate: 927 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader27: Tlb_validate: 949 Tlb_invalidate: 729 Tlb_evict: 0 Tlb_page_evict: 729
Tlb_tot_valiate: 26075 Tlb_invalidate: 19942, Tlb_tot_evict: 0, Tlb_tot_evict page: 19942
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788659 Trashed: 1 | Total 29
Shader1: Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788661 Trashed: 1 | Total 29
Shader2: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Total 35
Shader3: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788584 Trashed: 1 | Total 25
Shader4: Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788503 Trashed: 1 | Total 27
Shader5: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Total 27
Shader6: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788592 Trashed: 1 | Total 27
Shader7: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Total 24
Shader8: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Total 25
Shader9: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788600 Trashed: 1 | Total 32
Shader10: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788604 Trashed: 1 | Total 34
Shader11: Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 2 | Page: 788272 Trashed: 2 | Page: 788273 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Total 28
Shader12: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Total 25
Shader13: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788276 Trashed: 2 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 2 | Page: 788279 Trashed: 2 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788614 Trashed: 1 | Total 31
Shader14: Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 25
Shader15: Page: 786969 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788618 Trashed: 1 | Total 22
Shader16: Page: 786968 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Total 25
Shader17: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788626 Trashed: 1 | Total 27
Shader18: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 2 | Page: 788209 Trashed: 2 | Page: 788210 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788628 Trashed: 1 | Total 28
Shader19: Page: 786966 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788632 Trashed: 1 | Total 31
Shader20: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Total 27
Shader21: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Total 26
Shader22: Page: 786965 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Total 25
Shader23: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788642 Trashed: 1 | Total 21
Shader24: Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788647 Trashed: 1 | Total 23
Shader25: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Total 24
Shader26: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Total 22
Shader27: Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 2 | Page: 788235 Trashed: 1 | Page: 788297 Trashed: 2 | Page: 788318 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788655 Trashed: 1 | Total 29
Tlb_tot_thrash: 753
========================================Page fault statistics==============================
Shader0: Page_table_access:6466 Page_hit: 3967 Page_miss: 2499 Page_hit_rate: 0.613517
Shader1: Page_table_access:6230 Page_hit: 3786 Page_miss: 2444 Page_hit_rate: 0.607705
Shader2: Page_table_access:6363 Page_hit: 4016 Page_miss: 2347 Page_hit_rate: 0.631149
Shader3: Page_table_access:6180 Page_hit: 3804 Page_miss: 2376 Page_hit_rate: 0.615534
Shader4: Page_table_access:6374 Page_hit: 3931 Page_miss: 2443 Page_hit_rate: 0.616724
Shader5: Page_table_access:6475 Page_hit: 4122 Page_miss: 2353 Page_hit_rate: 0.636602
Shader6: Page_table_access:6424 Page_hit: 4135 Page_miss: 2289 Page_hit_rate: 0.643680
Shader7: Page_table_access:6474 Page_hit: 4278 Page_miss: 2196 Page_hit_rate: 0.660797
Shader8: Page_table_access:6588 Page_hit: 4296 Page_miss: 2292 Page_hit_rate: 0.652095
Shader9: Page_table_access:6625 Page_hit: 4205 Page_miss: 2420 Page_hit_rate: 0.634717
Shader10: Page_table_access:6717 Page_hit: 4325 Page_miss: 2392 Page_hit_rate: 0.643889
Shader11: Page_table_access:6523 Page_hit: 4115 Page_miss: 2408 Page_hit_rate: 0.630845
Shader12: Page_table_access:6577 Page_hit: 4158 Page_miss: 2419 Page_hit_rate: 0.632203
Shader13: Page_table_access:6400 Page_hit: 4059 Page_miss: 2341 Page_hit_rate: 0.634219
Shader14: Page_table_access:6512 Page_hit: 4178 Page_miss: 2334 Page_hit_rate: 0.641585
Shader15: Page_table_access:6384 Page_hit: 3965 Page_miss: 2419 Page_hit_rate: 0.621084
Shader16: Page_table_access:6625 Page_hit: 4232 Page_miss: 2393 Page_hit_rate: 0.638792
Shader17: Page_table_access:6634 Page_hit: 4203 Page_miss: 2431 Page_hit_rate: 0.633554
Shader18: Page_table_access:6791 Page_hit: 4411 Page_miss: 2380 Page_hit_rate: 0.649536
Shader19: Page_table_access:6600 Page_hit: 4107 Page_miss: 2493 Page_hit_rate: 0.622273
Shader20: Page_table_access:6847 Page_hit: 4495 Page_miss: 2352 Page_hit_rate: 0.656492
Shader21: Page_table_access:6726 Page_hit: 4235 Page_miss: 2491 Page_hit_rate: 0.629646
Shader22: Page_table_access:6553 Page_hit: 4164 Page_miss: 2389 Page_hit_rate: 0.635434
Shader23: Page_table_access:6712 Page_hit: 4367 Page_miss: 2345 Page_hit_rate: 0.650626
Shader24: Page_table_access:6408 Page_hit: 3981 Page_miss: 2427 Page_hit_rate: 0.621255
Shader25: Page_table_access:6606 Page_hit: 4269 Page_miss: 2337 Page_hit_rate: 0.646231
Shader26: Page_table_access:6610 Page_hit: 4221 Page_miss: 2389 Page_hit_rate: 0.638578
Shader27: Page_table_access:6780 Page_hit: 4312 Page_miss: 2468 Page_hit_rate: 0.635988
Page_table_tot_access: 183204 Page_tot_hit: 116337, Page_tot_miss 66867, Page_tot_hit_rate: 0.635013 Page_tot_fault: 131 Page_tot_pending: 66392
Total_memory_access_page_fault: 131, Average_latency: 7094338.500000
========================================Page thrashing statistics==============================
Page_validate: 7728 Page_evict_dirty: 64 Page_evict_not_dirty: 6144
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786951 Thrashed: 1
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786954 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786956 Thrashed: 1
Page: 786957 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 1
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786963 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786965 Thrashed: 1
Page: 786966 Thrashed: 1
Page: 786967 Thrashed: 1
Page: 786968 Thrashed: 1
Page: 786969 Thrashed: 1
Page: 786970 Thrashed: 1
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 1
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 1
Page: 786980 Thrashed: 1
Page: 786981 Thrashed: 1
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 1
Page: 786986 Thrashed: 1
Page: 786987 Thrashed: 1
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 1
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786994 Thrashed: 1
Page: 786995 Thrashed: 1
Page: 786996 Thrashed: 1
Page: 786997 Thrashed: 1
Page: 786998 Thrashed: 1
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 1
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787136 Thrashed: 5
Page: 787137 Thrashed: 5
Page: 787138 Thrashed: 5
Page: 787139 Thrashed: 5
Page: 787140 Thrashed: 5
Page: 787141 Thrashed: 5
Page: 787142 Thrashed: 5
Page: 787143 Thrashed: 5
Page: 787144 Thrashed: 5
Page: 787145 Thrashed: 5
Page: 787146 Thrashed: 5
Page: 787147 Thrashed: 5
Page: 787148 Thrashed: 5
Page: 787149 Thrashed: 5
Page: 787150 Thrashed: 5
Page: 787151 Thrashed: 5
Page: 787152 Thrashed: 5
Page: 787153 Thrashed: 5
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 5
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 5
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 5
Page: 787161 Thrashed: 5
Page: 787162 Thrashed: 5
Page: 787163 Thrashed: 5
Page: 787164 Thrashed: 5
Page: 787165 Thrashed: 5
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 5
Page: 787168 Thrashed: 5
Page: 787169 Thrashed: 5
Page: 787170 Thrashed: 5
Page: 787171 Thrashed: 5
Page: 787172 Thrashed: 5
Page: 787173 Thrashed: 5
Page: 787174 Thrashed: 5
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 5
Page: 787177 Thrashed: 5
Page: 787178 Thrashed: 5
Page: 787179 Thrashed: 5
Page: 787180 Thrashed: 5
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 5
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 5
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 5
Page: 787219 Thrashed: 5
Page: 787220 Thrashed: 5
Page: 787221 Thrashed: 5
Page: 787222 Thrashed: 5
Page: 787223 Thrashed: 5
Page: 787224 Thrashed: 5
Page: 787225 Thrashed: 5
Page: 787226 Thrashed: 5
Page: 787227 Thrashed: 5
Page: 787228 Thrashed: 5
Page: 787229 Thrashed: 5
Page: 787230 Thrashed: 5
Page: 787231 Thrashed: 5
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 5
Page: 787265 Thrashed: 5
Page: 787266 Thrashed: 5
Page: 787267 Thrashed: 5
Page: 787268 Thrashed: 5
Page: 787269 Thrashed: 5
Page: 787270 Thrashed: 5
Page: 787271 Thrashed: 5
Page: 787272 Thrashed: 5
Page: 787273 Thrashed: 5
Page: 787274 Thrashed: 5
Page: 787275 Thrashed: 5
Page: 787276 Thrashed: 5
Page: 787277 Thrashed: 5
Page: 787278 Thrashed: 5
Page: 787279 Thrashed: 5
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 5
Page: 787313 Thrashed: 5
Page: 787314 Thrashed: 5
Page: 787315 Thrashed: 5
Page: 787316 Thrashed: 5
Page: 787317 Thrashed: 5
Page: 787318 Thrashed: 5
Page: 787319 Thrashed: 5
Page: 787320 Thrashed: 5
Page: 787321 Thrashed: 5
Page: 787322 Thrashed: 5
Page: 787323 Thrashed: 5
Page: 787324 Thrashed: 5
Page: 787325 Thrashed: 5
Page: 787326 Thrashed: 5
Page: 787327 Thrashed: 5
Page: 787328 Thrashed: 6
Page: 787329 Thrashed: 6
Page: 787330 Thrashed: 6
Page: 787331 Thrashed: 6
Page: 787332 Thrashed: 6
Page: 787333 Thrashed: 6
Page: 787334 Thrashed: 6
Page: 787335 Thrashed: 6
Page: 787336 Thrashed: 6
Page: 787337 Thrashed: 6
Page: 787338 Thrashed: 6
Page: 787339 Thrashed: 6
Page: 787340 Thrashed: 6
Page: 787341 Thrashed: 6
Page: 787342 Thrashed: 6
Page: 787343 Thrashed: 6
Page: 787344 Thrashed: 5
Page: 787345 Thrashed: 5
Page: 787346 Thrashed: 5
Page: 787347 Thrashed: 5
Page: 787348 Thrashed: 5
Page: 787349 Thrashed: 5
Page: 787350 Thrashed: 5
Page: 787351 Thrashed: 5
Page: 787352 Thrashed: 5
Page: 787353 Thrashed: 5
Page: 787354 Thrashed: 5
Page: 787355 Thrashed: 5
Page: 787356 Thrashed: 5
Page: 787357 Thrashed: 5
Page: 787358 Thrashed: 5
Page: 787359 Thrashed: 5
Page: 787360 Thrashed: 5
Page: 787361 Thrashed: 5
Page: 787362 Thrashed: 5
Page: 787363 Thrashed: 5
Page: 787364 Thrashed: 5
Page: 787365 Thrashed: 5
Page: 787366 Thrashed: 5
Page: 787367 Thrashed: 5
Page: 787368 Thrashed: 5
Page: 787369 Thrashed: 5
Page: 787370 Thrashed: 5
Page: 787371 Thrashed: 5
Page: 787372 Thrashed: 5
Page: 787373 Thrashed: 5
Page: 787374 Thrashed: 5
Page: 787375 Thrashed: 5
Page: 787376 Thrashed: 5
Page: 787377 Thrashed: 5
Page: 787378 Thrashed: 5
Page: 787379 Thrashed: 5
Page: 787380 Thrashed: 5
Page: 787381 Thrashed: 5
Page: 787382 Thrashed: 5
Page: 787383 Thrashed: 5
Page: 787384 Thrashed: 5
Page: 787385 Thrashed: 5
Page: 787386 Thrashed: 5
Page: 787387 Thrashed: 5
Page: 787388 Thrashed: 5
Page: 787389 Thrashed: 5
Page: 787390 Thrashed: 5
Page: 787391 Thrashed: 5
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 5
Page: 787409 Thrashed: 5
Page: 787410 Thrashed: 5
Page: 787411 Thrashed: 5
Page: 787412 Thrashed: 5
Page: 787413 Thrashed: 5
Page: 787414 Thrashed: 5
Page: 787415 Thrashed: 5
Page: 787416 Thrashed: 5
Page: 787417 Thrashed: 5
Page: 787418 Thrashed: 5
Page: 787419 Thrashed: 5
Page: 787420 Thrashed: 5
Page: 787421 Thrashed: 5
Page: 787422 Thrashed: 5
Page: 787423 Thrashed: 5
Page: 787424 Thrashed: 5
Page: 787425 Thrashed: 5
Page: 787426 Thrashed: 5
Page: 787427 Thrashed: 5
Page: 787428 Thrashed: 5
Page: 787429 Thrashed: 5
Page: 787430 Thrashed: 5
Page: 787431 Thrashed: 5
Page: 787432 Thrashed: 5
Page: 787433 Thrashed: 5
Page: 787434 Thrashed: 5
Page: 787435 Thrashed: 5
Page: 787436 Thrashed: 5
Page: 787437 Thrashed: 5
Page: 787438 Thrashed: 5
Page: 787439 Thrashed: 5
Page: 787440 Thrashed: 5
Page: 787441 Thrashed: 5
Page: 787442 Thrashed: 5
Page: 787443 Thrashed: 5
Page: 787444 Thrashed: 5
Page: 787445 Thrashed: 5
Page: 787446 Thrashed: 5
Page: 787447 Thrashed: 5
Page: 787448 Thrashed: 5
Page: 787449 Thrashed: 5
Page: 787450 Thrashed: 5
Page: 787451 Thrashed: 5
Page: 787452 Thrashed: 5
Page: 787453 Thrashed: 5
Page: 787454 Thrashed: 5
Page: 787455 Thrashed: 5
Page: 787456 Thrashed: 5
Page: 787457 Thrashed: 5
Page: 787458 Thrashed: 5
Page: 787459 Thrashed: 5
Page: 787460 Thrashed: 5
Page: 787461 Thrashed: 5
Page: 787462 Thrashed: 5
Page: 787463 Thrashed: 5
Page: 787464 Thrashed: 5
Page: 787465 Thrashed: 5
Page: 787466 Thrashed: 5
Page: 787467 Thrashed: 5
Page: 787468 Thrashed: 5
Page: 787469 Thrashed: 5
Page: 787470 Thrashed: 5
Page: 787471 Thrashed: 5
Page: 787472 Thrashed: 5
Page: 787473 Thrashed: 5
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 5
Page: 787476 Thrashed: 5
Page: 787477 Thrashed: 5
Page: 787478 Thrashed: 5
Page: 787479 Thrashed: 5
Page: 787480 Thrashed: 5
Page: 787481 Thrashed: 5
Page: 787482 Thrashed: 5
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 5
Page: 787485 Thrashed: 5
Page: 787486 Thrashed: 5
Page: 787487 Thrashed: 5
Page: 787488 Thrashed: 5
Page: 787489 Thrashed: 5
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 5
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 5
Page: 787496 Thrashed: 5
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 5
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 5
Page: 787505 Thrashed: 5
Page: 787506 Thrashed: 5
Page: 787507 Thrashed: 5
Page: 787508 Thrashed: 5
Page: 787509 Thrashed: 5
Page: 787510 Thrashed: 5
Page: 787511 Thrashed: 5
Page: 787512 Thrashed: 5
Page: 787513 Thrashed: 5
Page: 787514 Thrashed: 5
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 5
Page: 787517 Thrashed: 5
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 5
Page: 787520 Thrashed: 5
Page: 787521 Thrashed: 5
Page: 787522 Thrashed: 5
Page: 787523 Thrashed: 5
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 5
Page: 787526 Thrashed: 5
Page: 787527 Thrashed: 5
Page: 787528 Thrashed: 5
Page: 787529 Thrashed: 5
Page: 787530 Thrashed: 5
Page: 787531 Thrashed: 5
Page: 787532 Thrashed: 5
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 5
Page: 787535 Thrashed: 5
Page: 787536 Thrashed: 5
Page: 787537 Thrashed: 5
Page: 787538 Thrashed: 5
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 5
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 5
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 5
Page: 787545 Thrashed: 5
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 5
Page: 787548 Thrashed: 5
Page: 787549 Thrashed: 5
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 5
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 5
Page: 787569 Thrashed: 5
Page: 787570 Thrashed: 5
Page: 787571 Thrashed: 5
Page: 787572 Thrashed: 5
Page: 787573 Thrashed: 5
Page: 787574 Thrashed: 5
Page: 787575 Thrashed: 5
Page: 787576 Thrashed: 5
Page: 787577 Thrashed: 5
Page: 787578 Thrashed: 5
Page: 787579 Thrashed: 5
Page: 787580 Thrashed: 5
Page: 787581 Thrashed: 5
Page: 787582 Thrashed: 5
Page: 787583 Thrashed: 5
Page: 787584 Thrashed: 5
Page: 787585 Thrashed: 5
Page: 787586 Thrashed: 5
Page: 787587 Thrashed: 5
Page: 787588 Thrashed: 5
Page: 787589 Thrashed: 5
Page: 787590 Thrashed: 5
Page: 787591 Thrashed: 5
Page: 787592 Thrashed: 5
Page: 787593 Thrashed: 5
Page: 787594 Thrashed: 5
Page: 787595 Thrashed: 5
Page: 787596 Thrashed: 5
Page: 787597 Thrashed: 5
Page: 787598 Thrashed: 5
Page: 787599 Thrashed: 5
Page: 787600 Thrashed: 5
Page: 787601 Thrashed: 5
Page: 787602 Thrashed: 5
Page: 787603 Thrashed: 5
Page: 787604 Thrashed: 5
Page: 787605 Thrashed: 5
Page: 787606 Thrashed: 5
Page: 787607 Thrashed: 5
Page: 787608 Thrashed: 5
Page: 787609 Thrashed: 5
Page: 787610 Thrashed: 5
Page: 787611 Thrashed: 5
Page: 787612 Thrashed: 5
Page: 787613 Thrashed: 5
Page: 787614 Thrashed: 5
Page: 787615 Thrashed: 5
Page: 787616 Thrashed: 5
Page: 787617 Thrashed: 5
Page: 787618 Thrashed: 5
Page: 787619 Thrashed: 5
Page: 787620 Thrashed: 5
Page: 787621 Thrashed: 5
Page: 787622 Thrashed: 5
Page: 787623 Thrashed: 5
Page: 787624 Thrashed: 5
Page: 787625 Thrashed: 5
Page: 787626 Thrashed: 5
Page: 787627 Thrashed: 5
Page: 787628 Thrashed: 5
Page: 787629 Thrashed: 5
Page: 787630 Thrashed: 5
Page: 787631 Thrashed: 5
Page: 787632 Thrashed: 5
Page: 787633 Thrashed: 5
Page: 787634 Thrashed: 5
Page: 787635 Thrashed: 5
Page: 787636 Thrashed: 5
Page: 787637 Thrashed: 5
Page: 787638 Thrashed: 5
Page: 787639 Thrashed: 5
Page: 787640 Thrashed: 5
Page: 787641 Thrashed: 5
Page: 787642 Thrashed: 5
Page: 787643 Thrashed: 5
Page: 787644 Thrashed: 5
Page: 787645 Thrashed: 5
Page: 787646 Thrashed: 5
Page: 787647 Thrashed: 5
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 1
Page: 787650 Thrashed: 1
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 1
Page: 787653 Thrashed: 1
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 1
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 1
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 1
Page: 787661 Thrashed: 1
Page: 787662 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 1
Page: 787665 Thrashed: 1
Page: 787666 Thrashed: 1
Page: 787667 Thrashed: 1
Page: 787668 Thrashed: 1
Page: 787669 Thrashed: 1
Page: 787670 Thrashed: 1
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 1
Page: 787673 Thrashed: 1
Page: 787674 Thrashed: 1
Page: 787675 Thrashed: 1
Page: 787676 Thrashed: 1
Page: 787677 Thrashed: 1
Page: 787678 Thrashed: 1
Page: 787679 Thrashed: 1
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 1
Page: 787682 Thrashed: 1
Page: 787683 Thrashed: 1
Page: 787684 Thrashed: 1
Page: 787685 Thrashed: 1
Page: 787686 Thrashed: 1
Page: 787687 Thrashed: 1
Page: 787688 Thrashed: 1
Page: 787689 Thrashed: 1
Page: 787690 Thrashed: 1
Page: 787691 Thrashed: 1
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 1
Page: 787694 Thrashed: 1
Page: 787695 Thrashed: 1
Page: 787696 Thrashed: 1
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787699 Thrashed: 1
Page: 787700 Thrashed: 1
Page: 787701 Thrashed: 1
Page: 787702 Thrashed: 1
Page: 787703 Thrashed: 1
Page: 787704 Thrashed: 1
Page: 787705 Thrashed: 1
Page: 787706 Thrashed: 1
Page: 787707 Thrashed: 1
Page: 787708 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787710 Thrashed: 1
Page: 787711 Thrashed: 1
Page: 787712 Thrashed: 1
Page: 787713 Thrashed: 1
Page: 787714 Thrashed: 1
Page: 787715 Thrashed: 1
Page: 787716 Thrashed: 1
Page: 787717 Thrashed: 1
Page: 787718 Thrashed: 1
Page: 787719 Thrashed: 1
Page: 787720 Thrashed: 1
Page: 787721 Thrashed: 1
Page: 787722 Thrashed: 1
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 1
Page: 787726 Thrashed: 1
Page: 787727 Thrashed: 1
Page: 787728 Thrashed: 1
Page: 787729 Thrashed: 1
Page: 787730 Thrashed: 1
Page: 787731 Thrashed: 1
Page: 787732 Thrashed: 1
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 1
Page: 787735 Thrashed: 1
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 1
Page: 787739 Thrashed: 1
Page: 787740 Thrashed: 1
Page: 787741 Thrashed: 1
Page: 787742 Thrashed: 1
Page: 787743 Thrashed: 1
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 1
Page: 787746 Thrashed: 1
Page: 787747 Thrashed: 1
Page: 787748 Thrashed: 1
Page: 787749 Thrashed: 1
Page: 787750 Thrashed: 1
Page: 787751 Thrashed: 1
Page: 787752 Thrashed: 1
Page: 787753 Thrashed: 1
Page: 787754 Thrashed: 1
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 1
Page: 787759 Thrashed: 1
Page: 787760 Thrashed: 1
Page: 787761 Thrashed: 1
Page: 787762 Thrashed: 1
Page: 787763 Thrashed: 1
Page: 787764 Thrashed: 1
Page: 787765 Thrashed: 1
Page: 787766 Thrashed: 1
Page: 787767 Thrashed: 1
Page: 787768 Thrashed: 1
Page: 787769 Thrashed: 1
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787772 Thrashed: 1
Page: 787773 Thrashed: 1
Page: 787774 Thrashed: 1
Page: 787775 Thrashed: 1
Page: 787776 Thrashed: 1
Page: 787777 Thrashed: 1
Page: 787778 Thrashed: 1
Page: 787779 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787782 Thrashed: 1
Page: 787783 Thrashed: 1
Page: 787784 Thrashed: 1
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787787 Thrashed: 1
Page: 787788 Thrashed: 1
Page: 787789 Thrashed: 1
Page: 787790 Thrashed: 1
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 1
Page: 787794 Thrashed: 1
Page: 787795 Thrashed: 1
Page: 787796 Thrashed: 1
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 1
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 1
Page: 787801 Thrashed: 1
Page: 787802 Thrashed: 1
Page: 787803 Thrashed: 1
Page: 787804 Thrashed: 1
Page: 787805 Thrashed: 1
Page: 787806 Thrashed: 1
Page: 787807 Thrashed: 1
Page: 787808 Thrashed: 1
Page: 787809 Thrashed: 1
Page: 787810 Thrashed: 1
Page: 787811 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 1
Page: 787814 Thrashed: 1
Page: 787815 Thrashed: 1
Page: 787816 Thrashed: 1
Page: 787817 Thrashed: 1
Page: 787818 Thrashed: 1
Page: 787819 Thrashed: 1
Page: 787820 Thrashed: 1
Page: 787821 Thrashed: 1
Page: 787822 Thrashed: 1
Page: 787823 Thrashed: 1
Page: 787824 Thrashed: 1
Page: 787825 Thrashed: 1
Page: 787826 Thrashed: 1
Page: 787827 Thrashed: 1
Page: 787828 Thrashed: 1
Page: 787829 Thrashed: 1
Page: 787830 Thrashed: 1
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787833 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 1
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 1
Page: 787840 Thrashed: 1
Page: 787841 Thrashed: 1
Page: 787842 Thrashed: 1
Page: 787843 Thrashed: 1
Page: 787844 Thrashed: 1
Page: 787845 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 1
Page: 787848 Thrashed: 1
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 1
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 1
Page: 787853 Thrashed: 1
Page: 787854 Thrashed: 1
Page: 787855 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787857 Thrashed: 1
Page: 787858 Thrashed: 1
Page: 787859 Thrashed: 1
Page: 787860 Thrashed: 1
Page: 787861 Thrashed: 1
Page: 787862 Thrashed: 1
Page: 787863 Thrashed: 1
Page: 787864 Thrashed: 1
Page: 787865 Thrashed: 1
Page: 787866 Thrashed: 1
Page: 787867 Thrashed: 1
Page: 787868 Thrashed: 1
Page: 787869 Thrashed: 1
Page: 787870 Thrashed: 1
Page: 787871 Thrashed: 1
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 1
Page: 787874 Thrashed: 1
Page: 787875 Thrashed: 1
Page: 787876 Thrashed: 1
Page: 787877 Thrashed: 1
Page: 787878 Thrashed: 1
Page: 787879 Thrashed: 1
Page: 787880 Thrashed: 1
Page: 787881 Thrashed: 1
Page: 787882 Thrashed: 1
Page: 787883 Thrashed: 1
Page: 787884 Thrashed: 1
Page: 787885 Thrashed: 1
Page: 787886 Thrashed: 1
Page: 787887 Thrashed: 1
Page: 787888 Thrashed: 1
Page: 787889 Thrashed: 1
Page: 787890 Thrashed: 1
Page: 787891 Thrashed: 1
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 1
Page: 787894 Thrashed: 1
Page: 787895 Thrashed: 1
Page: 787896 Thrashed: 1
Page: 787897 Thrashed: 1
Page: 787898 Thrashed: 1
Page: 787899 Thrashed: 1
Page: 787900 Thrashed: 1
Page: 787901 Thrashed: 1
Page: 787902 Thrashed: 1
Page: 787903 Thrashed: 1
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 1
Page: 787906 Thrashed: 1
Page: 787907 Thrashed: 1
Page: 787908 Thrashed: 1
Page: 787909 Thrashed: 1
Page: 787910 Thrashed: 1
Page: 787911 Thrashed: 1
Page: 787912 Thrashed: 1
Page: 787913 Thrashed: 1
Page: 787914 Thrashed: 1
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787918 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787920 Thrashed: 1
Page: 787921 Thrashed: 1
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 1
Page: 787925 Thrashed: 1
Page: 787926 Thrashed: 1
Page: 787927 Thrashed: 1
Page: 787928 Thrashed: 1
Page: 787929 Thrashed: 1
Page: 787930 Thrashed: 1
Page: 787931 Thrashed: 1
Page: 787932 Thrashed: 1
Page: 787933 Thrashed: 1
Page: 787934 Thrashed: 1
Page: 787935 Thrashed: 1
Page: 787936 Thrashed: 1
Page: 787937 Thrashed: 1
Page: 787938 Thrashed: 1
Page: 787939 Thrashed: 1
Page: 787940 Thrashed: 1
Page: 787941 Thrashed: 1
Page: 787942 Thrashed: 1
Page: 787943 Thrashed: 1
Page: 787944 Thrashed: 1
Page: 787945 Thrashed: 1
Page: 787946 Thrashed: 1
Page: 787947 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787951 Thrashed: 1
Page: 787952 Thrashed: 1
Page: 787953 Thrashed: 1
Page: 787954 Thrashed: 1
Page: 787955 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 1
Page: 787958 Thrashed: 1
Page: 787959 Thrashed: 1
Page: 787960 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 1
Page: 787963 Thrashed: 1
Page: 787964 Thrashed: 1
Page: 787965 Thrashed: 1
Page: 787966 Thrashed: 1
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 1
Page: 787969 Thrashed: 1
Page: 787970 Thrashed: 1
Page: 787971 Thrashed: 1
Page: 787972 Thrashed: 1
Page: 787973 Thrashed: 1
Page: 787974 Thrashed: 1
Page: 787975 Thrashed: 1
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787979 Thrashed: 1
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 1
Page: 787982 Thrashed: 1
Page: 787983 Thrashed: 1
Page: 787984 Thrashed: 1
Page: 787985 Thrashed: 1
Page: 787986 Thrashed: 1
Page: 787987 Thrashed: 1
Page: 787988 Thrashed: 1
Page: 787989 Thrashed: 1
Page: 787990 Thrashed: 1
Page: 787991 Thrashed: 1
Page: 787992 Thrashed: 1
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 1
Page: 787995 Thrashed: 1
Page: 787996 Thrashed: 1
Page: 787997 Thrashed: 1
Page: 787998 Thrashed: 1
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788010 Thrashed: 1
Page: 788011 Thrashed: 1
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 1
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 1
Page: 788017 Thrashed: 1
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 1
Page: 788020 Thrashed: 1
Page: 788021 Thrashed: 1
Page: 788022 Thrashed: 1
Page: 788023 Thrashed: 1
Page: 788024 Thrashed: 1
Page: 788025 Thrashed: 1
Page: 788026 Thrashed: 1
Page: 788027 Thrashed: 1
Page: 788028 Thrashed: 1
Page: 788029 Thrashed: 1
Page: 788030 Thrashed: 1
Page: 788031 Thrashed: 1
Page: 788032 Thrashed: 1
Page: 788033 Thrashed: 1
Page: 788034 Thrashed: 1
Page: 788035 Thrashed: 1
Page: 788036 Thrashed: 1
Page: 788037 Thrashed: 1
Page: 788038 Thrashed: 1
Page: 788039 Thrashed: 1
Page: 788040 Thrashed: 1
Page: 788041 Thrashed: 1
Page: 788042 Thrashed: 1
Page: 788043 Thrashed: 1
Page: 788044 Thrashed: 1
Page: 788045 Thrashed: 1
Page: 788046 Thrashed: 1
Page: 788047 Thrashed: 1
Page: 788048 Thrashed: 1
Page: 788049 Thrashed: 1
Page: 788050 Thrashed: 1
Page: 788051 Thrashed: 1
Page: 788052 Thrashed: 1
Page: 788053 Thrashed: 1
Page: 788054 Thrashed: 1
Page: 788055 Thrashed: 1
Page: 788056 Thrashed: 1
Page: 788057 Thrashed: 1
Page: 788058 Thrashed: 1
Page: 788059 Thrashed: 1
Page: 788060 Thrashed: 1
Page: 788061 Thrashed: 1
Page: 788062 Thrashed: 1
Page: 788063 Thrashed: 1
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 1
Page: 788066 Thrashed: 1
Page: 788067 Thrashed: 1
Page: 788068 Thrashed: 1
Page: 788069 Thrashed: 1
Page: 788070 Thrashed: 1
Page: 788071 Thrashed: 1
Page: 788072 Thrashed: 1
Page: 788073 Thrashed: 1
Page: 788074 Thrashed: 1
Page: 788075 Thrashed: 1
Page: 788076 Thrashed: 1
Page: 788077 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788079 Thrashed: 1
Page: 788080 Thrashed: 1
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 1
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 1
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 1
Page: 788087 Thrashed: 1
Page: 788088 Thrashed: 1
Page: 788089 Thrashed: 1
Page: 788090 Thrashed: 1
Page: 788091 Thrashed: 1
Page: 788092 Thrashed: 1
Page: 788093 Thrashed: 1
Page: 788094 Thrashed: 1
Page: 788095 Thrashed: 1
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 1
Page: 788098 Thrashed: 1
Page: 788099 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788103 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 1
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 1
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 1
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 1
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 1
Page: 788123 Thrashed: 1
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 1
Page: 788127 Thrashed: 1
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 1
Page: 788130 Thrashed: 1
Page: 788131 Thrashed: 1
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 1
Page: 788134 Thrashed: 1
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 1
Page: 788137 Thrashed: 1
Page: 788138 Thrashed: 1
Page: 788139 Thrashed: 1
Page: 788140 Thrashed: 1
Page: 788141 Thrashed: 1
Page: 788142 Thrashed: 1
Page: 788143 Thrashed: 1
Page: 788144 Thrashed: 1
Page: 788145 Thrashed: 1
Page: 788146 Thrashed: 1
Page: 788147 Thrashed: 1
Page: 788148 Thrashed: 1
Page: 788149 Thrashed: 1
Page: 788150 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788152 Thrashed: 1
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 1
Page: 788155 Thrashed: 1
Page: 788156 Thrashed: 1
Page: 788157 Thrashed: 1
Page: 788158 Thrashed: 1
Page: 788159 Thrashed: 1
Page: 788160 Thrashed: 4
Page: 788161 Thrashed: 4
Page: 788162 Thrashed: 4
Page: 788163 Thrashed: 4
Page: 788164 Thrashed: 4
Page: 788165 Thrashed: 4
Page: 788166 Thrashed: 4
Page: 788167 Thrashed: 4
Page: 788168 Thrashed: 4
Page: 788169 Thrashed: 4
Page: 788170 Thrashed: 4
Page: 788171 Thrashed: 4
Page: 788172 Thrashed: 4
Page: 788173 Thrashed: 4
Page: 788174 Thrashed: 4
Page: 788175 Thrashed: 4
Page: 788176 Thrashed: 4
Page: 788177 Thrashed: 4
Page: 788178 Thrashed: 4
Page: 788179 Thrashed: 4
Page: 788180 Thrashed: 4
Page: 788181 Thrashed: 4
Page: 788182 Thrashed: 4
Page: 788183 Thrashed: 4
Page: 788184 Thrashed: 4
Page: 788185 Thrashed: 4
Page: 788186 Thrashed: 4
Page: 788187 Thrashed: 4
Page: 788188 Thrashed: 4
Page: 788189 Thrashed: 4
Page: 788190 Thrashed: 4
Page: 788191 Thrashed: 4
Page: 788192 Thrashed: 4
Page: 788193 Thrashed: 4
Page: 788194 Thrashed: 4
Page: 788195 Thrashed: 4
Page: 788196 Thrashed: 4
Page: 788197 Thrashed: 4
Page: 788198 Thrashed: 4
Page: 788199 Thrashed: 4
Page: 788200 Thrashed: 4
Page: 788201 Thrashed: 4
Page: 788202 Thrashed: 4
Page: 788203 Thrashed: 4
Page: 788204 Thrashed: 4
Page: 788205 Thrashed: 4
Page: 788206 Thrashed: 4
Page: 788207 Thrashed: 4
Page: 788208 Thrashed: 4
Page: 788209 Thrashed: 4
Page: 788210 Thrashed: 4
Page: 788211 Thrashed: 4
Page: 788212 Thrashed: 4
Page: 788213 Thrashed: 4
Page: 788214 Thrashed: 4
Page: 788215 Thrashed: 4
Page: 788216 Thrashed: 4
Page: 788217 Thrashed: 4
Page: 788218 Thrashed: 4
Page: 788219 Thrashed: 4
Page: 788220 Thrashed: 4
Page: 788221 Thrashed: 4
Page: 788222 Thrashed: 4
Page: 788223 Thrashed: 4
Page: 788224 Thrashed: 4
Page: 788225 Thrashed: 4
Page: 788226 Thrashed: 4
Page: 788227 Thrashed: 4
Page: 788228 Thrashed: 4
Page: 788229 Thrashed: 4
Page: 788230 Thrashed: 4
Page: 788231 Thrashed: 4
Page: 788232 Thrashed: 4
Page: 788233 Thrashed: 4
Page: 788234 Thrashed: 4
Page: 788235 Thrashed: 4
Page: 788236 Thrashed: 4
Page: 788237 Thrashed: 4
Page: 788238 Thrashed: 4
Page: 788239 Thrashed: 4
Page: 788240 Thrashed: 4
Page: 788241 Thrashed: 4
Page: 788242 Thrashed: 4
Page: 788243 Thrashed: 4
Page: 788244 Thrashed: 4
Page: 788245 Thrashed: 4
Page: 788246 Thrashed: 4
Page: 788247 Thrashed: 4
Page: 788248 Thrashed: 4
Page: 788249 Thrashed: 4
Page: 788250 Thrashed: 4
Page: 788251 Thrashed: 4
Page: 788252 Thrashed: 4
Page: 788253 Thrashed: 4
Page: 788254 Thrashed: 4
Page: 788255 Thrashed: 4
Page: 788256 Thrashed: 4
Page: 788257 Thrashed: 4
Page: 788258 Thrashed: 4
Page: 788259 Thrashed: 4
Page: 788260 Thrashed: 4
Page: 788261 Thrashed: 4
Page: 788262 Thrashed: 4
Page: 788263 Thrashed: 4
Page: 788264 Thrashed: 4
Page: 788265 Thrashed: 4
Page: 788266 Thrashed: 4
Page: 788267 Thrashed: 4
Page: 788268 Thrashed: 4
Page: 788269 Thrashed: 4
Page: 788270 Thrashed: 4
Page: 788271 Thrashed: 4
Page: 788272 Thrashed: 4
Page: 788273 Thrashed: 4
Page: 788274 Thrashed: 4
Page: 788275 Thrashed: 4
Page: 788276 Thrashed: 4
Page: 788277 Thrashed: 4
Page: 788278 Thrashed: 4
Page: 788279 Thrashed: 4
Page: 788280 Thrashed: 4
Page: 788281 Thrashed: 4
Page: 788282 Thrashed: 4
Page: 788283 Thrashed: 4
Page: 788284 Thrashed: 4
Page: 788285 Thrashed: 4
Page: 788286 Thrashed: 4
Page: 788287 Thrashed: 4
Page: 788288 Thrashed: 4
Page: 788289 Thrashed: 4
Page: 788290 Thrashed: 4
Page: 788291 Thrashed: 4
Page: 788292 Thrashed: 4
Page: 788293 Thrashed: 4
Page: 788294 Thrashed: 4
Page: 788295 Thrashed: 4
Page: 788296 Thrashed: 4
Page: 788297 Thrashed: 4
Page: 788298 Thrashed: 4
Page: 788299 Thrashed: 4
Page: 788300 Thrashed: 4
Page: 788301 Thrashed: 4
Page: 788302 Thrashed: 4
Page: 788303 Thrashed: 4
Page: 788304 Thrashed: 4
Page: 788305 Thrashed: 4
Page: 788306 Thrashed: 4
Page: 788307 Thrashed: 4
Page: 788308 Thrashed: 4
Page: 788309 Thrashed: 4
Page: 788310 Thrashed: 4
Page: 788311 Thrashed: 4
Page: 788312 Thrashed: 4
Page: 788313 Thrashed: 4
Page: 788314 Thrashed: 4
Page: 788315 Thrashed: 4
Page: 788316 Thrashed: 4
Page: 788317 Thrashed: 4
Page: 788318 Thrashed: 4
Page: 788319 Thrashed: 4
Page: 788320 Thrashed: 4
Page: 788321 Thrashed: 4
Page: 788322 Thrashed: 4
Page: 788323 Thrashed: 4
Page: 788324 Thrashed: 4
Page: 788325 Thrashed: 4
Page: 788326 Thrashed: 4
Page: 788327 Thrashed: 4
Page: 788328 Thrashed: 4
Page: 788329 Thrashed: 4
Page: 788330 Thrashed: 4
Page: 788331 Thrashed: 4
Page: 788332 Thrashed: 4
Page: 788333 Thrashed: 4
Page: 788334 Thrashed: 4
Page: 788335 Thrashed: 4
Page: 788336 Thrashed: 4
Page: 788337 Thrashed: 4
Page: 788338 Thrashed: 4
Page: 788339 Thrashed: 4
Page: 788340 Thrashed: 4
Page: 788341 Thrashed: 4
Page: 788342 Thrashed: 4
Page: 788343 Thrashed: 4
Page: 788344 Thrashed: 4
Page: 788345 Thrashed: 4
Page: 788346 Thrashed: 4
Page: 788347 Thrashed: 4
Page: 788348 Thrashed: 4
Page: 788349 Thrashed: 4
Page: 788350 Thrashed: 4
Page: 788351 Thrashed: 4
Page: 788352 Thrashed: 4
Page: 788353 Thrashed: 4
Page: 788354 Thrashed: 4
Page: 788355 Thrashed: 4
Page: 788356 Thrashed: 4
Page: 788357 Thrashed: 4
Page: 788358 Thrashed: 4
Page: 788359 Thrashed: 4
Page: 788360 Thrashed: 4
Page: 788361 Thrashed: 4
Page: 788362 Thrashed: 4
Page: 788363 Thrashed: 4
Page: 788364 Thrashed: 4
Page: 788365 Thrashed: 4
Page: 788366 Thrashed: 4
Page: 788367 Thrashed: 4
Page: 788368 Thrashed: 4
Page: 788369 Thrashed: 4
Page: 788370 Thrashed: 4
Page: 788371 Thrashed: 4
Page: 788372 Thrashed: 4
Page: 788373 Thrashed: 4
Page: 788374 Thrashed: 4
Page: 788375 Thrashed: 4
Page: 788376 Thrashed: 4
Page: 788377 Thrashed: 4
Page: 788378 Thrashed: 4
Page: 788379 Thrashed: 4
Page: 788380 Thrashed: 4
Page: 788381 Thrashed: 4
Page: 788382 Thrashed: 4
Page: 788383 Thrashed: 4
Page: 788384 Thrashed: 4
Page: 788385 Thrashed: 4
Page: 788386 Thrashed: 4
Page: 788387 Thrashed: 4
Page: 788388 Thrashed: 4
Page: 788389 Thrashed: 4
Page: 788390 Thrashed: 4
Page: 788391 Thrashed: 4
Page: 788392 Thrashed: 4
Page: 788393 Thrashed: 4
Page: 788394 Thrashed: 4
Page: 788395 Thrashed: 4
Page: 788396 Thrashed: 4
Page: 788397 Thrashed: 4
Page: 788398 Thrashed: 4
Page: 788399 Thrashed: 4
Page: 788400 Thrashed: 4
Page: 788401 Thrashed: 4
Page: 788402 Thrashed: 4
Page: 788403 Thrashed: 4
Page: 788404 Thrashed: 4
Page: 788405 Thrashed: 4
Page: 788406 Thrashed: 4
Page: 788407 Thrashed: 4
Page: 788408 Thrashed: 4
Page: 788409 Thrashed: 4
Page: 788410 Thrashed: 4
Page: 788411 Thrashed: 4
Page: 788412 Thrashed: 4
Page: 788413 Thrashed: 4
Page: 788414 Thrashed: 4
Page: 788415 Thrashed: 4
Page: 788416 Thrashed: 4
Page: 788417 Thrashed: 4
Page: 788418 Thrashed: 4
Page: 788419 Thrashed: 4
Page: 788420 Thrashed: 4
Page: 788421 Thrashed: 4
Page: 788422 Thrashed: 4
Page: 788423 Thrashed: 4
Page: 788424 Thrashed: 4
Page: 788425 Thrashed: 4
Page: 788426 Thrashed: 4
Page: 788427 Thrashed: 4
Page: 788428 Thrashed: 4
Page: 788429 Thrashed: 4
Page: 788430 Thrashed: 4
Page: 788431 Thrashed: 4
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 4
Page: 788435 Thrashed: 4
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 4
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 4
Page: 788440 Thrashed: 4
Page: 788441 Thrashed: 4
Page: 788442 Thrashed: 4
Page: 788443 Thrashed: 4
Page: 788444 Thrashed: 4
Page: 788445 Thrashed: 4
Page: 788446 Thrashed: 4
Page: 788447 Thrashed: 4
Page: 788448 Thrashed: 4
Page: 788449 Thrashed: 4
Page: 788450 Thrashed: 4
Page: 788451 Thrashed: 4
Page: 788452 Thrashed: 4
Page: 788453 Thrashed: 4
Page: 788454 Thrashed: 4
Page: 788455 Thrashed: 4
Page: 788456 Thrashed: 4
Page: 788457 Thrashed: 4
Page: 788458 Thrashed: 4
Page: 788459 Thrashed: 4
Page: 788460 Thrashed: 4
Page: 788461 Thrashed: 4
Page: 788462 Thrashed: 4
Page: 788463 Thrashed: 4
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 4
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 4
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 4
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 4
Page: 788479 Thrashed: 4
Page: 788480 Thrashed: 4
Page: 788481 Thrashed: 4
Page: 788482 Thrashed: 4
Page: 788483 Thrashed: 4
Page: 788484 Thrashed: 4
Page: 788485 Thrashed: 4
Page: 788486 Thrashed: 4
Page: 788487 Thrashed: 4
Page: 788488 Thrashed: 4
Page: 788489 Thrashed: 4
Page: 788490 Thrashed: 4
Page: 788491 Thrashed: 4
Page: 788492 Thrashed: 4
Page: 788493 Thrashed: 4
Page: 788494 Thrashed: 4
Page: 788495 Thrashed: 4
Page: 788496 Thrashed: 4
Page: 788497 Thrashed: 4
Page: 788498 Thrashed: 4
Page: 788499 Thrashed: 4
Page: 788500 Thrashed: 4
Page: 788501 Thrashed: 4
Page: 788502 Thrashed: 4
Page: 788503 Thrashed: 4
Page: 788504 Thrashed: 4
Page: 788505 Thrashed: 4
Page: 788506 Thrashed: 4
Page: 788507 Thrashed: 4
Page: 788508 Thrashed: 4
Page: 788509 Thrashed: 4
Page: 788510 Thrashed: 4
Page: 788511 Thrashed: 4
Page: 788512 Thrashed: 4
Page: 788513 Thrashed: 4
Page: 788514 Thrashed: 4
Page: 788515 Thrashed: 4
Page: 788516 Thrashed: 4
Page: 788517 Thrashed: 4
Page: 788518 Thrashed: 4
Page: 788519 Thrashed: 4
Page: 788520 Thrashed: 4
Page: 788521 Thrashed: 4
Page: 788522 Thrashed: 4
Page: 788523 Thrashed: 4
Page: 788524 Thrashed: 4
Page: 788525 Thrashed: 4
Page: 788526 Thrashed: 4
Page: 788527 Thrashed: 4
Page: 788528 Thrashed: 4
Page: 788529 Thrashed: 4
Page: 788530 Thrashed: 4
Page: 788531 Thrashed: 4
Page: 788532 Thrashed: 4
Page: 788533 Thrashed: 4
Page: 788534 Thrashed: 4
Page: 788535 Thrashed: 4
Page: 788536 Thrashed: 4
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 4
Page: 788539 Thrashed: 4
Page: 788540 Thrashed: 4
Page: 788541 Thrashed: 4
Page: 788542 Thrashed: 4
Page: 788543 Thrashed: 4
Page: 788544 Thrashed: 4
Page: 788545 Thrashed: 4
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 4
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 4
Page: 788550 Thrashed: 4
Page: 788551 Thrashed: 4
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 4
Page: 788554 Thrashed: 4
Page: 788555 Thrashed: 4
Page: 788556 Thrashed: 4
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 4
Page: 788560 Thrashed: 4
Page: 788561 Thrashed: 4
Page: 788562 Thrashed: 4
Page: 788563 Thrashed: 4
Page: 788564 Thrashed: 4
Page: 788565 Thrashed: 4
Page: 788566 Thrashed: 4
Page: 788567 Thrashed: 4
Page: 788568 Thrashed: 4
Page: 788569 Thrashed: 4
Page: 788570 Thrashed: 4
Page: 788571 Thrashed: 4
Page: 788572 Thrashed: 4
Page: 788573 Thrashed: 4
Page: 788574 Thrashed: 4
Page: 788575 Thrashed: 4
Page: 788576 Thrashed: 4
Page: 788577 Thrashed: 4
Page: 788578 Thrashed: 4
Page: 788579 Thrashed: 4
Page: 788580 Thrashed: 4
Page: 788581 Thrashed: 4
Page: 788582 Thrashed: 4
Page: 788583 Thrashed: 4
Page: 788584 Thrashed: 4
Page: 788585 Thrashed: 4
Page: 788586 Thrashed: 4
Page: 788587 Thrashed: 4
Page: 788588 Thrashed: 4
Page: 788589 Thrashed: 4
Page: 788590 Thrashed: 4
Page: 788591 Thrashed: 4
Page: 788592 Thrashed: 4
Page: 788593 Thrashed: 4
Page: 788594 Thrashed: 4
Page: 788595 Thrashed: 4
Page: 788596 Thrashed: 4
Page: 788597 Thrashed: 4
Page: 788598 Thrashed: 4
Page: 788599 Thrashed: 4
Page: 788600 Thrashed: 4
Page: 788601 Thrashed: 4
Page: 788602 Thrashed: 4
Page: 788603 Thrashed: 4
Page: 788604 Thrashed: 4
Page: 788605 Thrashed: 4
Page: 788606 Thrashed: 4
Page: 788607 Thrashed: 4
Page: 788608 Thrashed: 4
Page: 788609 Thrashed: 4
Page: 788610 Thrashed: 4
Page: 788611 Thrashed: 4
Page: 788612 Thrashed: 4
Page: 788613 Thrashed: 4
Page: 788614 Thrashed: 4
Page: 788615 Thrashed: 4
Page: 788616 Thrashed: 4
Page: 788617 Thrashed: 4
Page: 788618 Thrashed: 4
Page: 788619 Thrashed: 4
Page: 788620 Thrashed: 4
Page: 788621 Thrashed: 4
Page: 788622 Thrashed: 4
Page: 788623 Thrashed: 4
Page: 788624 Thrashed: 4
Page: 788625 Thrashed: 4
Page: 788626 Thrashed: 4
Page: 788627 Thrashed: 4
Page: 788628 Thrashed: 4
Page: 788629 Thrashed: 4
Page: 788630 Thrashed: 4
Page: 788631 Thrashed: 4
Page: 788632 Thrashed: 4
Page: 788633 Thrashed: 4
Page: 788634 Thrashed: 4
Page: 788635 Thrashed: 4
Page: 788636 Thrashed: 4
Page: 788637 Thrashed: 4
Page: 788638 Thrashed: 4
Page: 788639 Thrashed: 4
Page: 788640 Thrashed: 5
Page: 788641 Thrashed: 5
Page: 788642 Thrashed: 5
Page: 788643 Thrashed: 5
Page: 788644 Thrashed: 5
Page: 788645 Thrashed: 5
Page: 788646 Thrashed: 5
Page: 788647 Thrashed: 5
Page: 788648 Thrashed: 5
Page: 788649 Thrashed: 5
Page: 788650 Thrashed: 5
Page: 788651 Thrashed: 5
Page: 788652 Thrashed: 5
Page: 788653 Thrashed: 5
Page: 788654 Thrashed: 5
Page: 788655 Thrashed: 5
Page: 788656 Thrashed: 4
Page: 788657 Thrashed: 4
Page: 788658 Thrashed: 4
Page: 788659 Thrashed: 4
Page: 788660 Thrashed: 4
Page: 788661 Thrashed: 4
Page: 788662 Thrashed: 4
Page: 788663 Thrashed: 4
Page: 788664 Thrashed: 4
Page: 788665 Thrashed: 4
Page: 788666 Thrashed: 4
Page: 788667 Thrashed: 4
Page: 788668 Thrashed: 4
Page: 788669 Thrashed: 4
Page: 788670 Thrashed: 4
Page: 788671 Thrashed: 4
Page_tot_thrash: 5232
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 344
dma_migration_read 134
dma_migration_write 9
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.984456
[0-25]: 0.016197, [26-50]: 0.005571, [51-75]: 0.030870, [76-100]: 0.947362
Pcie_write_utilization: 1.081182
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:   985149 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(82.441597)
F:   863689----T:   863889 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   863920----T:   867732 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   867732----T:   867932 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   867932----T:   868132 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   868132----T:   874544 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   874544----T:   874744 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   874744----T:   874944 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   874944----T:   877549 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877549----T:   877749 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   877749----T:   885989 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   885989----T:   891063 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   891063----T:   896137 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   896137----T:   900356 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   900356----T:   913711 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   913711----T:   922413 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   922413----T:   931115 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   931115----T:   969834 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   969834----T:   978536 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   979234----T:   979434 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   980017----T:   980217 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   980508----T:   980708 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   981377----T:   981577 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1207299----T:  1210658 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.268062)
F:  1210658----T:  1213193 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1213194----T:  1215729 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1437880----T:  1546424 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(73.291023)
F:  1438621----T:  1445943 	 St: c0020000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1445943----T:  1446143 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446143----T:  1446343 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446343----T:  1446543 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446543----T:  1446743 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446743----T:  1446943 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446943----T:  1447143 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447143----T:  1447343 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447343----T:  1447543 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447543----T:  1447743 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447743----T:  1447943 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447943----T:  1448143 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448143----T:  1448343 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448343----T:  1448543 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448543----T:  1448743 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448743----T:  1451829 	 St: c002d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1451829----T:  1456903 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1456903----T:  1461977 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1461977----T:  1462177 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1462177----T:  1466396 	 St: c0420000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1466396----T:  1472357 	 St: c0426000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1473025----T:  1473225 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473225----T:  1473425 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473425----T:  1473625 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473625----T:  1473825 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473825----T:  1474025 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474025----T:  1474225 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474225----T:  1474425 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474425----T:  1474625 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474625----T:  1474825 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474825----T:  1475025 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475025----T:  1475225 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475225----T:  1475425 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475425----T:  1475625 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475625----T:  1475825 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475825----T:  1476025 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476025----T:  1476225 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476783----T:  1476983 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476983----T:  1477183 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477183----T:  1477383 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477383----T:  1477583 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477583----T:  1477783 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477783----T:  1477983 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477983----T:  1478183 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478183----T:  1478383 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478383----T:  1478583 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478583----T:  1478783 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478783----T:  1478983 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478983----T:  1479183 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479183----T:  1479383 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479383----T:  1479583 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479583----T:  1479783 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479783----T:  1479983 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479983----T:  1483069 	 St: c0170000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1483069----T:  1490391 	 St: c0173000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1490391----T:  1496352 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1496352----T:  1500571 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1501040----T:  1501240 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1501240----T:  1504326 	 St: c01b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1504326----T:  1504526 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504526----T:  1504726 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504726----T:  1504926 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504926----T:  1512248 	 St: c01b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1512248----T:  1512448 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1512448----T:  1512648 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1512648----T:  1520888 	 St: c01a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1520888----T:  1523493 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523493----T:  1529008 	 St: c07d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1529008----T:  1533649 	 St: c07d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1533649----T:  1541429 	 St: c07c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1541429----T:  1544229 	 St: c07ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1768574----T:  1772203 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.450371)
F:  1772203----T:  1774738 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1774739----T:  1777274 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1999425----T:  2614929 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(415.600281)
F:  2000045----T:  2003857 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2003857----T:  2004057 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004057----T:  2004257 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004257----T:  2004457 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004457----T:  2004657 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004657----T:  2004857 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004857----T:  2005057 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005057----T:  2005257 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005257----T:  2005457 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005457----T:  2011869 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2011869----T:  2035541 	 St: c0030000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2035541----T:  2035741 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035741----T:  2035941 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035941----T:  2036141 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036141----T:  2036341 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036341----T:  2036541 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036541----T:  2036741 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036741----T:  2039827 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2039827----T:  2152442 	 St: c0083000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  2152442----T:  2168605 	 St: c0180000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2168605----T:  2199798 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2199798----T:  2203228 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2203228----T:  2210093 	 St: c0344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2210093----T:  2217873 	 St: c03e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2217873----T:  2220673 	 St: c03ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2220673----T:  2227995 	 St: c0410000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2227995----T:  2231081 	 St: c041d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2231081----T:  2247244 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2247244----T:  2256871 	 St: c03f0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  2256871----T:  2264651 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2264651----T:  2273353 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2273353----T:  2280675 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2280675----T:  2283761 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2283761----T:  2289276 	 St: c0360000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2289276----T:  2293495 	 St: c0369000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2293495----T:  2296100 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296100----T:  2302512 	 St: c0380000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2302512----T:  2306324 	 St: c038b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2306324----T:  2309754 	 St: c03a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2309754----T:  2316619 	 St: c03a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2316619----T:  2332782 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2332782----T:  2363975 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2363975----T:  2372677 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2372677----T:  2376489 	 St: c0370000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2376489----T:  2382901 	 St: c0375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2382901----T:  2391603 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2391603----T:  2400305 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2400305----T:  2461612 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  2462809----T:  2463009 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463009----T:  2463209 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463209----T:  2463409 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463409----T:  2463609 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463609----T:  2463809 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463809----T:  2464009 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464009----T:  2464209 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464209----T:  2464409 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464409----T:  2464609 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464609----T:  2464809 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464809----T:  2465009 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465009----T:  2465209 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465209----T:  2465409 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465409----T:  2465609 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465609----T:  2465809 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465809----T:  2466009 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466009----T:  2466209 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466209----T:  2466409 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466409----T:  2466609 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466609----T:  2466809 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466809----T:  2467009 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467009----T:  2467209 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467209----T:  2467409 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467409----T:  2467609 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467609----T:  2467809 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467809----T:  2468009 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468009----T:  2468209 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468209----T:  2468409 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468409----T:  2468609 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468609----T:  2468809 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468809----T:  2469009 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469009----T:  2469209 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469209----T:  2469409 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469409----T:  2469609 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469609----T:  2469809 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469809----T:  2470009 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2470009----T:  2474228 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2474228----T:  2480189 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2480189----T:  2487969 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2487969----T:  2490769 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2490769----T:  2495410 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2495410----T:  2500925 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2500925----T:  2505999 	 St: c0600000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2505999----T:  2511073 	 St: c0608000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2511073----T:  2516588 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2516588----T:  2521229 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2522361----T:  2527876 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2527876----T:  2528076 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528076----T:  2528276 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528276----T:  2528476 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528476----T:  2528676 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528676----T:  2528876 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528876----T:  2529076 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529076----T:  2529276 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529276----T:  2529476 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529476----T:  2529676 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529676----T:  2529876 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529876----T:  2530076 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530076----T:  2530276 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530276----T:  2530476 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530476----T:  2530676 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530676----T:  2530876 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530876----T:  2531076 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531076----T:  2531276 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531276----T:  2531476 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531476----T:  2531676 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531676----T:  2531876 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531876----T:  2532076 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532076----T:  2532276 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532276----T:  2532476 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532476----T:  2532676 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532676----T:  2532876 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532876----T:  2533076 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2533076----T:  2533276 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2533276----T:  2537917 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2537917----T:  2542558 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2542558----T:  2548073 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2548073----T:  2558629 	 St: c06d0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  2558629----T:  2565494 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2565494----T:  2574196 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2574196----T:  2590359 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2590359----T:  2595000 	 St: c08a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2595000----T:  2600515 	 St: c08a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2600515----T:  2609217 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2837079----T:  2840962 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.621877)
F:  2840962----T:  2843497 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2843498----T:  2846033 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3068184----T:  3413587 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(233.222824)
F:  3075525----T:  3078955 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3078955----T:  3085820 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3085820----T:  3088425 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3088425----T:  3119148 	 St: c04e1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3120147----T:  3146169 	 St: c0540000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3120147----T:  3362227 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3146169----T:  3182536 	 St: c0575000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  3182536----T:  3206208 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3206208----T:  3290108 	 St: c0610000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  3363471----T:  3363671 	 St: c0779ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3363671----T:  3363871 	 St: c0755fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3363871----T:  3364071 	 St: c076b9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364071----T:  3364271 	 St: c074fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364271----T:  3364471 	 St: c074a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364471----T:  3364671 	 St: c074ab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364671----T:  3364871 	 St: c07637e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3364871----T:  3365071 	 St: c0757060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365071----T:  3365271 	 St: c07789a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365271----T:  3365471 	 St: c0778e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365471----T:  3365671 	 St: c074a120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365671----T:  3365871 	 St: c074c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3365871----T:  3366071 	 St: c0764760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366071----T:  3366271 	 St: c0764940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366271----T:  3366471 	 St: c07621c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366471----T:  3366671 	 St: c0784ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366671----T:  3366871 	 St: c07633c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3366871----T:  3367071 	 St: c07a6e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367071----T:  3367271 	 St: c0774200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367271----T:  3367471 	 St: c0791940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367471----T:  3367671 	 St: c079d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367671----T:  3367871 	 St: c0774fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3367871----T:  3368071 	 St: c079b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368071----T:  3368271 	 St: c07843a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368271----T:  3368471 	 St: c0769720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368471----T:  3368671 	 St: c0757f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368671----T:  3368871 	 St: c0789540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3368871----T:  3369071 	 St: c076d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369071----T:  3369271 	 St: c07add00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369271----T:  3369471 	 St: c079c180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369471----T:  3369671 	 St: c0784f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369671----T:  3369871 	 St: c07922e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3369871----T:  3370071 	 St: c0788440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370071----T:  3370271 	 St: c0795a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370271----T:  3370471 	 St: c0771720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370471----T:  3370671 	 St: c0748aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370671----T:  3370871 	 St: c074d860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3370871----T:  3371071 	 St: c0765680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371071----T:  3371271 	 St: c07530c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371271----T:  3371471 	 St: c0792ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371471----T:  3371671 	 St: c0793020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371671----T:  3371871 	 St: c077dac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3371871----T:  3372071 	 St: c07933e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372071----T:  3372271 	 St: c077db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372271----T:  3372471 	 St: c078ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372471----T:  3372671 	 St: c075d600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372671----T:  3372871 	 St: c0769420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3372871----T:  3373071 	 St: c0766a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373071----T:  3373271 	 St: c07721e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373271----T:  3373471 	 St: c078f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373471----T:  3373671 	 St: c0769a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373671----T:  3373871 	 St: c07938a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3373871----T:  3374071 	 St: c0772d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374071----T:  3374271 	 St: c07be360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374271----T:  3374471 	 St: c077ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374471----T:  3374671 	 St: c07410c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374671----T:  3374871 	 St: c07aae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3374871----T:  3375071 	 St: c078d720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375071----T:  3375271 	 St: c075a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375271----T:  3375471 	 St: c078f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375471----T:  3375671 	 St: c07bb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375671----T:  3375871 	 St: c0755060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3375871----T:  3376071 	 St: c076a940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376071----T:  3376271 	 St: c076eb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376271----T:  3376471 	 St: c07b58c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376471----T:  3376671 	 St: c0798400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376671----T:  3376871 	 St: c079fee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3376871----T:  3377071 	 St: c0790620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377071----T:  3377271 	 St: c07b82e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377271----T:  3377471 	 St: c07bbc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377471----T:  3377671 	 St: c07a5cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377671----T:  3377871 	 St: c07beba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3377871----T:  3378071 	 St: c0788d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378071----T:  3378271 	 St: c0790ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378271----T:  3378471 	 St: c075b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378471----T:  3378671 	 St: c07bf360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3378671----T:  3378871 	 St: c079d5c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3378871----T:  3379071 	 St: c07b97a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379071----T:  3379271 	 St: c07a51a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379271----T:  3379471 	 St: c07b6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379471----T:  3379671 	 St: c07bc8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379671----T:  3379871 	 St: c07bc980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3379871----T:  3380071 	 St: c07b84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380071----T:  3380271 	 St: c07b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380271----T:  3380471 	 St: c07bd5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380471----T:  3380671 	 St: c079a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380671----T:  3380871 	 St: c07e2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3380871----T:  3381071 	 St: c07e27a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381071----T:  3381271 	 St: c07e59a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381271----T:  3381471 	 St: c07e3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381471----T:  3381671 	 St: c07e4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381671----T:  3381871 	 St: c07e4bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3381871----T:  3382071 	 St: c07ef9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382071----T:  3382271 	 St: c07f4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382271----T:  3382471 	 St: c07f2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382471----T:  3382671 	 St: c07f32a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382671----T:  3382871 	 St: c07f1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3382871----T:  3383071 	 St: c07f8240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383071----T:  3383271 	 St: c07f9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383271----T:  3383471 	 St: c07fd9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383471----T:  3383671 	 St: c07f9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383671----T:  3383871 	 St: c07fc000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3383871----T:  3384071 	 St: c08006a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384071----T:  3384271 	 St: c07fcd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384271----T:  3384471 	 St: c07fb860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384471----T:  3384671 	 St: c0807a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3384671----T:  3384871 	 St: c0756000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3385806----T:  3386006 	 St: c0821840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386006----T:  3386206 	 St: c08280e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386206----T:  3386406 	 St: c084ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386406----T:  3386606 	 St: c082af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386606----T:  3386806 	 St: c0831620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3386806----T:  3387006 	 St: c081c500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387006----T:  3387206 	 St: c084d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387206----T:  3387406 	 St: c08237e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387406----T:  3387606 	 St: c082c760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387606----T:  3387806 	 St: c0835ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3387806----T:  3388006 	 St: c084de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388006----T:  3388206 	 St: c08775a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388206----T:  3388406 	 St: c0817d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388406----T:  3388606 	 St: c082d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388606----T:  3388806 	 St: c0877c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3388806----T:  3389006 	 St: c084dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389006----T:  3389206 	 St: c0836b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389206----T:  3389406 	 St: c083c3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389406----T:  3389606 	 St: c0857180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389606----T:  3389806 	 St: c083da40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3389806----T:  3390006 	 St: c084c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390006----T:  3390206 	 St: c082b920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390206----T:  3390406 	 St: c0872480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390406----T:  3390606 	 St: c082c000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390606----T:  3390806 	 St: c0826aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3390806----T:  3391006 	 St: c089f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391006----T:  3391206 	 St: c087e1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391206----T:  3391406 	 St: c0873100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391406----T:  3391606 	 St: c089cc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391606----T:  3391806 	 St: c0838ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3391806----T:  3392006 	 St: c08188e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392006----T:  3392206 	 St: c0846040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392206----T:  3392406 	 St: c0857ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392406----T:  3392606 	 St: c0847ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392606----T:  3392806 	 St: c082fa60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3392806----T:  3393006 	 St: c0858fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393006----T:  3393206 	 St: c0866a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393206----T:  3393406 	 St: c0819fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393406----T:  3393606 	 St: c089d6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393606----T:  3393806 	 St: c087ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3393806----T:  3394006 	 St: c082ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394006----T:  3394206 	 St: c080da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394206----T:  3394406 	 St: c0866da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394406----T:  3394606 	 St: c086d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394606----T:  3394806 	 St: c0892420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3394806----T:  3395006 	 St: c08275a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395006----T:  3395206 	 St: c080cc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395206----T:  3395406 	 St: c08179a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395406----T:  3395606 	 St: c08432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395606----T:  3395806 	 St: c086ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3395806----T:  3396006 	 St: c082e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396006----T:  3396206 	 St: c086eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396206----T:  3396406 	 St: c086f1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396406----T:  3396606 	 St: c0845760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396606----T:  3396806 	 St: c080ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3396806----T:  3397006 	 St: c0810c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397006----T:  3397206 	 St: c085a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397206----T:  3397406 	 St: c0892e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397406----T:  3397606 	 St: c0843da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397606----T:  3397806 	 St: c086e8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3397806----T:  3398006 	 St: c086e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398006----T:  3398206 	 St: c08121a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398206----T:  3398406 	 St: c0878c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398406----T:  3398606 	 St: c08687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398606----T:  3398806 	 St: c08650c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3398806----T:  3399006 	 St: c0896d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399006----T:  3399206 	 St: c0852ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399206----T:  3399406 	 St: c0899500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399406----T:  3399606 	 St: c0812b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399606----T:  3399806 	 St: c0894520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3399806----T:  3400006 	 St: c080ea20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400006----T:  3400206 	 St: c0870f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400206----T:  3400406 	 St: c085d860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400406----T:  3400606 	 St: c087cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400606----T:  3400806 	 St: c0894ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3400806----T:  3401006 	 St: c0894900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401006----T:  3401206 	 St: c0847a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401206----T:  3401406 	 St: c0863760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401406----T:  3401606 	 St: c08984e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401606----T:  3401806 	 St: c0898620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3401806----T:  3402006 	 St: c089a820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402006----T:  3402206 	 St: c08b8640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402206----T:  3402406 	 St: c08b3340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402406----T:  3402606 	 St: c08b8c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402606----T:  3402806 	 St: c08992a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3402806----T:  3403006 	 St: c08b7880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3403006----T:  3403206 	 St: c085f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3403206----T:  3403406 	 St: c08b5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3403406----T:  3409367 	 St: c0850000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3409367----T:  3413586 	 St: c085a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3635737----T:  3643472 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.222822)
F:  3643472----T:  3646007 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3646008----T:  3648543 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3870694----T:  4679316 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(545.997314)
F:  3871660----T:  3874746 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3871928----T:  4114008 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3874746----T:  3874946 	 St: c02f0fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3874946----T:  3875146 	 St: c02fb3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3875146----T:  3882468 	 St: c02c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3882468----T:  3889333 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3889333----T:  3892763 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3892763----T:  3895368 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3895368----T:  3903608 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3903608----T:  3906408 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3906408----T:  3910627 	 St: c0302000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3910627----T:  3915701 	 St: c0308000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3915701----T:  3921216 	 St: c0360000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3921216----T:  3925857 	 St: c0369000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3925857----T:  3934559 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3934559----T:  3943261 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3943261----T:  3957551 	 St: c0320000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3957551----T:  3975590 	 St: c033c000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  3975590----T:  4014309 	 St: c0370000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  4014309----T:  4042211 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  4042211----T:  4136938 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  4138042----T:  4138242 	 St: c0504b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4138242----T:  4138442 	 St: c04f5940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4138442----T:  4138642 	 St: c04f5980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4138642----T:  4138842 	 St: c04f6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4138842----T:  4139042 	 St: c04f6c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4139042----T:  4139242 	 St: c04fc460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4139242----T:  4139442 	 St: c04f2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4139442----T:  4143254 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4143254----T:  4149666 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4149666----T:  4153096 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4153096----T:  4159961 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4159961----T:  4164602 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4164602----T:  4170117 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4170117----T:  4176982 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4176982----T:  4180412 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4180412----T:  4189114 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4189114----T:  4212786 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4212786----T:  4216216 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4216216----T:  4275640 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4276713----T:  4288667 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  4276713----T:  4518793 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4288667----T:  4399399 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  4519983----T:  4538491 	 St: c0740000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  4538491----T:  4582385 	 St: c0765000 Sz: 372736 	 Sm: 0 	 T: memcpy_h2d(29.638083)
F:  4582385----T:  4636161 	 St: c07e0000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  4636161----T:  4652324 	 St: c0860000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4652324----T:  4661026 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4661026----T:  4669728 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4901466----T:  4916146 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.912222)
F:  4916146----T:  4918681 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4918682----T:  4921217 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5143368----T:  5935178 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(534.645508)
F:  5144385----T:  5148604 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5144385----T:  5386465 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5148604----T:  5154565 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5154565----T:  5158377 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5158377----T:  5164789 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5164789----T:  5168601 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5168601----T:  5175013 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5175013----T:  5183715 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5183715----T:  5187145 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5187145----T:  5194010 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5194010----T:  5217682 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5217682----T:  5224547 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5224547----T:  5280206 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  5280206----T:  5314691 	 St: c03c0000 Sz: 290816 	 Sm: 0 	 T: memcpy_h2d(23.284943)
F:  5314691----T:  5402828 	 St: c0407000 Sz: 757760 	 Sm: 0 	 T: memcpy_h2d(59.511818)
F:  5450075----T:  5453161 	 St: c06c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5450075----T:  5692155 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5453161----T:  5460483 	 St: c06c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5460483----T:  5463088 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463088----T:  5471328 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5471328----T:  5473933 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473933----T:  5489628 	 St: c06e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5693313----T:  5703869 	 St: c0700000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5703869----T:  5708088 	 St: c0714000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5708088----T:  5727065 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  5727065----T:  5751677 	 St: c0740000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  5751677----T:  5789455 	 St: c0772000 Sz: 319488 	 Sm: 0 	 T: memcpy_h2d(25.508440)
F:  5789455----T:  5800477 	 St: c07c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  5800477----T:  5912151 	 St: c07d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  6157328----T:  6172531 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.265361)
F:  6172531----T:  6175066 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6175067----T:  6177602 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6399753----T:  7316804 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(619.210693)
F:  6400812----T:  6409052 	 St: c0300000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6400812----T:  6642892 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6409052----T:  6411657 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411657----T:  6414262 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6414262----T:  6422502 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6422502----T:  6429824 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6429824----T:  6432910 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6432910----T:  6435515 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6435515----T:  6443755 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6443755----T:  6459918 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6459918----T:  6472806 	 St: c0320000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  6472806----T:  6477447 	 St: c0339000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6477447----T:  6486611 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  6486611----T:  6539917 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  6539917----T:  6543347 	 St: c03c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6543347----T:  6663024 	 St: c03c4000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:  6785087----T:  6787692 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6785087----T:  7027167 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6787692----T:  6795932 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6795932----T:  6798537 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6798537----T:  6806777 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7028750----T:  7031550 	 St: c06e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7031550----T:  7046776 	 St: c06e2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  7046776----T:  7060131 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  7060131----T:  7079108 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  7079108----T:  7097616 	 St: c0740000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F:  7097616----T:  7141510 	 St: c0765000 Sz: 372736 	 Sm: 0 	 T: memcpy_h2d(29.638083)
F:  7141510----T:  7144596 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7144596----T:  7264744 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  7538954----T:  7554123 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.242404)
F:  7554123----T:  7556658 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7556659----T:  7559194 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7781345----T:  8638031 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(578.451050)
F:  7782859----T:  7791561 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7782859----T:  8024939 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7791561----T:  7798426 	 St: c02d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7798426----T:  7801856 	 St: c02dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7801856----T:  7808268 	 St: c02e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7808268----T:  7819290 	 St: c02eb000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  7819290----T:  7821895 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7821895----T:  7852618 	 St: c0301000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  7852618----T:  7855418 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7855418----T:  7915783 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  7915783----T:  7924023 	 St: c03c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7924023----T:  8038522 	 St: c03cf000 Sz: 987136 	 Sm: 0 	 T: memcpy_h2d(77.311951)
F:  8111661----T:  8114461 	 St: c06c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8111661----T:  8353741 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8114461----T:  8122241 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8355104----T:  8359745 	 St: c0710000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8359745----T:  8365260 	 St: c0717000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8365260----T:  8368346 	 St: c0700000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8368346----T:  8375668 	 St: c0703000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8375668----T:  8379887 	 St: c06f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8379887----T:  8385848 	 St: c06f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8385848----T:  8396870 	 St: c06d0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  8396870----T:  8403282 	 St: c06e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8403282----T:  8419445 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8419445----T:  8434203 	 St: c0740000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  8434203----T:  8481862 	 St: c075d000 Sz: 405504 	 Sm: 0 	 T: memcpy_h2d(32.180283)
F:  8481862----T:  8484948 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8484948----T:  8605096 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  8860181----T:  8870461 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.941256)
F:  8870461----T:  8872996 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8872997----T:  8875532 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9097683----T:  9737343 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(431.910858)
F:  9098732----T:  9102162 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9098732----T:  9340812 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9102162----T:  9109027 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9109027----T:  9112113 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9112113----T:  9119435 	 St: c0313000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9119435----T:  9128137 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9128137----T:  9130742 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9130742----T:  9138982 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9138982----T:  9142068 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9142068----T:  9151695 	 St: c02d3000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  9151695----T:  9158107 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9158107----T:  9174270 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9174270----T:  9179344 	 St: c0340000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9179344----T:  9236885 	 St: c0348000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  9236885----T:  9253517 	 St: c03c0000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F:  9253517----T:  9359542 	 St: c03e1000 Sz: 913408 	 Sm: 0 	 T: memcpy_h2d(71.590141)
F:  9367610----T:  9371422 	 St: c06c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9367610----T:  9609690 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9371422----T:  9377834 	 St: c06c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9377834----T:  9380920 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9380920----T:  9388242 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9388242----T:  9394203 	 St: c06e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9394203----T:  9405691 	 St: c06ea000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  9405691----T:  9413931 	 St: c0700000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9413931----T:  9438073 	 St: c070f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  9438073----T:  9442714 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9442714----T:  9500726 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  9610713----T:  9638145 	 St: c07c0000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  9638145----T:  9733343 	 St: c07f8000 Sz: 819200 	 Sm: 0 	 T: memcpy_h2d(64.279541)
F:  9959493----T:  9962767 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.210669)
F:  9962767----T:  9965302 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9965303----T:  9967838 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10189989----T: 10489933 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(202.528015)
F: 10191338----T: 10193943 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10191338----T: 10222531 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10193943----T: 10202183 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10202183----T: 10204788 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10204788----T: 10213028 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10213028----T: 10217247 	 St: c0210000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10217247----T: 10219852 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10219852----T: 10225367 	 St: c0217000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10225559----T: 10228645 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10228645----T: 10235967 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10236469----T: 10245171 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10236469----T: 10478549 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10245171----T: 10247776 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10247776----T: 10256016 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10479784----T: 10484858 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10484858----T: 10489932 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10712083----T: 10715264 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.147873)
F: 10715264----T: 10717799 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10717800----T: 10720405 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10717800----T: 10726040 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10728645----T: 10731250 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10728645----T: 10736885 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10739490----T: 10742095 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10739490----T: 10755185 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10757790----T: 10760395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10757790----T: 10788513 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10791118----T: 10793723 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10791118----T: 10851954 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10854559----T: 10857164 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10854559----T: 10916336 	 St: 0 Sz: 528384 	 Sm: 0 	 T: device_sync(41.713032)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5774708(cycle), 3899.195068(us)
Tot_kernel_exec_time_and_fault_time: 14505203(cycle), 9794.195312(us)
Tot_memcpy_h2d_time: 4048605(cycle), 2733.696777(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 4076490(cycle), 2752.525391(us)
Tot_devicesync_time: 201141(cycle), 135.814316(us)
Tot_writeback_time: 2936153(cycle), 1982.547607(us)
Tot_dma_time: 68800(cycle), 46.455097(us)
Tot_memcpy_d2h_sync_wb_time: 3165179(cycle), 2137.190430(us)
GPGPU-Sim: *** exit detected ***
