Analysis & Synthesis report for mgpp01
Sun May 21 22:49:47 2017
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for dcfifo:mgl_prim1
 15. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated
 16. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:rdptr_g
 17. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_s16:read_counter_for_write
 18. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:wrptr_g
 19. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|altsyncram_4941:fifo_ram
 20. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers
 21. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers|dffpipe_re9:dffpipe18
 22. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers
 23. Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers|dffpipe_se9:dffpipe22
 24. Parameter Settings for User Entity Instance: dcfifo:mgl_prim1
 25. Parameter Settings for User Entity Instance: dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel
 26. dcfifo Parameter Settings by Entity Instance
 27. scfifo Parameter Settings by Entity Instance
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-----------------------------+-------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun May 21 22:49:47 2017     ;
; Quartus II 64-Bit Version   ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name               ; mgpp01                                    ;
; Top-level Entity Name       ; mgpp01                                    ;
; Family                      ; Cyclone                                   ;
; Total logic elements        ; 295                                       ;
; Total pins                  ; 45                                        ;
; Total virtual pins          ; 0                                         ;
; Total memory bits           ; 8,192                                     ;
; Total PLLs                  ; 0                                         ;
+-----------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mgpp01             ; mgpp01             ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+
; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/mgpp01.v ; yes             ; User Verilog HDL File        ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/mgpp01.v                  ;
; dcfifo.tdf                                                                            ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                      ;
; lpm_counter.inc                                                                       ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                 ;
; lpm_add_sub.inc                                                                       ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;
; altdpram.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                    ;
; a_graycounter.inc                                                                     ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc               ;
; a_fefifo.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                    ;
; a_gray2bin.inc                                                                        ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc                  ;
; dffpipe.inc                                                                           ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                     ;
; alt_sync_fifo.inc                                                                     ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc               ;
; lpm_compare.inc                                                                       ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                 ;
; altsyncram_fifo.inc                                                                   ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc             ;
; aglobal110.inc                                                                        ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                  ;
; db/dcfifo_0kk1.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/dcfifo_0kk1.tdf        ;
; db/a_gray2bin_26b.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/a_gray2bin_26b.tdf     ;
; db/a_graycounter_r16.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/a_graycounter_r16.tdf  ;
; db/a_graycounter_s16.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/a_graycounter_s16.tdf  ;
; db/altsyncram_4941.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/altsyncram_4941.tdf    ;
; db/alt_synch_pipe_1e8.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/alt_synch_pipe_1e8.tdf ;
; db/dffpipe_re9.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/dffpipe_re9.tdf        ;
; db/alt_synch_pipe_2e8.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/alt_synch_pipe_2e8.tdf ;
; db/dffpipe_se9.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/dffpipe_se9.tdf        ;
; db/add_sub_ovb.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/add_sub_ovb.tdf        ;
; db/cmpr_jr5.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/cmpr_jr5.tdf           ;
; db/cmpr_qh8.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/cmpr_qh8.tdf           ;
; db/cntr_9ua.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/cntr_9ua.tdf           ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf                      ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_regfifo.inc                   ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_dpfifo.inc                    ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_i2fifo.inc                    ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_fffifo.inc                    ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_f2fifo.inc                    ;
; a_fffifo.tdf                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf                    ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                     ;
; lpm_ff.inc                                                                            ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_ff.inc                      ;
; lpm_ff.tdf                                                                            ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_ff.tdf                      ;
; lpm_constant.inc                                                                      ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc                ;
; lpm_mux.tdf                                                                           ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf                     ;
; muxlut.inc                                                                            ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/muxlut.inc                      ;
; bypassff.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                    ;
; altshift.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/altshift.inc                    ;
; db/mux_afc.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/mux_afc.tdf            ;
; lpm_counter.tdf                                                                       ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf                 ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                  ;
; cmpconst.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/cmpconst.inc                    ;
; dffeea.inc                                                                            ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/dffeea.inc                      ;
; alt_counter_stratix.inc                                                               ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/alt_counter_stratix.inc         ;
; db/cntr_tue.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/cntr_tue.tdf           ;
; a_fefifo.tdf                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf                    ;
; lpm_compare.tdf                                                                       ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/lpm_compare.tdf                 ;
; comptree.inc                                                                          ; yes             ; Megafunction                 ; f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/comptree.inc                    ;
; db/cmpr_33g.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; F:/EngineeringFiles/FPGA/1.laser/LidarFrameView_11.0/greybox_tmp/greybox_tmp/db/cmpr_33g.tdf           ;
+---------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 295   ;
;     -- Combinational with no register       ; 60    ;
;     -- Register only                        ; 142   ;
;     -- Combinational with a register        ; 93    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 54    ;
;     -- 3 input functions                    ; 56    ;
;     -- 2 input functions                    ; 41    ;
;     -- 1 input functions                    ; 2     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 258   ;
;     -- arithmetic mode                      ; 37    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 8     ;
;     -- asynchronous clear/load mode         ; 235   ;
;                                             ;       ;
; Total registers                             ; 235   ;
; Total logic cells in carry chains           ; 42    ;
; I/O pins                                    ; 45    ;
; Total memory bits                           ; 8192  ;
; Maximum fan-out node                        ; aclr  ;
; Maximum fan-out                             ; 235   ;
; Total fan-out                               ; 1416  ;
; Average fan-out                             ; 4.07  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mgpp01                                             ; 295 (0)     ; 235          ; 8192        ; 45   ; 0            ; 60 (0)       ; 142 (0)           ; 93 (0)           ; 42 (0)          ; 0 (0)      ; |mgpp01                                                                                                                               ;              ;
;    |dcfifo:mgl_prim1|                               ; 295 (0)     ; 235          ; 8192        ; 0    ; 0            ; 60 (0)       ; 142 (0)           ; 93 (0)           ; 42 (0)          ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1                                                                                                              ;              ;
;       |dcfifo_0kk1:auto_generated|                  ; 295 (87)    ; 235          ; 8192        ; 0    ; 0            ; 60 (11)      ; 142 (58)          ; 93 (18)          ; 42 (0)          ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated                                                                                   ;              ;
;          |a_gray2bin_26b:read_side_gray_converter|  ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_gray2bin_26b:read_side_gray_converter                                           ;              ;
;          |a_gray2bin_26b:write_side_gray_converter| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_gray2bin_26b:write_side_gray_converter                                          ;              ;
;          |a_graycounter_r16:rdptr_g|                ; 21 (21)     ; 14           ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:rdptr_g                                                         ;              ;
;          |a_graycounter_r16:wrptr_g|                ; 17 (17)     ; 14           ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:wrptr_g                                                         ;              ;
;          |a_graycounter_s16:read_counter_for_write| ; 17 (17)     ; 14           ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_s16:read_counter_for_write                                          ;              ;
;          |add_sub_ovb:rdusedw_subtractor|           ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|add_sub_ovb:rdusedw_subtractor                                                    ;              ;
;          |add_sub_ovb:wrusedw_subtractor|           ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|add_sub_ovb:wrusedw_subtractor                                                    ;              ;
;          |alt_synch_pipe_1e8:read_sync_registers|   ; 30 (0)      ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers                                            ;              ;
;             |dffpipe_re9:dffpipe18|                 ; 30 (30)     ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers|dffpipe_re9:dffpipe18                      ;              ;
;          |alt_synch_pipe_2e8:write_sync_registers|  ; 30 (0)      ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers                                           ;              ;
;             |dffpipe_se9:dffpipe22|                 ; 30 (30)     ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers|dffpipe_se9:dffpipe22                     ;              ;
;          |altsyncram_4941:fifo_ram|                 ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|altsyncram_4941:fifo_ram                                                          ;              ;
;          |cmpr_jr5:address_comparer|                ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|cmpr_jr5:address_comparer                                                         ;              ;
;          |cntr_9ua:rdptr_b|                         ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|cntr_9ua:rdptr_b                                                                  ;              ;
;          |cntr_9ua:wrptr_b|                         ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|cntr_9ua:wrptr_b                                                                  ;              ;
;          |scfifo:output_channel|                    ; 43 (0)      ; 37           ; 0           ; 0    ; 0            ; 6 (0)        ; 24 (0)            ; 13 (0)           ; 2 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel                                                             ;              ;
;             |a_fffifo:subfifo|                      ; 43 (2)      ; 37           ; 0           ; 0    ; 0            ; 6 (2)        ; 24 (0)            ; 13 (0)           ; 2 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo                                            ;              ;
;                |a_fefifo:fifo_state|                ; 7 (7)       ; 3            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state                        ;              ;
;                |lpm_counter:rd_ptr|                 ; 2 (0)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr                         ;              ;
;                   |cntr_tue:auto_generated|         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_tue:auto_generated ;              ;
;                |lpm_ff:data_node[0][0]|             ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]                     ;              ;
;                |lpm_ff:last_data_node[0]|           ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]                   ;              ;
;                |lpm_ff:last_data_node[1]|           ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]                   ;              ;
;                |lpm_ff:output_buffer|               ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer                       ;              ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|altsyncram_4941:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                      ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                ;
; state_middle ; 1            ; 0          ; 1                                                                                                ;
; state_full   ; 0            ; 1          ; 1                                                                                                ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0] ; Merged with dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ;
; Total Number of Removed Registers = 8                                                                             ;                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 235   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 235   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                  ;
+-----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------+---------+
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:wrptr_g|sub_parity12a0                ; 1       ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:rdptr_g|sub_parity12a0                ; 1       ;
; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_s16:read_counter_for_write|sub_parity15a0 ; 1       ;
; Total number of inverted registers = 3                                                              ;         ;
+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |mgpp01|dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1             ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+--------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:rdptr_g ;
+----------------+-------+------+--------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                           ;
+----------------+-------+------+--------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                     ;
+----------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_s16:read_counter_for_write ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity15a0                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity14                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:wrptr_g ;
+----------------+-------+------+--------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                           ;
+----------------+-------+------+--------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                     ;
+----------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|altsyncram_4941:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers ;
+-----------------------+-------+------+--------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                 ;
+-----------------------+-------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                  ;
+-----------------------+-------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers|dffpipe_re9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers ;
+-----------------------+-------+------+---------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers|dffpipe_se9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:mgl_prim1 ;
+-------------------------+-------------+-----------------------+
; Parameter Name          ; Value       ; Type                  ;
+-------------------------+-------------+-----------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTH               ; 8           ; Signed Integer        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer        ;
; LPM_WIDTHU              ; 10          ; Signed Integer        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped               ;
; USE_EAB                 ; ON          ; Untyped               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped               ;
; DELAY_RDUSEDW           ; 1           ; Untyped               ;
; DELAY_WRUSEDW           ; 1           ; Untyped               ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped               ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped               ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped               ;
; CBXI_PARAMETER          ; dcfifo_0kk1 ; Untyped               ;
+-------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel ;
+-------------------------+---------+----------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                       ;
+-------------------------+---------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8       ; Untyped                                                                    ;
; LPM_NUMWORDS            ; 3       ; Untyped                                                                    ;
; LPM_WIDTHU              ; 2       ; Untyped                                                                    ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON      ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                    ;
; USE_EAB                 ; OFF     ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                    ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                    ;
+-------------------------+---------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; dcfifo Parameter Settings by Entity Instance  ;
+----------------------------+------------------+
; Name                       ; Value            ;
+----------------------------+------------------+
; Number of entity instances ; 1                ;
; Entity Instance            ; dcfifo:mgl_prim1 ;
;     -- FIFO Type           ; Dual Clock       ;
;     -- LPM_WIDTH           ; 8                ;
;     -- LPM_NUMWORDS        ; 1024             ;
;     -- LPM_SHOWAHEAD       ; OFF              ;
;     -- USE_EAB             ; ON               ;
+----------------------------+------------------+


+------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 1                                                                 ;
; Entity Instance            ; dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel ;
;     -- FIFO Type           ; Single Clock                                                      ;
;     -- lpm_width           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 3                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; OFF                                                               ;
+----------------------------+-------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun May 21 22:49:42 2017
Info: Command: quartus_map mgpp01 --source=F:\EngineeringFiles\FPGA\1.laser\LidarFrameView_11.0\greybox_tmp/greybox_tmp/mgpp01.v --ini=greybox_disable_cut_checks=on --family=Cyclone
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file mgpp01.v
    Info: Found entity 1: mgpp01
Info: Elaborating entity "mgpp01" for the top level hierarchy
Info: Elaborating entity "dcfifo" for hierarchy "dcfifo:mgl_prim1"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1"
Info: Instantiated megafunction "dcfifo:mgl_prim1" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0kk1.tdf
    Info: Found entity 1: dcfifo_0kk1
Info: Elaborating entity "dcfifo_0kk1" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_26b.tdf
    Info: Found entity 1: a_gray2bin_26b
Info: Elaborating entity "a_gray2bin_26b" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_gray2bin_26b:read_side_gray_converter"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r16.tdf
    Info: Found entity 1: a_graycounter_r16
Info: Elaborating entity "a_graycounter_r16" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_r16:rdptr_g"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s16.tdf
    Info: Found entity 1: a_graycounter_s16
Info: Elaborating entity "a_graycounter_s16" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|a_graycounter_s16:read_counter_for_write"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4941.tdf
    Info: Found entity 1: altsyncram_4941
Info: Elaborating entity "altsyncram_4941" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|altsyncram_4941:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info: Found entity 1: alt_synch_pipe_1e8
Info: Elaborating entity "alt_synch_pipe_1e8" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_1e8:read_sync_registers|dffpipe_re9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info: Found entity 1: alt_synch_pipe_2e8
Info: Elaborating entity "alt_synch_pipe_2e8" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|alt_synch_pipe_2e8:write_sync_registers|dffpipe_se9:dffpipe22"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ovb.tdf
    Info: Found entity 1: add_sub_ovb
Info: Elaborating entity "add_sub_ovb" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|add_sub_ovb:rdusedw_subtractor"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_jr5.tdf
    Info: Found entity 1: cmpr_jr5
Info: Elaborating entity "cmpr_jr5" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|cmpr_jr5:address_comparer"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_qh8.tdf
    Info: Found entity 1: cmpr_qh8
Info: Elaborating entity "cmpr_qh8" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|cmpr_qh8:wrempty_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9ua.tdf
    Info: Found entity 1: cntr_9ua
Info: Elaborating entity "cntr_9ua" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|cntr_9ua:rdptr_b"
Info: Elaborating entity "scfifo" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Instantiated megafunction "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel" with the following parameter:
    Info: Parameter "ADD_RAM_OUTPUT_REGISTER" = "ON"
    Info: Parameter "LPM_NUMWORDS" = "3"
    Info: Parameter "LPM_SHOWAHEAD" = "OFF"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHU" = "2"
    Info: Parameter "OVERFLOW_CHECKING" = "ON"
    Info: Parameter "UNDERFLOW_CHECKING" = "ON"
    Info: Parameter "USE_EAB" = "OFF"
Info: Elaborating entity "a_fffifo" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Elaborating entity "lpm_ff" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Elaborating entity "lpm_mux" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Found 1 design units, including 1 entities, in source file db/mux_afc.tdf
    Info: Found entity 1: mux_afc
Info: Elaborating entity "mux_afc" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_afc:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Found 1 design units, including 1 entities, in source file db/cntr_tue.tdf
    Info: Found entity 1: cntr_tue
Info: Elaborating entity "cntr_tue" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_tue:auto_generated"
Info: Elaborating entity "a_fefifo" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Elaborating entity "lpm_compare" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_33g.tdf
    Info: Found entity 1: cmpr_33g
Info: Elaborating entity "cmpr_33g" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_33g:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info: Elaborated megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "dcfifo:mgl_prim1|dcfifo_0kk1:auto_generated|scfifo:output_channel"
Info: Registers with preset signals will power-up high
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 348 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 32 output pins
    Info: Implemented 295 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 388 megabytes
    Info: Processing ended: Sun May 21 22:49:47 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


