#ifndef __GID25X4_DRV_I_H
#define __GID25X4_DRV_I_H


#include "drv_i/xceac124_drv_i.h"
#include "drv_i/cgvi8_drv_i.h"
#include "drv_i/vsdc2_drv_i.h"


enum
{
    // Subdevs' based
    GID25X4_CHAN_XCEAC124_base  = 0,
    GID25X4_CHAN_CGVI8_base     = GID25X4_CHAN_XCEAC124_base + XCEAC124_NUMCHANS,
    GID25X4_CHAN_VSDC2A_base    = GID25X4_CHAN_CGVI8_base    + CGVI8_NUMCHANS,
    GID25X4_CHAN_VSDC2B_base    = GID25X4_CHAN_VSDC2A_base   + VSDC2_NUMCHANS,
    GID25X4_CHAN_TRIGGERED_base = GID25X4_CHAN_VSDC2B_base   + VSDC2_NUMCHANS,

    //
    GID25X4_CHAN_ONOFF_base  = GID25X4_CHAN_XCEAC124_base  + XCEAC124_CHAN_REGS_WR8_BASE,
    GID25X4_CHAN_ERROR_base  = GID25X4_CHAN_XCEAC124_base  + XCEAC124_CHAN_REGS_RD8_BASE,
    GID25X4_CHAN_ENABLE_base = GID25X4_CHAN_CGVI8_base     + CGVI8_CHAN_MASK1_N_BASE + 4,
    GID25X4_CHAN_EN_STP_base = GID25X4_CHAN_CGVI8_base     + CGVI8_CHAN_MASK1_N_BASE + 0,
    GID25X4_CHAN_USET_base   = GID25X4_CHAN_XCEAC124_base  + XCEAC124_CHAN_OUT_n_BASE,
    GID25X4_CHAN_UMES_base   = GID25X4_CHAN_TRIGGERED_base + 0,
    GID25X4_CHAN_UUVH_base   = GID25X4_CHAN_XCEAC124_base  + XCEAC124_CHAN_ADC_n_BASE + 1 /* +(n)*2 */,
    GID25X4_CHAN_IMES01_base = GID25X4_CHAN_VSDC2A_base    + VSDC2_CHAN_INT0 /* +(n)   */,
    GID25X4_CHAN_IMES23_base = GID25X4_CHAN_VSDC2B_base    + VSDC2_CHAN_INT0 /* +(n)-2 */,
    GID25X4_CHAN_DBEG_base   = GID25X4_CHAN_CGVI8_base     + CGVI8_CHAN_QUANT_N_BASE + 4,
    GID25X4_CHAN_DEND_base   = GID25X4_CHAN_CGVI8_base     + CGVI8_CHAN_QUANT_N_BASE + 0,

    GID25X4_CHAN_PROGSTART   = GID25X4_CHAN_CGVI8_base     + CGVI8_CHAN_PROGSTART,

    // Count
    GID25X4_NUMCHANS =
        XCEAC124_NUMCHANS +
        CGVI8_NUMCHANS    +
        VSDC2_NUMCHANS    +
        VSDC2_NUMCHANS    +
        8
};


#endif /* __GID25X4_DRV_I_H */
