
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035396                       # Number of seconds simulated
sim_ticks                                 35395808178                       # Number of ticks simulated
final_tick                               564960188115                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265614                       # Simulator instruction rate (inst/s)
host_op_rate                                   341798                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2170257                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930776                       # Number of bytes of host memory used
host_seconds                                 16309.50                       # Real time elapsed on the host
sim_insts                                  4332028181                       # Number of instructions simulated
sim_ops                                    5574559606                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1341952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1565184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       525312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       881792                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4321280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1821056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1821056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10484                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12228                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6889                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33760                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14227                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14227                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37912738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44219473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14841079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24912328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122084513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61476                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             198894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51448352                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51448352                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51448352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37912738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44219473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14841079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24912328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173532865                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84882035                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987038                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25418907                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013137                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13089484                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093590                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162390                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87311                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31997336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170042321                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987038                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255980                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36564542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10791254                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6493070                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15657432                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83800923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47236381     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3645971      4.35%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197267      3.82%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3436343      4.10%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3030362      3.62%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576371      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025120      1.22%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698511      3.22%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954597     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83800923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365060                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003278                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33663191                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6073308                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34779241                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545650                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8739524                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075725                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6523                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201736456                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51057                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8739524                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35327242                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2591555                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785602                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33631495                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2725497                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194919147                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10778                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1704733                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270643384                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908903519                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908903519                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102384120                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33863                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17841                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7242028                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19251772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243271                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3154934                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183844995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147742194                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278916                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60960512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186262537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1802                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83800923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763014                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29629344     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17839234     21.29%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11934849     14.24%     70.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618317      9.09%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7560942      9.02%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435564      5.29%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378569      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747523      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656581      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83800923                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084292     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203802     13.17%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259271     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121544796     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012862      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15728214     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440300      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147742194                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740559                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547406                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010474                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381111629                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244840413                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143594461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149289600                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7039643                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283337                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8739524                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1853295                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164112                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183878841                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       312063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19251772                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025010                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17824                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8054                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1084                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358486                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145160971                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790518                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581219                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988275                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580323                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197757                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710150                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143740846                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143594461                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93686480                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261689641                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.691694                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358006                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61460174                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038080                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75061399                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29761191     39.65%     39.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20445416     27.24%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8370092     11.15%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295382      5.72%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684982      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1809482      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993836      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008324      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692694      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75061399                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692694                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255250799                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376511921                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1081112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848820                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848820                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178106                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178106                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655395773                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196942522                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189163388                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84882035                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31033404                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27136418                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962108                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15592876                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14935779                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231413                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62126                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36596509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172684037                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31033404                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17167192                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35559188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9632820                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4033588                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18041243                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83848832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.370650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48289644     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763153      2.10%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3233963      3.86%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3021117      3.60%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4981689      5.94%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5179439      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1228265      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924246      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15227316     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83848832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365606                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034400                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37744459                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3898405                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34414885                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137206                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7653876                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3371454                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5656                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193201938                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7653876                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39323777                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1284505                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452080                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32956589                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2178004                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188133706                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        749120                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       871485                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249716660                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856343098                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856343098                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162753323                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86963309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22177                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10835                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5849284                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28980615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6294246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103693                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2088908                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178087698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150384794                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199093                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53272420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146358843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83848832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.793523                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28862785     34.42%     34.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15673790     18.69%     53.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13681362     16.32%     69.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8382394     10.00%     79.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8775585     10.47%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5178703      6.18%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2271377      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605707      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417129      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83848832                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590716     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189727     21.30%     87.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110214     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117929285     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184253      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10824      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25913485     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5346947      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150384794                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771692                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890657                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385708169                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231382249                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145501307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151275451                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367585                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8243528                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          942                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540684                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7653876                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         669576                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61201                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178109358                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28980615                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6294246                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10834                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200808                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147589453                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24912263                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2795340                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30128643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22314258                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5216380                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738760                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145663942                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145501307                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89407875                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218090789                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714159                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409957                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109370988                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124220832                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53889238                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967308                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76194956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630303                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.323183                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34888251     45.79%     45.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16210036     21.27%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9073710     11.91%     78.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3067674      4.03%     83.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2940248      3.86%     86.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1227324      1.61%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3292644      4.32%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953674      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4541395      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76194956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109370988                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124220832                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25490643                       # Number of memory references committed
system.switch_cpus1.commit.loads             20737081                       # Number of loads committed
system.switch_cpus1.commit.membars              10822                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19454759                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108431299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1677297                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4541395                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249763631                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363880732                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1033203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109370988                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124220832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109370988                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776093                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776093                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.288506                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.288506                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682802809                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190661223                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199201715                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21644                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84882035                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32002267                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26109934                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2135662                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13605767                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12616976                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3313044                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94060                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33169737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173852710                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32002267                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15930020                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37696002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11137532                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4714118                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16151756                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       827008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84564073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46868071     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3094293      3.66%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4624240      5.47%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3213314      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2248829      2.66%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2198098      2.60%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1334591      1.58%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2840345      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18142292     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84564073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377020                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048168                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34108983                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4948648                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35996440                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       526073                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8983923                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5390267                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208248719                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8983923                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36017016                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         514292                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1675857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34575460                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2797520                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202065254                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1168423                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       950610                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283427370                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    940630761                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    940630761                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174570041                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108857287                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36365                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17410                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8298635                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18528043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9484119                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114181                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3177688                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188321951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150475063                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298701                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62730131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191989175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84564073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779421                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915355                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30060254     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16851824     19.93%     55.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12462790     14.74%     70.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8150875      9.64%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8143574      9.63%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3947380      4.67%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3495992      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       653186      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       798198      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84564073                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         821878     71.37%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162471     14.11%     85.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167212     14.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125879689     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1900257      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17341      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14792112      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7885664      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150475063                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772755                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1151561                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386964458                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251087223                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146314377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151626624                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471838                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7184672                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2270777                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8983923                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272456                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50076                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188356705                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       650451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18528043                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9484119                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17410                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1302340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1161139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2463479                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147712827                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13821542                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2762233                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21519615                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20993401                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7698073                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740213                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146376961                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146314377                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94814362                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269402971                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723738                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351943                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101499663                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125112716                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63244180                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2152791                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75580150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655365                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28754897     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21711982     28.73%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8200600     10.85%     77.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4591974      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3905312      5.17%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1746561      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1672420      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1136193      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3860211      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75580150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101499663                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125112716                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18556709                       # Number of memory references committed
system.switch_cpus2.commit.loads             11343371                       # Number of loads committed
system.switch_cpus2.commit.membars              17342                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18152473                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112633683                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2587686                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3860211                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260076835                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385703478                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 317962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101499663                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125112716                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101499663                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836279                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836279                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195773                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195773                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663403759                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203553705                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191379000                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34684                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84882035                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31103988                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25314015                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078064                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13281256                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12268876                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3203111                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91973                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34385843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169902525                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31103988                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15471987                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35706416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10663936                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5193175                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16809407                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83836115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48129699     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1927697      2.30%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2517819      3.00%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3781947      4.51%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3675797      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2792420      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1657916      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2484672      2.96%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16868148     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83836115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366438                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.001631                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35521679                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5075353                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34420941                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       267733                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8550408                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5267176                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203270195                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8550408                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37405357                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1030288                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1304870                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32761294                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2783892                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197354844                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          961                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1203509                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       874415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          101                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275001042                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919128743                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919128743                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171032830                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103968196                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41792                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23505                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7868722                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18287396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9696002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187894                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3157674                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183438706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147773622                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       273833                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59622606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181337519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6264                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83836115                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762649                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897733                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28952684     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18489531     22.05%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11937281     14.24%     70.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8141709      9.71%     80.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7616211      9.08%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4062554      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2992293      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897786      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746066      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83836115                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726268     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        148931     14.19%     83.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174428     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122964541     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2088376      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16696      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14583878      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8120131      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147773622                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740929                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1049632                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    380706821                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243101785                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143633605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148823254                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502100                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7001204                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          856                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2462006                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8550408                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         602594                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98523                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183478367                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1256665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18287396                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9696002                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22960                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          856                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2442455                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144951354                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13732157                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2822265                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21672282                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20304171                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7940125                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.707680                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143671755                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143633605                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92288687                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259149120                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.692156                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356122                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100164933                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123106973                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60371610                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2112319                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75285707                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635197                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154436                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28851298     38.32%     38.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21714572     28.84%     67.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7998767     10.62%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4580990      6.08%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3820417      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1881789      2.50%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1870880      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799948      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3767046      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75285707                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100164933                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123106973                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18520187                       # Number of memory references committed
system.switch_cpus3.commit.loads             11286191                       # Number of loads committed
system.switch_cpus3.commit.membars              16696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17656429                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110964218                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2511900                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3767046                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           254997244                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375512047                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1045920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100164933                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123106973                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100164933                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847423                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847423                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180049                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180049                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652297493                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198383904                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187744959                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33392                       # number of misc regfile writes
system.l2.replacements                          33760                       # number of replacements
system.l2.tagsinuse                      65535.984997                       # Cycle average of tags in use
system.l2.total_refs                          1710403                       # Total number of references to valid blocks.
system.l2.sampled_refs                          99296                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.225296                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3174.346915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.997539                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5377.532623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.679145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6134.297309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.949816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2031.861489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.854792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3401.264361                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14419.125181                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.088173                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          13501.457394                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6582.053196                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          10860.477064                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.082055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.093602                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.031004                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.051899                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.220018                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.206016                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.100434                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.165718                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85018                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41678                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        45397                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  201476                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            65213                       # number of Writeback hits
system.l2.Writeback_hits::total                 65213                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41678                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29383                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        45397                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201476                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85018                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41678                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29383                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        45397                       # number of overall hits
system.l2.overall_hits::total                  201476                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10484                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12228                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6886                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33757                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10484                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6889                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33760                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10484                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12228                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4104                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6889                       # number of overall misses
system.l2.overall_misses::total                 33760                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       439019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    565671055                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       633089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    661372750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       771485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    229117190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       556865                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    365984264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1824545717                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       105829                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        105829                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       439019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    565671055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       633089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    661372750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       771485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    229117190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       556865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    366090093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1824651546                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       439019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    565671055                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       633089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    661372750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       771485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    229117190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       556865                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    366090093                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1824651546                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235233                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        65213                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             65213                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235236                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235236                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.109778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.226839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.122555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.131706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.143505                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.109778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.226839                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.122555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.131756                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143515                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.109778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.226839                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.122555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.131756                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143515                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53955.651946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42205.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54086.747628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45381.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55827.775341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42835.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53149.036306                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54049.403590                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 35276.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 35276.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53955.651946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42205.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54086.747628                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45381.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55827.775341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42835.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53141.253157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54047.735367                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53955.651946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42205.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54086.747628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45381.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55827.775341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42835.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53141.253157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54047.735367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14227                       # number of writebacks
system.l2.writebacks::total                     14227                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10484                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12228                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33757                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33760                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       380679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    505259371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       545905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    590428287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       676675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    205405963                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       482844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    325984359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1629164083                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        88521                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        88521                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       380679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    505259371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       545905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    590428287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       676675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    205405963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       482844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    326072880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1629252604                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       380679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    505259371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       545905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    590428287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       676675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    205405963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       482844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    326072880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1629252604                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.109778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.226839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.122555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.131706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.143505                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.109778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.226839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.122555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.131756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.109778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.226839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.122555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.131756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143515                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48193.377623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36393.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48284.943327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39804.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50050.185916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37141.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47340.162504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48261.518589                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        29507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29507                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48193.377623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36393.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48284.943327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39804.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50050.185916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37141.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47332.396574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48259.852014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48193.377623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36393.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48284.943327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39804.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50050.185916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37141.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47332.396574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48259.852014                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997537                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015665082                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846663.785455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15657421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15657421                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15657421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15657421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15657421                       # number of overall hits
system.cpu0.icache.overall_hits::total       15657421                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       523664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       523664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       523664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       523664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15657432                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15657432                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15657432                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15657432                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15657432                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15657432                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95502                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892006                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95758                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.926628                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486880                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513120                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11627654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11627654                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17038                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17038                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337124                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337124                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337124                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355969                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355969                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356024                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356024                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356024                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356024                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9742204021                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9742204021                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1915501                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1915501                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9744119522                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9744119522                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9744119522                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9744119522                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11983623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11983623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029705                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029705                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018079                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018079                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018079                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018079                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27368.124811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27368.124811                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34827.290909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34827.290909                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27369.277133                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27369.277133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27369.277133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27369.277133                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17997                       # number of writebacks
system.cpu0.dcache.writebacks::total            17997                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260467                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260522                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260522                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95502                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95502                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95502                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1438392999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1438392999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1438392999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1438392999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1438392999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1438392999                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15061.391374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15061.391374                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15061.391374                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15061.391374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15061.391374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15061.391374                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993904                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929507217                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714957.964945                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993904                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18041227                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18041227                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18041227                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18041227                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18041227                       # number of overall hits
system.cpu1.icache.overall_hits::total       18041227                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       740825                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       740825                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       740825                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       740825                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       740825                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       740825                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18041243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18041243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18041243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18041243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18041243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18041243                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46301.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46301.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46301.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46301.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46301.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46301.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657113                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657113                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657113                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657113                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43807.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43807.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53906                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232353696                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54162                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4289.976293                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.130354                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.869646                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828634                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171366                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22630939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22630939                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4731898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4731898                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10833                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10822                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27362837                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27362837                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27362837                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27362837                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163368                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163368                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163368                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163368                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6272483302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6272483302                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6272483302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6272483302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6272483302                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6272483302                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22794307                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22794307                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4731898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4731898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27526205                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27526205                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27526205                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27526205                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007167                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005935                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005935                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005935                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005935                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38394.809889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38394.809889                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38394.809889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38394.809889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38394.809889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38394.809889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14118                       # number of writebacks
system.cpu1.dcache.writebacks::total            14118                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109462                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109462                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109462                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53906                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53906                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53906                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53906                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1027072480                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1027072480                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1027072480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1027072480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1027072480                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1027072480                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19053.027121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19053.027121                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19053.027121                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19053.027121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19053.027121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19053.027121                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.009975                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022502302                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208428.298056                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.009975                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740401                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16151737                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16151737                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16151737                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16151737                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16151737                       # number of overall hits
system.cpu2.icache.overall_hits::total       16151737                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       983835                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       983835                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       983835                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       983835                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       983835                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       983835                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16151756                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16151756                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16151756                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16151756                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16151756                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16151756                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51780.789474                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51780.789474                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51780.789474                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51780.789474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51780.789474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51780.789474                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       830352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       830352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       830352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       830352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       830352                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       830352                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48844.235294                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48844.235294                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48844.235294                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48844.235294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48844.235294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48844.235294                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33487                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164873246                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33743                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4886.146638                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.005981                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.994019                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902367                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097633                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10519169                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10519169                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7178655                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7178655                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17378                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17378                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17342                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17342                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17697824                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17697824                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17697824                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17697824                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68979                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68979                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68979                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68979                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68979                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68979                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1821691708                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1821691708                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1821691708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1821691708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1821691708                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1821691708                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10588148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10588148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7178655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7178655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17766803                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17766803                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17766803                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17766803                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006515                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006515                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003882                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003882                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003882                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003882                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26409.366735                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26409.366735                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26409.366735                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26409.366735                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26409.366735                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26409.366735                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8543                       # number of writebacks
system.cpu2.dcache.writebacks::total             8543                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35492                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35492                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35492                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35492                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35492                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33487                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33487                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33487                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33487                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33487                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33487                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    505534948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    505534948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    505534948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    505534948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    505534948                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    505534948                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15096.453788                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15096.453788                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15096.453788                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15096.453788                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15096.453788                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15096.453788                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997058                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020032812                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056517.766129                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997058                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16809391                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16809391                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16809391                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16809391                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16809391                       # number of overall hits
system.cpu3.icache.overall_hits::total       16809391                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       751198                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       751198                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       751198                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       751198                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       751198                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       751198                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16809407                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16809407                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16809407                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16809407                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16809407                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16809407                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46949.875000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46949.875000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46949.875000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46949.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46949.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46949.875000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       582351                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       582351                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       582351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       582351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       582351                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       582351                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44796.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44796.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52286                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174146047                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52542                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3314.416029                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.217314                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.782686                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911005                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088995                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10445969                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10445969                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7196605                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7196605                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17616                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17616                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17642574                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17642574                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17642574                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17642574                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133161                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133161                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2992                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2992                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136153                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136153                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136153                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136153                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4126184158                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4126184158                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    175765701                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    175765701                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4301949859                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4301949859                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4301949859                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4301949859                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10579130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10579130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7199597                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7199597                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17778727                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17778727                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17778727                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17778727                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012587                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012587                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007658                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007658                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007658                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007658                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30986.431147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30986.431147                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58745.220922                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58745.220922                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31596.438264                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31596.438264                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31596.438264                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31596.438264                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       458139                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 26949.352941                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24555                       # number of writebacks
system.cpu3.dcache.writebacks::total            24555                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80878                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80878                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2989                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2989                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        83867                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        83867                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        83867                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        83867                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52283                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52283                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52286                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52286                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52286                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52286                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    806243811                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    806243811                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       108829                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       108829                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    806352640                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    806352640                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    806352640                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    806352640                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15420.764130                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15420.764130                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 36276.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36276.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15421.960754                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15421.960754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15421.960754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15421.960754                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
