/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p81v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssgnp0p81v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p81v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 29277.400000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.800142, 0.804342, 0.811797, 0.829752, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.800142, 0.804342, 0.811797, 0.829752, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.720128, 0.723908, 0.730617, 0.746777, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.720128, 0.723908, 0.730617, 0.746777, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018051" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.020205" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.800142, 0.804342, 0.811797, 0.829752, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.800142, 0.804342, 0.811797, 0.829752, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.720128, 0.723908, 0.730617, 0.746777, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.720128, 0.723908, 0.730617, 0.746777, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018051" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.020205" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004684, 0.004684, 0.004684, 0.004684, 0.004684" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004684, 0.004684, 0.004684, 0.004684, 0.004684" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.399840, 0.418120, 0.437220, 0.475220, 0.550530",\
              "0.408300, 0.426580, 0.445680, 0.483680, 0.558990",\
              "0.417220, 0.435500, 0.454600, 0.492600, 0.567910",\
              "0.427210, 0.445490, 0.464590, 0.502590, 0.577900",\
              "0.437180, 0.455460, 0.474560, 0.512560, 0.587870"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.399840, 0.418120, 0.437220, 0.475220, 0.550530",\
              "0.408300, 0.426580, 0.445680, 0.483680, 0.558990",\
              "0.417220, 0.435500, 0.454600, 0.492600, 0.567910",\
              "0.427210, 0.445490, 0.464590, 0.502590, 0.577900",\
              "0.437180, 0.455460, 0.474560, 0.512560, 0.587870"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964",\
              "0.011675, 0.043064, 0.081665, 0.160226, 0.317964"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.480816, 0.500241, 0.520821, 0.561666, 0.642831",\
              "0.490686, 0.510111, 0.530691, 0.571536, 0.652701",\
              "0.500766, 0.520191, 0.540771, 0.581616, 0.662781",\
              "0.512316, 0.531741, 0.552321, 0.593166, 0.674331",\
              "0.523866, 0.543291, 0.563871, 0.604716, 0.685881"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.480816, 0.500241, 0.520821, 0.561666, 0.642831",\
              "0.490686, 0.510111, 0.530691, 0.571536, 0.652701",\
              "0.500766, 0.520191, 0.540771, 0.581616, 0.662781",\
              "0.512316, 0.531741, 0.552321, 0.593166, 0.674331",\
              "0.523866, 0.543291, 0.563871, 0.604716, 0.685881"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072",\
              "0.012191, 0.045325, 0.086837, 0.170898, 0.340072"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035607 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.139881, 0.150591, 0.162036, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.276948, 0.291753, 0.304773, 0.322098, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.800142, 0.804342, 0.811797, 0.829752, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.800142, 0.804342, 0.811797, 0.829752, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.884266" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.074592" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.103403" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.075826" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.466176" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.075847" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.784790" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.075836" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.044596" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001650 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.024140" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025569" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.204771, 0.217979, 0.233371, 0.256875, 0.290883",\
              "0.205291, 0.218499, 0.233891, 0.257395, 0.291403",\
              "0.204875, 0.218083, 0.233475, 0.256979, 0.290987",\
              "0.204355, 0.217563, 0.232955, 0.256459, 0.290467",\
              "0.203835, 0.217043, 0.232435, 0.255939, 0.289947"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.204771, 0.217979, 0.233371, 0.256875, 0.290883",\
              "0.205291, 0.218499, 0.233891, 0.257395, 0.291403",\
              "0.204875, 0.218083, 0.233475, 0.256979, 0.290987",\
              "0.204355, 0.217563, 0.232955, 0.256459, 0.290467",\
              "0.203835, 0.217043, 0.232435, 0.255939, 0.289947"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.110760, 0.100460, 0.091860, 0.080460, 0.066560",\
              "0.123860, 0.113560, 0.104960, 0.093560, 0.079660",\
              "0.136360, 0.126060, 0.117460, 0.106060, 0.092160",\
              "0.152960, 0.142660, 0.134060, 0.122660, 0.108760",\
              "0.175060, 0.164760, 0.156160, 0.144760, 0.130860"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.110760, 0.100460, 0.091860, 0.080460, 0.066560",\
              "0.123860, 0.113560, 0.104960, 0.093560, 0.079660",\
              "0.136360, 0.126060, 0.117460, 0.106060, 0.092160",\
              "0.152960, 0.142660, 0.134060, 0.122660, 0.108760",\
              "0.175060, 0.164760, 0.156160, 0.144760, 0.130860"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001410 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018051" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.020205" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.176088, 0.186904, 0.200736, 0.222264, 0.252008",\
              "0.176400, 0.187216, 0.201048, 0.222576, 0.252320",\
              "0.176192, 0.187008, 0.200840, 0.222368, 0.252112",\
              "0.175464, 0.186280, 0.200112, 0.221640, 0.251384",\
              "0.175048, 0.185864, 0.199696, 0.221224, 0.250968"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.176088, 0.186904, 0.200736, 0.222264, 0.252008",\
              "0.176400, 0.187216, 0.201048, 0.222576, 0.252320",\
              "0.176192, 0.187008, 0.200840, 0.222368, 0.252112",\
              "0.175464, 0.186280, 0.200112, 0.221640, 0.251384",\
              "0.175048, 0.185864, 0.199696, 0.221224, 0.250968"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124260, 0.113960, 0.103060, 0.087660, 0.069560",\
              "0.138560, 0.128260, 0.117360, 0.101960, 0.083860",\
              "0.151260, 0.140960, 0.130060, 0.114660, 0.096560",\
              "0.165960, 0.155660, 0.144760, 0.129360, 0.111260",\
              "0.178860, 0.168560, 0.157660, 0.142260, 0.124160"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124260, 0.113960, 0.103060, 0.087660, 0.069560",\
              "0.138560, 0.128260, 0.117360, 0.101960, 0.083860",\
              "0.151260, 0.140960, 0.130060, 0.114660, 0.096560",\
              "0.165960, 0.155660, 0.144760, 0.129360, 0.111260",\
              "0.178860, 0.168560, 0.157660, 0.142260, 0.124160"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001424 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007226" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007404" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158491, 0.169515, 0.184595, 0.206123, 0.238051",\
              "0.158699, 0.169723, 0.184803, 0.206331, 0.238259",\
              "0.158491, 0.169515, 0.184595, 0.206123, 0.238051",\
              "0.157867, 0.168891, 0.183971, 0.205499, 0.237427",\
              "0.157763, 0.168787, 0.183867, 0.205395, 0.237323"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158491, 0.169515, 0.184595, 0.206123, 0.238051",\
              "0.158699, 0.169723, 0.184803, 0.206331, 0.238259",\
              "0.158491, 0.169515, 0.184595, 0.206123, 0.238051",\
              "0.157867, 0.168891, 0.183971, 0.205499, 0.237427",\
              "0.157763, 0.168787, 0.183867, 0.205395, 0.237323"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131080, 0.122380, 0.114480, 0.102980, 0.089080",\
              "0.144980, 0.136280, 0.128380, 0.116880, 0.102980",\
              "0.157580, 0.148880, 0.140980, 0.129480, 0.115580",\
              "0.172080, 0.163380, 0.155480, 0.143980, 0.130080",\
              "0.185580, 0.176880, 0.168980, 0.157480, 0.143580"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131080, 0.122380, 0.114480, 0.102980, 0.089080",\
              "0.144980, 0.136280, 0.128380, 0.116880, 0.102980",\
              "0.157580, 0.148880, 0.140980, 0.129480, 0.115580",\
              "0.172080, 0.163380, 0.155480, 0.143980, 0.130080",\
              "0.185580, 0.176880, 0.168980, 0.157480, 0.143580"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000847 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003481" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003930" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128456, 0.140520, 0.156120, 0.180040, 0.215088",\
              "0.124816, 0.136880, 0.152480, 0.176400, 0.211448",\
              "0.123984, 0.136048, 0.151648, 0.175568, 0.210616",\
              "0.132408, 0.144472, 0.160072, 0.183992, 0.219040",\
              "0.162984, 0.175048, 0.190648, 0.214568, 0.249616"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128456, 0.140520, 0.156120, 0.180040, 0.215088",\
              "0.124816, 0.136880, 0.152480, 0.176400, 0.211448",\
              "0.123984, 0.136048, 0.151648, 0.175568, 0.210616",\
              "0.132408, 0.144472, 0.160072, 0.183992, 0.219040",\
              "0.162984, 0.175048, 0.190648, 0.214568, 0.249616"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.119800, 0.119300, 0.120300, 0.128300, 0.155300",\
              "0.135500, 0.135000, 0.136000, 0.144000, 0.171000",\
              "0.151500, 0.151000, 0.152000, 0.160000, 0.187000",\
              "0.172500, 0.172000, 0.173000, 0.181000, 0.208000",\
              "0.198800, 0.198300, 0.199300, 0.207300, 0.234300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119800, 0.119300, 0.120300, 0.128300, 0.155300",\
              "0.135500, 0.135000, 0.136000, 0.144000, 0.171000",\
              "0.151500, 0.151000, 0.152000, 0.160000, 0.187000",\
              "0.172500, 0.172000, 0.173000, 0.181000, 0.208000",\
              "0.198800, 0.198300, 0.199300, 0.207300, 0.234300"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000846 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003772" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004546" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128456, 0.140520, 0.156120, 0.180040, 0.215088",\
              "0.124816, 0.136880, 0.152480, 0.176400, 0.211448",\
              "0.123984, 0.136048, 0.151648, 0.175568, 0.210616",\
              "0.132408, 0.144472, 0.160072, 0.183992, 0.219040",\
              "0.162984, 0.175048, 0.190648, 0.214568, 0.249616"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128456, 0.140520, 0.156120, 0.180040, 0.215088",\
              "0.124816, 0.136880, 0.152480, 0.176400, 0.211448",\
              "0.123984, 0.136048, 0.151648, 0.175568, 0.210616",\
              "0.132408, 0.144472, 0.160072, 0.183992, 0.219040",\
              "0.162984, 0.175048, 0.190648, 0.214568, 0.249616"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.119800, 0.119300, 0.120300, 0.128300, 0.155300",\
              "0.135500, 0.135000, 0.136000, 0.144000, 0.171000",\
              "0.151500, 0.151000, 0.152000, 0.160000, 0.187000",\
              "0.172500, 0.172000, 0.173000, 0.181000, 0.208000",\
              "0.198800, 0.198300, 0.199300, 0.207300, 0.234300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119800, 0.119300, 0.120300, 0.128300, 0.155300",\
              "0.135500, 0.135000, 0.136000, 0.144000, 0.171000",\
              "0.151500, 0.151000, 0.152000, 0.160000, 0.187000",\
              "0.172500, 0.172000, 0.173000, 0.181000, 0.208000",\
              "0.198800, 0.198300, 0.199300, 0.207300, 0.234300"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 53.683560 ;
    }
}
}
