Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Fri Sep 15 15:29:01 2017
| Host             : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file lab5_gcd_power_routed.rpt -pb lab5_gcd_power_summary_routed.pb -rpx lab5_gcd_power_routed.rpx
| Design           : lab5_gcd
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.108 |
| Dynamic (W)              | 0.036 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.003 |      482 |       --- |             --- |
|   LUT as Logic |     0.003 |      276 |     20800 |            1.33 |
|   Register     |    <0.001 |      102 |     41600 |            0.25 |
|   CARRY4       |    <0.001 |        5 |      8150 |            0.06 |
|   Others       |     0.000 |       94 |       --- |             --- |
| Signals        |     0.003 |      322 |       --- |             --- |
| I/O            |     0.029 |       33 |       106 |           31.13 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.108 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.008 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| lab5_gcd      |     0.036 |
|   XLXI_10     |    <0.001 |
|     XLXI_17   |    <0.001 |
|     XLXI_19   |    <0.001 |
|     XLXI_21   |    <0.001 |
|     XLXI_23   |    <0.001 |
|     XLXI_25   |    <0.001 |
|     XLXI_27   |    <0.001 |
|     XLXI_29   |    <0.001 |
|     XLXI_31   |    <0.001 |
|     XLXI_33   |    <0.001 |
|     XLXI_35   |    <0.001 |
|     XLXI_37   |    <0.001 |
|     XLXI_39   |    <0.001 |
|     XLXI_41   |    <0.001 |
|     XLXI_43   |    <0.001 |
|     XLXI_45   |    <0.001 |
|     XLXI_47   |    <0.001 |
|   XLXI_14     |     0.001 |
|     XLXI_1    |    <0.001 |
|     XLXI_3    |    <0.001 |
|     XLXI_4    |    <0.001 |
|     XLXI_5    |    <0.001 |
|       XLXI_10 |    <0.001 |
|     XLXI_6    |    <0.001 |
|     XLXI_7    |    <0.001 |
|     XLXI_8    |    <0.001 |
|       XLXI_8  |    <0.001 |
|   XLXI_4      |    <0.001 |
|   XLXI_5      |    <0.001 |
|     XLXI_1    |    <0.001 |
|     XLXI_2    |    <0.001 |
|   XLXI_90     |    <0.001 |
|     XLXI_17   |    <0.001 |
|     XLXI_19   |    <0.001 |
|     XLXI_21   |    <0.001 |
|     XLXI_23   |    <0.001 |
|     XLXI_25   |    <0.001 |
|     XLXI_27   |    <0.001 |
|     XLXI_29   |    <0.001 |
|     XLXI_31   |    <0.001 |
|     XLXI_33   |    <0.001 |
|     XLXI_35   |    <0.001 |
|     XLXI_37   |    <0.001 |
|     XLXI_39   |    <0.001 |
|     XLXI_41   |    <0.001 |
|     XLXI_43   |    <0.001 |
|     XLXI_45   |    <0.001 |
|     XLXI_47   |    <0.001 |
|     XLXI_49   |    <0.001 |
|     XLXI_51   |    <0.001 |
|     XLXI_53   |    <0.001 |
|     XLXI_55   |    <0.001 |
|     XLXI_57   |    <0.001 |
|     XLXI_59   |    <0.001 |
|     XLXI_61   |    <0.001 |
|     XLXI_63   |    <0.001 |
|     XLXI_65   |    <0.001 |
|     XLXI_67   |    <0.001 |
|     XLXI_69   |    <0.001 |
+---------------+-----------+


