
---------- Begin Simulation Statistics ----------
final_tick                                42592636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74752                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685120                       # Number of bytes of host memory used
host_op_rate                                   106121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.78                       # Real time elapsed on the host
host_tick_rate                              318385861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      14196517                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042593                       # Number of seconds simulated
sim_ticks                                 42592636000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.533816                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561739                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564370                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               925                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            561000                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             136                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              123                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567806                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2299                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      14196517                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.259263                       # CPI: cycles per instruction
system.cpu.discardedOps                          2861                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4891001                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075533                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166777                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26273163                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234782                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         42592636                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650230     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073890     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357783     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196517                       # Class of committed instruction
system.cpu.tickCycles                        16319473                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       256435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        521468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          229                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       312323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       626076                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            420                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                555                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256299                       # Transaction distribution
system.membus.trans_dist::CleanEvict              136                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264478                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           555                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       786501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 786501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33365248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33365248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265033                       # Request fanout histogram
system.membus.respLayer1.occupancy         1394954500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1546664000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             48072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       544371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           265681                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          265681                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47641                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       938942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                939829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38489216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38518400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          256855                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16403136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           570608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033706                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 569959     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    649      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             570608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1202270000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         939971994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1293999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48689                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48714                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data               48689                       # number of overall hits
system.l2.overall_hits::total                   48714                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264633                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265039                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            264633                       # number of overall misses
system.l2.overall_misses::total                265039                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26372616000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26412883000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26372616000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26412883000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           313322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               313753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          313322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              313753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844604                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844604                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99179.802956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99657.321649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99656.590162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99179.802956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99657.321649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99656.590162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              256299                       # number of writebacks
system.l2.writebacks::total                    256299                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265033                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32064000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21079651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21111715000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32064000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21079651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21111715000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.844719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.844719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79170.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79657.674169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79656.929514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79170.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79657.674169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79656.929514                       # average overall mshr miss latency
system.l2.replacements                         256855                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       288072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           288072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       288072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       288072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           25                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               25                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           25                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          264478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264478                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26356764000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26356764000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        265681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            265681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99655.789896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99655.789896                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21067204000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21067204000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79655.789896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79655.789896                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99179.802956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99179.802956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32064000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32064000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79170.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79170.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         47486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        47641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102270.967742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102270.967742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12447000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12447000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        82980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82980                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7048.614045                       # Cycle average of tags in use
system.l2.tags.total_refs                      625841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.361245                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.140683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        67.778662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6979.694700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.852014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.860427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          658                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1516741                       # Number of tag accesses
system.l2.tags.data_accesses                  1516741                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16936192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16962112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16403136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16403136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       256299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            608556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         397631929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             398240485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       608556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           608556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      385116714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            385116714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      385116714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           608556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        397631929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            783357198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015033486500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16017                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16017                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              781267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240263                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256299                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256299                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15944                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2556002000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7525277000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9644.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28394.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238208                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256299                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    786.043163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   652.956236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.100952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2988      7.04%      7.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          672      1.58%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1541      3.63%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4563     10.75%     23.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2260      5.32%     28.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3145      7.41%     35.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1347      3.17%     38.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1304      3.07%     41.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24624     58.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.546170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.061825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.526009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16008     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16017                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.015803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16016     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16017                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16961792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16401536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16962112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16403136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       398.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       385.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    398.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    385.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42592583000                       # Total gap between requests
system.mem_ctrls.avgGap                      81699.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16935872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16401536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 608555.901541289873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 397624415.638421595097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 385079148.423685252666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       256299                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11274750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7514002250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 907563251500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27838.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28394.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3541033.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            151796400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             80677905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           944550600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          667502280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3362080800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9173285880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8630700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23010593865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.248175                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22210420250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1422200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18960015750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            151260900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80397075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           947749320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          670248000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3362080800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9173559480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8630469600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23015765175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.369588                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22209124000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1422200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18961312000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1870648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1870648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1870648                       # number of overall hits
system.cpu.icache.overall_hits::total         1870648                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          431                       # number of overall misses
system.cpu.icache.overall_misses::total           431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42986000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42986000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42986000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42986000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1871079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1871079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1871079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1871079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99735.498840                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99735.498840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99735.498840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99735.498840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42124000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42124000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97735.498840                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97735.498840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97735.498840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97735.498840                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1870648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1870648                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1871079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1871079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99735.498840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99735.498840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42124000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42124000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97735.498840                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97735.498840                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           395.495133                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1871079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4341.250580                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   395.495133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.193113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.193113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.198242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1871510                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1871510                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5817448                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5817448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5817478                       # number of overall hits
system.cpu.dcache.overall_hits::total         5817478                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       575300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         575300                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       575327                       # number of overall misses
system.cpu.dcache.overall_misses::total        575327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  57430879998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57430879998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  57430879998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57430879998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392748                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392748                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392805                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.089993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.089993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.089996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.089996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99827.707280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99827.707280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99823.022382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99823.022382                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       288072                       # number of writebacks
system.cpu.dcache.writebacks::total            288072                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       262002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       262002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       262002                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       262002                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       313298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       313298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       313322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       313322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29147440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29147440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29150351000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29150351000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.049012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049012                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93034.235776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93034.235776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93036.400253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93036.400253                       # average overall mshr miss latency
system.cpu.dcache.replacements                 312298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1987424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1987424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        47644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         47644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2058870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2058870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43213.626060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43213.626060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        47617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1961837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1961837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41200.348615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41200.348615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3830024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3830024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       527656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       527656                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55372009998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55372009998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.121086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.121086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104939.600797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104939.600797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       261975                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       261975                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       265681                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       265681                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27185603000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27185603000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102324.227175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102324.227175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2911000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2911000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121291.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121291.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.723273                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6130840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            313322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.567218                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.723273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6706167                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6706167                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  42592636000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
