
cube_IDE_DEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006250  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a8  08006438  08006438  00007438  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ce0  08006ce0  000086c8  2**0
                  CONTENTS
  4 .ARM          00000008  08006ce0  08006ce0  00007ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ce8  08006ce8  000086c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ce8  08006ce8  00007ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006cec  08006cec  00007cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006c8  20000000  08006cf0  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042e0  200006c8  080073b8  000086c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200049a8  080073b8  000089a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000086c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000daad  00000000  00000000  000086f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002951  00000000  00000000  0001619e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  00018af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a39  00000000  00000000  00019828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b410  00000000  00000000  0001a261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000126a7  00000000  00000000  00035671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095836  00000000  00000000  00047d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd54e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bdc  00000000  00000000  000dd594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000e1170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006c8 	.word	0x200006c8
 8000204:	00000000 	.word	0x00000000
 8000208:	08006420 	.word	0x08006420

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200006cc 	.word	0x200006cc
 8000224:	08006420 	.word	0x08006420

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2f>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b18:	bf24      	itt	cs
 8000b1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b22:	d90d      	bls.n	8000b40 <__aeabi_d2f+0x30>
 8000b24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b38:	bf08      	it	eq
 8000b3a:	f020 0001 	biceq.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b44:	d121      	bne.n	8000b8a <__aeabi_d2f+0x7a>
 8000b46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b4a:	bfbc      	itt	lt
 8000b4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	4770      	bxlt	lr
 8000b52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5a:	f1c2 0218 	rsb	r2, r2, #24
 8000b5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b66:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6a:	bf18      	it	ne
 8000b6c:	f040 0001 	orrne.w	r0, r0, #1
 8000b70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b7c:	ea40 000c 	orr.w	r0, r0, ip
 8000b80:	fa23 f302 	lsr.w	r3, r3, r2
 8000b84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b88:	e7cc      	b.n	8000b24 <__aeabi_d2f+0x14>
 8000b8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8e:	d107      	bne.n	8000ba0 <__aeabi_d2f+0x90>
 8000b90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b94:	bf1e      	ittt	ne
 8000b96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9e:	4770      	bxne	lr
 8000ba0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_frsub>:
 8000bb0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bb4:	e002      	b.n	8000bbc <__addsf3>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_fsub>:
 8000bb8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bbc <__addsf3>:
 8000bbc:	0042      	lsls	r2, r0, #1
 8000bbe:	bf1f      	itttt	ne
 8000bc0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc4:	ea92 0f03 	teqne	r2, r3
 8000bc8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bcc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bd0:	d06a      	beq.n	8000ca8 <__addsf3+0xec>
 8000bd2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bd6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bda:	bfc1      	itttt	gt
 8000bdc:	18d2      	addgt	r2, r2, r3
 8000bde:	4041      	eorgt	r1, r0
 8000be0:	4048      	eorgt	r0, r1
 8000be2:	4041      	eorgt	r1, r0
 8000be4:	bfb8      	it	lt
 8000be6:	425b      	neglt	r3, r3
 8000be8:	2b19      	cmp	r3, #25
 8000bea:	bf88      	it	hi
 8000bec:	4770      	bxhi	lr
 8000bee:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4240      	negne	r0, r0
 8000bfe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c02:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c06:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c0a:	bf18      	it	ne
 8000c0c:	4249      	negne	r1, r1
 8000c0e:	ea92 0f03 	teq	r2, r3
 8000c12:	d03f      	beq.n	8000c94 <__addsf3+0xd8>
 8000c14:	f1a2 0201 	sub.w	r2, r2, #1
 8000c18:	fa41 fc03 	asr.w	ip, r1, r3
 8000c1c:	eb10 000c 	adds.w	r0, r0, ip
 8000c20:	f1c3 0320 	rsb	r3, r3, #32
 8000c24:	fa01 f103 	lsl.w	r1, r1, r3
 8000c28:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c2c:	d502      	bpl.n	8000c34 <__addsf3+0x78>
 8000c2e:	4249      	negs	r1, r1
 8000c30:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c34:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c38:	d313      	bcc.n	8000c62 <__addsf3+0xa6>
 8000c3a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c3e:	d306      	bcc.n	8000c4e <__addsf3+0x92>
 8000c40:	0840      	lsrs	r0, r0, #1
 8000c42:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c46:	f102 0201 	add.w	r2, r2, #1
 8000c4a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c4c:	d251      	bcs.n	8000cf2 <__addsf3+0x136>
 8000c4e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c56:	bf08      	it	eq
 8000c58:	f020 0001 	biceq.w	r0, r0, #1
 8000c5c:	ea40 0003 	orr.w	r0, r0, r3
 8000c60:	4770      	bx	lr
 8000c62:	0049      	lsls	r1, r1, #1
 8000c64:	eb40 0000 	adc.w	r0, r0, r0
 8000c68:	3a01      	subs	r2, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c70:	d2ed      	bcs.n	8000c4e <__addsf3+0x92>
 8000c72:	fab0 fc80 	clz	ip, r0
 8000c76:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c7a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c7e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c82:	bfaa      	itet	ge
 8000c84:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c88:	4252      	neglt	r2, r2
 8000c8a:	4318      	orrge	r0, r3
 8000c8c:	bfbc      	itt	lt
 8000c8e:	40d0      	lsrlt	r0, r2
 8000c90:	4318      	orrlt	r0, r3
 8000c92:	4770      	bx	lr
 8000c94:	f092 0f00 	teq	r2, #0
 8000c98:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c9c:	bf06      	itte	eq
 8000c9e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	3201      	addeq	r2, #1
 8000ca4:	3b01      	subne	r3, #1
 8000ca6:	e7b5      	b.n	8000c14 <__addsf3+0x58>
 8000ca8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cb0:	bf18      	it	ne
 8000cb2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb6:	d021      	beq.n	8000cfc <__addsf3+0x140>
 8000cb8:	ea92 0f03 	teq	r2, r3
 8000cbc:	d004      	beq.n	8000cc8 <__addsf3+0x10c>
 8000cbe:	f092 0f00 	teq	r2, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	4608      	moveq	r0, r1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea90 0f01 	teq	r0, r1
 8000ccc:	bf1c      	itt	ne
 8000cce:	2000      	movne	r0, #0
 8000cd0:	4770      	bxne	lr
 8000cd2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cd6:	d104      	bne.n	8000ce2 <__addsf3+0x126>
 8000cd8:	0040      	lsls	r0, r0, #1
 8000cda:	bf28      	it	cs
 8000cdc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ce0:	4770      	bx	lr
 8000ce2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ce6:	bf3c      	itt	cc
 8000ce8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cec:	4770      	bxcc	lr
 8000cee:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cf2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cf6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cfa:	4770      	bx	lr
 8000cfc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d00:	bf16      	itet	ne
 8000d02:	4608      	movne	r0, r1
 8000d04:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d08:	4601      	movne	r1, r0
 8000d0a:	0242      	lsls	r2, r0, #9
 8000d0c:	bf06      	itte	eq
 8000d0e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d12:	ea90 0f01 	teqeq	r0, r1
 8000d16:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d1a:	4770      	bx	lr

08000d1c <__aeabi_ui2f>:
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e004      	b.n	8000d2c <__aeabi_i2f+0x8>
 8000d22:	bf00      	nop

08000d24 <__aeabi_i2f>:
 8000d24:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d28:	bf48      	it	mi
 8000d2a:	4240      	negmi	r0, r0
 8000d2c:	ea5f 0c00 	movs.w	ip, r0
 8000d30:	bf08      	it	eq
 8000d32:	4770      	bxeq	lr
 8000d34:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d38:	4601      	mov	r1, r0
 8000d3a:	f04f 0000 	mov.w	r0, #0
 8000d3e:	e01c      	b.n	8000d7a <__aeabi_l2f+0x2a>

08000d40 <__aeabi_ul2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	e00a      	b.n	8000d64 <__aeabi_l2f+0x14>
 8000d4e:	bf00      	nop

08000d50 <__aeabi_l2f>:
 8000d50:	ea50 0201 	orrs.w	r2, r0, r1
 8000d54:	bf08      	it	eq
 8000d56:	4770      	bxeq	lr
 8000d58:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d5c:	d502      	bpl.n	8000d64 <__aeabi_l2f+0x14>
 8000d5e:	4240      	negs	r0, r0
 8000d60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d64:	ea5f 0c01 	movs.w	ip, r1
 8000d68:	bf02      	ittt	eq
 8000d6a:	4684      	moveq	ip, r0
 8000d6c:	4601      	moveq	r1, r0
 8000d6e:	2000      	moveq	r0, #0
 8000d70:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d74:	bf08      	it	eq
 8000d76:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d7a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d7e:	fabc f28c 	clz	r2, ip
 8000d82:	3a08      	subs	r2, #8
 8000d84:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d88:	db10      	blt.n	8000dac <__aeabi_l2f+0x5c>
 8000d8a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8e:	4463      	add	r3, ip
 8000d90:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d94:	f1c2 0220 	rsb	r2, r2, #32
 8000d98:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000da0:	eb43 0002 	adc.w	r0, r3, r2
 8000da4:	bf08      	it	eq
 8000da6:	f020 0001 	biceq.w	r0, r0, #1
 8000daa:	4770      	bx	lr
 8000dac:	f102 0220 	add.w	r2, r2, #32
 8000db0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dbc:	fa21 f202 	lsr.w	r2, r1, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dca:	4770      	bx	lr

08000dcc <__aeabi_fmul>:
 8000dcc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd4:	bf1e      	ittt	ne
 8000dd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dda:	ea92 0f0c 	teqne	r2, ip
 8000dde:	ea93 0f0c 	teqne	r3, ip
 8000de2:	d06f      	beq.n	8000ec4 <__aeabi_fmul+0xf8>
 8000de4:	441a      	add	r2, r3
 8000de6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dea:	0240      	lsls	r0, r0, #9
 8000dec:	bf18      	it	ne
 8000dee:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000df2:	d01e      	beq.n	8000e32 <__aeabi_fmul+0x66>
 8000df4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000df8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dfc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e00:	fba0 3101 	umull	r3, r1, r0, r1
 8000e04:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e08:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e0c:	bf3e      	ittt	cc
 8000e0e:	0049      	lslcc	r1, r1, #1
 8000e10:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e14:	005b      	lslcc	r3, r3, #1
 8000e16:	ea40 0001 	orr.w	r0, r0, r1
 8000e1a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e1e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e20:	d81d      	bhi.n	8000e5e <__aeabi_fmul+0x92>
 8000e22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e2a:	bf08      	it	eq
 8000e2c:	f020 0001 	biceq.w	r0, r0, #1
 8000e30:	4770      	bx	lr
 8000e32:	f090 0f00 	teq	r0, #0
 8000e36:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e3a:	bf08      	it	eq
 8000e3c:	0249      	lsleq	r1, r1, #9
 8000e3e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e42:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e46:	3a7f      	subs	r2, #127	@ 0x7f
 8000e48:	bfc2      	ittt	gt
 8000e4a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e4e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e52:	4770      	bxgt	lr
 8000e54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	3a01      	subs	r2, #1
 8000e5e:	dc5d      	bgt.n	8000f1c <__aeabi_fmul+0x150>
 8000e60:	f112 0f19 	cmn.w	r2, #25
 8000e64:	bfdc      	itt	le
 8000e66:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e6a:	4770      	bxle	lr
 8000e6c:	f1c2 0200 	rsb	r2, r2, #0
 8000e70:	0041      	lsls	r1, r0, #1
 8000e72:	fa21 f102 	lsr.w	r1, r1, r2
 8000e76:	f1c2 0220 	rsb	r2, r2, #32
 8000e7a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e82:	f140 0000 	adc.w	r0, r0, #0
 8000e86:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e8a:	bf08      	it	eq
 8000e8c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e90:	4770      	bx	lr
 8000e92:	f092 0f00 	teq	r2, #0
 8000e96:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e9a:	bf02      	ittt	eq
 8000e9c:	0040      	lsleq	r0, r0, #1
 8000e9e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ea2:	3a01      	subeq	r2, #1
 8000ea4:	d0f9      	beq.n	8000e9a <__aeabi_fmul+0xce>
 8000ea6:	ea40 000c 	orr.w	r0, r0, ip
 8000eaa:	f093 0f00 	teq	r3, #0
 8000eae:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0049      	lsleq	r1, r1, #1
 8000eb6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eba:	3b01      	subeq	r3, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fmul+0xe6>
 8000ebe:	ea41 010c 	orr.w	r1, r1, ip
 8000ec2:	e78f      	b.n	8000de4 <__aeabi_fmul+0x18>
 8000ec4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec8:	ea92 0f0c 	teq	r2, ip
 8000ecc:	bf18      	it	ne
 8000ece:	ea93 0f0c 	teqne	r3, ip
 8000ed2:	d00a      	beq.n	8000eea <__aeabi_fmul+0x11e>
 8000ed4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ed8:	bf18      	it	ne
 8000eda:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ede:	d1d8      	bne.n	8000e92 <__aeabi_fmul+0xc6>
 8000ee0:	ea80 0001 	eor.w	r0, r0, r1
 8000ee4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ee8:	4770      	bx	lr
 8000eea:	f090 0f00 	teq	r0, #0
 8000eee:	bf17      	itett	ne
 8000ef0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ef4:	4608      	moveq	r0, r1
 8000ef6:	f091 0f00 	teqne	r1, #0
 8000efa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000efe:	d014      	beq.n	8000f2a <__aeabi_fmul+0x15e>
 8000f00:	ea92 0f0c 	teq	r2, ip
 8000f04:	d101      	bne.n	8000f0a <__aeabi_fmul+0x13e>
 8000f06:	0242      	lsls	r2, r0, #9
 8000f08:	d10f      	bne.n	8000f2a <__aeabi_fmul+0x15e>
 8000f0a:	ea93 0f0c 	teq	r3, ip
 8000f0e:	d103      	bne.n	8000f18 <__aeabi_fmul+0x14c>
 8000f10:	024b      	lsls	r3, r1, #9
 8000f12:	bf18      	it	ne
 8000f14:	4608      	movne	r0, r1
 8000f16:	d108      	bne.n	8000f2a <__aeabi_fmul+0x15e>
 8000f18:	ea80 0001 	eor.w	r0, r0, r1
 8000f1c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f28:	4770      	bx	lr
 8000f2a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f2e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f32:	4770      	bx	lr

08000f34 <__aeabi_fdiv>:
 8000f34:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f3c:	bf1e      	ittt	ne
 8000f3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f42:	ea92 0f0c 	teqne	r2, ip
 8000f46:	ea93 0f0c 	teqne	r3, ip
 8000f4a:	d069      	beq.n	8001020 <__aeabi_fdiv+0xec>
 8000f4c:	eba2 0203 	sub.w	r2, r2, r3
 8000f50:	ea80 0c01 	eor.w	ip, r0, r1
 8000f54:	0249      	lsls	r1, r1, #9
 8000f56:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f5a:	d037      	beq.n	8000fcc <__aeabi_fdiv+0x98>
 8000f5c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f60:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f64:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f68:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	bf38      	it	cc
 8000f70:	005b      	lslcc	r3, r3, #1
 8000f72:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f76:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	bf24      	itt	cs
 8000f7e:	1a5b      	subcs	r3, r3, r1
 8000f80:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f84:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f88:	bf24      	itt	cs
 8000f8a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f8e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f92:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f96:	bf24      	itt	cs
 8000f98:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f9c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fa0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa4:	bf24      	itt	cs
 8000fa6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000faa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fae:	011b      	lsls	r3, r3, #4
 8000fb0:	bf18      	it	ne
 8000fb2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fb6:	d1e0      	bne.n	8000f7a <__aeabi_fdiv+0x46>
 8000fb8:	2afd      	cmp	r2, #253	@ 0xfd
 8000fba:	f63f af50 	bhi.w	8000e5e <__aeabi_fmul+0x92>
 8000fbe:	428b      	cmp	r3, r1
 8000fc0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc4:	bf08      	it	eq
 8000fc6:	f020 0001 	biceq.w	r0, r0, #1
 8000fca:	4770      	bx	lr
 8000fcc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fd0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd4:	327f      	adds	r2, #127	@ 0x7f
 8000fd6:	bfc2      	ittt	gt
 8000fd8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fdc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fe0:	4770      	bxgt	lr
 8000fe2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fe6:	f04f 0300 	mov.w	r3, #0
 8000fea:	3a01      	subs	r2, #1
 8000fec:	e737      	b.n	8000e5e <__aeabi_fmul+0x92>
 8000fee:	f092 0f00 	teq	r2, #0
 8000ff2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ff6:	bf02      	ittt	eq
 8000ff8:	0040      	lsleq	r0, r0, #1
 8000ffa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ffe:	3a01      	subeq	r2, #1
 8001000:	d0f9      	beq.n	8000ff6 <__aeabi_fdiv+0xc2>
 8001002:	ea40 000c 	orr.w	r0, r0, ip
 8001006:	f093 0f00 	teq	r3, #0
 800100a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	bf02      	ittt	eq
 8001010:	0049      	lsleq	r1, r1, #1
 8001012:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001016:	3b01      	subeq	r3, #1
 8001018:	d0f9      	beq.n	800100e <__aeabi_fdiv+0xda>
 800101a:	ea41 010c 	orr.w	r1, r1, ip
 800101e:	e795      	b.n	8000f4c <__aeabi_fdiv+0x18>
 8001020:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001024:	ea92 0f0c 	teq	r2, ip
 8001028:	d108      	bne.n	800103c <__aeabi_fdiv+0x108>
 800102a:	0242      	lsls	r2, r0, #9
 800102c:	f47f af7d 	bne.w	8000f2a <__aeabi_fmul+0x15e>
 8001030:	ea93 0f0c 	teq	r3, ip
 8001034:	f47f af70 	bne.w	8000f18 <__aeabi_fmul+0x14c>
 8001038:	4608      	mov	r0, r1
 800103a:	e776      	b.n	8000f2a <__aeabi_fmul+0x15e>
 800103c:	ea93 0f0c 	teq	r3, ip
 8001040:	d104      	bne.n	800104c <__aeabi_fdiv+0x118>
 8001042:	024b      	lsls	r3, r1, #9
 8001044:	f43f af4c 	beq.w	8000ee0 <__aeabi_fmul+0x114>
 8001048:	4608      	mov	r0, r1
 800104a:	e76e      	b.n	8000f2a <__aeabi_fmul+0x15e>
 800104c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001050:	bf18      	it	ne
 8001052:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001056:	d1ca      	bne.n	8000fee <__aeabi_fdiv+0xba>
 8001058:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800105c:	f47f af5c 	bne.w	8000f18 <__aeabi_fmul+0x14c>
 8001060:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001064:	f47f af3c 	bne.w	8000ee0 <__aeabi_fmul+0x114>
 8001068:	e75f      	b.n	8000f2a <__aeabi_fmul+0x15e>
 800106a:	bf00      	nop

0800106c <__gesf2>:
 800106c:	f04f 3cff 	mov.w	ip, #4294967295
 8001070:	e006      	b.n	8001080 <__cmpsf2+0x4>
 8001072:	bf00      	nop

08001074 <__lesf2>:
 8001074:	f04f 0c01 	mov.w	ip, #1
 8001078:	e002      	b.n	8001080 <__cmpsf2+0x4>
 800107a:	bf00      	nop

0800107c <__cmpsf2>:
 800107c:	f04f 0c01 	mov.w	ip, #1
 8001080:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001084:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001088:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800108c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001090:	bf18      	it	ne
 8001092:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001096:	d011      	beq.n	80010bc <__cmpsf2+0x40>
 8001098:	b001      	add	sp, #4
 800109a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800109e:	bf18      	it	ne
 80010a0:	ea90 0f01 	teqne	r0, r1
 80010a4:	bf58      	it	pl
 80010a6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010aa:	bf88      	it	hi
 80010ac:	17c8      	asrhi	r0, r1, #31
 80010ae:	bf38      	it	cc
 80010b0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010b4:	bf18      	it	ne
 80010b6:	f040 0001 	orrne.w	r0, r0, #1
 80010ba:	4770      	bx	lr
 80010bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010c0:	d102      	bne.n	80010c8 <__cmpsf2+0x4c>
 80010c2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c6:	d105      	bne.n	80010d4 <__cmpsf2+0x58>
 80010c8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010cc:	d1e4      	bne.n	8001098 <__cmpsf2+0x1c>
 80010ce:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010d2:	d0e1      	beq.n	8001098 <__cmpsf2+0x1c>
 80010d4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop

080010dc <__aeabi_cfrcmple>:
 80010dc:	4684      	mov	ip, r0
 80010de:	4608      	mov	r0, r1
 80010e0:	4661      	mov	r1, ip
 80010e2:	e7ff      	b.n	80010e4 <__aeabi_cfcmpeq>

080010e4 <__aeabi_cfcmpeq>:
 80010e4:	b50f      	push	{r0, r1, r2, r3, lr}
 80010e6:	f7ff ffc9 	bl	800107c <__cmpsf2>
 80010ea:	2800      	cmp	r0, #0
 80010ec:	bf48      	it	mi
 80010ee:	f110 0f00 	cmnmi.w	r0, #0
 80010f2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010f4 <__aeabi_fcmpeq>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff fff4 	bl	80010e4 <__aeabi_cfcmpeq>
 80010fc:	bf0c      	ite	eq
 80010fe:	2001      	moveq	r0, #1
 8001100:	2000      	movne	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_fcmplt>:
 8001108:	f84d ed08 	str.w	lr, [sp, #-8]!
 800110c:	f7ff ffea 	bl	80010e4 <__aeabi_cfcmpeq>
 8001110:	bf34      	ite	cc
 8001112:	2001      	movcc	r0, #1
 8001114:	2000      	movcs	r0, #0
 8001116:	f85d fb08 	ldr.w	pc, [sp], #8
 800111a:	bf00      	nop

0800111c <__aeabi_fcmple>:
 800111c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001120:	f7ff ffe0 	bl	80010e4 <__aeabi_cfcmpeq>
 8001124:	bf94      	ite	ls
 8001126:	2001      	movls	r0, #1
 8001128:	2000      	movhi	r0, #0
 800112a:	f85d fb08 	ldr.w	pc, [sp], #8
 800112e:	bf00      	nop

08001130 <__aeabi_fcmpge>:
 8001130:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001134:	f7ff ffd2 	bl	80010dc <__aeabi_cfrcmple>
 8001138:	bf94      	ite	ls
 800113a:	2001      	movls	r0, #1
 800113c:	2000      	movhi	r0, #0
 800113e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001142:	bf00      	nop

08001144 <__aeabi_fcmpgt>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff ffc8 	bl	80010dc <__aeabi_cfrcmple>
 800114c:	bf34      	ite	cc
 800114e:	2001      	movcc	r0, #1
 8001150:	2000      	movcs	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <OV7725_Init>:




ErrorStatus OV7725_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	80fb      	strh	r3, [r7, #6]
	uint8_t Sensor_IDCode = 0;	
 8001162:	2300      	movs	r3, #0
 8001164:	717b      	strb	r3, [r7, #5]
	
	//DEBUG("ov7725 Register Config Start......");
	
	if( 0 == SCCB_WriteByte ( 0x12, 0x80 ) ) 
 8001166:	2180      	movs	r1, #128	@ 0x80
 8001168:	2012      	movs	r0, #18
 800116a:	f000 fc45 	bl	80019f8 <SCCB_WriteByte>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <OV7725_Init+0x20>
	{
		//DEBUG("sccb write data error");		
		return ERROR ;
 8001174:	2301      	movs	r3, #1
 8001176:	e02f      	b.n	80011d8 <OV7725_Init+0x80>
	}	

	if( 0 == SCCB_ReadByte( &Sensor_IDCode, 1, 0x0b ) )	 
 8001178:	1d7b      	adds	r3, r7, #5
 800117a:	220b      	movs	r2, #11
 800117c:	2101      	movs	r1, #1
 800117e:	4618      	mov	r0, r3
 8001180:	f000 fc69 	bl	8001a56 <SCCB_ReadByte>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d101      	bne.n	800118e <OV7725_Init+0x36>
	{
		//DEBUG("read id faild");		
		return ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e024      	b.n	80011d8 <OV7725_Init+0x80>
	}
	//DEBUG("Sensor ID is 0x%x", Sensor_IDCode);	
	
	if(Sensor_IDCode == OV7725_ID)
 800118e:	797b      	ldrb	r3, [r7, #5]
 8001190:	2b21      	cmp	r3, #33	@ 0x21
 8001192:	d11e      	bne.n	80011d2 <OV7725_Init+0x7a>
	{
		for( i = 0 ; i < OV7725_REG_YUV_NUM ; i++ )
 8001194:	2300      	movs	r3, #0
 8001196:	80fb      	strh	r3, [r7, #6]
 8001198:	e014      	b.n	80011c4 <OV7725_Init+0x6c>
		{
			if( 0 == SCCB_WriteByte(ov7725_init_reg_YUV[i].Address, ov7725_init_reg_YUV[i].Value) )
 800119a:	88fb      	ldrh	r3, [r7, #6]
 800119c:	4a10      	ldr	r2, [pc, #64]	@ (80011e0 <OV7725_Init+0x88>)
 800119e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80011a2:	4618      	mov	r0, r3
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	4a0e      	ldr	r2, [pc, #56]	@ (80011e0 <OV7725_Init+0x88>)
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	4413      	add	r3, r2
 80011ac:	785b      	ldrb	r3, [r3, #1]
 80011ae:	4619      	mov	r1, r3
 80011b0:	f000 fc22 	bl	80019f8 <SCCB_WriteByte>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d101      	bne.n	80011be <OV7725_Init+0x66>
			{                
				//DEBUG("write reg faild", Sensor_Config[i].Address);
				return ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00c      	b.n	80011d8 <OV7725_Init+0x80>
		for( i = 0 ; i < OV7725_REG_YUV_NUM ; i++ )
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	3301      	adds	r3, #1
 80011c2:	80fb      	strh	r3, [r7, #6]
 80011c4:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <OV7725_Init+0x8c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d3e4      	bcc.n	800119a <OV7725_Init+0x42>
 80011d0:	e001      	b.n	80011d6 <OV7725_Init+0x7e>
			}
		}
	}
	else
	{
		return ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e000      	b.n	80011d8 <OV7725_Init+0x80>
	}
	//DEBUG("ov7725 Register Config Success");
	
	return SUCCESS;
 80011d6:	2300      	movs	r3, #0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000020 	.word	0x20000020
 80011e4:	200000ba 	.word	0x200000ba

080011e8 <OV7725_Window_Set>:
	*					VGA
	*					QVGA VGA ?
  * @retval 
  */
void OV7725_Window_Set(uint16_t sx,uint16_t sy,uint16_t width,uint16_t height,uint8_t QVGA_VGA)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4604      	mov	r4, r0
 80011f0:	4608      	mov	r0, r1
 80011f2:	4611      	mov	r1, r2
 80011f4:	461a      	mov	r2, r3
 80011f6:	4623      	mov	r3, r4
 80011f8:	80fb      	strh	r3, [r7, #6]
 80011fa:	4603      	mov	r3, r0
 80011fc:	80bb      	strh	r3, [r7, #4]
 80011fe:	460b      	mov	r3, r1
 8001200:	807b      	strh	r3, [r7, #2]
 8001202:	4613      	mov	r3, r2
 8001204:	803b      	strh	r3, [r7, #0]
	uint8_t reg_raw,cal_temp;

	/***********QVGA or VGA *************/
	if(QVGA_VGA == 0)
 8001206:	f897 3020 	ldrb.w	r3, [r7, #32]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d104      	bne.n	8001218 <OV7725_Window_Set+0x30>
	{
		/*QVGA RGB565 */
		SCCB_WriteByte(REG_COM7,0x46); 
 800120e:	2146      	movs	r1, #70	@ 0x46
 8001210:	2012      	movs	r0, #18
 8001212:	f000 fbf1 	bl	80019f8 <SCCB_WriteByte>
 8001216:	e003      	b.n	8001220 <OV7725_Window_Set+0x38>
	}
	else
	{
			/*VGA RGB565 */
		SCCB_WriteByte(REG_COM7,0x06); 
 8001218:	2106      	movs	r1, #6
 800121a:	2012      	movs	r0, #18
 800121c:	f000 fbec 	bl	80019f8 <SCCB_WriteByte>
	}

	/***************HSTART*********************/
	//HStart	
	SCCB_ReadByte(&reg_raw,1,REG_HSTART);
 8001220:	f107 030e 	add.w	r3, r7, #14
 8001224:	2217      	movs	r2, #23
 8001226:	2101      	movs	r1, #1
 8001228:	4618      	mov	r0, r3
 800122a:	f000 fc14 	bl	8001a56 <SCCB_ReadByte>
	
	//sx8HSTART2HREF
	cal_temp = (reg_raw + (sx>>2));	
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	089b      	lsrs	r3, r3, #2
 8001232:	b29b      	uxth	r3, r3
 8001234:	b2da      	uxtb	r2, r3
 8001236:	7bbb      	ldrb	r3, [r7, #14]
 8001238:	4413      	add	r3, r2
 800123a:	73fb      	strb	r3, [r7, #15]
	SCCB_WriteByte(REG_HSTART,cal_temp ); 
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	4619      	mov	r1, r3
 8001240:	2017      	movs	r0, #23
 8001242:	f000 fbd9 	bl	80019f8 <SCCB_WriteByte>
	
	/***************HSIZE*********************/
	//?8HSIZE2HREF
	SCCB_WriteByte(REG_HSIZE,width>>2);//HSIZE 
 8001246:	887b      	ldrh	r3, [r7, #2]
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	b29b      	uxth	r3, r3
 800124c:	b2db      	uxtb	r3, r3
 800124e:	4619      	mov	r1, r3
 8001250:	2018      	movs	r0, #24
 8001252:	f000 fbd1 	bl	80019f8 <SCCB_WriteByte>
	
	
	/***************VSTART*********************/
	//VStart	
	SCCB_ReadByte(&reg_raw,1,REG_VSTRT);	
 8001256:	f107 030e 	add.w	r3, r7, #14
 800125a:	2219      	movs	r2, #25
 800125c:	2101      	movs	r1, #1
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fbf9 	bl	8001a56 <SCCB_ReadByte>
	//sy8HSTART1HREF
	cal_temp = (reg_raw + (sy>>1));	
 8001264:	88bb      	ldrh	r3, [r7, #4]
 8001266:	085b      	lsrs	r3, r3, #1
 8001268:	b29b      	uxth	r3, r3
 800126a:	b2da      	uxtb	r2, r3
 800126c:	7bbb      	ldrb	r3, [r7, #14]
 800126e:	4413      	add	r3, r2
 8001270:	73fb      	strb	r3, [r7, #15]
	
	SCCB_WriteByte(REG_VSTRT,cal_temp);
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	4619      	mov	r1, r3
 8001276:	2019      	movs	r0, #25
 8001278:	f000 fbbe 	bl	80019f8 <SCCB_WriteByte>
	
	/***************VSIZE*********************/
	//8VSIZE1HREF
	SCCB_WriteByte(REG_VSIZE,height>>1);//VSIZE
 800127c:	883b      	ldrh	r3, [r7, #0]
 800127e:	085b      	lsrs	r3, r3, #1
 8001280:	b29b      	uxth	r3, r3
 8001282:	b2db      	uxtb	r3, r3
 8001284:	4619      	mov	r1, r3
 8001286:	201a      	movs	r0, #26
 8001288:	f000 fbb6 	bl	80019f8 <SCCB_WriteByte>
	
	/***************VSTART*********************/
	//	
	SCCB_ReadByte(&reg_raw,1,REG_HREF);	
 800128c:	f107 030e 	add.w	r3, r7, #14
 8001290:	2232      	movs	r2, #50	@ 0x32
 8001292:	2101      	movs	r1, #1
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fbde 	bl	8001a56 <SCCB_ReadByte>
	//?2121HREF
	cal_temp = (reg_raw |(width&0x03)|((height&0x01)<<2)|((sx&0x03)<<4)|((sy&0x01)<<6));	
 800129a:	887b      	ldrh	r3, [r7, #2]
 800129c:	b25b      	sxtb	r3, r3
 800129e:	f003 0303 	and.w	r3, r3, #3
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	7bbb      	ldrb	r3, [r7, #14]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b25a      	sxtb	r2, r3
 80012ac:	883b      	ldrh	r3, [r7, #0]
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	b25b      	sxtb	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	b25a      	sxtb	r2, r3
 80012bc:	88fb      	ldrh	r3, [r7, #6]
 80012be:	011b      	lsls	r3, r3, #4
 80012c0:	b25b      	sxtb	r3, r3
 80012c2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80012c6:	b25b      	sxtb	r3, r3
 80012c8:	4313      	orrs	r3, r2
 80012ca:	b25a      	sxtb	r2, r3
 80012cc:	88bb      	ldrh	r3, [r7, #4]
 80012ce:	019b      	lsls	r3, r3, #6
 80012d0:	b25b      	sxtb	r3, r3
 80012d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	73fb      	strb	r3, [r7, #15]
	
	SCCB_WriteByte(REG_HREF,cal_temp);
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	4619      	mov	r1, r3
 80012e2:	2032      	movs	r0, #50	@ 0x32
 80012e4:	f000 fb88 	bl	80019f8 <SCCB_WriteByte>
	
	/***************HOUTSIZIE /VOUTSIZE*********************/
	SCCB_WriteByte(REG_HOutSize,width>>2);
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	089b      	lsrs	r3, r3, #2
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	2029      	movs	r0, #41	@ 0x29
 80012f4:	f000 fb80 	bl	80019f8 <SCCB_WriteByte>
	SCCB_WriteByte(REG_VOutSize,height>>1);
 80012f8:	883b      	ldrh	r3, [r7, #0]
 80012fa:	085b      	lsrs	r3, r3, #1
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	4619      	mov	r1, r3
 8001302:	202c      	movs	r0, #44	@ 0x2c
 8001304:	f000 fb78 	bl	80019f8 <SCCB_WriteByte>
	
	//	
	SCCB_ReadByte(&reg_raw,1,REG_EXHCH);	
 8001308:	f107 030e 	add.w	r3, r7, #14
 800130c:	222a      	movs	r2, #42	@ 0x2a
 800130e:	2101      	movs	r1, #1
 8001310:	4618      	mov	r0, r3
 8001312:	f000 fba0 	bl	8001a56 <SCCB_ReadByte>
	cal_temp = (reg_raw |(width&0x03)|((height&0x01)<<2));	
 8001316:	887b      	ldrh	r3, [r7, #2]
 8001318:	b25b      	sxtb	r3, r3
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	b25a      	sxtb	r2, r3
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	b25b      	sxtb	r3, r3
 8001324:	4313      	orrs	r3, r2
 8001326:	b25a      	sxtb	r2, r3
 8001328:	883b      	ldrh	r3, [r7, #0]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	b25b      	sxtb	r3, r3
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	b25b      	sxtb	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b25b      	sxtb	r3, r3
 8001338:	73fb      	strb	r3, [r7, #15]

	SCCB_WriteByte(REG_EXHCH,cal_temp);	
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	4619      	mov	r1, r3
 800133e:	202a      	movs	r0, #42	@ 0x2a
 8001340:	f000 fb5a 	bl	80019f8 <SCCB_WriteByte>
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}

0800134c <Otsu>:
	SCCB_WriteByte(REG_EXHCH,cal_temp);	
}

/* process the image with ostu*/
int Otsu(uint8_t *frame)  
{  
 800134c:	b5b0      	push	{r4, r5, r7, lr}
 800134e:	f6ad 0d38 	subw	sp, sp, #2104	@ 0x838
 8001352:	af00      	add	r7, sp, #0
 8001354:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001358:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 800135c:	6018      	str	r0, [r3, #0]
    int pixelCount[GrayScale]={0};  
 800135e:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001362:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 8001366:	4618      	mov	r0, r3
 8001368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800136c:	461a      	mov	r2, r3
 800136e:	2100      	movs	r1, #0
 8001370:	f004 f916 	bl	80055a0 <memset>
    float pixelPro[GrayScale]={0};  
 8001374:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001378:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 800137c:	4618      	mov	r0, r3
 800137e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001382:	461a      	mov	r2, r3
 8001384:	2100      	movs	r1, #0
 8001386:	f004 f90b 	bl	80055a0 <memset>
    int i, j, pixelSum = cam_mode.cam_width * cam_mode.cam_height, threshold = 0;
 800138a:	4baf      	ldr	r3, [pc, #700]	@ (8001648 <Otsu+0x2fc>)
 800138c:	88db      	ldrh	r3, [r3, #6]
 800138e:	461a      	mov	r2, r3
 8001390:	4bad      	ldr	r3, [pc, #692]	@ (8001648 <Otsu+0x2fc>)
 8001392:	891b      	ldrh	r3, [r3, #8]
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
  
    for(i = 0; i < cam_mode.cam_height; i++)  
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80013a8:	e033      	b.n	8001412 <Otsu+0xc6>
    {  
        for(j = 0;j < cam_mode.cam_width;j++)  
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8c7 3830 	str.w	r3, [r7, #2096]	@ 0x830
 80013b0:	e023      	b.n	80013fa <Otsu+0xae>
        {  
            pixelCount[(int)frame[i * cam_mode.cam_width + j]]++;  
 80013b2:	4ba5      	ldr	r3, [pc, #660]	@ (8001648 <Otsu+0x2fc>)
 80013b4:	88db      	ldrh	r3, [r3, #6]
 80013b6:	461a      	mov	r2, r3
 80013b8:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 80013bc:	fb03 f202 	mul.w	r2, r3, r2
 80013c0:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 80013c4:	4413      	add	r3, r2
 80013c6:	461a      	mov	r2, r3
 80013c8:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80013cc:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4413      	add	r3, r2
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	f607 0238 	addw	r2, r7, #2104	@ 0x838
 80013da:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 80013de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013e2:	1c51      	adds	r1, r2, #1
 80013e4:	f607 0238 	addw	r2, r7, #2104	@ 0x838
 80013e8:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 80013ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for(j = 0;j < cam_mode.cam_width;j++)  
 80013f0:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 80013f4:	3301      	adds	r3, #1
 80013f6:	f8c7 3830 	str.w	r3, [r7, #2096]	@ 0x830
 80013fa:	4b93      	ldr	r3, [pc, #588]	@ (8001648 <Otsu+0x2fc>)
 80013fc:	88db      	ldrh	r3, [r3, #6]
 80013fe:	461a      	mov	r2, r3
 8001400:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 8001404:	4293      	cmp	r3, r2
 8001406:	dbd4      	blt.n	80013b2 <Otsu+0x66>
    for(i = 0; i < cam_mode.cam_height; i++)  
 8001408:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800140c:	3301      	adds	r3, #1
 800140e:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8001412:	4b8d      	ldr	r3, [pc, #564]	@ (8001648 <Otsu+0x2fc>)
 8001414:	891b      	ldrh	r3, [r3, #8]
 8001416:	461a      	mov	r2, r3
 8001418:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800141c:	4293      	cmp	r3, r2
 800141e:	dbc4      	blt.n	80013aa <Otsu+0x5e>
        }  
    }  
  
    for(i = 0; i < GrayScale; i++)  
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8001426:	e023      	b.n	8001470 <Otsu+0x124>
    {  
        pixelPro[i] = (float)pixelCount[i] / pixelSum;  
 8001428:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 800142c:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 8001430:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 8001434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fc73 	bl	8000d24 <__aeabi_i2f>
 800143e:	4604      	mov	r4, r0
 8001440:	f8d7 0814 	ldr.w	r0, [r7, #2068]	@ 0x814
 8001444:	f7ff fc6e 	bl	8000d24 <__aeabi_i2f>
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fd71 	bl	8000f34 <__aeabi_fdiv>
 8001452:	4603      	mov	r3, r0
 8001454:	4619      	mov	r1, r3
 8001456:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 800145a:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 800145e:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 8001462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(i = 0; i < GrayScale; i++)  
 8001466:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800146a:	3301      	adds	r3, #1
 800146c:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8001470:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8001474:	2bff      	cmp	r3, #255	@ 0xff
 8001476:	ddd7      	ble.n	8001428 <Otsu+0xdc>
    }  
  
    float w0, w1, u0tmp, u1tmp, u0, u1, deltaTmp, deltaMax = 0;  
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
    for(i = 0; i < GrayScale; i++)  
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8001486:	e0d2      	b.n	800162e <Otsu+0x2e2>
    {  
        w0 = w1 = u0tmp = u1tmp = u0 = u1 = deltaTmp = 0;  
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
 8001490:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8001494:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8001498:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 800149c:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 80014a0:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80014a4:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 80014a8:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80014ac:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
 80014b0:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80014b4:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 80014b8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80014bc:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
        for(j = 0; j < GrayScale; j++)  
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 3830 	str.w	r3, [r7, #2096]	@ 0x830
 80014c6:	e05b      	b.n	8001580 <Otsu+0x234>
        {  
            if(j <= i) 
 80014c8:	f8d7 2830 	ldr.w	r2, [r7, #2096]	@ 0x830
 80014cc:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 80014d0:	429a      	cmp	r2, r3
 80014d2:	dc28      	bgt.n	8001526 <Otsu+0x1da>
            {  
                w0 += pixelPro[j];  
 80014d4:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80014d8:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80014dc:	f8d7 2830 	ldr.w	r2, [r7, #2096]	@ 0x830
 80014e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e4:	4619      	mov	r1, r3
 80014e6:	f8d7 0828 	ldr.w	r0, [r7, #2088]	@ 0x828
 80014ea:	f7ff fb67 	bl	8000bbc <__addsf3>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
                u0tmp += j * pixelPro[j];  
 80014f4:	f8d7 0830 	ldr.w	r0, [r7, #2096]	@ 0x830
 80014f8:	f7ff fc14 	bl	8000d24 <__aeabi_i2f>
 80014fc:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001500:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8001504:	f8d7 2830 	ldr.w	r2, [r7, #2096]	@ 0x830
 8001508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fc5d 	bl	8000dcc <__aeabi_fmul>
 8001512:	4603      	mov	r3, r0
 8001514:	4619      	mov	r1, r3
 8001516:	f8d7 0820 	ldr.w	r0, [r7, #2080]	@ 0x820
 800151a:	f7ff fb4f 	bl	8000bbc <__addsf3>
 800151e:	4603      	mov	r3, r0
 8001520:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
 8001524:	e027      	b.n	8001576 <Otsu+0x22a>
            }  
            else 
            {  
                w1 += pixelPro[j];  
 8001526:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 800152a:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 800152e:	f8d7 2830 	ldr.w	r2, [r7, #2096]	@ 0x830
 8001532:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001536:	4619      	mov	r1, r3
 8001538:	f8d7 0824 	ldr.w	r0, [r7, #2084]	@ 0x824
 800153c:	f7ff fb3e 	bl	8000bbc <__addsf3>
 8001540:	4603      	mov	r3, r0
 8001542:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
                u1tmp += j * pixelPro[j];  
 8001546:	f8d7 0830 	ldr.w	r0, [r7, #2096]	@ 0x830
 800154a:	f7ff fbeb 	bl	8000d24 <__aeabi_i2f>
 800154e:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001552:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8001556:	f8d7 2830 	ldr.w	r2, [r7, #2096]	@ 0x830
 800155a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800155e:	4619      	mov	r1, r3
 8001560:	f7ff fc34 	bl	8000dcc <__aeabi_fmul>
 8001564:	4603      	mov	r3, r0
 8001566:	4619      	mov	r1, r3
 8001568:	f8d7 081c 	ldr.w	r0, [r7, #2076]	@ 0x81c
 800156c:	f7ff fb26 	bl	8000bbc <__addsf3>
 8001570:	4603      	mov	r3, r0
 8001572:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
        for(j = 0; j < GrayScale; j++)  
 8001576:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 800157a:	3301      	adds	r3, #1
 800157c:	f8c7 3830 	str.w	r3, [r7, #2096]	@ 0x830
 8001580:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 8001584:	2bff      	cmp	r3, #255	@ 0xff
 8001586:	dd9f      	ble.n	80014c8 <Otsu+0x17c>
            }  
        }  
        u0 = u0tmp / w0;  
 8001588:	f8d7 1828 	ldr.w	r1, [r7, #2088]	@ 0x828
 800158c:	f8d7 0820 	ldr.w	r0, [r7, #2080]	@ 0x820
 8001590:	f7ff fcd0 	bl	8000f34 <__aeabi_fdiv>
 8001594:	4603      	mov	r3, r0
 8001596:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
        u1 = u1tmp / w1;  
 800159a:	f8d7 1824 	ldr.w	r1, [r7, #2084]	@ 0x824
 800159e:	f8d7 081c 	ldr.w	r0, [r7, #2076]	@ 0x81c
 80015a2:	f7ff fcc7 	bl	8000f34 <__aeabi_fdiv>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
        deltaTmp = (float)(w0 *w1* pow((u0 - u1), 2)) ;  
 80015ac:	f8d7 1824 	ldr.w	r1, [r7, #2084]	@ 0x824
 80015b0:	f8d7 0828 	ldr.w	r0, [r7, #2088]	@ 0x828
 80015b4:	f7ff fc0a 	bl	8000dcc <__aeabi_fmul>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7fe ffa0 	bl	8000500 <__aeabi_f2d>
 80015c0:	4604      	mov	r4, r0
 80015c2:	460d      	mov	r5, r1
 80015c4:	f8d7 180c 	ldr.w	r1, [r7, #2060]	@ 0x80c
 80015c8:	f8d7 0808 	ldr.w	r0, [r7, #2056]	@ 0x808
 80015cc:	f7ff faf4 	bl	8000bb8 <__aeabi_fsub>
 80015d0:	4603      	mov	r3, r0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7fe ff94 	bl	8000500 <__aeabi_f2d>
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015e0:	f004 f810 	bl	8005604 <pow>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4620      	mov	r0, r4
 80015ea:	4629      	mov	r1, r5
 80015ec:	f7fe ffe0 	bl	80005b0 <__aeabi_dmul>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f7ff fa8a 	bl	8000b10 <__aeabi_d2f>
 80015fc:	4603      	mov	r3, r0
 80015fe:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
        if(deltaTmp > deltaMax)  
 8001602:	f8d7 1818 	ldr.w	r1, [r7, #2072]	@ 0x818
 8001606:	f8d7 0810 	ldr.w	r0, [r7, #2064]	@ 0x810
 800160a:	f7ff fd9b 	bl	8001144 <__aeabi_fcmpgt>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d007      	beq.n	8001624 <Otsu+0x2d8>
        {  
            deltaMax = deltaTmp;  
 8001614:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8001618:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
            threshold = i;  
 800161c:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8001620:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
    for(i = 0; i < GrayScale; i++)  
 8001624:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8001628:	3301      	adds	r3, #1
 800162a:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 800162e:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8001632:	2bff      	cmp	r3, #255	@ 0xff
 8001634:	f77f af28 	ble.w	8001488 <Otsu+0x13c>
        }  
    }  
    return threshold;  
 8001638:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
}  
 800163c:	4618      	mov	r0, r3
 800163e:	f607 0738 	addw	r7, r7, #2104	@ 0x838
 8001642:	46bd      	mov	sp, r7
 8001644:	bdb0      	pop	{r4, r5, r7, pc}
 8001646:	bf00      	nop
 8001648:	2000000c 	.word	0x2000000c

0800164c <READ_FIFO_PIXEL>:

void READ_FIFO_PIXEL(uint8_t *p)   	
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	FIFO_RCLK_L();
 8001654:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <READ_FIFO_PIXEL+0x38>)
 8001656:	2220      	movs	r2, #32
 8001658:	615a      	str	r2, [r3, #20]
	*p = (uint8_t)((D0_GPIO_Port->IDR & 0xff00)>>8);
 800165a:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <READ_FIFO_PIXEL+0x3c>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	b2da      	uxtb	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	701a      	strb	r2, [r3, #0]
	FIFO_RCLK_H();
 8001666:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <READ_FIFO_PIXEL+0x38>)
 8001668:	2220      	movs	r2, #32
 800166a:	611a      	str	r2, [r3, #16]
	FIFO_RCLK_L();
 800166c:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <READ_FIFO_PIXEL+0x38>)
 800166e:	2220      	movs	r2, #32
 8001670:	615a      	str	r2, [r3, #20]
//	p[1] = (uint8_t)(GPIOC->IDR & 0xff);
	FIFO_RCLK_H();
 8001672:	4b04      	ldr	r3, [pc, #16]	@ (8001684 <READ_FIFO_PIXEL+0x38>)
 8001674:	2220      	movs	r2, #32
 8001676:	611a      	str	r2, [r3, #16]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40011000 	.word	0x40011000
 8001688:	40010c00 	.word	0x40010c00

0800168c <Img_Read>:

void Img_Read(uint8_t *img)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	uint16_t i,j;
	// EXTI->IMR&=~(1<<10);
	// EXTI->EMR&=~(1<<10);
	for(i = 0; i < cam_mode.cam_height; i++)
 8001694:	2300      	movs	r3, #0
 8001696:	81fb      	strh	r3, [r7, #14]
 8001698:	e013      	b.n	80016c2 <Img_Read+0x36>
	{
		for(j = 0; j < cam_mode.cam_width; j++)
 800169a:	2300      	movs	r3, #0
 800169c:	81bb      	strh	r3, [r7, #12]
 800169e:	e008      	b.n	80016b2 <Img_Read+0x26>
		{
			READ_FIFO_PIXEL(img++);			
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	607a      	str	r2, [r7, #4]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ffd0 	bl	800164c <READ_FIFO_PIXEL>
		for(j = 0; j < cam_mode.cam_width; j++)
 80016ac:	89bb      	ldrh	r3, [r7, #12]
 80016ae:	3301      	adds	r3, #1
 80016b0:	81bb      	strh	r3, [r7, #12]
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <Img_Read+0x4c>)
 80016b4:	88db      	ldrh	r3, [r3, #6]
 80016b6:	89ba      	ldrh	r2, [r7, #12]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d3f1      	bcc.n	80016a0 <Img_Read+0x14>
	for(i = 0; i < cam_mode.cam_height; i++)
 80016bc:	89fb      	ldrh	r3, [r7, #14]
 80016be:	3301      	adds	r3, #1
 80016c0:	81fb      	strh	r3, [r7, #14]
 80016c2:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <Img_Read+0x4c>)
 80016c4:	891b      	ldrh	r3, [r3, #8]
 80016c6:	89fa      	ldrh	r2, [r7, #14]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d3e6      	bcc.n	800169a <Img_Read+0xe>
//				*img++=0x00;//
		}
	}
	// EXTI->IMR|=(1<<10);
	// EXTI->EMR|=(1<<10);
}
 80016cc:	bf00      	nop
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	2000000c 	.word	0x2000000c

080016dc <Img_Process>:

void Img_Process(uint8_t *img_in,uint8_t *img_out)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
	int threshold;
	uint8_t i,j;
	threshold=Otsu(img_in);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff fe30 	bl	800134c <Otsu>
 80016ec:	60b8      	str	r0, [r7, #8]
	for(i=0;i<cam_mode.cam_height;i++)
 80016ee:	2300      	movs	r3, #0
 80016f0:	73fb      	strb	r3, [r7, #15]
 80016f2:	e021      	b.n	8001738 <Img_Process+0x5c>
	{
		for(j=0;j<cam_mode.cam_width;j++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	73bb      	strb	r3, [r7, #14]
 80016f8:	e015      	b.n	8001726 <Img_Process+0x4a>
		{
			if(*img_in++>threshold)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	1c5a      	adds	r2, r3, #1
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	461a      	mov	r2, r3
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	4293      	cmp	r3, r2
 8001708:	da05      	bge.n	8001716 <Img_Process+0x3a>
				*img_out++=0xff;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	1c5a      	adds	r2, r3, #1
 800170e:	603a      	str	r2, [r7, #0]
 8001710:	22ff      	movs	r2, #255	@ 0xff
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	e004      	b.n	8001720 <Img_Process+0x44>
			else
				*img_out++=0x00;
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	1c5a      	adds	r2, r3, #1
 800171a:	603a      	str	r2, [r7, #0]
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
		for(j=0;j<cam_mode.cam_width;j++)
 8001720:	7bbb      	ldrb	r3, [r7, #14]
 8001722:	3301      	adds	r3, #1
 8001724:	73bb      	strb	r3, [r7, #14]
 8001726:	7bbb      	ldrb	r3, [r7, #14]
 8001728:	b29a      	uxth	r2, r3
 800172a:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <Img_Process+0x74>)
 800172c:	88db      	ldrh	r3, [r3, #6]
 800172e:	429a      	cmp	r2, r3
 8001730:	d3e3      	bcc.n	80016fa <Img_Process+0x1e>
	for(i=0;i<cam_mode.cam_height;i++)
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	3301      	adds	r3, #1
 8001736:	73fb      	strb	r3, [r7, #15]
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	b29a      	uxth	r2, r3
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <Img_Process+0x74>)
 800173e:	891b      	ldrh	r3, [r3, #8]
 8001740:	429a      	cmp	r2, r3
 8001742:	d3d7      	bcc.n	80016f4 <Img_Process+0x18>
		}
	}
	
}
 8001744:	bf00      	nop
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	2000000c 	.word	0x2000000c

08001754 <SCCB_delay>:
 *   
 *   
 *           
 ********************************************************************/
static void SCCB_delay(void)
{	
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
   uint16_t i = 400; 
 800175a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800175e:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8001760:	e002      	b.n	8001768 <SCCB_delay+0x14>
   { 
     i--; 
 8001762:	88fb      	ldrh	r3, [r7, #6]
 8001764:	3b01      	subs	r3, #1
 8001766:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f9      	bne.n	8001762 <SCCB_delay+0xe>
   } 
}
 800176e:	bf00      	nop
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
	...

0800177c <SCCB_Start>:
 *   
 *   
 *           
 ********************************************************************/
static int SCCB_Start(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	SDA_H;
 8001780:	2201      	movs	r2, #1
 8001782:	2180      	movs	r1, #128	@ 0x80
 8001784:	4816      	ldr	r0, [pc, #88]	@ (80017e0 <SCCB_Start+0x64>)
 8001786:	f002 f888 	bl	800389a <HAL_GPIO_WritePin>
	SCL_H;
 800178a:	2201      	movs	r2, #1
 800178c:	2140      	movs	r1, #64	@ 0x40
 800178e:	4814      	ldr	r0, [pc, #80]	@ (80017e0 <SCCB_Start+0x64>)
 8001790:	f002 f883 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001794:	f7ff ffde 	bl	8001754 <SCCB_delay>
	if(!SDA_read)
 8001798:	2180      	movs	r1, #128	@ 0x80
 800179a:	4811      	ldr	r0, [pc, #68]	@ (80017e0 <SCCB_Start+0x64>)
 800179c:	f002 f866 	bl	800386c <HAL_GPIO_ReadPin>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <SCCB_Start+0x2e>
	return DISABLE;	/* SDA, */
 80017a6:	2300      	movs	r3, #0
 80017a8:	e017      	b.n	80017da <SCCB_Start+0x5e>
	SDA_L;
 80017aa:	2200      	movs	r2, #0
 80017ac:	2180      	movs	r1, #128	@ 0x80
 80017ae:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <SCCB_Start+0x64>)
 80017b0:	f002 f873 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80017b4:	f7ff ffce 	bl	8001754 <SCCB_delay>
	if(SDA_read) 
 80017b8:	2180      	movs	r1, #128	@ 0x80
 80017ba:	4809      	ldr	r0, [pc, #36]	@ (80017e0 <SCCB_Start+0x64>)
 80017bc:	f002 f856 	bl	800386c <HAL_GPIO_ReadPin>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SCCB_Start+0x4e>
	return DISABLE;	/* SDA, */
 80017c6:	2300      	movs	r3, #0
 80017c8:	e007      	b.n	80017da <SCCB_Start+0x5e>
	SDA_L;
 80017ca:	2200      	movs	r2, #0
 80017cc:	2180      	movs	r1, #128	@ 0x80
 80017ce:	4804      	ldr	r0, [pc, #16]	@ (80017e0 <SCCB_Start+0x64>)
 80017d0:	f002 f863 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80017d4:	f7ff ffbe 	bl	8001754 <SCCB_delay>
	return ENABLE;
 80017d8:	2301      	movs	r3, #1
}
 80017da:	4618      	mov	r0, r3
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40011000 	.word	0x40011000

080017e4 <SCCB_Stop>:
 *   
 *   
 *           
 ********************************************************************/
static void SCCB_Stop(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	SCL_L;
 80017e8:	2200      	movs	r2, #0
 80017ea:	2140      	movs	r1, #64	@ 0x40
 80017ec:	480d      	ldr	r0, [pc, #52]	@ (8001824 <SCCB_Stop+0x40>)
 80017ee:	f002 f854 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80017f2:	f7ff ffaf 	bl	8001754 <SCCB_delay>
	SDA_L;
 80017f6:	2200      	movs	r2, #0
 80017f8:	2180      	movs	r1, #128	@ 0x80
 80017fa:	480a      	ldr	r0, [pc, #40]	@ (8001824 <SCCB_Stop+0x40>)
 80017fc:	f002 f84d 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001800:	f7ff ffa8 	bl	8001754 <SCCB_delay>
	SCL_H;
 8001804:	2201      	movs	r2, #1
 8001806:	2140      	movs	r1, #64	@ 0x40
 8001808:	4806      	ldr	r0, [pc, #24]	@ (8001824 <SCCB_Stop+0x40>)
 800180a:	f002 f846 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 800180e:	f7ff ffa1 	bl	8001754 <SCCB_delay>
	SDA_H;
 8001812:	2201      	movs	r2, #1
 8001814:	2180      	movs	r1, #128	@ 0x80
 8001816:	4803      	ldr	r0, [pc, #12]	@ (8001824 <SCCB_Stop+0x40>)
 8001818:	f002 f83f 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 800181c:	f7ff ff9a 	bl	8001754 <SCCB_delay>
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40011000 	.word	0x40011000

08001828 <SCCB_Ack>:
 *   
 *   
 *           
 ********************************************************************/
static void SCCB_Ack(void)
{	
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	SCL_L;
 800182c:	2200      	movs	r2, #0
 800182e:	2140      	movs	r1, #64	@ 0x40
 8001830:	480d      	ldr	r0, [pc, #52]	@ (8001868 <SCCB_Ack+0x40>)
 8001832:	f002 f832 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001836:	f7ff ff8d 	bl	8001754 <SCCB_delay>
	SDA_L;
 800183a:	2200      	movs	r2, #0
 800183c:	2180      	movs	r1, #128	@ 0x80
 800183e:	480a      	ldr	r0, [pc, #40]	@ (8001868 <SCCB_Ack+0x40>)
 8001840:	f002 f82b 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001844:	f7ff ff86 	bl	8001754 <SCCB_delay>
	SCL_H;
 8001848:	2201      	movs	r2, #1
 800184a:	2140      	movs	r1, #64	@ 0x40
 800184c:	4806      	ldr	r0, [pc, #24]	@ (8001868 <SCCB_Ack+0x40>)
 800184e:	f002 f824 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001852:	f7ff ff7f 	bl	8001754 <SCCB_delay>
	SCL_L;
 8001856:	2200      	movs	r2, #0
 8001858:	2140      	movs	r1, #64	@ 0x40
 800185a:	4803      	ldr	r0, [pc, #12]	@ (8001868 <SCCB_Ack+0x40>)
 800185c:	f002 f81d 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001860:	f7ff ff78 	bl	8001754 <SCCB_delay>
}
 8001864:	bf00      	nop
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40011000 	.word	0x40011000

0800186c <SCCB_NoAck>:
 *   
 *   
 *           
 ********************************************************************/
static void SCCB_NoAck(void)
{	
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	SCL_L;
 8001870:	2200      	movs	r2, #0
 8001872:	2140      	movs	r1, #64	@ 0x40
 8001874:	480d      	ldr	r0, [pc, #52]	@ (80018ac <SCCB_NoAck+0x40>)
 8001876:	f002 f810 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 800187a:	f7ff ff6b 	bl	8001754 <SCCB_delay>
	SDA_H;
 800187e:	2201      	movs	r2, #1
 8001880:	2180      	movs	r1, #128	@ 0x80
 8001882:	480a      	ldr	r0, [pc, #40]	@ (80018ac <SCCB_NoAck+0x40>)
 8001884:	f002 f809 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001888:	f7ff ff64 	bl	8001754 <SCCB_delay>
	SCL_H;
 800188c:	2201      	movs	r2, #1
 800188e:	2140      	movs	r1, #64	@ 0x40
 8001890:	4806      	ldr	r0, [pc, #24]	@ (80018ac <SCCB_NoAck+0x40>)
 8001892:	f002 f802 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 8001896:	f7ff ff5d 	bl	8001754 <SCCB_delay>
	SCL_L;
 800189a:	2200      	movs	r2, #0
 800189c:	2140      	movs	r1, #64	@ 0x40
 800189e:	4803      	ldr	r0, [pc, #12]	@ (80018ac <SCCB_NoAck+0x40>)
 80018a0:	f001 fffb 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80018a4:	f7ff ff56 	bl	8001754 <SCCB_delay>
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40011000 	.word	0x40011000

080018b0 <SCCB_WaitAck>:
 *   
 *   :=1ACK,=0ACK
 *           
 ********************************************************************/
static int SCCB_WaitAck(void) 	
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
	SCL_L;
 80018b4:	2200      	movs	r2, #0
 80018b6:	2140      	movs	r1, #64	@ 0x40
 80018b8:	4814      	ldr	r0, [pc, #80]	@ (800190c <SCCB_WaitAck+0x5c>)
 80018ba:	f001 ffee 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80018be:	f7ff ff49 	bl	8001754 <SCCB_delay>
	SDA_H;			
 80018c2:	2201      	movs	r2, #1
 80018c4:	2180      	movs	r1, #128	@ 0x80
 80018c6:	4811      	ldr	r0, [pc, #68]	@ (800190c <SCCB_WaitAck+0x5c>)
 80018c8:	f001 ffe7 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80018cc:	f7ff ff42 	bl	8001754 <SCCB_delay>
	SCL_H;
 80018d0:	2201      	movs	r2, #1
 80018d2:	2140      	movs	r1, #64	@ 0x40
 80018d4:	480d      	ldr	r0, [pc, #52]	@ (800190c <SCCB_WaitAck+0x5c>)
 80018d6:	f001 ffe0 	bl	800389a <HAL_GPIO_WritePin>
	SCCB_delay();
 80018da:	f7ff ff3b 	bl	8001754 <SCCB_delay>
	if(SDA_read)
 80018de:	2180      	movs	r1, #128	@ 0x80
 80018e0:	480a      	ldr	r0, [pc, #40]	@ (800190c <SCCB_WaitAck+0x5c>)
 80018e2:	f001 ffc3 	bl	800386c <HAL_GPIO_ReadPin>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <SCCB_WaitAck+0x4a>
	{
      SCL_L;
 80018ec:	2200      	movs	r2, #0
 80018ee:	2140      	movs	r1, #64	@ 0x40
 80018f0:	4806      	ldr	r0, [pc, #24]	@ (800190c <SCCB_WaitAck+0x5c>)
 80018f2:	f001 ffd2 	bl	800389a <HAL_GPIO_WritePin>
      return DISABLE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e005      	b.n	8001906 <SCCB_WaitAck+0x56>
	}
	SCL_L;
 80018fa:	2200      	movs	r2, #0
 80018fc:	2140      	movs	r1, #64	@ 0x40
 80018fe:	4803      	ldr	r0, [pc, #12]	@ (800190c <SCCB_WaitAck+0x5c>)
 8001900:	f001 ffcb 	bl	800389a <HAL_GPIO_WritePin>
	return ENABLE;
 8001904:	2301      	movs	r3, #1
}
 8001906:	4618      	mov	r0, r3
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40011000 	.word	0x40011000

08001910 <SCCB_SendByte>:
 *   SendByte: 
 *   
 *           
 *********************************************************************/
static void SCCB_SendByte(uint8_t SendByte) 
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
    uint8_t i=8;
 800191a:	2308      	movs	r3, #8
 800191c:	73fb      	strb	r3, [r7, #15]
    while(i--)
 800191e:	e021      	b.n	8001964 <SCCB_SendByte+0x54>
    {
        SCL_L;
 8001920:	2200      	movs	r2, #0
 8001922:	2140      	movs	r1, #64	@ 0x40
 8001924:	4816      	ldr	r0, [pc, #88]	@ (8001980 <SCCB_SendByte+0x70>)
 8001926:	f001 ffb8 	bl	800389a <HAL_GPIO_WritePin>
        SCCB_delay();
 800192a:	f7ff ff13 	bl	8001754 <SCCB_delay>
      if(SendByte&0x80)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	da05      	bge.n	8001942 <SCCB_SendByte+0x32>
        SDA_H;  
 8001936:	2201      	movs	r2, #1
 8001938:	2180      	movs	r1, #128	@ 0x80
 800193a:	4811      	ldr	r0, [pc, #68]	@ (8001980 <SCCB_SendByte+0x70>)
 800193c:	f001 ffad 	bl	800389a <HAL_GPIO_WritePin>
 8001940:	e004      	b.n	800194c <SCCB_SendByte+0x3c>
      else 
        SDA_L;   
 8001942:	2200      	movs	r2, #0
 8001944:	2180      	movs	r1, #128	@ 0x80
 8001946:	480e      	ldr	r0, [pc, #56]	@ (8001980 <SCCB_SendByte+0x70>)
 8001948:	f001 ffa7 	bl	800389a <HAL_GPIO_WritePin>
        SendByte<<=1;
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	71fb      	strb	r3, [r7, #7]
        SCCB_delay();
 8001952:	f7ff feff 	bl	8001754 <SCCB_delay>
		SCL_H;
 8001956:	2201      	movs	r2, #1
 8001958:	2140      	movs	r1, #64	@ 0x40
 800195a:	4809      	ldr	r0, [pc, #36]	@ (8001980 <SCCB_SendByte+0x70>)
 800195c:	f001 ff9d 	bl	800389a <HAL_GPIO_WritePin>
        SCCB_delay();
 8001960:	f7ff fef8 	bl	8001754 <SCCB_delay>
    while(i--)
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	1e5a      	subs	r2, r3, #1
 8001968:	73fa      	strb	r2, [r7, #15]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1d8      	bne.n	8001920 <SCCB_SendByte+0x10>
    }
    SCL_L;
 800196e:	2200      	movs	r2, #0
 8001970:	2140      	movs	r1, #64	@ 0x40
 8001972:	4803      	ldr	r0, [pc, #12]	@ (8001980 <SCCB_SendByte+0x70>)
 8001974:	f001 ff91 	bl	800389a <HAL_GPIO_WritePin>
}
 8001978:	bf00      	nop
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40011000 	.word	0x40011000

08001984 <SCCB_ReceiveByte>:
 *   
 *   SCCB
 *           
 *******************************************************************/
static int SCCB_ReceiveByte(void)  
{ 
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
    uint8_t i=8;
 800198a:	2308      	movs	r3, #8
 800198c:	71fb      	strb	r3, [r7, #7]
    uint8_t ReceiveByte=0;
 800198e:	2300      	movs	r3, #0
 8001990:	71bb      	strb	r3, [r7, #6]

    SDA_H;				
 8001992:	2201      	movs	r2, #1
 8001994:	2180      	movs	r1, #128	@ 0x80
 8001996:	4817      	ldr	r0, [pc, #92]	@ (80019f4 <SCCB_ReceiveByte+0x70>)
 8001998:	f001 ff7f 	bl	800389a <HAL_GPIO_WritePin>
    while(i--)
 800199c:	e01b      	b.n	80019d6 <SCCB_ReceiveByte+0x52>
    {
      ReceiveByte<<=1;      
 800199e:	79bb      	ldrb	r3, [r7, #6]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	71bb      	strb	r3, [r7, #6]
      SCL_L;
 80019a4:	2200      	movs	r2, #0
 80019a6:	2140      	movs	r1, #64	@ 0x40
 80019a8:	4812      	ldr	r0, [pc, #72]	@ (80019f4 <SCCB_ReceiveByte+0x70>)
 80019aa:	f001 ff76 	bl	800389a <HAL_GPIO_WritePin>
      SCCB_delay();
 80019ae:	f7ff fed1 	bl	8001754 <SCCB_delay>
	  SCL_H;
 80019b2:	2201      	movs	r2, #1
 80019b4:	2140      	movs	r1, #64	@ 0x40
 80019b6:	480f      	ldr	r0, [pc, #60]	@ (80019f4 <SCCB_ReceiveByte+0x70>)
 80019b8:	f001 ff6f 	bl	800389a <HAL_GPIO_WritePin>
      SCCB_delay();	
 80019bc:	f7ff feca 	bl	8001754 <SCCB_delay>
      if(SDA_read)
 80019c0:	2180      	movs	r1, #128	@ 0x80
 80019c2:	480c      	ldr	r0, [pc, #48]	@ (80019f4 <SCCB_ReceiveByte+0x70>)
 80019c4:	f001 ff52 	bl	800386c <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <SCCB_ReceiveByte+0x52>
      {
        ReceiveByte|=0x01;
 80019ce:	79bb      	ldrb	r3, [r7, #6]
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	71bb      	strb	r3, [r7, #6]
    while(i--)
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	1e5a      	subs	r2, r3, #1
 80019da:	71fa      	strb	r2, [r7, #7]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1de      	bne.n	800199e <SCCB_ReceiveByte+0x1a>
      }
    }
    SCL_L;
 80019e0:	2200      	movs	r2, #0
 80019e2:	2140      	movs	r1, #64	@ 0x40
 80019e4:	4803      	ldr	r0, [pc, #12]	@ (80019f4 <SCCB_ReceiveByte+0x70>)
 80019e6:	f001 ff58 	bl	800389a <HAL_GPIO_WritePin>
    return ReceiveByte;
 80019ea:	79bb      	ldrb	r3, [r7, #6]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40011000 	.word	0x40011000

080019f8 <SCCB_WriteByte>:
 *   - WriteAddress:  	- SendByte: 	- DeviceAddress: 
 *   :=1,=0
 *           
 *****************************************************************************************/           
int SCCB_WriteByte( uint16_t WriteAddress , uint8_t SendByte )
{		
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	460a      	mov	r2, r1
 8001a02:	80fb      	strh	r3, [r7, #6]
 8001a04:	4613      	mov	r3, r2
 8001a06:	717b      	strb	r3, [r7, #5]
    if(!SCCB_Start())
 8001a08:	f7ff feb8 	bl	800177c <SCCB_Start>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <SCCB_WriteByte+0x1e>
	{
	    return DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	e01b      	b.n	8001a4e <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte( DEV_ADR );                    /*  */
 8001a16:	2042      	movs	r0, #66	@ 0x42
 8001a18:	f7ff ff7a 	bl	8001910 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8001a1c:	f7ff ff48 	bl	80018b0 <SCCB_WaitAck>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d103      	bne.n	8001a2e <SCCB_WriteByte+0x36>
	{
		SCCB_Stop(); 
 8001a26:	f7ff fedd 	bl	80017e4 <SCCB_Stop>
		return DISABLE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	e00f      	b.n	8001a4e <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte((uint8_t)(WriteAddress & 0x00FF));   /*  */      
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff6c 	bl	8001910 <SCCB_SendByte>
    SCCB_WaitAck();	
 8001a38:	f7ff ff3a 	bl	80018b0 <SCCB_WaitAck>
    SCCB_SendByte(SendByte);
 8001a3c:	797b      	ldrb	r3, [r7, #5]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff ff66 	bl	8001910 <SCCB_SendByte>
    SCCB_WaitAck();   
 8001a44:	f7ff ff34 	bl	80018b0 <SCCB_WaitAck>
    SCCB_Stop(); 
 8001a48:	f7ff fecc 	bl	80017e4 <SCCB_Stop>
    return ENABLE;
 8001a4c:	2301      	movs	r3, #1
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <SCCB_ReadByte>:
 *   - pBuffer:  	- length: 	- ReadAddress: 		 - DeviceAddress: 
 *   :=1,=0
 *           
 **********************************************************************************************************************/           
int SCCB_ReadByte(uint8_t* pBuffer, uint16_t length, uint8_t ReadAddress)
{	
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	807b      	strh	r3, [r7, #2]
 8001a62:	4613      	mov	r3, r2
 8001a64:	707b      	strb	r3, [r7, #1]
    if(!SCCB_Start())
 8001a66:	f7ff fe89 	bl	800177c <SCCB_Start>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <SCCB_ReadByte+0x1e>
	{
	    return DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	e040      	b.n	8001af6 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR );         /*  */
 8001a74:	2042      	movs	r0, #66	@ 0x42
 8001a76:	f7ff ff4b 	bl	8001910 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8001a7a:	f7ff ff19 	bl	80018b0 <SCCB_WaitAck>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d103      	bne.n	8001a8c <SCCB_ReadByte+0x36>
	{
		SCCB_Stop(); 
 8001a84:	f7ff feae 	bl	80017e4 <SCCB_Stop>
		return DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	e034      	b.n	8001af6 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( ReadAddress );     /*  */      
 8001a8c:	787b      	ldrb	r3, [r7, #1]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff ff3e 	bl	8001910 <SCCB_SendByte>
    SCCB_WaitAck();	
 8001a94:	f7ff ff0c 	bl	80018b0 <SCCB_WaitAck>
    SCCB_Stop(); 
 8001a98:	f7ff fea4 	bl	80017e4 <SCCB_Stop>
	
    if(!SCCB_Start())
 8001a9c:	f7ff fe6e 	bl	800177c <SCCB_Start>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <SCCB_ReadByte+0x54>
	{
		return DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e025      	b.n	8001af6 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR + 1 );     /*  */ 
 8001aaa:	2043      	movs	r0, #67	@ 0x43
 8001aac:	f7ff ff30 	bl	8001910 <SCCB_SendByte>
    if(!SCCB_WaitAck())
 8001ab0:	f7ff fefe 	bl	80018b0 <SCCB_WaitAck>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d117      	bne.n	8001aea <SCCB_ReadByte+0x94>
	{
		SCCB_Stop(); 
 8001aba:	f7ff fe93 	bl	80017e4 <SCCB_Stop>
		return DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	e019      	b.n	8001af6 <SCCB_ReadByte+0xa0>
	}
    while(length)
    {
      *pBuffer = SCCB_ReceiveByte();
 8001ac2:	f7ff ff5f 	bl	8001984 <SCCB_ReceiveByte>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	701a      	strb	r2, [r3, #0]
      if(length == 1)
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d102      	bne.n	8001ada <SCCB_ReadByte+0x84>
	  {
		  SCCB_NoAck();
 8001ad4:	f7ff feca 	bl	800186c <SCCB_NoAck>
 8001ad8:	e001      	b.n	8001ade <SCCB_ReadByte+0x88>
	  }
      else
	  {
		SCCB_Ack(); 
 8001ada:	f7ff fea5 	bl	8001828 <SCCB_Ack>
	  }
      pBuffer++;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	607b      	str	r3, [r7, #4]
      length--;
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	807b      	strh	r3, [r7, #2]
    while(length)
 8001aea:	887b      	ldrh	r3, [r7, #2]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1e8      	bne.n	8001ac2 <SCCB_ReadByte+0x6c>
    }
    SCCB_Stop();
 8001af0:	f7ff fe78 	bl	80017e4 <SCCB_Stop>
    return ENABLE;
 8001af4:	2301      	movs	r3, #1
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b06:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <MX_DMA_Init+0x38>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b38 <MX_DMA_Init+0x38>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6153      	str	r3, [r2, #20]
 8001b12:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <MX_DMA_Init+0x38>)
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	200d      	movs	r0, #13
 8001b24:	f001 f8e1 	bl	8002cea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b28:	200d      	movs	r0, #13
 8001b2a:	f001 f8fa 	bl	8002d22 <HAL_NVIC_EnableIRQ>

}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000

08001b3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b42:	f107 0310 	add.w	r3, r7, #16
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b50:	4b67      	ldr	r3, [pc, #412]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	4a66      	ldr	r2, [pc, #408]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b56:	f043 0310 	orr.w	r3, r3, #16
 8001b5a:	6193      	str	r3, [r2, #24]
 8001b5c:	4b64      	ldr	r3, [pc, #400]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f003 0310 	and.w	r3, r3, #16
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b68:	4b61      	ldr	r3, [pc, #388]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	4a60      	ldr	r2, [pc, #384]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b6e:	f043 0304 	orr.w	r3, r3, #4
 8001b72:	6193      	str	r3, [r2, #24]
 8001b74:	4b5e      	ldr	r3, [pc, #376]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b80:	4b5b      	ldr	r3, [pc, #364]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	4a5a      	ldr	r2, [pc, #360]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b86:	f043 0308 	orr.w	r3, r3, #8
 8001b8a:	6193      	str	r3, [r2, #24]
 8001b8c:	4b58      	ldr	r3, [pc, #352]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	f003 0308 	and.w	r3, r3, #8
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b98:	4b55      	ldr	r3, [pc, #340]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	4a54      	ldr	r2, [pc, #336]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001b9e:	f043 0320 	orr.w	r3, r3, #32
 8001ba2:	6193      	str	r3, [r2, #24]
 8001ba4:	4b52      	ldr	r3, [pc, #328]	@ (8001cf0 <MX_GPIO_Init+0x1b4>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f003 0320 	and.w	r3, r3, #32
 8001bac:	603b      	str	r3, [r7, #0]
 8001bae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RRST_Pin|FIFO_OE_Pin|DC_Pin, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	211c      	movs	r1, #28
 8001bb4:	484f      	ldr	r0, [pc, #316]	@ (8001cf4 <MX_GPIO_Init+0x1b8>)
 8001bb6:	f001 fe70 	bl	800389a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WRST_Pin|RCLK_Pin|SCCB_SCL_Pin|SCCB_SDA_Pin, GPIO_PIN_RESET);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	21f0      	movs	r1, #240	@ 0xf0
 8001bbe:	484e      	ldr	r0, [pc, #312]	@ (8001cf8 <MX_GPIO_Init+0x1bc>)
 8001bc0:	f001 fe6b 	bl	800389a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_G_Pin|CS_Pin, GPIO_PIN_RESET);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2103      	movs	r1, #3
 8001bc8:	484c      	ldr	r0, [pc, #304]	@ (8001cfc <MX_GPIO_Init+0x1c0>)
 8001bca:	f001 fe66 	bl	800389a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FIFO_WEN_GPIO_Port, FIFO_WEN_Pin, GPIO_PIN_RESET);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2108      	movs	r1, #8
 8001bd2:	484b      	ldr	r0, [pc, #300]	@ (8001d00 <MX_GPIO_Init+0x1c4>)
 8001bd4:	f001 fe61 	bl	800389a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HREF_Pin;
 8001bd8:	2304      	movs	r3, #4
 8001bda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HREF_GPIO_Port, &GPIO_InitStruct);
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	4619      	mov	r1, r3
 8001bea:	4843      	ldr	r0, [pc, #268]	@ (8001cf8 <MX_GPIO_Init+0x1bc>)
 8001bec:	f001 fcaa 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VSYNC_Pin;
 8001bf0:	2308      	movs	r3, #8
 8001bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bf4:	4b43      	ldr	r3, [pc, #268]	@ (8001d04 <MX_GPIO_Init+0x1c8>)
 8001bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	4619      	mov	r1, r3
 8001c02:	483d      	ldr	r0, [pc, #244]	@ (8001cf8 <MX_GPIO_Init+0x1bc>)
 8001c04:	f001 fc9e 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c0c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d08 <MX_GPIO_Init+0x1cc>)
 8001c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4836      	ldr	r0, [pc, #216]	@ (8001cf4 <MX_GPIO_Init+0x1b8>)
 8001c1c:	f001 fc92 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RRST_Pin|FIFO_OE_Pin|DC_Pin;
 8001c20:	231c      	movs	r3, #28
 8001c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c24:	2301      	movs	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c30:	f107 0310 	add.w	r3, r7, #16
 8001c34:	4619      	mov	r1, r3
 8001c36:	482f      	ldr	r0, [pc, #188]	@ (8001cf4 <MX_GPIO_Init+0x1b8>)
 8001c38:	f001 fc84 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = WRST_Pin|RCLK_Pin;
 8001c3c:	2330      	movs	r3, #48	@ 0x30
 8001c3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c40:	2301      	movs	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	4619      	mov	r1, r3
 8001c52:	4829      	ldr	r0, [pc, #164]	@ (8001cf8 <MX_GPIO_Init+0x1bc>)
 8001c54:	f001 fc76 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_G_Pin|CS_Pin;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c64:	2302      	movs	r3, #2
 8001c66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4823      	ldr	r0, [pc, #140]	@ (8001cfc <MX_GPIO_Init+0x1c0>)
 8001c70:	f001 fc68 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = D2_Pin|D3_Pin|D4_Pin|D5_Pin
 8001c74:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001c78:	613b      	str	r3, [r7, #16]
                          |D6_Pin|D7_Pin|D0_Pin|D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	f107 0310 	add.w	r3, r7, #16
 8001c86:	4619      	mov	r1, r3
 8001c88:	481c      	ldr	r0, [pc, #112]	@ (8001cfc <MX_GPIO_Init+0x1c0>)
 8001c8a:	f001 fc5b 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SCCB_SCL_Pin|SCCB_SDA_Pin;
 8001c8e:	23c0      	movs	r3, #192	@ 0xc0
 8001c90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c92:	2311      	movs	r3, #17
 8001c94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9e:	f107 0310 	add.w	r3, r7, #16
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4814      	ldr	r0, [pc, #80]	@ (8001cf8 <MX_GPIO_Init+0x1bc>)
 8001ca6:	f001 fc4d 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FIFO_WEN_Pin;
 8001caa:	2308      	movs	r3, #8
 8001cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FIFO_WEN_GPIO_Port, &GPIO_InitStruct);
 8001cba:	f107 0310 	add.w	r3, r7, #16
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	480f      	ldr	r0, [pc, #60]	@ (8001d00 <MX_GPIO_Init+0x1c4>)
 8001cc2:	f001 fc3f 	bl	8003544 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2006      	movs	r0, #6
 8001ccc:	f001 f80d 	bl	8002cea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001cd0:	2006      	movs	r0, #6
 8001cd2:	f001 f826 	bl	8002d22 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 3, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	2103      	movs	r1, #3
 8001cda:	2009      	movs	r0, #9
 8001cdc:	f001 f805 	bl	8002cea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001ce0:	2009      	movs	r0, #9
 8001ce2:	f001 f81e 	bl	8002d22 <HAL_NVIC_EnableIRQ>

}
 8001ce6:	bf00      	nop
 8001ce8:	3720      	adds	r7, #32
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40010800 	.word	0x40010800
 8001cf8:	40011000 	.word	0x40011000
 8001cfc:	40010c00 	.word	0x40010c00
 8001d00:	40011400 	.word	0x40011400
 8001d04:	10210000 	.word	0x10210000
 8001d08:	10110000 	.word	0x10110000

08001d0c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d10:	4b12      	ldr	r3, [pc, #72]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d12:	4a13      	ldr	r2, [pc, #76]	@ (8001d60 <MX_I2C1_Init+0x54>)
 8001d14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d18:	4a12      	ldr	r2, [pc, #72]	@ (8001d64 <MX_I2C1_Init+0x58>)
 8001d1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d2e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d30:	4b0a      	ldr	r3, [pc, #40]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d3c:	4b07      	ldr	r3, [pc, #28]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d42:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d48:	4804      	ldr	r0, [pc, #16]	@ (8001d5c <MX_I2C1_Init+0x50>)
 8001d4a:	f001 fdd7 	bl	80038fc <HAL_I2C_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d54:	f000 f9ae 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200046e4 	.word	0x200046e4
 8001d60:	40005400 	.word	0x40005400
 8001d64:	000186a0 	.word	0x000186a0

08001d68 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b088      	sub	sp, #32
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 0310 	add.w	r3, r7, #16
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a15      	ldr	r2, [pc, #84]	@ (8001dd8 <HAL_I2C_MspInit+0x70>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d123      	bne.n	8001dd0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d88:	4b14      	ldr	r3, [pc, #80]	@ (8001ddc <HAL_I2C_MspInit+0x74>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	4a13      	ldr	r2, [pc, #76]	@ (8001ddc <HAL_I2C_MspInit+0x74>)
 8001d8e:	f043 0308 	orr.w	r3, r3, #8
 8001d92:	6193      	str	r3, [r2, #24]
 8001d94:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <HAL_I2C_MspInit+0x74>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	f003 0308 	and.w	r3, r3, #8
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MPU6050_SCL_Pin|MPU6050_SDA_Pin;
 8001da0:	23c0      	movs	r3, #192	@ 0xc0
 8001da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001da4:	2312      	movs	r3, #18
 8001da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da8:	2303      	movs	r3, #3
 8001daa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	4619      	mov	r1, r3
 8001db2:	480b      	ldr	r0, [pc, #44]	@ (8001de0 <HAL_I2C_MspInit+0x78>)
 8001db4:	f001 fbc6 	bl	8003544 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <HAL_I2C_MspInit+0x74>)
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	4a07      	ldr	r2, [pc, #28]	@ (8001ddc <HAL_I2C_MspInit+0x74>)
 8001dbe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dc2:	61d3      	str	r3, [r2, #28]
 8001dc4:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_I2C_MspInit+0x74>)
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001dd0:	bf00      	nop
 8001dd2:	3720      	adds	r7, #32
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40005400 	.word	0x40005400
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40010c00 	.word	0x40010c00

08001de4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001de4:	b590      	push	{r4, r7, lr}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

	uint8_t retry = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dee:	f000 fe43 	bl	8002a78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001df2:	f000 f883 	bl	8001efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001df6:	f7ff fea1 	bl	8001b3c <MX_GPIO_Init>
  MX_DMA_Init();
 8001dfa:	f7ff fe81 	bl	8001b00 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001dfe:	f000 fd05 	bl	800280c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001e02:	f000 fbbb 	bl	800257c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001e06:	f7ff ff81 	bl	8001d0c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001e0a:	f000 fd29 	bl	8002860 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  FIFO_OE_L(); 
 8001e0e:	4b30      	ldr	r3, [pc, #192]	@ (8001ed0 <main+0xec>)
 8001e10:	2208      	movs	r2, #8
 8001e12:	615a      	str	r2, [r3, #20]
  FIFO_WE_H(); 
 8001e14:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed4 <main+0xf0>)
 8001e16:	2208      	movs	r2, #8
 8001e18:	611a      	str	r2, [r3, #16]

  OLED_Init();
 8001e1a:	f000 f9a9 	bl	8002170 <OLED_Init>
  send_debug_info("oled_init done!");
 8001e1e:	482e      	ldr	r0, [pc, #184]	@ (8001ed8 <main+0xf4>)
 8001e20:	f000 fdee 	bl	8002a00 <send_debug_info>
  OLED_Fill(0x00);
 8001e24:	2000      	movs	r0, #0
 8001e26:	f000 fa01 	bl	800222c <OLED_Fill>

  while(OV7725_Init() != SUCCESS)
 8001e2a:	e00a      	b.n	8001e42 <main+0x5e>
	{
		retry++;
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	71fb      	strb	r3, [r7, #7]
		if(retry>5)
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	2b05      	cmp	r3, #5
 8001e36:	d904      	bls.n	8001e42 <main+0x5e>
		{
      send_debug_info("ov7725 init failed");
 8001e38:	4828      	ldr	r0, [pc, #160]	@ (8001edc <main+0xf8>)
 8001e3a:	f000 fde1 	bl	8002a00 <send_debug_info>
			while(1);
 8001e3e:	bf00      	nop
 8001e40:	e7fd      	b.n	8001e3e <main+0x5a>
  while(OV7725_Init() != SUCCESS)
 8001e42:	f7ff f989 	bl	8001158 <OV7725_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d1ef      	bne.n	8001e2c <main+0x48>
		}
	}
  send_debug_info("ov init success");
 8001e4c:	4824      	ldr	r0, [pc, #144]	@ (8001ee0 <main+0xfc>)
 8001e4e:	f000 fdd7 	bl	8002a00 <send_debug_info>

  OV7725_Window_Set(ov7725.X_Start,ov7725.Y_Start,ov7725.Width,ov7725.Height,ov7725.VGA_QVGA);
 8001e52:	4b24      	ldr	r3, [pc, #144]	@ (8001ee4 <main+0x100>)
 8001e54:	8818      	ldrh	r0, [r3, #0]
 8001e56:	4b23      	ldr	r3, [pc, #140]	@ (8001ee4 <main+0x100>)
 8001e58:	8859      	ldrh	r1, [r3, #2]
 8001e5a:	4b22      	ldr	r3, [pc, #136]	@ (8001ee4 <main+0x100>)
 8001e5c:	88da      	ldrh	r2, [r3, #6]
 8001e5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ee4 <main+0x100>)
 8001e60:	889c      	ldrh	r4, [r3, #4]
 8001e62:	4b20      	ldr	r3, [pc, #128]	@ (8001ee4 <main+0x100>)
 8001e64:	7a5b      	ldrb	r3, [r3, #9]
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	4623      	mov	r3, r4
 8001e6a:	f7ff f9bd 	bl	80011e8 <OV7725_Window_Set>
  Ov7725_vsync = 0;
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee8 <main+0x104>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]
   while (1)
   {

	      // sprintf(buffer, "ov value: %d\r\n", Ov7725_vsync);
	      // send_debug_info(&buffer);
			if( Ov7725_vsync == OV7725_RC_done )
 8001e74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee8 <main+0x104>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d1fb      	bne.n	8001e74 <main+0x90>
			{   

				frame_count++;
 8001e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eec <main+0x108>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	3301      	adds	r3, #1
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <main+0x108>)
 8001e88:	701a      	strb	r2, [r3, #0]
				FIFO_PREPARE;
 8001e8a:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <main+0xec>)
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	615a      	str	r2, [r3, #20]
 8001e90:	4b17      	ldr	r3, [pc, #92]	@ (8001ef0 <main+0x10c>)
 8001e92:	2220      	movs	r2, #32
 8001e94:	615a      	str	r2, [r3, #20]
 8001e96:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <main+0x10c>)
 8001e98:	2220      	movs	r2, #32
 8001e9a:	611a      	str	r2, [r3, #16]
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <main+0xec>)
 8001e9e:	2204      	movs	r2, #4
 8001ea0:	611a      	str	r2, [r3, #16]
 8001ea2:	4b13      	ldr	r3, [pc, #76]	@ (8001ef0 <main+0x10c>)
 8001ea4:	2220      	movs	r2, #32
 8001ea6:	615a      	str	r2, [r3, #20]
 8001ea8:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <main+0x10c>)
 8001eaa:	2220      	movs	r2, #32
 8001eac:	611a      	str	r2, [r3, #16]
	      Img_Read(Img);
 8001eae:	4811      	ldr	r0, [pc, #68]	@ (8001ef4 <main+0x110>)
 8001eb0:	f7ff fbec 	bl	800168c <Img_Read>
	      Img_Process(Img, Img1);
 8001eb4:	4910      	ldr	r1, [pc, #64]	@ (8001ef8 <main+0x114>)
 8001eb6:	480f      	ldr	r0, [pc, #60]	@ (8001ef4 <main+0x110>)
 8001eb8:	f7ff fc10 	bl	80016dc <Img_Process>
				OLED_Print_pixel_Image(Img1,64,128);
 8001ebc:	2280      	movs	r2, #128	@ 0x80
 8001ebe:	2140      	movs	r1, #64	@ 0x40
 8001ec0:	480d      	ldr	r0, [pc, #52]	@ (8001ef8 <main+0x114>)
 8001ec2:	f000 fac7 	bl	8002454 <OLED_Print_pixel_Image>

				Ov7725_vsync = OV7725_RC_idle;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <main+0x104>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	701a      	strb	r2, [r3, #0]
			if( Ov7725_vsync == OV7725_RC_done )
 8001ecc:	e7d2      	b.n	8001e74 <main+0x90>
 8001ece:	bf00      	nop
 8001ed0:	40010800 	.word	0x40010800
 8001ed4:	40011400 	.word	0x40011400
 8001ed8:	08006438 	.word	0x08006438
 8001edc:	08006448 	.word	0x08006448
 8001ee0:	0800645c 	.word	0x0800645c
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	20004738 	.word	0x20004738
 8001eec:	20004739 	.word	0x20004739
 8001ef0:	40011000 	.word	0x40011000
 8001ef4:	200006e4 	.word	0x200006e4
 8001ef8:	200026e4 	.word	0x200026e4

08001efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b090      	sub	sp, #64	@ 0x40
 8001f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f02:	f107 0318 	add.w	r3, r7, #24
 8001f06:	2228      	movs	r2, #40	@ 0x28
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 fb48 	bl	80055a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f30:	2302      	movs	r3, #2
 8001f32:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f38:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f3a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f40:	f107 0318 	add.w	r3, r7, #24
 8001f44:	4618      	mov	r0, r3
 8001f46:	f001 fe1d 	bl	8003b84 <HAL_RCC_OscConfig>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001f50:	f000 f8b0 	bl	80020b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f54:	230f      	movs	r3, #15
 8001f56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f002 f88a 	bl	8004088 <HAL_RCC_ClockConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001f7a:	f000 f89b 	bl	80020b4 <Error_Handler>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3740      	adds	r7, #64	@ 0x40
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <Delay_tick>:
{
	for(int i = 0;i < count; i++);
}

void Delay_tick(uint32_t ms)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
    uint32_t start;

    start = uwTick; //log the start value of systick
 8001f90:	4b08      	ldr	r3, [pc, #32]	@ (8001fb4 <Delay_tick+0x2c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	60fb      	str	r3, [r7, #12]

    while(uwTick - start <ms) //wait until  x ms
 8001f96:	bf00      	nop
 8001f98:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <Delay_tick+0x2c>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d8f8      	bhi.n	8001f98 <Delay_tick+0x10>
    {
      
    }
}
 8001fa6:	bf00      	nop
 8001fa8:	bf00      	nop
 8001faa:	3714      	adds	r7, #20
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	2000486c 	.word	0x2000486c

08001fb8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af02      	add	r7, sp, #8
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin ==KEY1_Pin)
 8001fc2:	88fb      	ldrh	r3, [r7, #6]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d142      	bne.n	800204e <HAL_GPIO_EXTI_Callback+0x96>
  {
    oled_page++;
 8001fc8:	4b32      	ldr	r3, [pc, #200]	@ (8002094 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b30      	ldr	r3, [pc, #192]	@ (8002094 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001fd2:	701a      	strb	r2, [r3, #0]
    oled_mode = oled_page % 3;
 8001fd4:	4b2f      	ldr	r3, [pc, #188]	@ (8002094 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001fd6:	781a      	ldrb	r2, [r3, #0]
 8001fd8:	4b2f      	ldr	r3, [pc, #188]	@ (8002098 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001fda:	fba3 1302 	umull	r1, r3, r3, r2
 8001fde:	0859      	lsrs	r1, r3, #1
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	440b      	add	r3, r1
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4b2c      	ldr	r3, [pc, #176]	@ (800209c <HAL_GPIO_EXTI_Callback+0xe4>)
 8001fec:	701a      	strb	r2, [r3, #0]
    if (oled_mode == 1)
 8001fee:	4b2b      	ldr	r3, [pc, #172]	@ (800209c <HAL_GPIO_EXTI_Callback+0xe4>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d111      	bne.n	800201a <HAL_GPIO_EXTI_Callback+0x62>
    {
      OLED_Fill(0x00);
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f000 f918 	bl	800222c <OLED_Fill>
      Draw_BMP(60, 0, 60, 80, (unsigned char *)Mario_60);
 8001ffc:	4b28      	ldr	r3, [pc, #160]	@ (80020a0 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	2350      	movs	r3, #80	@ 0x50
 8002002:	223c      	movs	r2, #60	@ 0x3c
 8002004:	2100      	movs	r1, #0
 8002006:	203c      	movs	r0, #60	@ 0x3c
 8002008:	f000 f93d 	bl	8002286 <Draw_BMP>
      OLED_Showchar(0, 0, 'K', Size_F8x16);
 800200c:	2308      	movs	r3, #8
 800200e:	224b      	movs	r2, #75	@ 0x4b
 8002010:	2100      	movs	r1, #0
 8002012:	2000      	movs	r0, #0
 8002014:	f000 f9b0 	bl	8002378 <OLED_Showchar>
  }
  else
  {
      //unused
  }
}
 8002018:	e037      	b.n	800208a <HAL_GPIO_EXTI_Callback+0xd2>
    else if (oled_mode == 2)
 800201a:	4b20      	ldr	r3, [pc, #128]	@ (800209c <HAL_GPIO_EXTI_Callback+0xe4>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d10b      	bne.n	800203a <HAL_GPIO_EXTI_Callback+0x82>
      OLED_Fill(0x00);
 8002022:	2000      	movs	r0, #0
 8002024:	f000 f902 	bl	800222c <OLED_Fill>
      Draw_BMP(0, 0, 120, 80, (unsigned char *)Mario_120);
 8002028:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <HAL_GPIO_EXTI_Callback+0xec>)
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	2350      	movs	r3, #80	@ 0x50
 800202e:	2278      	movs	r2, #120	@ 0x78
 8002030:	2100      	movs	r1, #0
 8002032:	2000      	movs	r0, #0
 8002034:	f000 f927 	bl	8002286 <Draw_BMP>
}
 8002038:	e027      	b.n	800208a <HAL_GPIO_EXTI_Callback+0xd2>
      OLED_Fill(0x00);
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f8f6 	bl	800222c <OLED_Fill>
      OLED_Showchar(0, 0, 'L', Size_F8x16);
 8002040:	2308      	movs	r3, #8
 8002042:	224c      	movs	r2, #76	@ 0x4c
 8002044:	2100      	movs	r1, #0
 8002046:	2000      	movs	r0, #0
 8002048:	f000 f996 	bl	8002378 <OLED_Showchar>
}
 800204c:	e01d      	b.n	800208a <HAL_GPIO_EXTI_Callback+0xd2>
  else if(GPIO_Pin ==VSYNC_Pin)
 800204e:	88fb      	ldrh	r3, [r7, #6]
 8002050:	2b08      	cmp	r3, #8
 8002052:	d11a      	bne.n	800208a <HAL_GPIO_EXTI_Callback+0xd2>
    if (Ov7725_vsync == OV7725_RC_idle)
 8002054:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10c      	bne.n	8002076 <HAL_GPIO_EXTI_Callback+0xbe>
      FIFO_WRST_L(); //reset the fifo write pointer
 800205c:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <HAL_GPIO_EXTI_Callback+0xf4>)
 800205e:	2210      	movs	r2, #16
 8002060:	615a      	str	r2, [r3, #20]
      FIFO_WE_H();   //enable ov7725  transfer img to fifo
 8002062:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002064:	2208      	movs	r2, #8
 8002066:	611a      	str	r2, [r3, #16]
      Ov7725_vsync = OV7725_RC_busy;
 8002068:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <HAL_GPIO_EXTI_Callback+0xf0>)
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
      FIFO_WRST_H(); //avoid the write pointer keepping reset
 800206e:	4b0f      	ldr	r3, [pc, #60]	@ (80020ac <HAL_GPIO_EXTI_Callback+0xf4>)
 8002070:	2210      	movs	r2, #16
 8002072:	611a      	str	r2, [r3, #16]
}
 8002074:	e009      	b.n	800208a <HAL_GPIO_EXTI_Callback+0xd2>
    else if (Ov7725_vsync == OV7725_RC_busy) // a  full frame is cached in FIFO
 8002076:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d105      	bne.n	800208a <HAL_GPIO_EXTI_Callback+0xd2>
      FIFO_WE_L(); // disable the ov7725 transfer
 800207e:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002080:	2208      	movs	r2, #8
 8002082:	615a      	str	r2, [r3, #20]
      Ov7725_vsync = OV7725_RC_done;  
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002086:	2202      	movs	r2, #2
 8002088:	701a      	strb	r2, [r3, #0]
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	2000473a 	.word	0x2000473a
 8002098:	aaaaaaab 	.word	0xaaaaaaab
 800209c:	2000473b 	.word	0x2000473b
 80020a0:	200000bc 	.word	0x200000bc
 80020a4:	2000029c 	.word	0x2000029c
 80020a8:	20004738 	.word	0x20004738
 80020ac:	40011000 	.word	0x40011000
 80020b0:	40011400 	.word	0x40011400

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b8:	b672      	cpsid	i
}
 80020ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <Error_Handler+0x8>

080020c0 <OLED_WR_CMD>:

unsigned char oled_erro_code = Oled_Erro_None;


__UINT8_TYPE__ OLED_WR_CMD(__UINT8_TYPE__ CMD)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af02      	add	r7, sp, #8
 80020c6:	4603      	mov	r3, r0
 80020c8:	71fb      	strb	r3, [r7, #7]
   __UINT8_TYPE__ RXDATA =0;
 80020ca:	2300      	movs	r3, #0
 80020cc:	73fb      	strb	r3, [r7, #15]

   HAL_GPIO_WritePin(DC_GPIO_Port,DC_Pin,0);//DC
 80020ce:	2200      	movs	r2, #0
 80020d0:	2110      	movs	r1, #16
 80020d2:	480e      	ldr	r0, [pc, #56]	@ (800210c <OLED_WR_CMD+0x4c>)
 80020d4:	f001 fbe1 	bl	800389a <HAL_GPIO_WritePin>

   HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,0);//
 80020d8:	2200      	movs	r2, #0
 80020da:	2102      	movs	r1, #2
 80020dc:	480c      	ldr	r0, [pc, #48]	@ (8002110 <OLED_WR_CMD+0x50>)
 80020de:	f001 fbdc 	bl	800389a <HAL_GPIO_WritePin>

   HAL_SPI_TransmitReceive(&hspi1,&CMD,&RXDATA,1,1000);
 80020e2:	f107 020f 	add.w	r2, r7, #15
 80020e6:	1df9      	adds	r1, r7, #7
 80020e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	2301      	movs	r3, #1
 80020f0:	4808      	ldr	r0, [pc, #32]	@ (8002114 <OLED_WR_CMD+0x54>)
 80020f2:	f002 f9db 	bl	80044ac <HAL_SPI_TransmitReceive>

   HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,1);//CSdisable
 80020f6:	2201      	movs	r2, #1
 80020f8:	2102      	movs	r1, #2
 80020fa:	4805      	ldr	r0, [pc, #20]	@ (8002110 <OLED_WR_CMD+0x50>)
 80020fc:	f001 fbcd 	bl	800389a <HAL_GPIO_WritePin>
   
   return RXDATA;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40010800 	.word	0x40010800
 8002110:	40010c00 	.word	0x40010c00
 8002114:	20004740 	.word	0x20004740

08002118 <OLED_WR_DATA>:

__UINT8_TYPE__ OLED_WR_DATA(__UINT8_TYPE__ DATA)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af02      	add	r7, sp, #8
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
    __UINT8_TYPE__ RXDATA =0;
 8002122:	2300      	movs	r3, #0
 8002124:	73fb      	strb	r3, [r7, #15]

   HAL_GPIO_WritePin(DC_GPIO_Port,DC_Pin,1);//DC
 8002126:	2201      	movs	r2, #1
 8002128:	2110      	movs	r1, #16
 800212a:	480e      	ldr	r0, [pc, #56]	@ (8002164 <OLED_WR_DATA+0x4c>)
 800212c:	f001 fbb5 	bl	800389a <HAL_GPIO_WritePin>

   HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,0);//
 8002130:	2200      	movs	r2, #0
 8002132:	2102      	movs	r1, #2
 8002134:	480c      	ldr	r0, [pc, #48]	@ (8002168 <OLED_WR_DATA+0x50>)
 8002136:	f001 fbb0 	bl	800389a <HAL_GPIO_WritePin>

   HAL_SPI_TransmitReceive(&hspi1,&DATA,&RXDATA,1,1000);
 800213a:	f107 020f 	add.w	r2, r7, #15
 800213e:	1df9      	adds	r1, r7, #7
 8002140:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2301      	movs	r3, #1
 8002148:	4808      	ldr	r0, [pc, #32]	@ (800216c <OLED_WR_DATA+0x54>)
 800214a:	f002 f9af 	bl	80044ac <HAL_SPI_TransmitReceive>

   HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,1);//CSdisable
 800214e:	2201      	movs	r2, #1
 8002150:	2102      	movs	r1, #2
 8002152:	4805      	ldr	r0, [pc, #20]	@ (8002168 <OLED_WR_DATA+0x50>)
 8002154:	f001 fba1 	bl	800389a <HAL_GPIO_WritePin>
   
   return RXDATA;
 8002158:	7bfb      	ldrb	r3, [r7, #15]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40010800 	.word	0x40010800
 8002168:	40010c00 	.word	0x40010c00
 800216c:	20004740 	.word	0x20004740

08002170 <OLED_Init>:
  * @brief  OLED_Initsend command to initialize the oled register
  * @param  None
	* @retval None
  */
void OLED_Init(void)        
{ 
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  Delay_tick(100);
 8002174:	2064      	movs	r0, #100	@ 0x64
 8002176:	f7ff ff07 	bl	8001f88 <Delay_tick>
	OLED_WR_CMD(0xAE); //display off
 800217a:	20ae      	movs	r0, #174	@ 0xae
 800217c:	f7ff ffa0 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x20);	//Set Memory Addressing Mode	
 8002180:	2020      	movs	r0, #32
 8002182:	f7ff ff9d 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002186:	2010      	movs	r0, #16
 8002188:	f7ff ff9a 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 800218c:	20b0      	movs	r0, #176	@ 0xb0
 800218e:	f7ff ff97 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xc8);	//Set COM Output Scan Direction
 8002192:	20c8      	movs	r0, #200	@ 0xc8
 8002194:	f7ff ff94 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x00); //---set low column address
 8002198:	2000      	movs	r0, #0
 800219a:	f7ff ff91 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x10); //---set high column address
 800219e:	2010      	movs	r0, #16
 80021a0:	f7ff ff8e 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x40); //--set start line address
 80021a4:	2040      	movs	r0, #64	@ 0x40
 80021a6:	f7ff ff8b 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x81); //--set contrast control register
 80021aa:	2081      	movs	r0, #129	@ 0x81
 80021ac:	f7ff ff88 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xff); //???????????? 0x00~0xff
 80021b0:	20ff      	movs	r0, #255	@ 0xff
 80021b2:	f7ff ff85 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xa1); //--set segment re-map 0 to 127
 80021b6:	20a1      	movs	r0, #161	@ 0xa1
 80021b8:	f7ff ff82 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xa6); //--set normal display
 80021bc:	20a6      	movs	r0, #166	@ 0xa6
 80021be:	f7ff ff7f 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xa8); //--set multiplex ratio(1 to 64)
 80021c2:	20a8      	movs	r0, #168	@ 0xa8
 80021c4:	f7ff ff7c 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x3F); //
 80021c8:	203f      	movs	r0, #63	@ 0x3f
 80021ca:	f7ff ff79 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80021ce:	20a4      	movs	r0, #164	@ 0xa4
 80021d0:	f7ff ff76 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xd3); //-set display offset
 80021d4:	20d3      	movs	r0, #211	@ 0xd3
 80021d6:	f7ff ff73 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x00); //-not offset
 80021da:	2000      	movs	r0, #0
 80021dc:	f7ff ff70 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xd5); //--set display clock divide ratio/oscillator frequency
 80021e0:	20d5      	movs	r0, #213	@ 0xd5
 80021e2:	f7ff ff6d 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xf0); //--set divide ratio
 80021e6:	20f0      	movs	r0, #240	@ 0xf0
 80021e8:	f7ff ff6a 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xd9); //--set pre-charge period
 80021ec:	20d9      	movs	r0, #217	@ 0xd9
 80021ee:	f7ff ff67 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x22); //
 80021f2:	2022      	movs	r0, #34	@ 0x22
 80021f4:	f7ff ff64 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xda); //--set com pins hardware configuration
 80021f8:	20da      	movs	r0, #218	@ 0xda
 80021fa:	f7ff ff61 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x12);
 80021fe:	2012      	movs	r0, #18
 8002200:	f7ff ff5e 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xdb); //--set vcomh
 8002204:	20db      	movs	r0, #219	@ 0xdb
 8002206:	f7ff ff5b 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x20); //0x20,0.77xVcc
 800220a:	2020      	movs	r0, #32
 800220c:	f7ff ff58 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x8d); //--set DC-DC enable
 8002210:	208d      	movs	r0, #141	@ 0x8d
 8002212:	f7ff ff55 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0x14); //
 8002216:	2014      	movs	r0, #20
 8002218:	f7ff ff52 	bl	80020c0 <OLED_WR_CMD>
	OLED_WR_CMD(0xaf); //--turn on oled panel
 800221c:	20af      	movs	r0, #175	@ 0xaf
 800221e:	f7ff ff4f 	bl	80020c0 <OLED_WR_CMD>
  Delay_tick(100);
 8002222:	2064      	movs	r0, #100	@ 0x64
 8002224:	f7ff feb0 	bl	8001f88 <Delay_tick>
} 
 8002228:	bf00      	nop
 800222a:	bd80      	pop	{r7, pc}

0800222c <OLED_Fill>:



void OLED_Fill(unsigned char bmp_data)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
	unsigned char y,x;
	
	for(y=0;y<8;y++)
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
 800223a:	e01c      	b.n	8002276 <OLED_Fill+0x4a>
	{
		OLED_WR_CMD(0xb0+y);
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	3b50      	subs	r3, #80	@ 0x50
 8002240:	b2db      	uxtb	r3, r3
 8002242:	4618      	mov	r0, r3
 8002244:	f7ff ff3c 	bl	80020c0 <OLED_WR_CMD>
		OLED_WR_CMD(0x01);
 8002248:	2001      	movs	r0, #1
 800224a:	f7ff ff39 	bl	80020c0 <OLED_WR_CMD>
		OLED_WR_CMD(0x10);
 800224e:	2010      	movs	r0, #16
 8002250:	f7ff ff36 	bl	80020c0 <OLED_WR_CMD>
		for(x=0;x<128;x++)
 8002254:	2300      	movs	r3, #0
 8002256:	73bb      	strb	r3, [r7, #14]
 8002258:	e006      	b.n	8002268 <OLED_Fill+0x3c>
			OLED_WR_DATA(bmp_data);
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ff5b 	bl	8002118 <OLED_WR_DATA>
		for(x=0;x<128;x++)
 8002262:	7bbb      	ldrb	r3, [r7, #14]
 8002264:	3301      	adds	r3, #1
 8002266:	73bb      	strb	r3, [r7, #14]
 8002268:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800226c:	2b00      	cmp	r3, #0
 800226e:	daf4      	bge.n	800225a <OLED_Fill+0x2e>
	for(y=0;y<8;y++)
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	3301      	adds	r3, #1
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b07      	cmp	r3, #7
 800227a:	d9df      	bls.n	800223c <OLED_Fill+0x10>
	}
}
 800227c:	bf00      	nop
 800227e:	bf00      	nop
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <Draw_BMP>:


void Draw_BMP(unsigned char x0, unsigned char y0, unsigned char width, unsigned char height, unsigned char * bmp) {
 8002286:	b590      	push	{r4, r7, lr}
 8002288:	b085      	sub	sp, #20
 800228a:	af00      	add	r7, sp, #0
 800228c:	4604      	mov	r4, r0
 800228e:	4608      	mov	r0, r1
 8002290:	4611      	mov	r1, r2
 8002292:	461a      	mov	r2, r3
 8002294:	4623      	mov	r3, r4
 8002296:	71fb      	strb	r3, [r7, #7]
 8002298:	4603      	mov	r3, r0
 800229a:	71bb      	strb	r3, [r7, #6]
 800229c:	460b      	mov	r3, r1
 800229e:	717b      	strb	r3, [r7, #5]
 80022a0:	4613      	mov	r3, r2
 80022a2:	713b      	strb	r3, [r7, #4]
    unsigned char x, y, i;
    unsigned char pages;
	if(height%8==0)
 80022a4:	793b      	ldrb	r3, [r7, #4]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d103      	bne.n	80022b8 <Draw_BMP+0x32>
		pages = height/8;
 80022b0:	793b      	ldrb	r3, [r7, #4]
 80022b2:	08db      	lsrs	r3, r3, #3
 80022b4:	733b      	strb	r3, [r7, #12]
 80022b6:	e004      	b.n	80022c2 <Draw_BMP+0x3c>
  	else
		pages = height/8 + 1;
 80022b8:	793b      	ldrb	r3, [r7, #4]
 80022ba:	08db      	lsrs	r3, r3, #3
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	3301      	adds	r3, #1
 80022c0:	733b      	strb	r3, [r7, #12]

    for (y = 0; y < pages; y++)
 80022c2:	2300      	movs	r3, #0
 80022c4:	73bb      	strb	r3, [r7, #14]
 80022c6:	e027      	b.n	8002318 <Draw_BMP+0x92>
    {
    	OLED_Set_Pos(x0, y + y0);  
 80022c8:	7bba      	ldrb	r2, [r7, #14]
 80022ca:	79bb      	ldrb	r3, [r7, #6]
 80022cc:	4413      	add	r3, r2
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	4611      	mov	r1, r2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 f828 	bl	800232a <OLED_Set_Pos>
        for (x = x0,i = 0; i < width; x++)
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	73fb      	strb	r3, [r7, #15]
 80022de:	2300      	movs	r3, #0
 80022e0:	737b      	strb	r3, [r7, #13]
 80022e2:	e012      	b.n	800230a <Draw_BMP+0x84>
        {
        	OLED_WR_DATA(bmp[width * y + i]);
 80022e4:	797b      	ldrb	r3, [r7, #5]
 80022e6:	7bba      	ldrb	r2, [r7, #14]
 80022e8:	fb03 f202 	mul.w	r2, r3, r2
 80022ec:	7b7b      	ldrb	r3, [r7, #13]
 80022ee:	4413      	add	r3, r2
 80022f0:	461a      	mov	r2, r3
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	4413      	add	r3, r2
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff ff0d 	bl	8002118 <OLED_WR_DATA>
			i++;
 80022fe:	7b7b      	ldrb	r3, [r7, #13]
 8002300:	3301      	adds	r3, #1
 8002302:	737b      	strb	r3, [r7, #13]
        for (x = x0,i = 0; i < width; x++)
 8002304:	7bfb      	ldrb	r3, [r7, #15]
 8002306:	3301      	adds	r3, #1
 8002308:	73fb      	strb	r3, [r7, #15]
 800230a:	7b7a      	ldrb	r2, [r7, #13]
 800230c:	797b      	ldrb	r3, [r7, #5]
 800230e:	429a      	cmp	r2, r3
 8002310:	d3e8      	bcc.n	80022e4 <Draw_BMP+0x5e>
    for (y = 0; y < pages; y++)
 8002312:	7bbb      	ldrb	r3, [r7, #14]
 8002314:	3301      	adds	r3, #1
 8002316:	73bb      	strb	r3, [r7, #14]
 8002318:	7bba      	ldrb	r2, [r7, #14]
 800231a:	7b3b      	ldrb	r3, [r7, #12]
 800231c:	429a      	cmp	r2, r3
 800231e:	d3d3      	bcc.n	80022c8 <Draw_BMP+0x42>
        }
    }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	bd90      	pop	{r4, r7, pc}

0800232a <OLED_Set_Pos>:

void OLED_Set_Pos(unsigned char x, unsigned char y)
{ 
 800232a:	b580      	push	{r7, lr}
 800232c:	b082      	sub	sp, #8
 800232e:	af00      	add	r7, sp, #0
 8002330:	4603      	mov	r3, r0
 8002332:	460a      	mov	r2, r1
 8002334:	71fb      	strb	r3, [r7, #7]
 8002336:	4613      	mov	r3, r2
 8002338:	71bb      	strb	r3, [r7, #6]
  OLED_WR_CMD(0xb0+y);
 800233a:	79bb      	ldrb	r3, [r7, #6]
 800233c:	3b50      	subs	r3, #80	@ 0x50
 800233e:	b2db      	uxtb	r3, r3
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff febd 	bl	80020c0 <OLED_WR_CMD>
  OLED_WR_CMD(((x&0xf0)>>4)|0x10);
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	091b      	lsrs	r3, r3, #4
 800234a:	b2db      	uxtb	r3, r3
 800234c:	f043 0310 	orr.w	r3, r3, #16
 8002350:	b2db      	uxtb	r3, r3
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff feb4 	bl	80020c0 <OLED_WR_CMD>
  OLED_WR_CMD((x&0x0f)|0x01);
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	f003 030e 	and.w	r3, r3, #14
 8002360:	b25b      	sxtb	r3, r3
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	b25b      	sxtb	r3, r3
 8002368:	b2db      	uxtb	r3, r3
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff fea8 	bl	80020c0 <OLED_WR_CMD>
} 
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <OLED_Showchar>:
// 		adder += 1;
// 	}
// }

void OLED_Showchar(unsigned char x, unsigned char y,unsigned char ch , unsigned char frontsize)
{
 8002378:	b590      	push	{r4, r7, lr}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	4604      	mov	r4, r0
 8002380:	4608      	mov	r0, r1
 8002382:	4611      	mov	r1, r2
 8002384:	461a      	mov	r2, r3
 8002386:	4623      	mov	r3, r4
 8002388:	71fb      	strb	r3, [r7, #7]
 800238a:	4603      	mov	r3, r0
 800238c:	71bb      	strb	r3, [r7, #6]
 800238e:	460b      	mov	r3, r1
 8002390:	717b      	strb	r3, [r7, #5]
 8002392:	4613      	mov	r3, r2
 8002394:	713b      	strb	r3, [r7, #4]
	int i,j;
	OLED_Set_Pos(x,y);
 8002396:	79ba      	ldrb	r2, [r7, #6]
 8002398:	79fb      	ldrb	r3, [r7, #7]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff ffc4 	bl	800232a <OLED_Set_Pos>
	if(frontsize == Size_F6x8)
 80023a2:	793b      	ldrb	r3, [r7, #4]
 80023a4:	2b06      	cmp	r3, #6
 80023a6:	d118      	bne.n	80023da <OLED_Showchar+0x62>
	{
		for(i =0;i < Size_F6x8;i++)
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	e011      	b.n	80023d2 <OLED_Showchar+0x5a>
		{
			OLED_WR_DATA(F6x8[ch - ' '][i]);
 80023ae:	797b      	ldrb	r3, [r7, #5]
 80023b0:	f1a3 0220 	sub.w	r2, r3, #32
 80023b4:	4924      	ldr	r1, [pc, #144]	@ (8002448 <OLED_Showchar+0xd0>)
 80023b6:	4613      	mov	r3, r2
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	4413      	add	r3, r2
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	18ca      	adds	r2, r1, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4413      	add	r3, r2
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fea6 	bl	8002118 <OLED_WR_DATA>
		for(i =0;i < Size_F6x8;i++)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	3301      	adds	r3, #1
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2b05      	cmp	r3, #5
 80023d6:	ddea      	ble.n	80023ae <OLED_Showchar+0x36>
	}
	else
	{
		oled_erro_code = Oled_Erro_frontsize;
	}
}
 80023d8:	e031      	b.n	800243e <OLED_Showchar+0xc6>
	else if(frontsize == Size_F8x16)
 80023da:	793b      	ldrb	r3, [r7, #4]
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d12b      	bne.n	8002438 <OLED_Showchar+0xc0>
		for(j = 0;j <2;j++)
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]
 80023e4:	e024      	b.n	8002430 <OLED_Showchar+0xb8>
			OLED_Set_Pos(x,y+j);
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	79bb      	ldrb	r3, [r7, #6]
 80023ec:	4413      	add	r3, r2
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff98 	bl	800232a <OLED_Set_Pos>
			for(i = 0;i < Size_F8x16;i++)
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	e011      	b.n	8002424 <OLED_Showchar+0xac>
				OLED_WR_DATA(F8X16[ch - ' '][i+j*8]);
 8002400:	797b      	ldrb	r3, [r7, #5]
 8002402:	f1a3 0220 	sub.w	r2, r3, #32
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	00d9      	lsls	r1, r3, #3
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	440b      	add	r3, r1
 800240e:	490f      	ldr	r1, [pc, #60]	@ (800244c <OLED_Showchar+0xd4>)
 8002410:	0112      	lsls	r2, r2, #4
 8002412:	440a      	add	r2, r1
 8002414:	4413      	add	r3, r2
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fe7d 	bl	8002118 <OLED_WR_DATA>
			for(i = 0;i < Size_F8x16;i++)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	3301      	adds	r3, #1
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2b07      	cmp	r3, #7
 8002428:	ddea      	ble.n	8002400 <OLED_Showchar+0x88>
		for(j = 0;j <2;j++)
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	3301      	adds	r3, #1
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2b01      	cmp	r3, #1
 8002434:	ddd7      	ble.n	80023e6 <OLED_Showchar+0x6e>
}
 8002436:	e002      	b.n	800243e <OLED_Showchar+0xc6>
		oled_erro_code = Oled_Erro_frontsize;
 8002438:	4b05      	ldr	r3, [pc, #20]	@ (8002450 <OLED_Showchar+0xd8>)
 800243a:	2201      	movs	r2, #1
 800243c:	701a      	strb	r2, [r3, #0]
}
 800243e:	bf00      	nop
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	bd90      	pop	{r4, r7, pc}
 8002446:	bf00      	nop
 8002448:	0800646c 	.word	0x0800646c
 800244c:	08006694 	.word	0x08006694
 8002450:	2000473c 	.word	0x2000473c

08002454 <OLED_Print_pixel_Image>:

void OLED_Print_pixel_Image(uint8_t *pucTable, uint16_t usRowNum, uint16_t usColumnNum)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	807b      	strh	r3, [r7, #2]
 8002460:	4613      	mov	r3, r2
 8002462:	803b      	strh	r3, [r7, #0]
    uint8_t ucData;
    uint16_t i,j,k,m,n;
    uint16_t usRowTmp;

    m = usRowNum >> 3;   
 8002464:	887b      	ldrh	r3, [r7, #2]
 8002466:	08db      	lsrs	r3, r3, #3
 8002468:	81fb      	strh	r3, [r7, #14]
    n = usRowNum % 8;    
 800246a:	887b      	ldrh	r3, [r7, #2]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	81bb      	strh	r3, [r7, #12]
    
    for(i = 0; i < m; i++) 
 8002472:	2300      	movs	r3, #0
 8002474:	82bb      	strh	r3, [r7, #20]
 8002476:	e039      	b.n	80024ec <OLED_Print_pixel_Image+0x98>
    {
        OLED_Set_Pos(0,(uint8_t)i);
 8002478:	8abb      	ldrh	r3, [r7, #20]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	4619      	mov	r1, r3
 800247e:	2000      	movs	r0, #0
 8002480:	f7ff ff53 	bl	800232a <OLED_Set_Pos>
        usRowTmp = i << 3;                     
 8002484:	8abb      	ldrh	r3, [r7, #20]
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	817b      	strh	r3, [r7, #10]
        for(j = 0; j < usColumnNum; j++)       
 800248a:	2300      	movs	r3, #0
 800248c:	827b      	strh	r3, [r7, #18]
 800248e:	e026      	b.n	80024de <OLED_Print_pixel_Image+0x8a>
        {
            ucData = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	75fb      	strb	r3, [r7, #23]
            for(k = 0; k < 8; k++) 
 8002494:	2300      	movs	r3, #0
 8002496:	823b      	strh	r3, [r7, #16]
 8002498:	e017      	b.n	80024ca <OLED_Print_pixel_Image+0x76>
            {
                ucData = ucData >> 1;
 800249a:	7dfb      	ldrb	r3, [r7, #23]
 800249c:	085b      	lsrs	r3, r3, #1
 800249e:	75fb      	strb	r3, [r7, #23]
                if((pucTable + (usRowTmp + k) * usColumnNum)[j] == 0)
 80024a0:	897a      	ldrh	r2, [r7, #10]
 80024a2:	8a3b      	ldrh	r3, [r7, #16]
 80024a4:	4413      	add	r3, r2
 80024a6:	883a      	ldrh	r2, [r7, #0]
 80024a8:	fb02 f303 	mul.w	r3, r2, r3
 80024ac:	461a      	mov	r2, r3
 80024ae:	8a7b      	ldrh	r3, [r7, #18]
 80024b0:	4413      	add	r3, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d103      	bne.n	80024c4 <OLED_Print_pixel_Image+0x70>
                {
                    ucData = ucData | 0x80;
 80024bc:	7dfb      	ldrb	r3, [r7, #23]
 80024be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80024c2:	75fb      	strb	r3, [r7, #23]
            for(k = 0; k < 8; k++) 
 80024c4:	8a3b      	ldrh	r3, [r7, #16]
 80024c6:	3301      	adds	r3, #1
 80024c8:	823b      	strh	r3, [r7, #16]
 80024ca:	8a3b      	ldrh	r3, [r7, #16]
 80024cc:	2b07      	cmp	r3, #7
 80024ce:	d9e4      	bls.n	800249a <OLED_Print_pixel_Image+0x46>
                }
            }
            OLED_WR_DATA(ucData);
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fe20 	bl	8002118 <OLED_WR_DATA>
        for(j = 0; j < usColumnNum; j++)       
 80024d8:	8a7b      	ldrh	r3, [r7, #18]
 80024da:	3301      	adds	r3, #1
 80024dc:	827b      	strh	r3, [r7, #18]
 80024de:	8a7a      	ldrh	r2, [r7, #18]
 80024e0:	883b      	ldrh	r3, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d3d4      	bcc.n	8002490 <OLED_Print_pixel_Image+0x3c>
    for(i = 0; i < m; i++) 
 80024e6:	8abb      	ldrh	r3, [r7, #20]
 80024e8:	3301      	adds	r3, #1
 80024ea:	82bb      	strh	r3, [r7, #20]
 80024ec:	8aba      	ldrh	r2, [r7, #20]
 80024ee:	89fb      	ldrh	r3, [r7, #14]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d3c1      	bcc.n	8002478 <OLED_Print_pixel_Image+0x24>
//			send_debug_info("sent");
        }
    }
    
    OLED_Set_Pos(0,(uint8_t)i); 
 80024f4:	8abb      	ldrh	r3, [r7, #20]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	4619      	mov	r1, r3
 80024fa:	2000      	movs	r0, #0
 80024fc:	f7ff ff15 	bl	800232a <OLED_Set_Pos>
    usRowTmp = i << 3;                      
 8002500:	8abb      	ldrh	r3, [r7, #20]
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	817b      	strh	r3, [r7, #10]
    for(j = 0; j < usColumnNum; j++)        
 8002506:	2300      	movs	r3, #0
 8002508:	827b      	strh	r3, [r7, #18]
 800250a:	e02e      	b.n	800256a <OLED_Print_pixel_Image+0x116>
    {
        ucData = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	75fb      	strb	r3, [r7, #23]
        for(k = 0; k < n; k++) 
 8002510:	2300      	movs	r3, #0
 8002512:	823b      	strh	r3, [r7, #16]
 8002514:	e017      	b.n	8002546 <OLED_Print_pixel_Image+0xf2>
        {
            ucData = ucData >> 1;
 8002516:	7dfb      	ldrb	r3, [r7, #23]
 8002518:	085b      	lsrs	r3, r3, #1
 800251a:	75fb      	strb	r3, [r7, #23]
            if((pucTable + (usRowTmp + k) * usColumnNum)[j] == 1)
 800251c:	897a      	ldrh	r2, [r7, #10]
 800251e:	8a3b      	ldrh	r3, [r7, #16]
 8002520:	4413      	add	r3, r2
 8002522:	883a      	ldrh	r2, [r7, #0]
 8002524:	fb02 f303 	mul.w	r3, r2, r3
 8002528:	461a      	mov	r2, r3
 800252a:	8a7b      	ldrh	r3, [r7, #18]
 800252c:	4413      	add	r3, r2
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	4413      	add	r3, r2
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d103      	bne.n	8002540 <OLED_Print_pixel_Image+0xec>
            {
                ucData = ucData | 0x80;
 8002538:	7dfb      	ldrb	r3, [r7, #23]
 800253a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800253e:	75fb      	strb	r3, [r7, #23]
        for(k = 0; k < n; k++) 
 8002540:	8a3b      	ldrh	r3, [r7, #16]
 8002542:	3301      	adds	r3, #1
 8002544:	823b      	strh	r3, [r7, #16]
 8002546:	8a3a      	ldrh	r2, [r7, #16]
 8002548:	89bb      	ldrh	r3, [r7, #12]
 800254a:	429a      	cmp	r2, r3
 800254c:	d3e3      	bcc.n	8002516 <OLED_Print_pixel_Image+0xc2>
            }
            
        }
        ucData = ucData >> (8 - n);
 800254e:	7dfa      	ldrb	r2, [r7, #23]
 8002550:	89bb      	ldrh	r3, [r7, #12]
 8002552:	f1c3 0308 	rsb	r3, r3, #8
 8002556:	fa42 f303 	asr.w	r3, r2, r3
 800255a:	75fb      	strb	r3, [r7, #23]
        OLED_WR_DATA(ucData);
 800255c:	7dfb      	ldrb	r3, [r7, #23]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff fdda 	bl	8002118 <OLED_WR_DATA>
    for(j = 0; j < usColumnNum; j++)        
 8002564:	8a7b      	ldrh	r3, [r7, #18]
 8002566:	3301      	adds	r3, #1
 8002568:	827b      	strh	r3, [r7, #18]
 800256a:	8a7a      	ldrh	r2, [r7, #18]
 800256c:	883b      	ldrh	r3, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d3cc      	bcc.n	800250c <OLED_Print_pixel_Image+0xb8>
    }

    return;
 8002572:	bf00      	nop
}
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002580:	4b17      	ldr	r3, [pc, #92]	@ (80025e0 <MX_SPI1_Init+0x64>)
 8002582:	4a18      	ldr	r2, [pc, #96]	@ (80025e4 <MX_SPI1_Init+0x68>)
 8002584:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002586:	4b16      	ldr	r3, [pc, #88]	@ (80025e0 <MX_SPI1_Init+0x64>)
 8002588:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800258c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800258e:	4b14      	ldr	r3, [pc, #80]	@ (80025e0 <MX_SPI1_Init+0x64>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002594:	4b12      	ldr	r3, [pc, #72]	@ (80025e0 <MX_SPI1_Init+0x64>)
 8002596:	2200      	movs	r2, #0
 8002598:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800259a:	4b11      	ldr	r3, [pc, #68]	@ (80025e0 <MX_SPI1_Init+0x64>)
 800259c:	2200      	movs	r2, #0
 800259e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025a0:	4b0f      	ldr	r3, [pc, #60]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025a6:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025ae:	4b0c      	ldr	r3, [pc, #48]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025b0:	2210      	movs	r2, #16
 80025b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025b4:	4b0a      	ldr	r3, [pc, #40]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ba:	4b09      	ldr	r3, [pc, #36]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025bc:	2200      	movs	r2, #0
 80025be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c0:	4b07      	ldr	r3, [pc, #28]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025c6:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025c8:	220a      	movs	r2, #10
 80025ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025cc:	4804      	ldr	r0, [pc, #16]	@ (80025e0 <MX_SPI1_Init+0x64>)
 80025ce:	f001 fee9 	bl	80043a4 <HAL_SPI_Init>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025d8:	f7ff fd6c 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025dc:	bf00      	nop
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20004740 	.word	0x20004740
 80025e4:	40013000 	.word	0x40013000

080025e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a2e      	ldr	r2, [pc, #184]	@ (80026bc <HAL_SPI_MspInit+0xd4>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d155      	bne.n	80026b4 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002608:	4b2d      	ldr	r3, [pc, #180]	@ (80026c0 <HAL_SPI_MspInit+0xd8>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a2c      	ldr	r2, [pc, #176]	@ (80026c0 <HAL_SPI_MspInit+0xd8>)
 800260e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b2a      	ldr	r3, [pc, #168]	@ (80026c0 <HAL_SPI_MspInit+0xd8>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002620:	4b27      	ldr	r3, [pc, #156]	@ (80026c0 <HAL_SPI_MspInit+0xd8>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	4a26      	ldr	r2, [pc, #152]	@ (80026c0 <HAL_SPI_MspInit+0xd8>)
 8002626:	f043 0304 	orr.w	r3, r3, #4
 800262a:	6193      	str	r3, [r2, #24]
 800262c:	4b24      	ldr	r3, [pc, #144]	@ (80026c0 <HAL_SPI_MspInit+0xd8>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002638:	23a0      	movs	r3, #160	@ 0xa0
 800263a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002640:	2303      	movs	r3, #3
 8002642:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002644:	f107 0310 	add.w	r3, r7, #16
 8002648:	4619      	mov	r1, r3
 800264a:	481e      	ldr	r0, [pc, #120]	@ (80026c4 <HAL_SPI_MspInit+0xdc>)
 800264c:	f000 ff7a 	bl	8003544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002650:	2340      	movs	r3, #64	@ 0x40
 8002652:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265c:	f107 0310 	add.w	r3, r7, #16
 8002660:	4619      	mov	r1, r3
 8002662:	4818      	ldr	r0, [pc, #96]	@ (80026c4 <HAL_SPI_MspInit+0xdc>)
 8002664:	f000 ff6e 	bl	8003544 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002668:	4b17      	ldr	r3, [pc, #92]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 800266a:	4a18      	ldr	r2, [pc, #96]	@ (80026cc <HAL_SPI_MspInit+0xe4>)
 800266c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800266e:	4b16      	ldr	r3, [pc, #88]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 8002670:	2210      	movs	r2, #16
 8002672:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002674:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800267a:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 800267c:	2280      	movs	r2, #128	@ 0x80
 800267e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002680:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 8002682:	2200      	movs	r2, #0
 8002684:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 8002688:	2200      	movs	r2, #0
 800268a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800268c:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002692:	4b0d      	ldr	r3, [pc, #52]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 8002694:	2200      	movs	r2, #0
 8002696:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002698:	480b      	ldr	r0, [pc, #44]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 800269a:	f000 fb5d 	bl	8002d58 <HAL_DMA_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 80026a4:	f7ff fd06 	bl	80020b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a07      	ldr	r2, [pc, #28]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 80026ac:	649a      	str	r2, [r3, #72]	@ 0x48
 80026ae:	4a06      	ldr	r2, [pc, #24]	@ (80026c8 <HAL_SPI_MspInit+0xe0>)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80026b4:	bf00      	nop
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40013000 	.word	0x40013000
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40010800 	.word	0x40010800
 80026c8:	20004798 	.word	0x20004798
 80026cc:	40020030 	.word	0x40020030

080026d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80026d6:	4b15      	ldr	r3, [pc, #84]	@ (800272c <HAL_MspInit+0x5c>)
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	4a14      	ldr	r2, [pc, #80]	@ (800272c <HAL_MspInit+0x5c>)
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	6193      	str	r3, [r2, #24]
 80026e2:	4b12      	ldr	r3, [pc, #72]	@ (800272c <HAL_MspInit+0x5c>)
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	60bb      	str	r3, [r7, #8]
 80026ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026ee:	4b0f      	ldr	r3, [pc, #60]	@ (800272c <HAL_MspInit+0x5c>)
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	4a0e      	ldr	r2, [pc, #56]	@ (800272c <HAL_MspInit+0x5c>)
 80026f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f8:	61d3      	str	r3, [r2, #28]
 80026fa:	4b0c      	ldr	r3, [pc, #48]	@ (800272c <HAL_MspInit+0x5c>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002702:	607b      	str	r3, [r7, #4]
 8002704:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8002706:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <HAL_MspInit+0x60>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	4a04      	ldr	r2, [pc, #16]	@ (8002730 <HAL_MspInit+0x60>)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002722:	bf00      	nop
 8002724:	3714      	adds	r7, #20
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr
 800272c:	40021000 	.word	0x40021000
 8002730:	40010000 	.word	0x40010000

08002734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002738:	bf00      	nop
 800273a:	e7fd      	b.n	8002738 <NMI_Handler+0x4>

0800273c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002740:	bf00      	nop
 8002742:	e7fd      	b.n	8002740 <HardFault_Handler+0x4>

08002744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002748:	bf00      	nop
 800274a:	e7fd      	b.n	8002748 <MemManage_Handler+0x4>

0800274c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002750:	bf00      	nop
 8002752:	e7fd      	b.n	8002750 <BusFault_Handler+0x4>

08002754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002758:	bf00      	nop
 800275a:	e7fd      	b.n	8002758 <UsageFault_Handler+0x4>

0800275c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800276c:	bf00      	nop
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr

08002774 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002784:	f000 f9be 	bl	8002b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  HAL_UART_Transmit(CH340TX_GPIO_Port, &frame_count, 1, 100);
 8002788:	2364      	movs	r3, #100	@ 0x64
 800278a:	2201      	movs	r2, #1
 800278c:	4904      	ldr	r1, [pc, #16]	@ (80027a0 <SysTick_Handler+0x20>)
 800278e:	4805      	ldr	r0, [pc, #20]	@ (80027a4 <SysTick_Handler+0x24>)
 8002790:	f002 f932 	bl	80049f8 <HAL_UART_Transmit>
  frame_count = 0;
 8002794:	4b02      	ldr	r3, [pc, #8]	@ (80027a0 <SysTick_Handler+0x20>)
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20004739 	.word	0x20004739
 80027a4:	40010800 	.word	0x40010800

080027a8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 80027ac:	2001      	movs	r0, #1
 80027ae:	f001 f88d 	bl	80038cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VSYNC_Pin);
 80027ba:	2008      	movs	r0, #8
 80027bc:	f001 f886 	bl	80038cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80027c8:	4802      	ldr	r0, [pc, #8]	@ (80027d4 <DMA1_Channel3_IRQHandler+0x10>)
 80027ca:	f000 fc7f 	bl	80030cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20004798 	.word	0x20004798

080027d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80027dc:	4802      	ldr	r0, [pc, #8]	@ (80027e8 <USART1_IRQHandler+0x10>)
 80027de:	f002 f98f 	bl	8004b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80027e2:	bf00      	nop
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	200047dc 	.word	0x200047dc

080027ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027f0:	4802      	ldr	r0, [pc, #8]	@ (80027fc <USART2_IRQHandler+0x10>)
 80027f2:	f002 f985 	bl	8004b00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20004824 	.word	0x20004824

08002800 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002812:	4a12      	ldr	r2, [pc, #72]	@ (800285c <MX_USART1_UART_Init+0x50>)
 8002814:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800281c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800281e:	4b0e      	ldr	r3, [pc, #56]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002826:	2200      	movs	r2, #0
 8002828:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800282a:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 800282c:	2200      	movs	r2, #0
 800282e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002830:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002832:	220c      	movs	r2, #12
 8002834:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002838:	2200      	movs	r2, #0
 800283a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 800283e:	2200      	movs	r2, #0
 8002840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002842:	4805      	ldr	r0, [pc, #20]	@ (8002858 <MX_USART1_UART_Init+0x4c>)
 8002844:	f002 f888 	bl	8004958 <HAL_UART_Init>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800284e:	f7ff fc31 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	200047dc 	.word	0x200047dc
 800285c:	40013800 	.word	0x40013800

08002860 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002864:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 8002866:	4a12      	ldr	r2, [pc, #72]	@ (80028b0 <MX_USART2_UART_Init+0x50>)
 8002868:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800286a:	4b10      	ldr	r3, [pc, #64]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 800286c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002870:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002872:	4b0e      	ldr	r3, [pc, #56]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 8002874:	2200      	movs	r2, #0
 8002876:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002878:	4b0c      	ldr	r3, [pc, #48]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 800287a:	2200      	movs	r2, #0
 800287c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800287e:	4b0b      	ldr	r3, [pc, #44]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 8002880:	2200      	movs	r2, #0
 8002882:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002884:	4b09      	ldr	r3, [pc, #36]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 8002886:	220c      	movs	r2, #12
 8002888:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800288a:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 800288c:	2200      	movs	r2, #0
 800288e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002890:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 8002892:	2200      	movs	r2, #0
 8002894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002896:	4805      	ldr	r0, [pc, #20]	@ (80028ac <MX_USART2_UART_Init+0x4c>)
 8002898:	f002 f85e 	bl	8004958 <HAL_UART_Init>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028a2:	f7ff fc07 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20004824 	.word	0x20004824
 80028b0:	40004400 	.word	0x40004400

080028b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b08c      	sub	sp, #48	@ 0x30
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028bc:	f107 031c 	add.w	r3, r7, #28
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	609a      	str	r2, [r3, #8]
 80028c8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a46      	ldr	r2, [pc, #280]	@ (80029e8 <HAL_UART_MspInit+0x134>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d13a      	bne.n	800294a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028d4:	4b45      	ldr	r3, [pc, #276]	@ (80029ec <HAL_UART_MspInit+0x138>)
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	4a44      	ldr	r2, [pc, #272]	@ (80029ec <HAL_UART_MspInit+0x138>)
 80028da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028de:	6193      	str	r3, [r2, #24]
 80028e0:	4b42      	ldr	r3, [pc, #264]	@ (80029ec <HAL_UART_MspInit+0x138>)
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028e8:	61bb      	str	r3, [r7, #24]
 80028ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ec:	4b3f      	ldr	r3, [pc, #252]	@ (80029ec <HAL_UART_MspInit+0x138>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	4a3e      	ldr	r2, [pc, #248]	@ (80029ec <HAL_UART_MspInit+0x138>)
 80028f2:	f043 0304 	orr.w	r3, r3, #4
 80028f6:	6193      	str	r3, [r2, #24]
 80028f8:	4b3c      	ldr	r3, [pc, #240]	@ (80029ec <HAL_UART_MspInit+0x138>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = CH340TX_Pin;
 8002904:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290a:	2302      	movs	r3, #2
 800290c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800290e:	2303      	movs	r3, #3
 8002910:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(CH340TX_GPIO_Port, &GPIO_InitStruct);
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	4619      	mov	r1, r3
 8002918:	4835      	ldr	r0, [pc, #212]	@ (80029f0 <HAL_UART_MspInit+0x13c>)
 800291a:	f000 fe13 	bl	8003544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CH340RX_Pin;
 800291e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002924:	2300      	movs	r3, #0
 8002926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CH340RX_GPIO_Port, &GPIO_InitStruct);
 800292c:	f107 031c 	add.w	r3, r7, #28
 8002930:	4619      	mov	r1, r3
 8002932:	482f      	ldr	r0, [pc, #188]	@ (80029f0 <HAL_UART_MspInit+0x13c>)
 8002934:	f000 fe06 	bl	8003544 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002938:	2200      	movs	r2, #0
 800293a:	2101      	movs	r1, #1
 800293c:	2025      	movs	r0, #37	@ 0x25
 800293e:	f000 f9d4 	bl	8002cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002942:	2025      	movs	r0, #37	@ 0x25
 8002944:	f000 f9ed 	bl	8002d22 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002948:	e04a      	b.n	80029e0 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART2)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a29      	ldr	r2, [pc, #164]	@ (80029f4 <HAL_UART_MspInit+0x140>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d145      	bne.n	80029e0 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002954:	4b25      	ldr	r3, [pc, #148]	@ (80029ec <HAL_UART_MspInit+0x138>)
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	4a24      	ldr	r2, [pc, #144]	@ (80029ec <HAL_UART_MspInit+0x138>)
 800295a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800295e:	61d3      	str	r3, [r2, #28]
 8002960:	4b22      	ldr	r3, [pc, #136]	@ (80029ec <HAL_UART_MspInit+0x138>)
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800296c:	4b1f      	ldr	r3, [pc, #124]	@ (80029ec <HAL_UART_MspInit+0x138>)
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	4a1e      	ldr	r2, [pc, #120]	@ (80029ec <HAL_UART_MspInit+0x138>)
 8002972:	f043 0320 	orr.w	r3, r3, #32
 8002976:	6193      	str	r3, [r2, #24]
 8002978:	4b1c      	ldr	r3, [pc, #112]	@ (80029ec <HAL_UART_MspInit+0x138>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BLE_TX_Pin;
 8002984:	2320      	movs	r3, #32
 8002986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002988:	2302      	movs	r3, #2
 800298a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800298c:	2303      	movs	r3, #3
 800298e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 8002990:	f107 031c 	add.w	r3, r7, #28
 8002994:	4619      	mov	r1, r3
 8002996:	4818      	ldr	r0, [pc, #96]	@ (80029f8 <HAL_UART_MspInit+0x144>)
 8002998:	f000 fdd4 	bl	8003544 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BLE_RX_Pin;
 800299c:	2340      	movs	r3, #64	@ 0x40
 800299e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029a0:	2300      	movs	r3, #0
 80029a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 80029a8:	f107 031c 	add.w	r3, r7, #28
 80029ac:	4619      	mov	r1, r3
 80029ae:	4812      	ldr	r0, [pc, #72]	@ (80029f8 <HAL_UART_MspInit+0x144>)
 80029b0:	f000 fdc8 	bl	8003544 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART2_ENABLE();
 80029b4:	4b11      	ldr	r3, [pc, #68]	@ (80029fc <HAL_UART_MspInit+0x148>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029bc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80029c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029c4:	f043 0308 	orr.w	r3, r3, #8
 80029c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029ca:	4a0c      	ldr	r2, [pc, #48]	@ (80029fc <HAL_UART_MspInit+0x148>)
 80029cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ce:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80029d0:	2200      	movs	r2, #0
 80029d2:	2102      	movs	r1, #2
 80029d4:	2026      	movs	r0, #38	@ 0x26
 80029d6:	f000 f988 	bl	8002cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029da:	2026      	movs	r0, #38	@ 0x26
 80029dc:	f000 f9a1 	bl	8002d22 <HAL_NVIC_EnableIRQ>
}
 80029e0:	bf00      	nop
 80029e2:	3730      	adds	r7, #48	@ 0x30
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40013800 	.word	0x40013800
 80029ec:	40021000 	.word	0x40021000
 80029f0:	40010800 	.word	0x40010800
 80029f4:	40004400 	.word	0x40004400
 80029f8:	40011400 	.word	0x40011400
 80029fc:	40010000 	.word	0x40010000

08002a00 <send_debug_info>:
  }
}

/* USER CODE BEGIN 1 */
void send_debug_info(const char *message) 
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7fd fc0d 	bl	8000228 <strlen>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	f04f 33ff 	mov.w	r3, #4294967295
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4803      	ldr	r0, [pc, #12]	@ (8002a28 <send_debug_info+0x28>)
 8002a1a:	f001 ffed 	bl	80049f8 <HAL_UART_Transmit>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	200047dc 	.word	0x200047dc

08002a2c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a2c:	f7ff fee8 	bl	8002800 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a30:	480b      	ldr	r0, [pc, #44]	@ (8002a60 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a32:	490c      	ldr	r1, [pc, #48]	@ (8002a64 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a34:	4a0c      	ldr	r2, [pc, #48]	@ (8002a68 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a38:	e002      	b.n	8002a40 <LoopCopyDataInit>

08002a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a3e:	3304      	adds	r3, #4

08002a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a44:	d3f9      	bcc.n	8002a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a46:	4a09      	ldr	r2, [pc, #36]	@ (8002a6c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a48:	4c09      	ldr	r4, [pc, #36]	@ (8002a70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a4c:	e001      	b.n	8002a52 <LoopFillZerobss>

08002a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a50:	3204      	adds	r2, #4

08002a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a54:	d3fb      	bcc.n	8002a4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a56:	f002 fdb1 	bl	80055bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a5a:	f7ff f9c3 	bl	8001de4 <main>
  bx lr
 8002a5e:	4770      	bx	lr
  ldr r0, =_sdata
 8002a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a64:	200006c8 	.word	0x200006c8
  ldr r2, =_sidata
 8002a68:	08006cf0 	.word	0x08006cf0
  ldr r2, =_sbss
 8002a6c:	200006c8 	.word	0x200006c8
  ldr r4, =_ebss
 8002a70:	200049a8 	.word	0x200049a8

08002a74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a74:	e7fe      	b.n	8002a74 <ADC1_2_IRQHandler>
	...

08002a78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a7c:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <HAL_Init+0x28>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a07      	ldr	r2, [pc, #28]	@ (8002aa0 <HAL_Init+0x28>)
 8002a82:	f043 0310 	orr.w	r3, r3, #16
 8002a86:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a88:	2003      	movs	r0, #3
 8002a8a:	f000 f923 	bl	8002cd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a8e:	200f      	movs	r0, #15
 8002a90:	f000 f808 	bl	8002aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a94:	f7ff fe1c 	bl	80026d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40022000 	.word	0x40022000

08002aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aac:	4b12      	ldr	r3, [pc, #72]	@ (8002af8 <HAL_InitTick+0x54>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b12      	ldr	r3, [pc, #72]	@ (8002afc <HAL_InitTick+0x58>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 f93b 	bl	8002d3e <HAL_SYSTICK_Config>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e00e      	b.n	8002af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b0f      	cmp	r3, #15
 8002ad6:	d80a      	bhi.n	8002aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ad8:	2200      	movs	r2, #0
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae0:	f000 f903 	bl	8002cea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ae4:	4a06      	ldr	r2, [pc, #24]	@ (8002b00 <HAL_InitTick+0x5c>)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e000      	b.n	8002af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	2000065c 	.word	0x2000065c
 8002afc:	20000664 	.word	0x20000664
 8002b00:	20000660 	.word	0x20000660

08002b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b08:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <HAL_IncTick+0x1c>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <HAL_IncTick+0x20>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	4a03      	ldr	r2, [pc, #12]	@ (8002b24 <HAL_IncTick+0x20>)
 8002b16:	6013      	str	r3, [r2, #0]
}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr
 8002b20:	20000664 	.word	0x20000664
 8002b24:	2000486c 	.word	0x2000486c

08002b28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b2c:	4b02      	ldr	r3, [pc, #8]	@ (8002b38 <HAL_GetTick+0x10>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr
 8002b38:	2000486c 	.word	0x2000486c

08002b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b80 <__NVIC_SetPriorityGrouping+0x44>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b58:	4013      	ands	r3, r2
 8002b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b6e:	4a04      	ldr	r2, [pc, #16]	@ (8002b80 <__NVIC_SetPriorityGrouping+0x44>)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	60d3      	str	r3, [r2, #12]
}
 8002b74:	bf00      	nop
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b88:	4b04      	ldr	r3, [pc, #16]	@ (8002b9c <__NVIC_GetPriorityGrouping+0x18>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	f003 0307 	and.w	r3, r3, #7
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	db0b      	blt.n	8002bca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	f003 021f 	and.w	r2, r3, #31
 8002bb8:	4906      	ldr	r1, [pc, #24]	@ (8002bd4 <__NVIC_EnableIRQ+0x34>)
 8002bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbe:	095b      	lsrs	r3, r3, #5
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	e000e100 	.word	0xe000e100

08002bd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	6039      	str	r1, [r7, #0]
 8002be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	db0a      	blt.n	8002c02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	490c      	ldr	r1, [pc, #48]	@ (8002c24 <__NVIC_SetPriority+0x4c>)
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	0112      	lsls	r2, r2, #4
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c00:	e00a      	b.n	8002c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	4908      	ldr	r1, [pc, #32]	@ (8002c28 <__NVIC_SetPriority+0x50>)
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	3b04      	subs	r3, #4
 8002c10:	0112      	lsls	r2, r2, #4
 8002c12:	b2d2      	uxtb	r2, r2
 8002c14:	440b      	add	r3, r1
 8002c16:	761a      	strb	r2, [r3, #24]
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	e000e100 	.word	0xe000e100
 8002c28:	e000ed00 	.word	0xe000ed00

08002c2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b089      	sub	sp, #36	@ 0x24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f1c3 0307 	rsb	r3, r3, #7
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	bf28      	it	cs
 8002c4a:	2304      	movcs	r3, #4
 8002c4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3304      	adds	r3, #4
 8002c52:	2b06      	cmp	r3, #6
 8002c54:	d902      	bls.n	8002c5c <NVIC_EncodePriority+0x30>
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	3b03      	subs	r3, #3
 8002c5a:	e000      	b.n	8002c5e <NVIC_EncodePriority+0x32>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c60:	f04f 32ff 	mov.w	r2, #4294967295
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6a:	43da      	mvns	r2, r3
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	401a      	ands	r2, r3
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c74:	f04f 31ff 	mov.w	r1, #4294967295
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7e:	43d9      	mvns	r1, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c84:	4313      	orrs	r3, r2
         );
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3724      	adds	r7, #36	@ 0x24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ca0:	d301      	bcc.n	8002ca6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e00f      	b.n	8002cc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd0 <SysTick_Config+0x40>)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cae:	210f      	movs	r1, #15
 8002cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb4:	f7ff ff90 	bl	8002bd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <SysTick_Config+0x40>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cbe:	4b04      	ldr	r3, [pc, #16]	@ (8002cd0 <SysTick_Config+0x40>)
 8002cc0:	2207      	movs	r2, #7
 8002cc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	e000e010 	.word	0xe000e010

08002cd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f7ff ff2d 	bl	8002b3c <__NVIC_SetPriorityGrouping>
}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b086      	sub	sp, #24
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
 8002cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cfc:	f7ff ff42 	bl	8002b84 <__NVIC_GetPriorityGrouping>
 8002d00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	68b9      	ldr	r1, [r7, #8]
 8002d06:	6978      	ldr	r0, [r7, #20]
 8002d08:	f7ff ff90 	bl	8002c2c <NVIC_EncodePriority>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d12:	4611      	mov	r1, r2
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff ff5f 	bl	8002bd8 <__NVIC_SetPriority>
}
 8002d1a:	bf00      	nop
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b082      	sub	sp, #8
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff ff35 	bl	8002ba0 <__NVIC_EnableIRQ>
}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff ffa2 	bl	8002c90 <SysTick_Config>
 8002d4c:	4603      	mov	r3, r0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e059      	b.n	8002e22 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	4b2d      	ldr	r3, [pc, #180]	@ (8002e2c <HAL_DMA_Init+0xd4>)
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d80f      	bhi.n	8002d9a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4b2b      	ldr	r3, [pc, #172]	@ (8002e30 <HAL_DMA_Init+0xd8>)
 8002d82:	4413      	add	r3, r2
 8002d84:	4a2b      	ldr	r2, [pc, #172]	@ (8002e34 <HAL_DMA_Init+0xdc>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	091b      	lsrs	r3, r3, #4
 8002d8c:	009a      	lsls	r2, r3, #2
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a28      	ldr	r2, [pc, #160]	@ (8002e38 <HAL_DMA_Init+0xe0>)
 8002d96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002d98:	e00e      	b.n	8002db8 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	4b26      	ldr	r3, [pc, #152]	@ (8002e3c <HAL_DMA_Init+0xe4>)
 8002da2:	4413      	add	r3, r2
 8002da4:	4a23      	ldr	r2, [pc, #140]	@ (8002e34 <HAL_DMA_Init+0xdc>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	091b      	lsrs	r3, r3, #4
 8002dac:	009a      	lsls	r2, r3, #2
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a22      	ldr	r2, [pc, #136]	@ (8002e40 <HAL_DMA_Init+0xe8>)
 8002db6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002dce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002dd2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ddc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002df4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr
 8002e2c:	40020407 	.word	0x40020407
 8002e30:	bffdfff8 	.word	0xbffdfff8
 8002e34:	cccccccd 	.word	0xcccccccd
 8002e38:	40020000 	.word	0x40020000
 8002e3c:	bffdfbf8 	.word	0xbffdfbf8
 8002e40:	40020400 	.word	0x40020400

08002e44 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d008      	beq.n	8002e6e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2204      	movs	r2, #4
 8002e60:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e020      	b.n	8002eb0 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 020e 	bic.w	r2, r2, #14
 8002e7c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0201 	bic.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e96:	2101      	movs	r1, #1
 8002e98:	fa01 f202 	lsl.w	r2, r1, r2
 8002e9c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr
	...

08002ebc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d005      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	73fb      	strb	r3, [r7, #15]
 8002ede:	e0d6      	b.n	800308e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 020e 	bic.w	r2, r2, #14
 8002eee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	4b64      	ldr	r3, [pc, #400]	@ (8003098 <HAL_DMA_Abort_IT+0x1dc>)
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d958      	bls.n	8002fbe <HAL_DMA_Abort_IT+0x102>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a62      	ldr	r2, [pc, #392]	@ (800309c <HAL_DMA_Abort_IT+0x1e0>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d04f      	beq.n	8002fb6 <HAL_DMA_Abort_IT+0xfa>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a61      	ldr	r2, [pc, #388]	@ (80030a0 <HAL_DMA_Abort_IT+0x1e4>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d048      	beq.n	8002fb2 <HAL_DMA_Abort_IT+0xf6>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a5f      	ldr	r2, [pc, #380]	@ (80030a4 <HAL_DMA_Abort_IT+0x1e8>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d040      	beq.n	8002fac <HAL_DMA_Abort_IT+0xf0>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a5e      	ldr	r2, [pc, #376]	@ (80030a8 <HAL_DMA_Abort_IT+0x1ec>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d038      	beq.n	8002fa6 <HAL_DMA_Abort_IT+0xea>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a5c      	ldr	r2, [pc, #368]	@ (80030ac <HAL_DMA_Abort_IT+0x1f0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d030      	beq.n	8002fa0 <HAL_DMA_Abort_IT+0xe4>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a5b      	ldr	r2, [pc, #364]	@ (80030b0 <HAL_DMA_Abort_IT+0x1f4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d028      	beq.n	8002f9a <HAL_DMA_Abort_IT+0xde>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a52      	ldr	r2, [pc, #328]	@ (8003098 <HAL_DMA_Abort_IT+0x1dc>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d020      	beq.n	8002f94 <HAL_DMA_Abort_IT+0xd8>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a57      	ldr	r2, [pc, #348]	@ (80030b4 <HAL_DMA_Abort_IT+0x1f8>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d019      	beq.n	8002f90 <HAL_DMA_Abort_IT+0xd4>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a55      	ldr	r2, [pc, #340]	@ (80030b8 <HAL_DMA_Abort_IT+0x1fc>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d012      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xd0>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a54      	ldr	r2, [pc, #336]	@ (80030bc <HAL_DMA_Abort_IT+0x200>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d00a      	beq.n	8002f86 <HAL_DMA_Abort_IT+0xca>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a52      	ldr	r2, [pc, #328]	@ (80030c0 <HAL_DMA_Abort_IT+0x204>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d102      	bne.n	8002f80 <HAL_DMA_Abort_IT+0xc4>
 8002f7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f7e:	e01b      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002f80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f84:	e018      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002f86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f8a:	e015      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002f8c:	2310      	movs	r3, #16
 8002f8e:	e013      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e011      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002f94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f98:	e00e      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002f9a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002f9e:	e00b      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002fa0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002fa4:	e008      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002fa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002faa:	e005      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002fac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fb0:	e002      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002fb2:	2310      	movs	r3, #16
 8002fb4:	e000      	b.n	8002fb8 <HAL_DMA_Abort_IT+0xfc>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	4a42      	ldr	r2, [pc, #264]	@ (80030c4 <HAL_DMA_Abort_IT+0x208>)
 8002fba:	6053      	str	r3, [r2, #4]
 8002fbc:	e057      	b.n	800306e <HAL_DMA_Abort_IT+0x1b2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a36      	ldr	r2, [pc, #216]	@ (800309c <HAL_DMA_Abort_IT+0x1e0>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d04f      	beq.n	8003068 <HAL_DMA_Abort_IT+0x1ac>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a34      	ldr	r2, [pc, #208]	@ (80030a0 <HAL_DMA_Abort_IT+0x1e4>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d048      	beq.n	8003064 <HAL_DMA_Abort_IT+0x1a8>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a33      	ldr	r2, [pc, #204]	@ (80030a4 <HAL_DMA_Abort_IT+0x1e8>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d040      	beq.n	800305e <HAL_DMA_Abort_IT+0x1a2>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a31      	ldr	r2, [pc, #196]	@ (80030a8 <HAL_DMA_Abort_IT+0x1ec>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d038      	beq.n	8003058 <HAL_DMA_Abort_IT+0x19c>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a30      	ldr	r2, [pc, #192]	@ (80030ac <HAL_DMA_Abort_IT+0x1f0>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d030      	beq.n	8003052 <HAL_DMA_Abort_IT+0x196>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a2e      	ldr	r2, [pc, #184]	@ (80030b0 <HAL_DMA_Abort_IT+0x1f4>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d028      	beq.n	800304c <HAL_DMA_Abort_IT+0x190>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a26      	ldr	r2, [pc, #152]	@ (8003098 <HAL_DMA_Abort_IT+0x1dc>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d020      	beq.n	8003046 <HAL_DMA_Abort_IT+0x18a>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a2a      	ldr	r2, [pc, #168]	@ (80030b4 <HAL_DMA_Abort_IT+0x1f8>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d019      	beq.n	8003042 <HAL_DMA_Abort_IT+0x186>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a29      	ldr	r2, [pc, #164]	@ (80030b8 <HAL_DMA_Abort_IT+0x1fc>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d012      	beq.n	800303e <HAL_DMA_Abort_IT+0x182>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a27      	ldr	r2, [pc, #156]	@ (80030bc <HAL_DMA_Abort_IT+0x200>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d00a      	beq.n	8003038 <HAL_DMA_Abort_IT+0x17c>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a26      	ldr	r2, [pc, #152]	@ (80030c0 <HAL_DMA_Abort_IT+0x204>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d102      	bne.n	8003032 <HAL_DMA_Abort_IT+0x176>
 800302c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003030:	e01b      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003032:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003036:	e018      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800303c:	e015      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 800303e:	2310      	movs	r3, #16
 8003040:	e013      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003042:	2301      	movs	r3, #1
 8003044:	e011      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003046:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800304a:	e00e      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 800304c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003050:	e00b      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003052:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003056:	e008      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003058:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800305c:	e005      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 800305e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003062:	e002      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003064:	2310      	movs	r3, #16
 8003066:	e000      	b.n	800306a <HAL_DMA_Abort_IT+0x1ae>
 8003068:	2301      	movs	r3, #1
 800306a:	4a17      	ldr	r2, [pc, #92]	@ (80030c8 <HAL_DMA_Abort_IT+0x20c>)
 800306c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	4798      	blx	r3
    } 
  }
  return status;
 800308e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003090:	4618      	mov	r0, r3
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40020080 	.word	0x40020080
 800309c:	40020008 	.word	0x40020008
 80030a0:	4002001c 	.word	0x4002001c
 80030a4:	40020030 	.word	0x40020030
 80030a8:	40020044 	.word	0x40020044
 80030ac:	40020058 	.word	0x40020058
 80030b0:	4002006c 	.word	0x4002006c
 80030b4:	40020408 	.word	0x40020408
 80030b8:	4002041c 	.word	0x4002041c
 80030bc:	40020430 	.word	0x40020430
 80030c0:	40020444 	.word	0x40020444
 80030c4:	40020400 	.word	0x40020400
 80030c8:	40020000 	.word	0x40020000

080030cc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	2204      	movs	r2, #4
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80f1 	beq.w	80032d8 <HAL_DMA_IRQHandler+0x20c>
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80eb 	beq.w	80032d8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0320 	and.w	r3, r3, #32
 800310c:	2b00      	cmp	r3, #0
 800310e:	d107      	bne.n	8003120 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0204 	bic.w	r2, r2, #4
 800311e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	461a      	mov	r2, r3
 8003126:	4b5f      	ldr	r3, [pc, #380]	@ (80032a4 <HAL_DMA_IRQHandler+0x1d8>)
 8003128:	429a      	cmp	r2, r3
 800312a:	d958      	bls.n	80031de <HAL_DMA_IRQHandler+0x112>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a5d      	ldr	r2, [pc, #372]	@ (80032a8 <HAL_DMA_IRQHandler+0x1dc>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d04f      	beq.n	80031d6 <HAL_DMA_IRQHandler+0x10a>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a5c      	ldr	r2, [pc, #368]	@ (80032ac <HAL_DMA_IRQHandler+0x1e0>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d048      	beq.n	80031d2 <HAL_DMA_IRQHandler+0x106>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a5a      	ldr	r2, [pc, #360]	@ (80032b0 <HAL_DMA_IRQHandler+0x1e4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d040      	beq.n	80031cc <HAL_DMA_IRQHandler+0x100>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a59      	ldr	r2, [pc, #356]	@ (80032b4 <HAL_DMA_IRQHandler+0x1e8>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d038      	beq.n	80031c6 <HAL_DMA_IRQHandler+0xfa>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a57      	ldr	r2, [pc, #348]	@ (80032b8 <HAL_DMA_IRQHandler+0x1ec>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d030      	beq.n	80031c0 <HAL_DMA_IRQHandler+0xf4>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a56      	ldr	r2, [pc, #344]	@ (80032bc <HAL_DMA_IRQHandler+0x1f0>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d028      	beq.n	80031ba <HAL_DMA_IRQHandler+0xee>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a4d      	ldr	r2, [pc, #308]	@ (80032a4 <HAL_DMA_IRQHandler+0x1d8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d020      	beq.n	80031b4 <HAL_DMA_IRQHandler+0xe8>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a52      	ldr	r2, [pc, #328]	@ (80032c0 <HAL_DMA_IRQHandler+0x1f4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d019      	beq.n	80031b0 <HAL_DMA_IRQHandler+0xe4>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a50      	ldr	r2, [pc, #320]	@ (80032c4 <HAL_DMA_IRQHandler+0x1f8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d012      	beq.n	80031ac <HAL_DMA_IRQHandler+0xe0>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a4f      	ldr	r2, [pc, #316]	@ (80032c8 <HAL_DMA_IRQHandler+0x1fc>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d00a      	beq.n	80031a6 <HAL_DMA_IRQHandler+0xda>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a4d      	ldr	r2, [pc, #308]	@ (80032cc <HAL_DMA_IRQHandler+0x200>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d102      	bne.n	80031a0 <HAL_DMA_IRQHandler+0xd4>
 800319a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800319e:	e01b      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80031a4:	e018      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031aa:	e015      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031ac:	2340      	movs	r3, #64	@ 0x40
 80031ae:	e013      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031b0:	2304      	movs	r3, #4
 80031b2:	e011      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031b4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80031b8:	e00e      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80031be:	e00b      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031c0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80031c4:	e008      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80031ca:	e005      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031d0:	e002      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031d2:	2340      	movs	r3, #64	@ 0x40
 80031d4:	e000      	b.n	80031d8 <HAL_DMA_IRQHandler+0x10c>
 80031d6:	2304      	movs	r3, #4
 80031d8:	4a3d      	ldr	r2, [pc, #244]	@ (80032d0 <HAL_DMA_IRQHandler+0x204>)
 80031da:	6053      	str	r3, [r2, #4]
 80031dc:	e057      	b.n	800328e <HAL_DMA_IRQHandler+0x1c2>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a31      	ldr	r2, [pc, #196]	@ (80032a8 <HAL_DMA_IRQHandler+0x1dc>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d04f      	beq.n	8003288 <HAL_DMA_IRQHandler+0x1bc>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a2f      	ldr	r2, [pc, #188]	@ (80032ac <HAL_DMA_IRQHandler+0x1e0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d048      	beq.n	8003284 <HAL_DMA_IRQHandler+0x1b8>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a2e      	ldr	r2, [pc, #184]	@ (80032b0 <HAL_DMA_IRQHandler+0x1e4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d040      	beq.n	800327e <HAL_DMA_IRQHandler+0x1b2>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a2c      	ldr	r2, [pc, #176]	@ (80032b4 <HAL_DMA_IRQHandler+0x1e8>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d038      	beq.n	8003278 <HAL_DMA_IRQHandler+0x1ac>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a2b      	ldr	r2, [pc, #172]	@ (80032b8 <HAL_DMA_IRQHandler+0x1ec>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d030      	beq.n	8003272 <HAL_DMA_IRQHandler+0x1a6>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a29      	ldr	r2, [pc, #164]	@ (80032bc <HAL_DMA_IRQHandler+0x1f0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d028      	beq.n	800326c <HAL_DMA_IRQHandler+0x1a0>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a21      	ldr	r2, [pc, #132]	@ (80032a4 <HAL_DMA_IRQHandler+0x1d8>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d020      	beq.n	8003266 <HAL_DMA_IRQHandler+0x19a>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a25      	ldr	r2, [pc, #148]	@ (80032c0 <HAL_DMA_IRQHandler+0x1f4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d019      	beq.n	8003262 <HAL_DMA_IRQHandler+0x196>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a24      	ldr	r2, [pc, #144]	@ (80032c4 <HAL_DMA_IRQHandler+0x1f8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d012      	beq.n	800325e <HAL_DMA_IRQHandler+0x192>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a22      	ldr	r2, [pc, #136]	@ (80032c8 <HAL_DMA_IRQHandler+0x1fc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00a      	beq.n	8003258 <HAL_DMA_IRQHandler+0x18c>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a21      	ldr	r2, [pc, #132]	@ (80032cc <HAL_DMA_IRQHandler+0x200>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d102      	bne.n	8003252 <HAL_DMA_IRQHandler+0x186>
 800324c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003250:	e01b      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003252:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003256:	e018      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800325c:	e015      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 800325e:	2340      	movs	r3, #64	@ 0x40
 8003260:	e013      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003262:	2304      	movs	r3, #4
 8003264:	e011      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003266:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800326a:	e00e      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 800326c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003270:	e00b      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003272:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003276:	e008      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003278:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800327c:	e005      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 800327e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003282:	e002      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003284:	2340      	movs	r3, #64	@ 0x40
 8003286:	e000      	b.n	800328a <HAL_DMA_IRQHandler+0x1be>
 8003288:	2304      	movs	r3, #4
 800328a:	4a12      	ldr	r2, [pc, #72]	@ (80032d4 <HAL_DMA_IRQHandler+0x208>)
 800328c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 8136 	beq.w	8003504 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80032a0:	e130      	b.n	8003504 <HAL_DMA_IRQHandler+0x438>
 80032a2:	bf00      	nop
 80032a4:	40020080 	.word	0x40020080
 80032a8:	40020008 	.word	0x40020008
 80032ac:	4002001c 	.word	0x4002001c
 80032b0:	40020030 	.word	0x40020030
 80032b4:	40020044 	.word	0x40020044
 80032b8:	40020058 	.word	0x40020058
 80032bc:	4002006c 	.word	0x4002006c
 80032c0:	40020408 	.word	0x40020408
 80032c4:	4002041c 	.word	0x4002041c
 80032c8:	40020430 	.word	0x40020430
 80032cc:	40020444 	.word	0x40020444
 80032d0:	40020400 	.word	0x40020400
 80032d4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032dc:	2202      	movs	r2, #2
 80032de:	409a      	lsls	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 80dd 	beq.w	80034a4 <HAL_DMA_IRQHandler+0x3d8>
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	f000 80d7 	beq.w	80034a4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0320 	and.w	r3, r3, #32
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10b      	bne.n	800331c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 020a 	bic.w	r2, r2, #10
 8003312:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	461a      	mov	r2, r3
 8003322:	4b7b      	ldr	r3, [pc, #492]	@ (8003510 <HAL_DMA_IRQHandler+0x444>)
 8003324:	429a      	cmp	r2, r3
 8003326:	d958      	bls.n	80033da <HAL_DMA_IRQHandler+0x30e>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a79      	ldr	r2, [pc, #484]	@ (8003514 <HAL_DMA_IRQHandler+0x448>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d04f      	beq.n	80033d2 <HAL_DMA_IRQHandler+0x306>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a78      	ldr	r2, [pc, #480]	@ (8003518 <HAL_DMA_IRQHandler+0x44c>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d048      	beq.n	80033ce <HAL_DMA_IRQHandler+0x302>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a76      	ldr	r2, [pc, #472]	@ (800351c <HAL_DMA_IRQHandler+0x450>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d040      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x2fc>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a75      	ldr	r2, [pc, #468]	@ (8003520 <HAL_DMA_IRQHandler+0x454>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d038      	beq.n	80033c2 <HAL_DMA_IRQHandler+0x2f6>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a73      	ldr	r2, [pc, #460]	@ (8003524 <HAL_DMA_IRQHandler+0x458>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d030      	beq.n	80033bc <HAL_DMA_IRQHandler+0x2f0>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a72      	ldr	r2, [pc, #456]	@ (8003528 <HAL_DMA_IRQHandler+0x45c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d028      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x2ea>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a69      	ldr	r2, [pc, #420]	@ (8003510 <HAL_DMA_IRQHandler+0x444>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d020      	beq.n	80033b0 <HAL_DMA_IRQHandler+0x2e4>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a6e      	ldr	r2, [pc, #440]	@ (800352c <HAL_DMA_IRQHandler+0x460>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d019      	beq.n	80033ac <HAL_DMA_IRQHandler+0x2e0>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a6c      	ldr	r2, [pc, #432]	@ (8003530 <HAL_DMA_IRQHandler+0x464>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d012      	beq.n	80033a8 <HAL_DMA_IRQHandler+0x2dc>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a6b      	ldr	r2, [pc, #428]	@ (8003534 <HAL_DMA_IRQHandler+0x468>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d00a      	beq.n	80033a2 <HAL_DMA_IRQHandler+0x2d6>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a69      	ldr	r2, [pc, #420]	@ (8003538 <HAL_DMA_IRQHandler+0x46c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d102      	bne.n	800339c <HAL_DMA_IRQHandler+0x2d0>
 8003396:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800339a:	e01b      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 800339c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033a0:	e018      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033a6:	e015      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033a8:	2320      	movs	r3, #32
 80033aa:	e013      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e011      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033b4:	e00e      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033b6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80033ba:	e00b      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033c0:	e008      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033c6:	e005      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033cc:	e002      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033ce:	2320      	movs	r3, #32
 80033d0:	e000      	b.n	80033d4 <HAL_DMA_IRQHandler+0x308>
 80033d2:	2302      	movs	r3, #2
 80033d4:	4a59      	ldr	r2, [pc, #356]	@ (800353c <HAL_DMA_IRQHandler+0x470>)
 80033d6:	6053      	str	r3, [r2, #4]
 80033d8:	e057      	b.n	800348a <HAL_DMA_IRQHandler+0x3be>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a4d      	ldr	r2, [pc, #308]	@ (8003514 <HAL_DMA_IRQHandler+0x448>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d04f      	beq.n	8003484 <HAL_DMA_IRQHandler+0x3b8>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a4b      	ldr	r2, [pc, #300]	@ (8003518 <HAL_DMA_IRQHandler+0x44c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d048      	beq.n	8003480 <HAL_DMA_IRQHandler+0x3b4>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a4a      	ldr	r2, [pc, #296]	@ (800351c <HAL_DMA_IRQHandler+0x450>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d040      	beq.n	800347a <HAL_DMA_IRQHandler+0x3ae>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a48      	ldr	r2, [pc, #288]	@ (8003520 <HAL_DMA_IRQHandler+0x454>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d038      	beq.n	8003474 <HAL_DMA_IRQHandler+0x3a8>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a47      	ldr	r2, [pc, #284]	@ (8003524 <HAL_DMA_IRQHandler+0x458>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d030      	beq.n	800346e <HAL_DMA_IRQHandler+0x3a2>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a45      	ldr	r2, [pc, #276]	@ (8003528 <HAL_DMA_IRQHandler+0x45c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d028      	beq.n	8003468 <HAL_DMA_IRQHandler+0x39c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a3d      	ldr	r2, [pc, #244]	@ (8003510 <HAL_DMA_IRQHandler+0x444>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d020      	beq.n	8003462 <HAL_DMA_IRQHandler+0x396>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a41      	ldr	r2, [pc, #260]	@ (800352c <HAL_DMA_IRQHandler+0x460>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d019      	beq.n	800345e <HAL_DMA_IRQHandler+0x392>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a40      	ldr	r2, [pc, #256]	@ (8003530 <HAL_DMA_IRQHandler+0x464>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d012      	beq.n	800345a <HAL_DMA_IRQHandler+0x38e>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a3e      	ldr	r2, [pc, #248]	@ (8003534 <HAL_DMA_IRQHandler+0x468>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d00a      	beq.n	8003454 <HAL_DMA_IRQHandler+0x388>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a3d      	ldr	r2, [pc, #244]	@ (8003538 <HAL_DMA_IRQHandler+0x46c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d102      	bne.n	800344e <HAL_DMA_IRQHandler+0x382>
 8003448:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800344c:	e01b      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 800344e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003452:	e018      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 8003454:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003458:	e015      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 800345a:	2320      	movs	r3, #32
 800345c:	e013      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 800345e:	2302      	movs	r3, #2
 8003460:	e011      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 8003462:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003466:	e00e      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 8003468:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800346c:	e00b      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 800346e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003472:	e008      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 8003474:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003478:	e005      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 800347a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800347e:	e002      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 8003480:	2320      	movs	r3, #32
 8003482:	e000      	b.n	8003486 <HAL_DMA_IRQHandler+0x3ba>
 8003484:	2302      	movs	r3, #2
 8003486:	4a2e      	ldr	r2, [pc, #184]	@ (8003540 <HAL_DMA_IRQHandler+0x474>)
 8003488:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	2b00      	cmp	r3, #0
 8003498:	d034      	beq.n	8003504 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80034a2:	e02f      	b.n	8003504 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a8:	2208      	movs	r2, #8
 80034aa:	409a      	lsls	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d028      	beq.n	8003506 <HAL_DMA_IRQHandler+0x43a>
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	f003 0308 	and.w	r3, r3, #8
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d023      	beq.n	8003506 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 020e 	bic.w	r2, r2, #14
 80034cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f202 	lsl.w	r2, r1, r2
 80034dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d004      	beq.n	8003506 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	4798      	blx	r3
    }
  }
  return;
 8003504:	bf00      	nop
 8003506:	bf00      	nop
}
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40020080 	.word	0x40020080
 8003514:	40020008 	.word	0x40020008
 8003518:	4002001c 	.word	0x4002001c
 800351c:	40020030 	.word	0x40020030
 8003520:	40020044 	.word	0x40020044
 8003524:	40020058 	.word	0x40020058
 8003528:	4002006c 	.word	0x4002006c
 800352c:	40020408 	.word	0x40020408
 8003530:	4002041c 	.word	0x4002041c
 8003534:	40020430 	.word	0x40020430
 8003538:	40020444 	.word	0x40020444
 800353c:	40020400 	.word	0x40020400
 8003540:	40020000 	.word	0x40020000

08003544 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003544:	b480      	push	{r7}
 8003546:	b08b      	sub	sp, #44	@ 0x2c
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800354e:	2300      	movs	r3, #0
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003552:	2300      	movs	r3, #0
 8003554:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003556:	e179      	b.n	800384c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003558:	2201      	movs	r2, #1
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	4013      	ands	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	429a      	cmp	r2, r3
 8003572:	f040 8168 	bne.w	8003846 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	4a96      	ldr	r2, [pc, #600]	@ (80037d4 <HAL_GPIO_Init+0x290>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d05e      	beq.n	800363e <HAL_GPIO_Init+0xfa>
 8003580:	4a94      	ldr	r2, [pc, #592]	@ (80037d4 <HAL_GPIO_Init+0x290>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d875      	bhi.n	8003672 <HAL_GPIO_Init+0x12e>
 8003586:	4a94      	ldr	r2, [pc, #592]	@ (80037d8 <HAL_GPIO_Init+0x294>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d058      	beq.n	800363e <HAL_GPIO_Init+0xfa>
 800358c:	4a92      	ldr	r2, [pc, #584]	@ (80037d8 <HAL_GPIO_Init+0x294>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d86f      	bhi.n	8003672 <HAL_GPIO_Init+0x12e>
 8003592:	4a92      	ldr	r2, [pc, #584]	@ (80037dc <HAL_GPIO_Init+0x298>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d052      	beq.n	800363e <HAL_GPIO_Init+0xfa>
 8003598:	4a90      	ldr	r2, [pc, #576]	@ (80037dc <HAL_GPIO_Init+0x298>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d869      	bhi.n	8003672 <HAL_GPIO_Init+0x12e>
 800359e:	4a90      	ldr	r2, [pc, #576]	@ (80037e0 <HAL_GPIO_Init+0x29c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d04c      	beq.n	800363e <HAL_GPIO_Init+0xfa>
 80035a4:	4a8e      	ldr	r2, [pc, #568]	@ (80037e0 <HAL_GPIO_Init+0x29c>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d863      	bhi.n	8003672 <HAL_GPIO_Init+0x12e>
 80035aa:	4a8e      	ldr	r2, [pc, #568]	@ (80037e4 <HAL_GPIO_Init+0x2a0>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d046      	beq.n	800363e <HAL_GPIO_Init+0xfa>
 80035b0:	4a8c      	ldr	r2, [pc, #560]	@ (80037e4 <HAL_GPIO_Init+0x2a0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d85d      	bhi.n	8003672 <HAL_GPIO_Init+0x12e>
 80035b6:	2b12      	cmp	r3, #18
 80035b8:	d82a      	bhi.n	8003610 <HAL_GPIO_Init+0xcc>
 80035ba:	2b12      	cmp	r3, #18
 80035bc:	d859      	bhi.n	8003672 <HAL_GPIO_Init+0x12e>
 80035be:	a201      	add	r2, pc, #4	@ (adr r2, 80035c4 <HAL_GPIO_Init+0x80>)
 80035c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c4:	0800363f 	.word	0x0800363f
 80035c8:	08003619 	.word	0x08003619
 80035cc:	0800362b 	.word	0x0800362b
 80035d0:	0800366d 	.word	0x0800366d
 80035d4:	08003673 	.word	0x08003673
 80035d8:	08003673 	.word	0x08003673
 80035dc:	08003673 	.word	0x08003673
 80035e0:	08003673 	.word	0x08003673
 80035e4:	08003673 	.word	0x08003673
 80035e8:	08003673 	.word	0x08003673
 80035ec:	08003673 	.word	0x08003673
 80035f0:	08003673 	.word	0x08003673
 80035f4:	08003673 	.word	0x08003673
 80035f8:	08003673 	.word	0x08003673
 80035fc:	08003673 	.word	0x08003673
 8003600:	08003673 	.word	0x08003673
 8003604:	08003673 	.word	0x08003673
 8003608:	08003621 	.word	0x08003621
 800360c:	08003635 	.word	0x08003635
 8003610:	4a75      	ldr	r2, [pc, #468]	@ (80037e8 <HAL_GPIO_Init+0x2a4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003616:	e02c      	b.n	8003672 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	623b      	str	r3, [r7, #32]
          break;
 800361e:	e029      	b.n	8003674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	3304      	adds	r3, #4
 8003626:	623b      	str	r3, [r7, #32]
          break;
 8003628:	e024      	b.n	8003674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	3308      	adds	r3, #8
 8003630:	623b      	str	r3, [r7, #32]
          break;
 8003632:	e01f      	b.n	8003674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	330c      	adds	r3, #12
 800363a:	623b      	str	r3, [r7, #32]
          break;
 800363c:	e01a      	b.n	8003674 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d102      	bne.n	800364c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003646:	2304      	movs	r3, #4
 8003648:	623b      	str	r3, [r7, #32]
          break;
 800364a:	e013      	b.n	8003674 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d105      	bne.n	8003660 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003654:	2308      	movs	r3, #8
 8003656:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	611a      	str	r2, [r3, #16]
          break;
 800365e:	e009      	b.n	8003674 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003660:	2308      	movs	r3, #8
 8003662:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69fa      	ldr	r2, [r7, #28]
 8003668:	615a      	str	r2, [r3, #20]
          break;
 800366a:	e003      	b.n	8003674 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800366c:	2300      	movs	r3, #0
 800366e:	623b      	str	r3, [r7, #32]
          break;
 8003670:	e000      	b.n	8003674 <HAL_GPIO_Init+0x130>
          break;
 8003672:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	2bff      	cmp	r3, #255	@ 0xff
 8003678:	d801      	bhi.n	800367e <HAL_GPIO_Init+0x13a>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	e001      	b.n	8003682 <HAL_GPIO_Init+0x13e>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3304      	adds	r3, #4
 8003682:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	2bff      	cmp	r3, #255	@ 0xff
 8003688:	d802      	bhi.n	8003690 <HAL_GPIO_Init+0x14c>
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	e002      	b.n	8003696 <HAL_GPIO_Init+0x152>
 8003690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003692:	3b08      	subs	r3, #8
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	210f      	movs	r1, #15
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	fa01 f303 	lsl.w	r3, r1, r3
 80036a4:	43db      	mvns	r3, r3
 80036a6:	401a      	ands	r2, r3
 80036a8:	6a39      	ldr	r1, [r7, #32]
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	431a      	orrs	r2, r3
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 80c1 	beq.w	8003846 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036c4:	4b49      	ldr	r3, [pc, #292]	@ (80037ec <HAL_GPIO_Init+0x2a8>)
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	4a48      	ldr	r2, [pc, #288]	@ (80037ec <HAL_GPIO_Init+0x2a8>)
 80036ca:	f043 0301 	orr.w	r3, r3, #1
 80036ce:	6193      	str	r3, [r2, #24]
 80036d0:	4b46      	ldr	r3, [pc, #280]	@ (80037ec <HAL_GPIO_Init+0x2a8>)
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	60bb      	str	r3, [r7, #8]
 80036da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036dc:	4a44      	ldr	r2, [pc, #272]	@ (80037f0 <HAL_GPIO_Init+0x2ac>)
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	089b      	lsrs	r3, r3, #2
 80036e2:	3302      	adds	r3, #2
 80036e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ec:	f003 0303 	and.w	r3, r3, #3
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	220f      	movs	r2, #15
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4013      	ands	r3, r2
 80036fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a3c      	ldr	r2, [pc, #240]	@ (80037f4 <HAL_GPIO_Init+0x2b0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d01f      	beq.n	8003748 <HAL_GPIO_Init+0x204>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a3b      	ldr	r2, [pc, #236]	@ (80037f8 <HAL_GPIO_Init+0x2b4>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d019      	beq.n	8003744 <HAL_GPIO_Init+0x200>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a3a      	ldr	r2, [pc, #232]	@ (80037fc <HAL_GPIO_Init+0x2b8>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d013      	beq.n	8003740 <HAL_GPIO_Init+0x1fc>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a39      	ldr	r2, [pc, #228]	@ (8003800 <HAL_GPIO_Init+0x2bc>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d00d      	beq.n	800373c <HAL_GPIO_Init+0x1f8>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a38      	ldr	r2, [pc, #224]	@ (8003804 <HAL_GPIO_Init+0x2c0>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d007      	beq.n	8003738 <HAL_GPIO_Init+0x1f4>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a37      	ldr	r2, [pc, #220]	@ (8003808 <HAL_GPIO_Init+0x2c4>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d101      	bne.n	8003734 <HAL_GPIO_Init+0x1f0>
 8003730:	2305      	movs	r3, #5
 8003732:	e00a      	b.n	800374a <HAL_GPIO_Init+0x206>
 8003734:	2306      	movs	r3, #6
 8003736:	e008      	b.n	800374a <HAL_GPIO_Init+0x206>
 8003738:	2304      	movs	r3, #4
 800373a:	e006      	b.n	800374a <HAL_GPIO_Init+0x206>
 800373c:	2303      	movs	r3, #3
 800373e:	e004      	b.n	800374a <HAL_GPIO_Init+0x206>
 8003740:	2302      	movs	r3, #2
 8003742:	e002      	b.n	800374a <HAL_GPIO_Init+0x206>
 8003744:	2301      	movs	r3, #1
 8003746:	e000      	b.n	800374a <HAL_GPIO_Init+0x206>
 8003748:	2300      	movs	r3, #0
 800374a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800374c:	f002 0203 	and.w	r2, r2, #3
 8003750:	0092      	lsls	r2, r2, #2
 8003752:	4093      	lsls	r3, r2
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800375a:	4925      	ldr	r1, [pc, #148]	@ (80037f0 <HAL_GPIO_Init+0x2ac>)
 800375c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375e:	089b      	lsrs	r3, r3, #2
 8003760:	3302      	adds	r3, #2
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d006      	beq.n	8003782 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003774:	4b25      	ldr	r3, [pc, #148]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	4924      	ldr	r1, [pc, #144]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	4313      	orrs	r3, r2
 800377e:	608b      	str	r3, [r1, #8]
 8003780:	e006      	b.n	8003790 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003782:	4b22      	ldr	r3, [pc, #136]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	43db      	mvns	r3, r3
 800378a:	4920      	ldr	r1, [pc, #128]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 800378c:	4013      	ands	r3, r2
 800378e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d006      	beq.n	80037aa <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800379c:	4b1b      	ldr	r3, [pc, #108]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	491a      	ldr	r1, [pc, #104]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	60cb      	str	r3, [r1, #12]
 80037a8:	e006      	b.n	80037b8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80037aa:	4b18      	ldr	r3, [pc, #96]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 80037ac:	68da      	ldr	r2, [r3, #12]
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	43db      	mvns	r3, r3
 80037b2:	4916      	ldr	r1, [pc, #88]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d025      	beq.n	8003810 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037c4:	4b11      	ldr	r3, [pc, #68]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	4910      	ldr	r1, [pc, #64]	@ (800380c <HAL_GPIO_Init+0x2c8>)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	604b      	str	r3, [r1, #4]
 80037d0:	e025      	b.n	800381e <HAL_GPIO_Init+0x2da>
 80037d2:	bf00      	nop
 80037d4:	10320000 	.word	0x10320000
 80037d8:	10310000 	.word	0x10310000
 80037dc:	10220000 	.word	0x10220000
 80037e0:	10210000 	.word	0x10210000
 80037e4:	10120000 	.word	0x10120000
 80037e8:	10110000 	.word	0x10110000
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40010000 	.word	0x40010000
 80037f4:	40010800 	.word	0x40010800
 80037f8:	40010c00 	.word	0x40010c00
 80037fc:	40011000 	.word	0x40011000
 8003800:	40011400 	.word	0x40011400
 8003804:	40011800 	.word	0x40011800
 8003808:	40011c00 	.word	0x40011c00
 800380c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003810:	4b15      	ldr	r3, [pc, #84]	@ (8003868 <HAL_GPIO_Init+0x324>)
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	43db      	mvns	r3, r3
 8003818:	4913      	ldr	r1, [pc, #76]	@ (8003868 <HAL_GPIO_Init+0x324>)
 800381a:	4013      	ands	r3, r2
 800381c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d006      	beq.n	8003838 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800382a:	4b0f      	ldr	r3, [pc, #60]	@ (8003868 <HAL_GPIO_Init+0x324>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	490e      	ldr	r1, [pc, #56]	@ (8003868 <HAL_GPIO_Init+0x324>)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	4313      	orrs	r3, r2
 8003834:	600b      	str	r3, [r1, #0]
 8003836:	e006      	b.n	8003846 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003838:	4b0b      	ldr	r3, [pc, #44]	@ (8003868 <HAL_GPIO_Init+0x324>)
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	43db      	mvns	r3, r3
 8003840:	4909      	ldr	r1, [pc, #36]	@ (8003868 <HAL_GPIO_Init+0x324>)
 8003842:	4013      	ands	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	3301      	adds	r3, #1
 800384a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	fa22 f303 	lsr.w	r3, r2, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	f47f ae7e 	bne.w	8003558 <HAL_GPIO_Init+0x14>
  }
}
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	372c      	adds	r7, #44	@ 0x2c
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr
 8003868:	40010400 	.word	0x40010400

0800386c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	460b      	mov	r3, r1
 8003876:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	887b      	ldrh	r3, [r7, #2]
 800387e:	4013      	ands	r3, r2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003884:	2301      	movs	r3, #1
 8003886:	73fb      	strb	r3, [r7, #15]
 8003888:	e001      	b.n	800388e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800388e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	bc80      	pop	{r7}
 8003898:	4770      	bx	lr

0800389a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
 80038a2:	460b      	mov	r3, r1
 80038a4:	807b      	strh	r3, [r7, #2]
 80038a6:	4613      	mov	r3, r2
 80038a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038aa:	787b      	ldrb	r3, [r7, #1]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038b0:	887a      	ldrh	r2, [r7, #2]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80038b6:	e003      	b.n	80038c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80038b8:	887b      	ldrh	r3, [r7, #2]
 80038ba:	041a      	lsls	r2, r3, #16
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	611a      	str	r2, [r3, #16]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
	...

080038cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80038d6:	4b08      	ldr	r3, [pc, #32]	@ (80038f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038d8:	695a      	ldr	r2, [r3, #20]
 80038da:	88fb      	ldrh	r3, [r7, #6]
 80038dc:	4013      	ands	r3, r2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d006      	beq.n	80038f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038e2:	4a05      	ldr	r2, [pc, #20]	@ (80038f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038e4:	88fb      	ldrh	r3, [r7, #6]
 80038e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038e8:	88fb      	ldrh	r3, [r7, #6]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fb64 	bl	8001fb8 <HAL_GPIO_EXTI_Callback>
  }
}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40010400 	.word	0x40010400

080038fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d101      	bne.n	800390e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e12b      	b.n	8003b66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7fe fa20 	bl	8001d68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2224      	movs	r2, #36	@ 0x24
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0201 	bic.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800394e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800395e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003960:	f000 fcda 	bl	8004318 <HAL_RCC_GetPCLK1Freq>
 8003964:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	4a81      	ldr	r2, [pc, #516]	@ (8003b70 <HAL_I2C_Init+0x274>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d807      	bhi.n	8003980 <HAL_I2C_Init+0x84>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4a80      	ldr	r2, [pc, #512]	@ (8003b74 <HAL_I2C_Init+0x278>)
 8003974:	4293      	cmp	r3, r2
 8003976:	bf94      	ite	ls
 8003978:	2301      	movls	r3, #1
 800397a:	2300      	movhi	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	e006      	b.n	800398e <HAL_I2C_Init+0x92>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4a7d      	ldr	r2, [pc, #500]	@ (8003b78 <HAL_I2C_Init+0x27c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	bf94      	ite	ls
 8003988:	2301      	movls	r3, #1
 800398a:	2300      	movhi	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e0e7      	b.n	8003b66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	4a78      	ldr	r2, [pc, #480]	@ (8003b7c <HAL_I2C_Init+0x280>)
 800399a:	fba2 2303 	umull	r2, r3, r2, r3
 800399e:	0c9b      	lsrs	r3, r3, #18
 80039a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68ba      	ldr	r2, [r7, #8]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003b70 <HAL_I2C_Init+0x274>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d802      	bhi.n	80039d0 <HAL_I2C_Init+0xd4>
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	3301      	adds	r3, #1
 80039ce:	e009      	b.n	80039e4 <HAL_I2C_Init+0xe8>
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	4a69      	ldr	r2, [pc, #420]	@ (8003b80 <HAL_I2C_Init+0x284>)
 80039dc:	fba2 2303 	umull	r2, r3, r2, r3
 80039e0:	099b      	lsrs	r3, r3, #6
 80039e2:	3301      	adds	r3, #1
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	6812      	ldr	r2, [r2, #0]
 80039e8:	430b      	orrs	r3, r1
 80039ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80039f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	495c      	ldr	r1, [pc, #368]	@ (8003b70 <HAL_I2C_Init+0x274>)
 8003a00:	428b      	cmp	r3, r1
 8003a02:	d819      	bhi.n	8003a38 <HAL_I2C_Init+0x13c>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	1e59      	subs	r1, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a12:	1c59      	adds	r1, r3, #1
 8003a14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a18:	400b      	ands	r3, r1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00a      	beq.n	8003a34 <HAL_I2C_Init+0x138>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1e59      	subs	r1, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a32:	e051      	b.n	8003ad8 <HAL_I2C_Init+0x1dc>
 8003a34:	2304      	movs	r3, #4
 8003a36:	e04f      	b.n	8003ad8 <HAL_I2C_Init+0x1dc>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d111      	bne.n	8003a64 <HAL_I2C_Init+0x168>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	1e58      	subs	r0, r3, #1
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6859      	ldr	r1, [r3, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	440b      	add	r3, r1
 8003a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a52:	3301      	adds	r3, #1
 8003a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf0c      	ite	eq
 8003a5c:	2301      	moveq	r3, #1
 8003a5e:	2300      	movne	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	e012      	b.n	8003a8a <HAL_I2C_Init+0x18e>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	1e58      	subs	r0, r3, #1
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6859      	ldr	r1, [r3, #4]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	0099      	lsls	r1, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	bf0c      	ite	eq
 8003a84:	2301      	moveq	r3, #1
 8003a86:	2300      	movne	r3, #0
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <HAL_I2C_Init+0x196>
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e022      	b.n	8003ad8 <HAL_I2C_Init+0x1dc>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10e      	bne.n	8003ab8 <HAL_I2C_Init+0x1bc>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	1e58      	subs	r0, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6859      	ldr	r1, [r3, #4]
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	440b      	add	r3, r1
 8003aa8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aac:	3301      	adds	r3, #1
 8003aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ab2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ab6:	e00f      	b.n	8003ad8 <HAL_I2C_Init+0x1dc>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	1e58      	subs	r0, r3, #1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6859      	ldr	r1, [r3, #4]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	0099      	lsls	r1, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	6809      	ldr	r1, [r1, #0]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69da      	ldr	r2, [r3, #28]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6911      	ldr	r1, [r2, #16]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	68d2      	ldr	r2, [r2, #12]
 8003b12:	4311      	orrs	r1, r2
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	430b      	orrs	r3, r1
 8003b1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695a      	ldr	r2, [r3, #20]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	430a      	orrs	r2, r1
 8003b36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0201 	orr.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2220      	movs	r2, #32
 8003b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	000186a0 	.word	0x000186a0
 8003b74:	001e847f 	.word	0x001e847f
 8003b78:	003d08ff 	.word	0x003d08ff
 8003b7c:	431bde83 	.word	0x431bde83
 8003b80:	10624dd3 	.word	0x10624dd3

08003b84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e272      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 8087 	beq.w	8003cb2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ba4:	4b92      	ldr	r3, [pc, #584]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f003 030c 	and.w	r3, r3, #12
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d00c      	beq.n	8003bca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bb0:	4b8f      	ldr	r3, [pc, #572]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f003 030c 	and.w	r3, r3, #12
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d112      	bne.n	8003be2 <HAL_RCC_OscConfig+0x5e>
 8003bbc:	4b8c      	ldr	r3, [pc, #560]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bc8:	d10b      	bne.n	8003be2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bca:	4b89      	ldr	r3, [pc, #548]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d06c      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x12c>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d168      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e24c      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bea:	d106      	bne.n	8003bfa <HAL_RCC_OscConfig+0x76>
 8003bec:	4b80      	ldr	r3, [pc, #512]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a7f      	ldr	r2, [pc, #508]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003bf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf6:	6013      	str	r3, [r2, #0]
 8003bf8:	e02e      	b.n	8003c58 <HAL_RCC_OscConfig+0xd4>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10c      	bne.n	8003c1c <HAL_RCC_OscConfig+0x98>
 8003c02:	4b7b      	ldr	r3, [pc, #492]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a7a      	ldr	r2, [pc, #488]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	4b78      	ldr	r3, [pc, #480]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a77      	ldr	r2, [pc, #476]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	e01d      	b.n	8003c58 <HAL_RCC_OscConfig+0xd4>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCC_OscConfig+0xbc>
 8003c26:	4b72      	ldr	r3, [pc, #456]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a71      	ldr	r2, [pc, #452]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	4b6f      	ldr	r3, [pc, #444]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a6e      	ldr	r2, [pc, #440]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	e00b      	b.n	8003c58 <HAL_RCC_OscConfig+0xd4>
 8003c40:	4b6b      	ldr	r3, [pc, #428]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a6a      	ldr	r2, [pc, #424]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	4b68      	ldr	r3, [pc, #416]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a67      	ldr	r2, [pc, #412]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c56:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d013      	beq.n	8003c88 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c60:	f7fe ff62 	bl	8002b28 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fe ff5e 	bl	8002b28 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	@ 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e200      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	4b5d      	ldr	r3, [pc, #372]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0xe4>
 8003c86:	e014      	b.n	8003cb2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c88:	f7fe ff4e 	bl	8002b28 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c90:	f7fe ff4a 	bl	8002b28 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	@ 0x64
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e1ec      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca2:	4b53      	ldr	r3, [pc, #332]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x10c>
 8003cae:	e000      	b.n	8003cb2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d063      	beq.n	8003d86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cbe:	4b4c      	ldr	r3, [pc, #304]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f003 030c 	and.w	r3, r3, #12
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00b      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cca:	4b49      	ldr	r3, [pc, #292]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d11c      	bne.n	8003d10 <HAL_RCC_OscConfig+0x18c>
 8003cd6:	4b46      	ldr	r3, [pc, #280]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d116      	bne.n	8003d10 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce2:	4b43      	ldr	r3, [pc, #268]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d005      	beq.n	8003cfa <HAL_RCC_OscConfig+0x176>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d001      	beq.n	8003cfa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e1c0      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	4939      	ldr	r1, [pc, #228]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0e:	e03a      	b.n	8003d86 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d020      	beq.n	8003d5a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d18:	4b36      	ldr	r3, [pc, #216]	@ (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1e:	f7fe ff03 	bl	8002b28 <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d26:	f7fe feff 	bl	8002b28 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e1a1      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d38:	4b2d      	ldr	r3, [pc, #180]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0f0      	beq.n	8003d26 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d44:	4b2a      	ldr	r3, [pc, #168]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	4927      	ldr	r1, [pc, #156]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]
 8003d58:	e015      	b.n	8003d86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d5a:	4b26      	ldr	r3, [pc, #152]	@ (8003df4 <HAL_RCC_OscConfig+0x270>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d60:	f7fe fee2 	bl	8002b28 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d68:	f7fe fede 	bl	8002b28 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e180      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f0      	bne.n	8003d68 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d03a      	beq.n	8003e08 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d019      	beq.n	8003dce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d9a:	4b17      	ldr	r3, [pc, #92]	@ (8003df8 <HAL_RCC_OscConfig+0x274>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da0:	f7fe fec2 	bl	8002b28 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003da8:	f7fe febe 	bl	8002b28 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e160      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dba:	4b0d      	ldr	r3, [pc, #52]	@ (8003df0 <HAL_RCC_OscConfig+0x26c>)
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0f0      	beq.n	8003da8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dc6:	2001      	movs	r0, #1
 8003dc8:	f000 face 	bl	8004368 <RCC_Delay>
 8003dcc:	e01c      	b.n	8003e08 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dce:	4b0a      	ldr	r3, [pc, #40]	@ (8003df8 <HAL_RCC_OscConfig+0x274>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd4:	f7fe fea8 	bl	8002b28 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dda:	e00f      	b.n	8003dfc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ddc:	f7fe fea4 	bl	8002b28 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d908      	bls.n	8003dfc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e146      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
 8003dee:	bf00      	nop
 8003df0:	40021000 	.word	0x40021000
 8003df4:	42420000 	.word	0x42420000
 8003df8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dfc:	4b92      	ldr	r3, [pc, #584]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1e9      	bne.n	8003ddc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 80a6 	beq.w	8003f62 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e16:	2300      	movs	r3, #0
 8003e18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e1a:	4b8b      	ldr	r3, [pc, #556]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003e1c:	69db      	ldr	r3, [r3, #28]
 8003e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10d      	bne.n	8003e42 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e26:	4b88      	ldr	r3, [pc, #544]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	4a87      	ldr	r2, [pc, #540]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e30:	61d3      	str	r3, [r2, #28]
 8003e32:	4b85      	ldr	r3, [pc, #532]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e42:	4b82      	ldr	r3, [pc, #520]	@ (800404c <HAL_RCC_OscConfig+0x4c8>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d118      	bne.n	8003e80 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e4e:	4b7f      	ldr	r3, [pc, #508]	@ (800404c <HAL_RCC_OscConfig+0x4c8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a7e      	ldr	r2, [pc, #504]	@ (800404c <HAL_RCC_OscConfig+0x4c8>)
 8003e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e5a:	f7fe fe65 	bl	8002b28 <HAL_GetTick>
 8003e5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e60:	e008      	b.n	8003e74 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e62:	f7fe fe61 	bl	8002b28 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b64      	cmp	r3, #100	@ 0x64
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e103      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e74:	4b75      	ldr	r3, [pc, #468]	@ (800404c <HAL_RCC_OscConfig+0x4c8>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0f0      	beq.n	8003e62 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d106      	bne.n	8003e96 <HAL_RCC_OscConfig+0x312>
 8003e88:	4b6f      	ldr	r3, [pc, #444]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	4a6e      	ldr	r2, [pc, #440]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	6213      	str	r3, [r2, #32]
 8003e94:	e02d      	b.n	8003ef2 <HAL_RCC_OscConfig+0x36e>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10c      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x334>
 8003e9e:	4b6a      	ldr	r3, [pc, #424]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	4a69      	ldr	r2, [pc, #420]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	6213      	str	r3, [r2, #32]
 8003eaa:	4b67      	ldr	r3, [pc, #412]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	4a66      	ldr	r2, [pc, #408]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 0304 	bic.w	r3, r3, #4
 8003eb4:	6213      	str	r3, [r2, #32]
 8003eb6:	e01c      	b.n	8003ef2 <HAL_RCC_OscConfig+0x36e>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	2b05      	cmp	r3, #5
 8003ebe:	d10c      	bne.n	8003eda <HAL_RCC_OscConfig+0x356>
 8003ec0:	4b61      	ldr	r3, [pc, #388]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	4a60      	ldr	r2, [pc, #384]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ec6:	f043 0304 	orr.w	r3, r3, #4
 8003eca:	6213      	str	r3, [r2, #32]
 8003ecc:	4b5e      	ldr	r3, [pc, #376]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	4a5d      	ldr	r2, [pc, #372]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	6213      	str	r3, [r2, #32]
 8003ed8:	e00b      	b.n	8003ef2 <HAL_RCC_OscConfig+0x36e>
 8003eda:	4b5b      	ldr	r3, [pc, #364]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	4a5a      	ldr	r2, [pc, #360]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ee0:	f023 0301 	bic.w	r3, r3, #1
 8003ee4:	6213      	str	r3, [r2, #32]
 8003ee6:	4b58      	ldr	r3, [pc, #352]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	4a57      	ldr	r2, [pc, #348]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003eec:	f023 0304 	bic.w	r3, r3, #4
 8003ef0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d015      	beq.n	8003f26 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efa:	f7fe fe15 	bl	8002b28 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f00:	e00a      	b.n	8003f18 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f02:	f7fe fe11 	bl	8002b28 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e0b1      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f18:	4b4b      	ldr	r3, [pc, #300]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0ee      	beq.n	8003f02 <HAL_RCC_OscConfig+0x37e>
 8003f24:	e014      	b.n	8003f50 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f26:	f7fe fdff 	bl	8002b28 <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f2c:	e00a      	b.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2e:	f7fe fdfb 	bl	8002b28 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d901      	bls.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e09b      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f44:	4b40      	ldr	r3, [pc, #256]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1ee      	bne.n	8003f2e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f50:	7dfb      	ldrb	r3, [r7, #23]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d105      	bne.n	8003f62 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f56:	4b3c      	ldr	r3, [pc, #240]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	4a3b      	ldr	r2, [pc, #236]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003f5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f60:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	f000 8087 	beq.w	800407a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f6c:	4b36      	ldr	r3, [pc, #216]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 030c 	and.w	r3, r3, #12
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d061      	beq.n	800403c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	69db      	ldr	r3, [r3, #28]
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d146      	bne.n	800400e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f80:	4b33      	ldr	r3, [pc, #204]	@ (8004050 <HAL_RCC_OscConfig+0x4cc>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fe fdcf 	bl	8002b28 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8e:	f7fe fdcb 	bl	8002b28 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e06d      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa0:	4b29      	ldr	r3, [pc, #164]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1f0      	bne.n	8003f8e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb4:	d108      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fb6:	4b24      	ldr	r3, [pc, #144]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	4921      	ldr	r1, [pc, #132]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a19      	ldr	r1, [r3, #32]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	491b      	ldr	r1, [pc, #108]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8004050 <HAL_RCC_OscConfig+0x4cc>)
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe6:	f7fe fd9f 	bl	8002b28 <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fee:	f7fe fd9b 	bl	8002b28 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e03d      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004000:	4b11      	ldr	r3, [pc, #68]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d0f0      	beq.n	8003fee <HAL_RCC_OscConfig+0x46a>
 800400c:	e035      	b.n	800407a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800400e:	4b10      	ldr	r3, [pc, #64]	@ (8004050 <HAL_RCC_OscConfig+0x4cc>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004014:	f7fe fd88 	bl	8002b28 <HAL_GetTick>
 8004018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800401a:	e008      	b.n	800402e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800401c:	f7fe fd84 	bl	8002b28 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e026      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800402e:	4b06      	ldr	r3, [pc, #24]	@ (8004048 <HAL_RCC_OscConfig+0x4c4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1f0      	bne.n	800401c <HAL_RCC_OscConfig+0x498>
 800403a:	e01e      	b.n	800407a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d107      	bne.n	8004054 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e019      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
 8004048:	40021000 	.word	0x40021000
 800404c:	40007000 	.word	0x40007000
 8004050:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004054:	4b0b      	ldr	r3, [pc, #44]	@ (8004084 <HAL_RCC_OscConfig+0x500>)
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	429a      	cmp	r2, r3
 8004066:	d106      	bne.n	8004076 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004072:	429a      	cmp	r2, r3
 8004074:	d001      	beq.n	800407a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e000      	b.n	800407c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3718      	adds	r7, #24
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40021000 	.word	0x40021000

08004088 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d101      	bne.n	800409c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e0d0      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800409c:	4b6a      	ldr	r3, [pc, #424]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0307 	and.w	r3, r3, #7
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d910      	bls.n	80040cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040aa:	4b67      	ldr	r3, [pc, #412]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f023 0207 	bic.w	r2, r3, #7
 80040b2:	4965      	ldr	r1, [pc, #404]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ba:	4b63      	ldr	r3, [pc, #396]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d001      	beq.n	80040cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e0b8      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d020      	beq.n	800411a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0304 	and.w	r3, r3, #4
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d005      	beq.n	80040f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040e4:	4b59      	ldr	r3, [pc, #356]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	4a58      	ldr	r2, [pc, #352]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 80040ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0308 	and.w	r3, r3, #8
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040fc:	4b53      	ldr	r3, [pc, #332]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	4a52      	ldr	r2, [pc, #328]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004106:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004108:	4b50      	ldr	r3, [pc, #320]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	494d      	ldr	r1, [pc, #308]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004116:	4313      	orrs	r3, r2
 8004118:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d040      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d107      	bne.n	800413e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800412e:	4b47      	ldr	r3, [pc, #284]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d115      	bne.n	8004166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e07f      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2b02      	cmp	r3, #2
 8004144:	d107      	bne.n	8004156 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004146:	4b41      	ldr	r3, [pc, #260]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d109      	bne.n	8004166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e073      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004156:	4b3d      	ldr	r3, [pc, #244]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e06b      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004166:	4b39      	ldr	r3, [pc, #228]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f023 0203 	bic.w	r2, r3, #3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	4936      	ldr	r1, [pc, #216]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004174:	4313      	orrs	r3, r2
 8004176:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004178:	f7fe fcd6 	bl	8002b28 <HAL_GetTick>
 800417c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800417e:	e00a      	b.n	8004196 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004180:	f7fe fcd2 	bl	8002b28 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800418e:	4293      	cmp	r3, r2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e053      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004196:	4b2d      	ldr	r3, [pc, #180]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f003 020c 	and.w	r2, r3, #12
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d1eb      	bne.n	8004180 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041a8:	4b27      	ldr	r3, [pc, #156]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d210      	bcs.n	80041d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b6:	4b24      	ldr	r3, [pc, #144]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 0207 	bic.w	r2, r3, #7
 80041be:	4922      	ldr	r1, [pc, #136]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041c6:	4b20      	ldr	r3, [pc, #128]	@ (8004248 <HAL_RCC_ClockConfig+0x1c0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d001      	beq.n	80041d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e032      	b.n	800423e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d008      	beq.n	80041f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041e4:	4b19      	ldr	r3, [pc, #100]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	4916      	ldr	r1, [pc, #88]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0308 	and.w	r3, r3, #8
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d009      	beq.n	8004216 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004202:	4b12      	ldr	r3, [pc, #72]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	490e      	ldr	r1, [pc, #56]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 8004212:	4313      	orrs	r3, r2
 8004214:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004216:	f000 f821 	bl	800425c <HAL_RCC_GetSysClockFreq>
 800421a:	4602      	mov	r2, r0
 800421c:	4b0b      	ldr	r3, [pc, #44]	@ (800424c <HAL_RCC_ClockConfig+0x1c4>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	091b      	lsrs	r3, r3, #4
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	490a      	ldr	r1, [pc, #40]	@ (8004250 <HAL_RCC_ClockConfig+0x1c8>)
 8004228:	5ccb      	ldrb	r3, [r1, r3]
 800422a:	fa22 f303 	lsr.w	r3, r2, r3
 800422e:	4a09      	ldr	r2, [pc, #36]	@ (8004254 <HAL_RCC_ClockConfig+0x1cc>)
 8004230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004232:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <HAL_RCC_ClockConfig+0x1d0>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4618      	mov	r0, r3
 8004238:	f7fe fc34 	bl	8002aa4 <HAL_InitTick>

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40022000 	.word	0x40022000
 800424c:	40021000 	.word	0x40021000
 8004250:	08006c84 	.word	0x08006c84
 8004254:	2000065c 	.word	0x2000065c
 8004258:	20000660 	.word	0x20000660

0800425c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	2300      	movs	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	2300      	movs	r3, #0
 8004270:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004272:	2300      	movs	r3, #0
 8004274:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004276:	4b1e      	ldr	r3, [pc, #120]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f003 030c 	and.w	r3, r3, #12
 8004282:	2b04      	cmp	r3, #4
 8004284:	d002      	beq.n	800428c <HAL_RCC_GetSysClockFreq+0x30>
 8004286:	2b08      	cmp	r3, #8
 8004288:	d003      	beq.n	8004292 <HAL_RCC_GetSysClockFreq+0x36>
 800428a:	e027      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800428c:	4b19      	ldr	r3, [pc, #100]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800428e:	613b      	str	r3, [r7, #16]
      break;
 8004290:	e027      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	0c9b      	lsrs	r3, r3, #18
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	4a17      	ldr	r2, [pc, #92]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800429c:	5cd3      	ldrb	r3, [r2, r3]
 800429e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d010      	beq.n	80042cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042aa:	4b11      	ldr	r3, [pc, #68]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	0c5b      	lsrs	r3, r3, #17
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	4a11      	ldr	r2, [pc, #68]	@ (80042fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80042b6:	5cd3      	ldrb	r3, [r2, r3]
 80042b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a0d      	ldr	r2, [pc, #52]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80042be:	fb03 f202 	mul.w	r2, r3, r2
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	e004      	b.n	80042d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004300 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042d0:	fb02 f303 	mul.w	r3, r2, r3
 80042d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	613b      	str	r3, [r7, #16]
      break;
 80042da:	e002      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042dc:	4b05      	ldr	r3, [pc, #20]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80042de:	613b      	str	r3, [r7, #16]
      break;
 80042e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042e2:	693b      	ldr	r3, [r7, #16]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	371c      	adds	r7, #28
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bc80      	pop	{r7}
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	007a1200 	.word	0x007a1200
 80042f8:	08006c9c 	.word	0x08006c9c
 80042fc:	08006cac 	.word	0x08006cac
 8004300:	003d0900 	.word	0x003d0900

08004304 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004308:	4b02      	ldr	r3, [pc, #8]	@ (8004314 <HAL_RCC_GetHCLKFreq+0x10>)
 800430a:	681b      	ldr	r3, [r3, #0]
}
 800430c:	4618      	mov	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr
 8004314:	2000065c 	.word	0x2000065c

08004318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800431c:	f7ff fff2 	bl	8004304 <HAL_RCC_GetHCLKFreq>
 8004320:	4602      	mov	r2, r0
 8004322:	4b05      	ldr	r3, [pc, #20]	@ (8004338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	0a1b      	lsrs	r3, r3, #8
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	4903      	ldr	r1, [pc, #12]	@ (800433c <HAL_RCC_GetPCLK1Freq+0x24>)
 800432e:	5ccb      	ldrb	r3, [r1, r3]
 8004330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004334:	4618      	mov	r0, r3
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40021000 	.word	0x40021000
 800433c:	08006c94 	.word	0x08006c94

08004340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004344:	f7ff ffde 	bl	8004304 <HAL_RCC_GetHCLKFreq>
 8004348:	4602      	mov	r2, r0
 800434a:	4b05      	ldr	r3, [pc, #20]	@ (8004360 <HAL_RCC_GetPCLK2Freq+0x20>)
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	0adb      	lsrs	r3, r3, #11
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	4903      	ldr	r1, [pc, #12]	@ (8004364 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004356:	5ccb      	ldrb	r3, [r1, r3]
 8004358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800435c:	4618      	mov	r0, r3
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40021000 	.word	0x40021000
 8004364:	08006c94 	.word	0x08006c94

08004368 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004370:	4b0a      	ldr	r3, [pc, #40]	@ (800439c <RCC_Delay+0x34>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a0a      	ldr	r2, [pc, #40]	@ (80043a0 <RCC_Delay+0x38>)
 8004376:	fba2 2303 	umull	r2, r3, r2, r3
 800437a:	0a5b      	lsrs	r3, r3, #9
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	fb02 f303 	mul.w	r3, r2, r3
 8004382:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004384:	bf00      	nop
  }
  while (Delay --);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	1e5a      	subs	r2, r3, #1
 800438a:	60fa      	str	r2, [r7, #12]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d1f9      	bne.n	8004384 <RCC_Delay+0x1c>
}
 8004390:	bf00      	nop
 8004392:	bf00      	nop
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr
 800439c:	2000065c 	.word	0x2000065c
 80043a0:	10624dd3 	.word	0x10624dd3

080043a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e076      	b.n	80044a4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d108      	bne.n	80043d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043c6:	d009      	beq.n	80043dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	61da      	str	r2, [r3, #28]
 80043ce:	e005      	b.n	80043dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7fe f8f6 	bl	80025e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004412:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	691b      	ldr	r3, [r3, #16]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	431a      	orrs	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699b      	ldr	r3, [r3, #24]
 8004448:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800444c:	431a      	orrs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004456:	431a      	orrs	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004460:	ea42 0103 	orr.w	r1, r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004468:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	0c1a      	lsrs	r2, r3, #16
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f002 0204 	and.w	r2, r2, #4
 8004482:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	69da      	ldr	r2, [r3, #28]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004492:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08c      	sub	sp, #48	@ 0x30
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
 80044b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044ba:	2301      	movs	r3, #1
 80044bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d101      	bne.n	80044d2 <HAL_SPI_TransmitReceive+0x26>
 80044ce:	2302      	movs	r3, #2
 80044d0:	e198      	b.n	8004804 <HAL_SPI_TransmitReceive+0x358>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044da:	f7fe fb25 	bl	8002b28 <HAL_GetTick>
 80044de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80044f0:	887b      	ldrh	r3, [r7, #2]
 80044f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d00f      	beq.n	800451c <HAL_SPI_TransmitReceive+0x70>
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004502:	d107      	bne.n	8004514 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d103      	bne.n	8004514 <HAL_SPI_TransmitReceive+0x68>
 800450c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004510:	2b04      	cmp	r3, #4
 8004512:	d003      	beq.n	800451c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004514:	2302      	movs	r3, #2
 8004516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800451a:	e16d      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d005      	beq.n	800452e <HAL_SPI_TransmitReceive+0x82>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <HAL_SPI_TransmitReceive+0x82>
 8004528:	887b      	ldrh	r3, [r7, #2]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d103      	bne.n	8004536 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004534:	e160      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b04      	cmp	r3, #4
 8004540:	d003      	beq.n	800454a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2205      	movs	r2, #5
 8004546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	887a      	ldrh	r2, [r7, #2]
 800455a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	887a      	ldrh	r2, [r7, #2]
 8004560:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	887a      	ldrh	r2, [r7, #2]
 800456c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	887a      	ldrh	r2, [r7, #2]
 8004572:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800458a:	2b40      	cmp	r3, #64	@ 0x40
 800458c:	d007      	beq.n	800459e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800459c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045a6:	d17c      	bne.n	80046a2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <HAL_SPI_TransmitReceive+0x10a>
 80045b0:	8b7b      	ldrh	r3, [r7, #26]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d16a      	bne.n	800468c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ba:	881a      	ldrh	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	1c9a      	adds	r2, r3, #2
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	3b01      	subs	r3, #1
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045da:	e057      	b.n	800468c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d11b      	bne.n	8004622 <HAL_SPI_TransmitReceive+0x176>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d016      	beq.n	8004622 <HAL_SPI_TransmitReceive+0x176>
 80045f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d113      	bne.n	8004622 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fe:	881a      	ldrh	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	1c9a      	adds	r2, r3, #2
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004614:	b29b      	uxth	r3, r3
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800461e:	2300      	movs	r3, #0
 8004620:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b01      	cmp	r3, #1
 800462e:	d119      	bne.n	8004664 <HAL_SPI_TransmitReceive+0x1b8>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004634:	b29b      	uxth	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d014      	beq.n	8004664 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68da      	ldr	r2, [r3, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004644:	b292      	uxth	r2, r2
 8004646:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464c:	1c9a      	adds	r2, r3, #2
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004656:	b29b      	uxth	r3, r3
 8004658:	3b01      	subs	r3, #1
 800465a:	b29a      	uxth	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004660:	2301      	movs	r3, #1
 8004662:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004664:	f7fe fa60 	bl	8002b28 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004670:	429a      	cmp	r2, r3
 8004672:	d80b      	bhi.n	800468c <HAL_SPI_TransmitReceive+0x1e0>
 8004674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467a:	d007      	beq.n	800468c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800468a:	e0b5      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1a2      	bne.n	80045dc <HAL_SPI_TransmitReceive+0x130>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d19d      	bne.n	80045dc <HAL_SPI_TransmitReceive+0x130>
 80046a0:	e080      	b.n	80047a4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <HAL_SPI_TransmitReceive+0x204>
 80046aa:	8b7b      	ldrh	r3, [r7, #26]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d16f      	bne.n	8004790 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	330c      	adds	r3, #12
 80046ba:	7812      	ldrb	r2, [r2, #0]
 80046bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046d6:	e05b      	b.n	8004790 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d11c      	bne.n	8004720 <HAL_SPI_TransmitReceive+0x274>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d017      	beq.n	8004720 <HAL_SPI_TransmitReceive+0x274>
 80046f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d114      	bne.n	8004720 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	7812      	ldrb	r2, [r2, #0]
 8004702:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004712:	b29b      	uxth	r3, r3
 8004714:	3b01      	subs	r3, #1
 8004716:	b29a      	uxth	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b01      	cmp	r3, #1
 800472c:	d119      	bne.n	8004762 <HAL_SPI_TransmitReceive+0x2b6>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004732:	b29b      	uxth	r3, r3
 8004734:	2b00      	cmp	r3, #0
 8004736:	d014      	beq.n	8004762 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474a:	1c5a      	adds	r2, r3, #1
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004754:	b29b      	uxth	r3, r3
 8004756:	3b01      	subs	r3, #1
 8004758:	b29a      	uxth	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800475e:	2301      	movs	r3, #1
 8004760:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004762:	f7fe f9e1 	bl	8002b28 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800476e:	429a      	cmp	r2, r3
 8004770:	d803      	bhi.n	800477a <HAL_SPI_TransmitReceive+0x2ce>
 8004772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004778:	d102      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x2d4>
 800477a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d107      	bne.n	8004790 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800478e:	e033      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d19e      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x22c>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d199      	bne.n	80046d8 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 f8b7 	bl	800491c <SPI_EndRxTxTransaction>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d006      	beq.n	80047c2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2220      	movs	r2, #32
 80047be:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80047c0:	e01a      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10a      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047ca:	2300      	movs	r3, #0
 80047cc:	617b      	str	r3, [r7, #20]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	617b      	str	r3, [r7, #20]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	617b      	str	r3, [r7, #20]
 80047de:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047ee:	e003      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004800:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004804:	4618      	mov	r0, r3
 8004806:	3730      	adds	r7, #48	@ 0x30
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b088      	sub	sp, #32
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	603b      	str	r3, [r7, #0]
 8004818:	4613      	mov	r3, r2
 800481a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800481c:	f7fe f984 	bl	8002b28 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	4413      	add	r3, r2
 800482a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800482c:	f7fe f97c 	bl	8002b28 <HAL_GetTick>
 8004830:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004832:	4b39      	ldr	r3, [pc, #228]	@ (8004918 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	015b      	lsls	r3, r3, #5
 8004838:	0d1b      	lsrs	r3, r3, #20
 800483a:	69fa      	ldr	r2, [r7, #28]
 800483c:	fb02 f303 	mul.w	r3, r2, r3
 8004840:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004842:	e054      	b.n	80048ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484a:	d050      	beq.n	80048ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800484c:	f7fe f96c 	bl	8002b28 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	429a      	cmp	r2, r3
 800485a:	d902      	bls.n	8004862 <SPI_WaitFlagStateUntilTimeout+0x56>
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d13d      	bne.n	80048de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004870:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800487a:	d111      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004884:	d004      	beq.n	8004890 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800488e:	d107      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800489e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048a8:	d10f      	bne.n	80048ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e017      	b.n	800490e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	3b01      	subs	r3, #1
 80048ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	4013      	ands	r3, r2
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	bf0c      	ite	eq
 80048fe:	2301      	moveq	r3, #1
 8004900:	2300      	movne	r3, #0
 8004902:	b2db      	uxtb	r3, r3
 8004904:	461a      	mov	r2, r3
 8004906:	79fb      	ldrb	r3, [r7, #7]
 8004908:	429a      	cmp	r2, r3
 800490a:	d19b      	bne.n	8004844 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	2000065c 	.word	0x2000065c

0800491c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af02      	add	r7, sp, #8
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2200      	movs	r2, #0
 8004930:	2180      	movs	r1, #128	@ 0x80
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f7ff ff6a 	bl	800480c <SPI_WaitFlagStateUntilTimeout>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d007      	beq.n	800494e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004942:	f043 0220 	orr.w	r2, r3, #32
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e000      	b.n	8004950 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e042      	b.n	80049f0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d106      	bne.n	8004984 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7fd ff98 	bl	80028b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2224      	movs	r2, #36	@ 0x24
 8004988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800499a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fd71 	bl	8005484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	691a      	ldr	r2, [r3, #16]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	695a      	ldr	r2, [r3, #20]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08a      	sub	sp, #40	@ 0x28
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	603b      	str	r3, [r7, #0]
 8004a04:	4613      	mov	r3, r2
 8004a06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2b20      	cmp	r3, #32
 8004a16:	d16d      	bne.n	8004af4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_UART_Transmit+0x2c>
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e066      	b.n	8004af6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2221      	movs	r2, #33	@ 0x21
 8004a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a36:	f7fe f877 	bl	8002b28 <HAL_GetTick>
 8004a3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	88fa      	ldrh	r2, [r7, #6]
 8004a40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	88fa      	ldrh	r2, [r7, #6]
 8004a46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a50:	d108      	bne.n	8004a64 <HAL_UART_Transmit+0x6c>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d104      	bne.n	8004a64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	e003      	b.n	8004a6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a6c:	e02a      	b.n	8004ac4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2200      	movs	r2, #0
 8004a76:	2180      	movs	r1, #128	@ 0x80
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 faf9 	bl	8005070 <UART_WaitOnFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e036      	b.n	8004af6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10b      	bne.n	8004aa6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	881b      	ldrh	r3, [r3, #0]
 8004a92:	461a      	mov	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	61bb      	str	r3, [r7, #24]
 8004aa4:	e007      	b.n	8004ab6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	781a      	ldrb	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	3b01      	subs	r3, #1
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1cf      	bne.n	8004a6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	2140      	movs	r1, #64	@ 0x40
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 fac9 	bl	8005070 <UART_WaitOnFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e006      	b.n	8004af6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2220      	movs	r2, #32
 8004aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004af0:	2300      	movs	r3, #0
 8004af2:	e000      	b.n	8004af6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004af4:	2302      	movs	r3, #2
  }
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3720      	adds	r7, #32
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
	...

08004b00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b0ba      	sub	sp, #232	@ 0xe8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004b26:	2300      	movs	r3, #0
 8004b28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004b3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d10f      	bne.n	8004b66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b4a:	f003 0320 	and.w	r3, r3, #32
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d009      	beq.n	8004b66 <HAL_UART_IRQHandler+0x66>
 8004b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b56:	f003 0320 	and.w	r3, r3, #32
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d003      	beq.n	8004b66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fbd1 	bl	8005306 <UART_Receive_IT>
      return;
 8004b64:	e25b      	b.n	800501e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004b66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 80de 	beq.w	8004d2c <HAL_UART_IRQHandler+0x22c>
 8004b70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d106      	bne.n	8004b8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b80:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 80d1 	beq.w	8004d2c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00b      	beq.n	8004bae <HAL_UART_IRQHandler+0xae>
 8004b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d005      	beq.n	8004bae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba6:	f043 0201 	orr.w	r2, r3, #1
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00b      	beq.n	8004bd2 <HAL_UART_IRQHandler+0xd2>
 8004bba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bca:	f043 0202 	orr.w	r2, r3, #2
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00b      	beq.n	8004bf6 <HAL_UART_IRQHandler+0xf6>
 8004bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bee:	f043 0204 	orr.w	r2, r3, #4
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d011      	beq.n	8004c26 <HAL_UART_IRQHandler+0x126>
 8004c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c06:	f003 0320 	and.w	r3, r3, #32
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d105      	bne.n	8004c1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d005      	beq.n	8004c26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1e:	f043 0208 	orr.w	r2, r3, #8
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 81f2 	beq.w	8005014 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c34:	f003 0320 	and.w	r3, r3, #32
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d008      	beq.n	8004c4e <HAL_UART_IRQHandler+0x14e>
 8004c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c40:	f003 0320 	and.w	r3, r3, #32
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d002      	beq.n	8004c4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 fb5c 	bl	8005306 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c6a:	f003 0308 	and.w	r3, r3, #8
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d103      	bne.n	8004c7a <HAL_UART_IRQHandler+0x17a>
 8004c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d04f      	beq.n	8004d1a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 fa66 	bl	800514c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d041      	beq.n	8004d12 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3314      	adds	r3, #20
 8004c94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004c9c:	e853 3f00 	ldrex	r3, [r3]
 8004ca0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ca8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3314      	adds	r3, #20
 8004cb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004cba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004cc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004cca:	e841 2300 	strex	r3, r2, [r1]
 8004cce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1d9      	bne.n	8004c8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d013      	beq.n	8004d0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce6:	4a7e      	ldr	r2, [pc, #504]	@ (8004ee0 <HAL_UART_IRQHandler+0x3e0>)
 8004ce8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fe f8e4 	bl	8002ebc <HAL_DMA_Abort_IT>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d016      	beq.n	8004d28 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d04:	4610      	mov	r0, r2
 8004d06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d08:	e00e      	b.n	8004d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f99c 	bl	8005048 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d10:	e00a      	b.n	8004d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f998 	bl	8005048 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d18:	e006      	b.n	8004d28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f994 	bl	8005048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004d26:	e175      	b.n	8005014 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d28:	bf00      	nop
    return;
 8004d2a:	e173      	b.n	8005014 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	f040 814f 	bne.w	8004fd4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d3a:	f003 0310 	and.w	r3, r3, #16
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8148 	beq.w	8004fd4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 8141 	beq.w	8004fd4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d52:	2300      	movs	r3, #0
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	60bb      	str	r3, [r7, #8]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80b6 	beq.w	8004ee4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 8145 	beq.w	8005018 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d96:	429a      	cmp	r2, r3
 8004d98:	f080 813e 	bcs.w	8005018 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004da2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	2b20      	cmp	r3, #32
 8004dac:	f000 8088 	beq.w	8004ec0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	330c      	adds	r3, #12
 8004db6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dbe:	e853 3f00 	ldrex	r3, [r3]
 8004dc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004dc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004dca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	330c      	adds	r3, #12
 8004dd8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ddc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004de0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004de8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004dec:	e841 2300 	strex	r3, r2, [r1]
 8004df0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004df4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1d9      	bne.n	8004db0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	3314      	adds	r3, #20
 8004e02:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e06:	e853 3f00 	ldrex	r3, [r3]
 8004e0a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e0e:	f023 0301 	bic.w	r3, r3, #1
 8004e12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	3314      	adds	r3, #20
 8004e1c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e20:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e24:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e26:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e28:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e2c:	e841 2300 	strex	r3, r2, [r1]
 8004e30:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1e1      	bne.n	8004dfc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	3314      	adds	r3, #20
 8004e3e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e42:	e853 3f00 	ldrex	r3, [r3]
 8004e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3314      	adds	r3, #20
 8004e58:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e5c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e5e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e60:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e64:	e841 2300 	strex	r3, r2, [r1]
 8004e68:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1e3      	bne.n	8004e38 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2220      	movs	r2, #32
 8004e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	330c      	adds	r3, #12
 8004e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e88:	e853 3f00 	ldrex	r3, [r3]
 8004e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e90:	f023 0310 	bic.w	r3, r3, #16
 8004e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	330c      	adds	r3, #12
 8004e9e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004ea2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ea4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ea8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004eaa:	e841 2300 	strex	r3, r2, [r1]
 8004eae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004eb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1e3      	bne.n	8004e7e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fd ffc2 	bl	8002e44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f8bf 	bl	800505a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004edc:	e09c      	b.n	8005018 <HAL_UART_IRQHandler+0x518>
 8004ede:	bf00      	nop
 8004ee0:	08005211 	.word	0x08005211
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f000 808e 	beq.w	800501c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004f00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 8089 	beq.w	800501c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	330c      	adds	r3, #12
 8004f10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f14:	e853 3f00 	ldrex	r3, [r3]
 8004f18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f20:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	330c      	adds	r3, #12
 8004f2a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004f2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f36:	e841 2300 	strex	r3, r2, [r1]
 8004f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1e3      	bne.n	8004f0a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3314      	adds	r3, #20
 8004f48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	e853 3f00 	ldrex	r3, [r3]
 8004f50:	623b      	str	r3, [r7, #32]
   return(result);
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	f023 0301 	bic.w	r3, r3, #1
 8004f58:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	3314      	adds	r3, #20
 8004f62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004f66:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f6e:	e841 2300 	strex	r3, r2, [r1]
 8004f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1e3      	bne.n	8004f42 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	330c      	adds	r3, #12
 8004f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	e853 3f00 	ldrex	r3, [r3]
 8004f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0310 	bic.w	r3, r3, #16
 8004f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	330c      	adds	r3, #12
 8004fa8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004fac:	61fa      	str	r2, [r7, #28]
 8004fae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb0:	69b9      	ldr	r1, [r7, #24]
 8004fb2:	69fa      	ldr	r2, [r7, #28]
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e3      	bne.n	8004f88 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004fc6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004fca:	4619      	mov	r1, r3
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f844 	bl	800505a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004fd2:	e023      	b.n	800501c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d009      	beq.n	8004ff4 <HAL_UART_IRQHandler+0x4f4>
 8004fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d003      	beq.n	8004ff4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 f923 	bl	8005238 <UART_Transmit_IT>
    return;
 8004ff2:	e014      	b.n	800501e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00e      	beq.n	800501e <HAL_UART_IRQHandler+0x51e>
 8005000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005008:	2b00      	cmp	r3, #0
 800500a:	d008      	beq.n	800501e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f962 	bl	80052d6 <UART_EndTransmit_IT>
    return;
 8005012:	e004      	b.n	800501e <HAL_UART_IRQHandler+0x51e>
    return;
 8005014:	bf00      	nop
 8005016:	e002      	b.n	800501e <HAL_UART_IRQHandler+0x51e>
      return;
 8005018:	bf00      	nop
 800501a:	e000      	b.n	800501e <HAL_UART_IRQHandler+0x51e>
      return;
 800501c:	bf00      	nop
  }
}
 800501e:	37e8      	adds	r7, #232	@ 0xe8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	bc80      	pop	{r7}
 8005034:	4770      	bx	lr

08005036 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005036:	b480      	push	{r7}
 8005038:	b083      	sub	sp, #12
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr

08005048 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	bc80      	pop	{r7}
 8005058:	4770      	bx	lr

0800505a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	460b      	mov	r3, r1
 8005064:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr

08005070 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b090      	sub	sp, #64	@ 0x40
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	603b      	str	r3, [r7, #0]
 800507c:	4613      	mov	r3, r2
 800507e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005080:	e050      	b.n	8005124 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d04c      	beq.n	8005124 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800508a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800508c:	2b00      	cmp	r3, #0
 800508e:	d007      	beq.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005090:	f7fd fd4a 	bl	8002b28 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800509c:	429a      	cmp	r2, r3
 800509e:	d241      	bcs.n	8005124 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	330c      	adds	r3, #12
 80050a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	e853 3f00 	ldrex	r3, [r3]
 80050ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80050b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	330c      	adds	r3, #12
 80050be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050c0:	637a      	str	r2, [r7, #52]	@ 0x34
 80050c2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050c8:	e841 2300 	strex	r3, r2, [r1]
 80050cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80050ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1e5      	bne.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3314      	adds	r3, #20
 80050da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	e853 3f00 	ldrex	r3, [r3]
 80050e2:	613b      	str	r3, [r7, #16]
   return(result);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f023 0301 	bic.w	r3, r3, #1
 80050ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3314      	adds	r3, #20
 80050f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80050f4:	623a      	str	r2, [r7, #32]
 80050f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f8:	69f9      	ldr	r1, [r7, #28]
 80050fa:	6a3a      	ldr	r2, [r7, #32]
 80050fc:	e841 2300 	strex	r3, r2, [r1]
 8005100:	61bb      	str	r3, [r7, #24]
   return(result);
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1e5      	bne.n	80050d4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2220      	movs	r2, #32
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e00f      	b.n	8005144 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	4013      	ands	r3, r2
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	429a      	cmp	r2, r3
 8005132:	bf0c      	ite	eq
 8005134:	2301      	moveq	r3, #1
 8005136:	2300      	movne	r3, #0
 8005138:	b2db      	uxtb	r3, r3
 800513a:	461a      	mov	r2, r3
 800513c:	79fb      	ldrb	r3, [r7, #7]
 800513e:	429a      	cmp	r2, r3
 8005140:	d09f      	beq.n	8005082 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3740      	adds	r7, #64	@ 0x40
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800514c:	b480      	push	{r7}
 800514e:	b095      	sub	sp, #84	@ 0x54
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	330c      	adds	r3, #12
 800515a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800515e:	e853 3f00 	ldrex	r3, [r3]
 8005162:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005166:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800516a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	330c      	adds	r3, #12
 8005172:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005174:	643a      	str	r2, [r7, #64]	@ 0x40
 8005176:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005178:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800517a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800517c:	e841 2300 	strex	r3, r2, [r1]
 8005180:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1e5      	bne.n	8005154 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	3314      	adds	r3, #20
 800518e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	e853 3f00 	ldrex	r3, [r3]
 8005196:	61fb      	str	r3, [r7, #28]
   return(result);
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	f023 0301 	bic.w	r3, r3, #1
 800519e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	3314      	adds	r3, #20
 80051a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051b0:	e841 2300 	strex	r3, r2, [r1]
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1e5      	bne.n	8005188 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d119      	bne.n	80051f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	330c      	adds	r3, #12
 80051ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	e853 3f00 	ldrex	r3, [r3]
 80051d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f023 0310 	bic.w	r3, r3, #16
 80051da:	647b      	str	r3, [r7, #68]	@ 0x44
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	330c      	adds	r3, #12
 80051e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051e4:	61ba      	str	r2, [r7, #24]
 80051e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e8:	6979      	ldr	r1, [r7, #20]
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	e841 2300 	strex	r3, r2, [r1]
 80051f0:	613b      	str	r3, [r7, #16]
   return(result);
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1e5      	bne.n	80051c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2220      	movs	r2, #32
 80051fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005206:	bf00      	nop
 8005208:	3754      	adds	r7, #84	@ 0x54
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr

08005210 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f7ff ff0c 	bl	8005048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005230:	bf00      	nop
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b21      	cmp	r3, #33	@ 0x21
 800524a:	d13e      	bne.n	80052ca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005254:	d114      	bne.n	8005280 <UART_Transmit_IT+0x48>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d110      	bne.n	8005280 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	881b      	ldrh	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005272:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	1c9a      	adds	r2, r3, #2
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	621a      	str	r2, [r3, #32]
 800527e:	e008      	b.n	8005292 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	1c59      	adds	r1, r3, #1
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6211      	str	r1, [r2, #32]
 800528a:	781a      	ldrb	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29b      	uxth	r3, r3
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	4619      	mov	r1, r3
 80052a0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10f      	bne.n	80052c6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68da      	ldr	r2, [r3, #12]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052b4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68da      	ldr	r2, [r3, #12]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052c4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	e000      	b.n	80052cc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80052ca:	2302      	movs	r3, #2
  }
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3714      	adds	r7, #20
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bc80      	pop	{r7}
 80052d4:	4770      	bx	lr

080052d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052d6:	b580      	push	{r7, lr}
 80052d8:	b082      	sub	sp, #8
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68da      	ldr	r2, [r3, #12]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f7ff fe94 	bl	8005024 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3708      	adds	r7, #8
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b08c      	sub	sp, #48	@ 0x30
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005314:	b2db      	uxtb	r3, r3
 8005316:	2b22      	cmp	r3, #34	@ 0x22
 8005318:	f040 80ae 	bne.w	8005478 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005324:	d117      	bne.n	8005356 <UART_Receive_IT+0x50>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d113      	bne.n	8005356 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800532e:	2300      	movs	r3, #0
 8005330:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005336:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	b29b      	uxth	r3, r3
 8005340:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005344:	b29a      	uxth	r2, r3
 8005346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005348:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534e:	1c9a      	adds	r2, r3, #2
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	629a      	str	r2, [r3, #40]	@ 0x28
 8005354:	e026      	b.n	80053a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800535c:	2300      	movs	r3, #0
 800535e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005368:	d007      	beq.n	800537a <UART_Receive_IT+0x74>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d10a      	bne.n	8005388 <UART_Receive_IT+0x82>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d106      	bne.n	8005388 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	b2da      	uxtb	r2, r3
 8005382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005384:	701a      	strb	r2, [r3, #0]
 8005386:	e008      	b.n	800539a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005394:	b2da      	uxtb	r2, r3
 8005396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005398:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800539e:	1c5a      	adds	r2, r3, #1
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	3b01      	subs	r3, #1
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	4619      	mov	r1, r3
 80053b2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d15d      	bne.n	8005474 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68da      	ldr	r2, [r3, #12]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0220 	bic.w	r2, r2, #32
 80053c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68da      	ldr	r2, [r3, #12]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	695a      	ldr	r2, [r3, #20]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0201 	bic.w	r2, r2, #1
 80053e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2220      	movs	r2, #32
 80053ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d135      	bne.n	800546a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	330c      	adds	r3, #12
 800540a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	e853 3f00 	ldrex	r3, [r3]
 8005412:	613b      	str	r3, [r7, #16]
   return(result);
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	f023 0310 	bic.w	r3, r3, #16
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	330c      	adds	r3, #12
 8005422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005424:	623a      	str	r2, [r7, #32]
 8005426:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005428:	69f9      	ldr	r1, [r7, #28]
 800542a:	6a3a      	ldr	r2, [r7, #32]
 800542c:	e841 2300 	strex	r3, r2, [r1]
 8005430:	61bb      	str	r3, [r7, #24]
   return(result);
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1e5      	bne.n	8005404 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b10      	cmp	r3, #16
 8005444:	d10a      	bne.n	800545c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005446:	2300      	movs	r3, #0
 8005448:	60fb      	str	r3, [r7, #12]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	60fb      	str	r3, [r7, #12]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	60fb      	str	r3, [r7, #12]
 800545a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005460:	4619      	mov	r1, r3
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f7ff fdf9 	bl	800505a <HAL_UARTEx_RxEventCallback>
 8005468:	e002      	b.n	8005470 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7ff fde3 	bl	8005036 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005470:	2300      	movs	r3, #0
 8005472:	e002      	b.n	800547a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005474:	2300      	movs	r3, #0
 8005476:	e000      	b.n	800547a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005478:	2302      	movs	r3, #2
  }
}
 800547a:	4618      	mov	r0, r3
 800547c:	3730      	adds	r7, #48	@ 0x30
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
	...

08005484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68da      	ldr	r2, [r3, #12]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80054be:	f023 030c 	bic.w	r3, r3, #12
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	430b      	orrs	r3, r1
 80054ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	699a      	ldr	r2, [r3, #24]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005598 <UART_SetConfig+0x114>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d103      	bne.n	80054f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054ec:	f7fe ff28 	bl	8004340 <HAL_RCC_GetPCLK2Freq>
 80054f0:	60f8      	str	r0, [r7, #12]
 80054f2:	e002      	b.n	80054fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054f4:	f7fe ff10 	bl	8004318 <HAL_RCC_GetPCLK1Freq>
 80054f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4613      	mov	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	009a      	lsls	r2, r3, #2
 8005504:	441a      	add	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005510:	4a22      	ldr	r2, [pc, #136]	@ (800559c <UART_SetConfig+0x118>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	095b      	lsrs	r3, r3, #5
 8005518:	0119      	lsls	r1, r3, #4
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	4613      	mov	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	009a      	lsls	r2, r3, #2
 8005524:	441a      	add	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005530:	4b1a      	ldr	r3, [pc, #104]	@ (800559c <UART_SetConfig+0x118>)
 8005532:	fba3 0302 	umull	r0, r3, r3, r2
 8005536:	095b      	lsrs	r3, r3, #5
 8005538:	2064      	movs	r0, #100	@ 0x64
 800553a:	fb00 f303 	mul.w	r3, r0, r3
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	3332      	adds	r3, #50	@ 0x32
 8005544:	4a15      	ldr	r2, [pc, #84]	@ (800559c <UART_SetConfig+0x118>)
 8005546:	fba2 2303 	umull	r2, r3, r2, r3
 800554a:	095b      	lsrs	r3, r3, #5
 800554c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005550:	4419      	add	r1, r3
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4613      	mov	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	009a      	lsls	r2, r3, #2
 800555c:	441a      	add	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	fbb2 f2f3 	udiv	r2, r2, r3
 8005568:	4b0c      	ldr	r3, [pc, #48]	@ (800559c <UART_SetConfig+0x118>)
 800556a:	fba3 0302 	umull	r0, r3, r3, r2
 800556e:	095b      	lsrs	r3, r3, #5
 8005570:	2064      	movs	r0, #100	@ 0x64
 8005572:	fb00 f303 	mul.w	r3, r0, r3
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	3332      	adds	r3, #50	@ 0x32
 800557c:	4a07      	ldr	r2, [pc, #28]	@ (800559c <UART_SetConfig+0x118>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	f003 020f 	and.w	r2, r3, #15
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	440a      	add	r2, r1
 800558e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005590:	bf00      	nop
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40013800 	.word	0x40013800
 800559c:	51eb851f 	.word	0x51eb851f

080055a0 <memset>:
 80055a0:	4603      	mov	r3, r0
 80055a2:	4402      	add	r2, r0
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d100      	bne.n	80055aa <memset+0xa>
 80055a8:	4770      	bx	lr
 80055aa:	f803 1b01 	strb.w	r1, [r3], #1
 80055ae:	e7f9      	b.n	80055a4 <memset+0x4>

080055b0 <__errno>:
 80055b0:	4b01      	ldr	r3, [pc, #4]	@ (80055b8 <__errno+0x8>)
 80055b2:	6818      	ldr	r0, [r3, #0]
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	20000668 	.word	0x20000668

080055bc <__libc_init_array>:
 80055bc:	b570      	push	{r4, r5, r6, lr}
 80055be:	2600      	movs	r6, #0
 80055c0:	4d0c      	ldr	r5, [pc, #48]	@ (80055f4 <__libc_init_array+0x38>)
 80055c2:	4c0d      	ldr	r4, [pc, #52]	@ (80055f8 <__libc_init_array+0x3c>)
 80055c4:	1b64      	subs	r4, r4, r5
 80055c6:	10a4      	asrs	r4, r4, #2
 80055c8:	42a6      	cmp	r6, r4
 80055ca:	d109      	bne.n	80055e0 <__libc_init_array+0x24>
 80055cc:	f000 ff28 	bl	8006420 <_init>
 80055d0:	2600      	movs	r6, #0
 80055d2:	4d0a      	ldr	r5, [pc, #40]	@ (80055fc <__libc_init_array+0x40>)
 80055d4:	4c0a      	ldr	r4, [pc, #40]	@ (8005600 <__libc_init_array+0x44>)
 80055d6:	1b64      	subs	r4, r4, r5
 80055d8:	10a4      	asrs	r4, r4, #2
 80055da:	42a6      	cmp	r6, r4
 80055dc:	d105      	bne.n	80055ea <__libc_init_array+0x2e>
 80055de:	bd70      	pop	{r4, r5, r6, pc}
 80055e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055e4:	4798      	blx	r3
 80055e6:	3601      	adds	r6, #1
 80055e8:	e7ee      	b.n	80055c8 <__libc_init_array+0xc>
 80055ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80055ee:	4798      	blx	r3
 80055f0:	3601      	adds	r6, #1
 80055f2:	e7f2      	b.n	80055da <__libc_init_array+0x1e>
 80055f4:	08006ce8 	.word	0x08006ce8
 80055f8:	08006ce8 	.word	0x08006ce8
 80055fc:	08006ce8 	.word	0x08006ce8
 8005600:	08006cec 	.word	0x08006cec

08005604 <pow>:
 8005604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005608:	4614      	mov	r4, r2
 800560a:	461d      	mov	r5, r3
 800560c:	4680      	mov	r8, r0
 800560e:	4689      	mov	r9, r1
 8005610:	f000 f866 	bl	80056e0 <__ieee754_pow>
 8005614:	4622      	mov	r2, r4
 8005616:	4606      	mov	r6, r0
 8005618:	460f      	mov	r7, r1
 800561a:	462b      	mov	r3, r5
 800561c:	4620      	mov	r0, r4
 800561e:	4629      	mov	r1, r5
 8005620:	f7fb fa60 	bl	8000ae4 <__aeabi_dcmpun>
 8005624:	bbc8      	cbnz	r0, 800569a <pow+0x96>
 8005626:	2200      	movs	r2, #0
 8005628:	2300      	movs	r3, #0
 800562a:	4640      	mov	r0, r8
 800562c:	4649      	mov	r1, r9
 800562e:	f7fb fa27 	bl	8000a80 <__aeabi_dcmpeq>
 8005632:	b1b8      	cbz	r0, 8005664 <pow+0x60>
 8005634:	2200      	movs	r2, #0
 8005636:	2300      	movs	r3, #0
 8005638:	4620      	mov	r0, r4
 800563a:	4629      	mov	r1, r5
 800563c:	f7fb fa20 	bl	8000a80 <__aeabi_dcmpeq>
 8005640:	2800      	cmp	r0, #0
 8005642:	d141      	bne.n	80056c8 <pow+0xc4>
 8005644:	4620      	mov	r0, r4
 8005646:	4629      	mov	r1, r5
 8005648:	f000 f844 	bl	80056d4 <finite>
 800564c:	b328      	cbz	r0, 800569a <pow+0x96>
 800564e:	2200      	movs	r2, #0
 8005650:	2300      	movs	r3, #0
 8005652:	4620      	mov	r0, r4
 8005654:	4629      	mov	r1, r5
 8005656:	f7fb fa1d 	bl	8000a94 <__aeabi_dcmplt>
 800565a:	b1f0      	cbz	r0, 800569a <pow+0x96>
 800565c:	f7ff ffa8 	bl	80055b0 <__errno>
 8005660:	2322      	movs	r3, #34	@ 0x22
 8005662:	e019      	b.n	8005698 <pow+0x94>
 8005664:	4630      	mov	r0, r6
 8005666:	4639      	mov	r1, r7
 8005668:	f000 f834 	bl	80056d4 <finite>
 800566c:	b9c8      	cbnz	r0, 80056a2 <pow+0x9e>
 800566e:	4640      	mov	r0, r8
 8005670:	4649      	mov	r1, r9
 8005672:	f000 f82f 	bl	80056d4 <finite>
 8005676:	b1a0      	cbz	r0, 80056a2 <pow+0x9e>
 8005678:	4620      	mov	r0, r4
 800567a:	4629      	mov	r1, r5
 800567c:	f000 f82a 	bl	80056d4 <finite>
 8005680:	b178      	cbz	r0, 80056a2 <pow+0x9e>
 8005682:	4632      	mov	r2, r6
 8005684:	463b      	mov	r3, r7
 8005686:	4630      	mov	r0, r6
 8005688:	4639      	mov	r1, r7
 800568a:	f7fb fa2b 	bl	8000ae4 <__aeabi_dcmpun>
 800568e:	2800      	cmp	r0, #0
 8005690:	d0e4      	beq.n	800565c <pow+0x58>
 8005692:	f7ff ff8d 	bl	80055b0 <__errno>
 8005696:	2321      	movs	r3, #33	@ 0x21
 8005698:	6003      	str	r3, [r0, #0]
 800569a:	4630      	mov	r0, r6
 800569c:	4639      	mov	r1, r7
 800569e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056a2:	2200      	movs	r2, #0
 80056a4:	2300      	movs	r3, #0
 80056a6:	4630      	mov	r0, r6
 80056a8:	4639      	mov	r1, r7
 80056aa:	f7fb f9e9 	bl	8000a80 <__aeabi_dcmpeq>
 80056ae:	2800      	cmp	r0, #0
 80056b0:	d0f3      	beq.n	800569a <pow+0x96>
 80056b2:	4640      	mov	r0, r8
 80056b4:	4649      	mov	r1, r9
 80056b6:	f000 f80d 	bl	80056d4 <finite>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d0ed      	beq.n	800569a <pow+0x96>
 80056be:	4620      	mov	r0, r4
 80056c0:	4629      	mov	r1, r5
 80056c2:	f000 f807 	bl	80056d4 <finite>
 80056c6:	e7c8      	b.n	800565a <pow+0x56>
 80056c8:	2600      	movs	r6, #0
 80056ca:	4f01      	ldr	r7, [pc, #4]	@ (80056d0 <pow+0xcc>)
 80056cc:	e7e5      	b.n	800569a <pow+0x96>
 80056ce:	bf00      	nop
 80056d0:	3ff00000 	.word	0x3ff00000

080056d4 <finite>:
 80056d4:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 80056d8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80056dc:	0fc0      	lsrs	r0, r0, #31
 80056de:	4770      	bx	lr

080056e0 <__ieee754_pow>:
 80056e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e4:	b091      	sub	sp, #68	@ 0x44
 80056e6:	e9cd 2300 	strd	r2, r3, [sp]
 80056ea:	468b      	mov	fp, r1
 80056ec:	e9dd 1800 	ldrd	r1, r8, [sp]
 80056f0:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 80056f4:	4682      	mov	sl, r0
 80056f6:	ea57 0001 	orrs.w	r0, r7, r1
 80056fa:	d112      	bne.n	8005722 <__ieee754_pow+0x42>
 80056fc:	4653      	mov	r3, sl
 80056fe:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8005702:	18db      	adds	r3, r3, r3
 8005704:	4152      	adcs	r2, r2
 8005706:	4298      	cmp	r0, r3
 8005708:	4b91      	ldr	r3, [pc, #580]	@ (8005950 <__ieee754_pow+0x270>)
 800570a:	4193      	sbcs	r3, r2
 800570c:	f080 84ce 	bcs.w	80060ac <__ieee754_pow+0x9cc>
 8005710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005714:	4650      	mov	r0, sl
 8005716:	4659      	mov	r1, fp
 8005718:	f7fa fd94 	bl	8000244 <__adddf3>
 800571c:	b011      	add	sp, #68	@ 0x44
 800571e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005722:	4b8c      	ldr	r3, [pc, #560]	@ (8005954 <__ieee754_pow+0x274>)
 8005724:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8005728:	429e      	cmp	r6, r3
 800572a:	465d      	mov	r5, fp
 800572c:	46d1      	mov	r9, sl
 800572e:	d807      	bhi.n	8005740 <__ieee754_pow+0x60>
 8005730:	d102      	bne.n	8005738 <__ieee754_pow+0x58>
 8005732:	f1ba 0f00 	cmp.w	sl, #0
 8005736:	d1eb      	bne.n	8005710 <__ieee754_pow+0x30>
 8005738:	429f      	cmp	r7, r3
 800573a:	d801      	bhi.n	8005740 <__ieee754_pow+0x60>
 800573c:	d10f      	bne.n	800575e <__ieee754_pow+0x7e>
 800573e:	b171      	cbz	r1, 800575e <__ieee754_pow+0x7e>
 8005740:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8005744:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8005748:	ea55 0509 	orrs.w	r5, r5, r9
 800574c:	d1e0      	bne.n	8005710 <__ieee754_pow+0x30>
 800574e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005752:	18db      	adds	r3, r3, r3
 8005754:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8005758:	4152      	adcs	r2, r2
 800575a:	429d      	cmp	r5, r3
 800575c:	e7d4      	b.n	8005708 <__ieee754_pow+0x28>
 800575e:	2d00      	cmp	r5, #0
 8005760:	4633      	mov	r3, r6
 8005762:	da39      	bge.n	80057d8 <__ieee754_pow+0xf8>
 8005764:	4a7c      	ldr	r2, [pc, #496]	@ (8005958 <__ieee754_pow+0x278>)
 8005766:	4297      	cmp	r7, r2
 8005768:	d84e      	bhi.n	8005808 <__ieee754_pow+0x128>
 800576a:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800576e:	4297      	cmp	r7, r2
 8005770:	f240 84ab 	bls.w	80060ca <__ieee754_pow+0x9ea>
 8005774:	153a      	asrs	r2, r7, #20
 8005776:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800577a:	2a14      	cmp	r2, #20
 800577c:	dd0f      	ble.n	800579e <__ieee754_pow+0xbe>
 800577e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8005782:	fa21 f402 	lsr.w	r4, r1, r2
 8005786:	fa04 f202 	lsl.w	r2, r4, r2
 800578a:	428a      	cmp	r2, r1
 800578c:	f040 849d 	bne.w	80060ca <__ieee754_pow+0x9ea>
 8005790:	f004 0401 	and.w	r4, r4, #1
 8005794:	f1c4 0402 	rsb	r4, r4, #2
 8005798:	2900      	cmp	r1, #0
 800579a:	d15a      	bne.n	8005852 <__ieee754_pow+0x172>
 800579c:	e00e      	b.n	80057bc <__ieee754_pow+0xdc>
 800579e:	2900      	cmp	r1, #0
 80057a0:	d156      	bne.n	8005850 <__ieee754_pow+0x170>
 80057a2:	f1c2 0214 	rsb	r2, r2, #20
 80057a6:	fa47 f402 	asr.w	r4, r7, r2
 80057aa:	fa04 f202 	lsl.w	r2, r4, r2
 80057ae:	42ba      	cmp	r2, r7
 80057b0:	f040 8488 	bne.w	80060c4 <__ieee754_pow+0x9e4>
 80057b4:	f004 0401 	and.w	r4, r4, #1
 80057b8:	f1c4 0402 	rsb	r4, r4, #2
 80057bc:	4a67      	ldr	r2, [pc, #412]	@ (800595c <__ieee754_pow+0x27c>)
 80057be:	4297      	cmp	r7, r2
 80057c0:	d130      	bne.n	8005824 <__ieee754_pow+0x144>
 80057c2:	f1b8 0f00 	cmp.w	r8, #0
 80057c6:	f280 8479 	bge.w	80060bc <__ieee754_pow+0x9dc>
 80057ca:	4652      	mov	r2, sl
 80057cc:	465b      	mov	r3, fp
 80057ce:	2000      	movs	r0, #0
 80057d0:	4962      	ldr	r1, [pc, #392]	@ (800595c <__ieee754_pow+0x27c>)
 80057d2:	f7fb f817 	bl	8000804 <__aeabi_ddiv>
 80057d6:	e7a1      	b.n	800571c <__ieee754_pow+0x3c>
 80057d8:	2400      	movs	r4, #0
 80057da:	2900      	cmp	r1, #0
 80057dc:	d139      	bne.n	8005852 <__ieee754_pow+0x172>
 80057de:	4a5d      	ldr	r2, [pc, #372]	@ (8005954 <__ieee754_pow+0x274>)
 80057e0:	4297      	cmp	r7, r2
 80057e2:	d1eb      	bne.n	80057bc <__ieee754_pow+0xdc>
 80057e4:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 80057e8:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 80057ec:	ea53 0309 	orrs.w	r3, r3, r9
 80057f0:	f000 845c 	beq.w	80060ac <__ieee754_pow+0x9cc>
 80057f4:	4b5a      	ldr	r3, [pc, #360]	@ (8005960 <__ieee754_pow+0x280>)
 80057f6:	429e      	cmp	r6, r3
 80057f8:	d908      	bls.n	800580c <__ieee754_pow+0x12c>
 80057fa:	f1b8 0f00 	cmp.w	r8, #0
 80057fe:	f2c0 8459 	blt.w	80060b4 <__ieee754_pow+0x9d4>
 8005802:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005806:	e789      	b.n	800571c <__ieee754_pow+0x3c>
 8005808:	2402      	movs	r4, #2
 800580a:	e7e6      	b.n	80057da <__ieee754_pow+0xfa>
 800580c:	f1b8 0f00 	cmp.w	r8, #0
 8005810:	f04f 0000 	mov.w	r0, #0
 8005814:	f04f 0100 	mov.w	r1, #0
 8005818:	da80      	bge.n	800571c <__ieee754_pow+0x3c>
 800581a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800581e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8005822:	e77b      	b.n	800571c <__ieee754_pow+0x3c>
 8005824:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8005828:	d106      	bne.n	8005838 <__ieee754_pow+0x158>
 800582a:	4652      	mov	r2, sl
 800582c:	465b      	mov	r3, fp
 800582e:	4650      	mov	r0, sl
 8005830:	4659      	mov	r1, fp
 8005832:	f7fa febd 	bl	80005b0 <__aeabi_dmul>
 8005836:	e771      	b.n	800571c <__ieee754_pow+0x3c>
 8005838:	4a4a      	ldr	r2, [pc, #296]	@ (8005964 <__ieee754_pow+0x284>)
 800583a:	4590      	cmp	r8, r2
 800583c:	d109      	bne.n	8005852 <__ieee754_pow+0x172>
 800583e:	2d00      	cmp	r5, #0
 8005840:	db07      	blt.n	8005852 <__ieee754_pow+0x172>
 8005842:	4650      	mov	r0, sl
 8005844:	4659      	mov	r1, fp
 8005846:	b011      	add	sp, #68	@ 0x44
 8005848:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800584c:	f000 bd12 	b.w	8006274 <__ieee754_sqrt>
 8005850:	2400      	movs	r4, #0
 8005852:	4650      	mov	r0, sl
 8005854:	4659      	mov	r1, fp
 8005856:	9302      	str	r3, [sp, #8]
 8005858:	f000 fc6a 	bl	8006130 <fabs>
 800585c:	9b02      	ldr	r3, [sp, #8]
 800585e:	f1b9 0f00 	cmp.w	r9, #0
 8005862:	d127      	bne.n	80058b4 <__ieee754_pow+0x1d4>
 8005864:	4a3d      	ldr	r2, [pc, #244]	@ (800595c <__ieee754_pow+0x27c>)
 8005866:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800586a:	4594      	cmp	ip, r2
 800586c:	d000      	beq.n	8005870 <__ieee754_pow+0x190>
 800586e:	bb0e      	cbnz	r6, 80058b4 <__ieee754_pow+0x1d4>
 8005870:	f1b8 0f00 	cmp.w	r8, #0
 8005874:	da05      	bge.n	8005882 <__ieee754_pow+0x1a2>
 8005876:	4602      	mov	r2, r0
 8005878:	460b      	mov	r3, r1
 800587a:	2000      	movs	r0, #0
 800587c:	4937      	ldr	r1, [pc, #220]	@ (800595c <__ieee754_pow+0x27c>)
 800587e:	f7fa ffc1 	bl	8000804 <__aeabi_ddiv>
 8005882:	2d00      	cmp	r5, #0
 8005884:	f6bf af4a 	bge.w	800571c <__ieee754_pow+0x3c>
 8005888:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800588c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8005890:	4326      	orrs	r6, r4
 8005892:	d108      	bne.n	80058a6 <__ieee754_pow+0x1c6>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	4610      	mov	r0, r2
 800589a:	4619      	mov	r1, r3
 800589c:	f7fa fcd0 	bl	8000240 <__aeabi_dsub>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	e795      	b.n	80057d2 <__ieee754_pow+0xf2>
 80058a6:	2c01      	cmp	r4, #1
 80058a8:	f47f af38 	bne.w	800571c <__ieee754_pow+0x3c>
 80058ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80058b0:	4619      	mov	r1, r3
 80058b2:	e733      	b.n	800571c <__ieee754_pow+0x3c>
 80058b4:	0fea      	lsrs	r2, r5, #31
 80058b6:	3a01      	subs	r2, #1
 80058b8:	ea52 0c04 	orrs.w	ip, r2, r4
 80058bc:	d102      	bne.n	80058c4 <__ieee754_pow+0x1e4>
 80058be:	4652      	mov	r2, sl
 80058c0:	465b      	mov	r3, fp
 80058c2:	e7e9      	b.n	8005898 <__ieee754_pow+0x1b8>
 80058c4:	f04f 0900 	mov.w	r9, #0
 80058c8:	3c01      	subs	r4, #1
 80058ca:	4314      	orrs	r4, r2
 80058cc:	bf14      	ite	ne
 80058ce:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800595c <__ieee754_pow+0x27c>
 80058d2:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8005968 <__ieee754_pow+0x288>
 80058d6:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 80058da:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 80058de:	f240 8107 	bls.w	8005af0 <__ieee754_pow+0x410>
 80058e2:	4b22      	ldr	r3, [pc, #136]	@ (800596c <__ieee754_pow+0x28c>)
 80058e4:	429f      	cmp	r7, r3
 80058e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005960 <__ieee754_pow+0x280>)
 80058e8:	d913      	bls.n	8005912 <__ieee754_pow+0x232>
 80058ea:	429e      	cmp	r6, r3
 80058ec:	d808      	bhi.n	8005900 <__ieee754_pow+0x220>
 80058ee:	f1b8 0f00 	cmp.w	r8, #0
 80058f2:	da08      	bge.n	8005906 <__ieee754_pow+0x226>
 80058f4:	2000      	movs	r0, #0
 80058f6:	b011      	add	sp, #68	@ 0x44
 80058f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058fc:	f000 bcb4 	b.w	8006268 <__math_oflow>
 8005900:	f1b8 0f00 	cmp.w	r8, #0
 8005904:	dcf6      	bgt.n	80058f4 <__ieee754_pow+0x214>
 8005906:	2000      	movs	r0, #0
 8005908:	b011      	add	sp, #68	@ 0x44
 800590a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800590e:	f000 bca6 	b.w	800625e <__math_uflow>
 8005912:	429e      	cmp	r6, r3
 8005914:	d20c      	bcs.n	8005930 <__ieee754_pow+0x250>
 8005916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800591a:	2200      	movs	r2, #0
 800591c:	2300      	movs	r3, #0
 800591e:	f7fb f8b9 	bl	8000a94 <__aeabi_dcmplt>
 8005922:	3800      	subs	r0, #0
 8005924:	bf18      	it	ne
 8005926:	2001      	movne	r0, #1
 8005928:	f1b8 0f00 	cmp.w	r8, #0
 800592c:	daec      	bge.n	8005908 <__ieee754_pow+0x228>
 800592e:	e7e2      	b.n	80058f6 <__ieee754_pow+0x216>
 8005930:	4b0a      	ldr	r3, [pc, #40]	@ (800595c <__ieee754_pow+0x27c>)
 8005932:	2200      	movs	r2, #0
 8005934:	429e      	cmp	r6, r3
 8005936:	d91b      	bls.n	8005970 <__ieee754_pow+0x290>
 8005938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800593c:	2300      	movs	r3, #0
 800593e:	f7fb f8a9 	bl	8000a94 <__aeabi_dcmplt>
 8005942:	3800      	subs	r0, #0
 8005944:	bf18      	it	ne
 8005946:	2001      	movne	r0, #1
 8005948:	f1b8 0f00 	cmp.w	r8, #0
 800594c:	dcd3      	bgt.n	80058f6 <__ieee754_pow+0x216>
 800594e:	e7db      	b.n	8005908 <__ieee754_pow+0x228>
 8005950:	fff00000 	.word	0xfff00000
 8005954:	7ff00000 	.word	0x7ff00000
 8005958:	433fffff 	.word	0x433fffff
 800595c:	3ff00000 	.word	0x3ff00000
 8005960:	3fefffff 	.word	0x3fefffff
 8005964:	3fe00000 	.word	0x3fe00000
 8005968:	bff00000 	.word	0xbff00000
 800596c:	43f00000 	.word	0x43f00000
 8005970:	4b5b      	ldr	r3, [pc, #364]	@ (8005ae0 <__ieee754_pow+0x400>)
 8005972:	f7fa fc65 	bl	8000240 <__aeabi_dsub>
 8005976:	a352      	add	r3, pc, #328	@ (adr r3, 8005ac0 <__ieee754_pow+0x3e0>)
 8005978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597c:	4604      	mov	r4, r0
 800597e:	460d      	mov	r5, r1
 8005980:	f7fa fe16 	bl	80005b0 <__aeabi_dmul>
 8005984:	a350      	add	r3, pc, #320	@ (adr r3, 8005ac8 <__ieee754_pow+0x3e8>)
 8005986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598a:	4606      	mov	r6, r0
 800598c:	460f      	mov	r7, r1
 800598e:	4620      	mov	r0, r4
 8005990:	4629      	mov	r1, r5
 8005992:	f7fa fe0d 	bl	80005b0 <__aeabi_dmul>
 8005996:	2200      	movs	r2, #0
 8005998:	4682      	mov	sl, r0
 800599a:	468b      	mov	fp, r1
 800599c:	4620      	mov	r0, r4
 800599e:	4629      	mov	r1, r5
 80059a0:	4b50      	ldr	r3, [pc, #320]	@ (8005ae4 <__ieee754_pow+0x404>)
 80059a2:	f7fa fe05 	bl	80005b0 <__aeabi_dmul>
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	a149      	add	r1, pc, #292	@ (adr r1, 8005ad0 <__ieee754_pow+0x3f0>)
 80059ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059b0:	f7fa fc46 	bl	8000240 <__aeabi_dsub>
 80059b4:	4622      	mov	r2, r4
 80059b6:	462b      	mov	r3, r5
 80059b8:	f7fa fdfa 	bl	80005b0 <__aeabi_dmul>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	2000      	movs	r0, #0
 80059c2:	4949      	ldr	r1, [pc, #292]	@ (8005ae8 <__ieee754_pow+0x408>)
 80059c4:	f7fa fc3c 	bl	8000240 <__aeabi_dsub>
 80059c8:	4622      	mov	r2, r4
 80059ca:	4680      	mov	r8, r0
 80059cc:	4689      	mov	r9, r1
 80059ce:	462b      	mov	r3, r5
 80059d0:	4620      	mov	r0, r4
 80059d2:	4629      	mov	r1, r5
 80059d4:	f7fa fdec 	bl	80005b0 <__aeabi_dmul>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	4640      	mov	r0, r8
 80059de:	4649      	mov	r1, r9
 80059e0:	f7fa fde6 	bl	80005b0 <__aeabi_dmul>
 80059e4:	a33c      	add	r3, pc, #240	@ (adr r3, 8005ad8 <__ieee754_pow+0x3f8>)
 80059e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ea:	f7fa fde1 	bl	80005b0 <__aeabi_dmul>
 80059ee:	4602      	mov	r2, r0
 80059f0:	460b      	mov	r3, r1
 80059f2:	4650      	mov	r0, sl
 80059f4:	4659      	mov	r1, fp
 80059f6:	f7fa fc23 	bl	8000240 <__aeabi_dsub>
 80059fa:	2400      	movs	r4, #0
 80059fc:	4602      	mov	r2, r0
 80059fe:	460b      	mov	r3, r1
 8005a00:	4680      	mov	r8, r0
 8005a02:	4689      	mov	r9, r1
 8005a04:	4630      	mov	r0, r6
 8005a06:	4639      	mov	r1, r7
 8005a08:	f7fa fc1c 	bl	8000244 <__adddf3>
 8005a0c:	4632      	mov	r2, r6
 8005a0e:	463b      	mov	r3, r7
 8005a10:	4620      	mov	r0, r4
 8005a12:	460d      	mov	r5, r1
 8005a14:	f7fa fc14 	bl	8000240 <__aeabi_dsub>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	4640      	mov	r0, r8
 8005a1e:	4649      	mov	r1, r9
 8005a20:	f7fa fc0e 	bl	8000240 <__aeabi_dsub>
 8005a24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9304      	str	r3, [sp, #16]
 8005a30:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005a34:	4606      	mov	r6, r0
 8005a36:	460f      	mov	r7, r1
 8005a38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a3c:	4652      	mov	r2, sl
 8005a3e:	465b      	mov	r3, fp
 8005a40:	f7fa fbfe 	bl	8000240 <__aeabi_dsub>
 8005a44:	4622      	mov	r2, r4
 8005a46:	462b      	mov	r3, r5
 8005a48:	f7fa fdb2 	bl	80005b0 <__aeabi_dmul>
 8005a4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a50:	4680      	mov	r8, r0
 8005a52:	4689      	mov	r9, r1
 8005a54:	4630      	mov	r0, r6
 8005a56:	4639      	mov	r1, r7
 8005a58:	f7fa fdaa 	bl	80005b0 <__aeabi_dmul>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	460b      	mov	r3, r1
 8005a60:	4640      	mov	r0, r8
 8005a62:	4649      	mov	r1, r9
 8005a64:	f7fa fbee 	bl	8000244 <__adddf3>
 8005a68:	4652      	mov	r2, sl
 8005a6a:	465b      	mov	r3, fp
 8005a6c:	4606      	mov	r6, r0
 8005a6e:	460f      	mov	r7, r1
 8005a70:	4620      	mov	r0, r4
 8005a72:	4629      	mov	r1, r5
 8005a74:	f7fa fd9c 	bl	80005b0 <__aeabi_dmul>
 8005a78:	460b      	mov	r3, r1
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	4680      	mov	r8, r0
 8005a7e:	4689      	mov	r9, r1
 8005a80:	4630      	mov	r0, r6
 8005a82:	4639      	mov	r1, r7
 8005a84:	f7fa fbde 	bl	8000244 <__adddf3>
 8005a88:	4b18      	ldr	r3, [pc, #96]	@ (8005aec <__ieee754_pow+0x40c>)
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	4299      	cmp	r1, r3
 8005a8e:	460d      	mov	r5, r1
 8005a90:	468a      	mov	sl, r1
 8005a92:	468b      	mov	fp, r1
 8005a94:	f340 82e0 	ble.w	8006058 <__ieee754_pow+0x978>
 8005a98:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8005a9c:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8005aa0:	4303      	orrs	r3, r0
 8005aa2:	f000 81df 	beq.w	8005e64 <__ieee754_pow+0x784>
 8005aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2300      	movs	r3, #0
 8005aae:	f7fa fff1 	bl	8000a94 <__aeabi_dcmplt>
 8005ab2:	3800      	subs	r0, #0
 8005ab4:	bf18      	it	ne
 8005ab6:	2001      	movne	r0, #1
 8005ab8:	e71d      	b.n	80058f6 <__ieee754_pow+0x216>
 8005aba:	bf00      	nop
 8005abc:	f3af 8000 	nop.w
 8005ac0:	60000000 	.word	0x60000000
 8005ac4:	3ff71547 	.word	0x3ff71547
 8005ac8:	f85ddf44 	.word	0xf85ddf44
 8005acc:	3e54ae0b 	.word	0x3e54ae0b
 8005ad0:	55555555 	.word	0x55555555
 8005ad4:	3fd55555 	.word	0x3fd55555
 8005ad8:	652b82fe 	.word	0x652b82fe
 8005adc:	3ff71547 	.word	0x3ff71547
 8005ae0:	3ff00000 	.word	0x3ff00000
 8005ae4:	3fd00000 	.word	0x3fd00000
 8005ae8:	3fe00000 	.word	0x3fe00000
 8005aec:	408fffff 	.word	0x408fffff
 8005af0:	4ad3      	ldr	r2, [pc, #844]	@ (8005e40 <__ieee754_pow+0x760>)
 8005af2:	402a      	ands	r2, r5
 8005af4:	2a00      	cmp	r2, #0
 8005af6:	f040 817a 	bne.w	8005dee <__ieee754_pow+0x70e>
 8005afa:	4bd2      	ldr	r3, [pc, #840]	@ (8005e44 <__ieee754_pow+0x764>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	f7fa fd57 	bl	80005b0 <__aeabi_dmul>
 8005b02:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8005b06:	460b      	mov	r3, r1
 8005b08:	151a      	asrs	r2, r3, #20
 8005b0a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005b0e:	4422      	add	r2, r4
 8005b10:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b12:	4acd      	ldr	r2, [pc, #820]	@ (8005e48 <__ieee754_pow+0x768>)
 8005b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b18:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8005b22:	dd08      	ble.n	8005b36 <__ieee754_pow+0x456>
 8005b24:	4ac9      	ldr	r2, [pc, #804]	@ (8005e4c <__ieee754_pow+0x76c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	f340 8163 	ble.w	8005df2 <__ieee754_pow+0x712>
 8005b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b2e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8005b32:	3301      	adds	r3, #1
 8005b34:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b36:	2600      	movs	r6, #0
 8005b38:	00f3      	lsls	r3, r6, #3
 8005b3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b3c:	4bc4      	ldr	r3, [pc, #784]	@ (8005e50 <__ieee754_pow+0x770>)
 8005b3e:	4629      	mov	r1, r5
 8005b40:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b44:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005b4e:	4623      	mov	r3, r4
 8005b50:	4682      	mov	sl, r0
 8005b52:	f7fa fb75 	bl	8000240 <__aeabi_dsub>
 8005b56:	4652      	mov	r2, sl
 8005b58:	462b      	mov	r3, r5
 8005b5a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8005b5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b62:	f7fa fb6f 	bl	8000244 <__adddf3>
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	2000      	movs	r0, #0
 8005b6c:	49b9      	ldr	r1, [pc, #740]	@ (8005e54 <__ieee754_pow+0x774>)
 8005b6e:	f7fa fe49 	bl	8000804 <__aeabi_ddiv>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005b7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b7e:	f7fa fd17 	bl	80005b0 <__aeabi_dmul>
 8005b82:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b86:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8005b8a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b8e:	2300      	movs	r3, #0
 8005b90:	2200      	movs	r2, #0
 8005b92:	46ab      	mov	fp, r5
 8005b94:	106d      	asrs	r5, r5, #1
 8005b96:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8005b9a:	9304      	str	r3, [sp, #16]
 8005b9c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8005ba0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005ba4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8005ba8:	4640      	mov	r0, r8
 8005baa:	4649      	mov	r1, r9
 8005bac:	4614      	mov	r4, r2
 8005bae:	461d      	mov	r5, r3
 8005bb0:	f7fa fcfe 	bl	80005b0 <__aeabi_dmul>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bbc:	f7fa fb40 	bl	8000240 <__aeabi_dsub>
 8005bc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bc4:	4606      	mov	r6, r0
 8005bc6:	460f      	mov	r7, r1
 8005bc8:	4620      	mov	r0, r4
 8005bca:	4629      	mov	r1, r5
 8005bcc:	f7fa fb38 	bl	8000240 <__aeabi_dsub>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4650      	mov	r0, sl
 8005bd6:	4659      	mov	r1, fp
 8005bd8:	f7fa fb32 	bl	8000240 <__aeabi_dsub>
 8005bdc:	4642      	mov	r2, r8
 8005bde:	464b      	mov	r3, r9
 8005be0:	f7fa fce6 	bl	80005b0 <__aeabi_dmul>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4630      	mov	r0, r6
 8005bea:	4639      	mov	r1, r7
 8005bec:	f7fa fb28 	bl	8000240 <__aeabi_dsub>
 8005bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005bf4:	f7fa fcdc 	bl	80005b0 <__aeabi_dmul>
 8005bf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bfc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005c00:	4610      	mov	r0, r2
 8005c02:	4619      	mov	r1, r3
 8005c04:	f7fa fcd4 	bl	80005b0 <__aeabi_dmul>
 8005c08:	a37b      	add	r3, pc, #492	@ (adr r3, 8005df8 <__ieee754_pow+0x718>)
 8005c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0e:	4604      	mov	r4, r0
 8005c10:	460d      	mov	r5, r1
 8005c12:	f7fa fccd 	bl	80005b0 <__aeabi_dmul>
 8005c16:	a37a      	add	r3, pc, #488	@ (adr r3, 8005e00 <__ieee754_pow+0x720>)
 8005c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1c:	f7fa fb12 	bl	8000244 <__adddf3>
 8005c20:	4622      	mov	r2, r4
 8005c22:	462b      	mov	r3, r5
 8005c24:	f7fa fcc4 	bl	80005b0 <__aeabi_dmul>
 8005c28:	a377      	add	r3, pc, #476	@ (adr r3, 8005e08 <__ieee754_pow+0x728>)
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	f7fa fb09 	bl	8000244 <__adddf3>
 8005c32:	4622      	mov	r2, r4
 8005c34:	462b      	mov	r3, r5
 8005c36:	f7fa fcbb 	bl	80005b0 <__aeabi_dmul>
 8005c3a:	a375      	add	r3, pc, #468	@ (adr r3, 8005e10 <__ieee754_pow+0x730>)
 8005c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c40:	f7fa fb00 	bl	8000244 <__adddf3>
 8005c44:	4622      	mov	r2, r4
 8005c46:	462b      	mov	r3, r5
 8005c48:	f7fa fcb2 	bl	80005b0 <__aeabi_dmul>
 8005c4c:	a372      	add	r3, pc, #456	@ (adr r3, 8005e18 <__ieee754_pow+0x738>)
 8005c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c52:	f7fa faf7 	bl	8000244 <__adddf3>
 8005c56:	4622      	mov	r2, r4
 8005c58:	462b      	mov	r3, r5
 8005c5a:	f7fa fca9 	bl	80005b0 <__aeabi_dmul>
 8005c5e:	a370      	add	r3, pc, #448	@ (adr r3, 8005e20 <__ieee754_pow+0x740>)
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	f7fa faee 	bl	8000244 <__adddf3>
 8005c68:	4622      	mov	r2, r4
 8005c6a:	4606      	mov	r6, r0
 8005c6c:	460f      	mov	r7, r1
 8005c6e:	462b      	mov	r3, r5
 8005c70:	4620      	mov	r0, r4
 8005c72:	4629      	mov	r1, r5
 8005c74:	f7fa fc9c 	bl	80005b0 <__aeabi_dmul>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4630      	mov	r0, r6
 8005c7e:	4639      	mov	r1, r7
 8005c80:	f7fa fc96 	bl	80005b0 <__aeabi_dmul>
 8005c84:	4604      	mov	r4, r0
 8005c86:	460d      	mov	r5, r1
 8005c88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c8c:	4642      	mov	r2, r8
 8005c8e:	464b      	mov	r3, r9
 8005c90:	f7fa fad8 	bl	8000244 <__adddf3>
 8005c94:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c98:	f7fa fc8a 	bl	80005b0 <__aeabi_dmul>
 8005c9c:	4622      	mov	r2, r4
 8005c9e:	462b      	mov	r3, r5
 8005ca0:	f7fa fad0 	bl	8000244 <__adddf3>
 8005ca4:	4642      	mov	r2, r8
 8005ca6:	4682      	mov	sl, r0
 8005ca8:	468b      	mov	fp, r1
 8005caa:	464b      	mov	r3, r9
 8005cac:	4640      	mov	r0, r8
 8005cae:	4649      	mov	r1, r9
 8005cb0:	f7fa fc7e 	bl	80005b0 <__aeabi_dmul>
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	4b68      	ldr	r3, [pc, #416]	@ (8005e58 <__ieee754_pow+0x778>)
 8005cb8:	4606      	mov	r6, r0
 8005cba:	460f      	mov	r7, r1
 8005cbc:	f7fa fac2 	bl	8000244 <__adddf3>
 8005cc0:	4652      	mov	r2, sl
 8005cc2:	465b      	mov	r3, fp
 8005cc4:	f7fa fabe 	bl	8000244 <__adddf3>
 8005cc8:	2400      	movs	r4, #0
 8005cca:	460d      	mov	r5, r1
 8005ccc:	4622      	mov	r2, r4
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4640      	mov	r0, r8
 8005cd2:	4649      	mov	r1, r9
 8005cd4:	f7fa fc6c 	bl	80005b0 <__aeabi_dmul>
 8005cd8:	2200      	movs	r2, #0
 8005cda:	4680      	mov	r8, r0
 8005cdc:	4689      	mov	r9, r1
 8005cde:	4620      	mov	r0, r4
 8005ce0:	4629      	mov	r1, r5
 8005ce2:	4b5d      	ldr	r3, [pc, #372]	@ (8005e58 <__ieee754_pow+0x778>)
 8005ce4:	f7fa faac 	bl	8000240 <__aeabi_dsub>
 8005ce8:	4632      	mov	r2, r6
 8005cea:	463b      	mov	r3, r7
 8005cec:	f7fa faa8 	bl	8000240 <__aeabi_dsub>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4650      	mov	r0, sl
 8005cf6:	4659      	mov	r1, fp
 8005cf8:	f7fa faa2 	bl	8000240 <__aeabi_dsub>
 8005cfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d00:	f7fa fc56 	bl	80005b0 <__aeabi_dmul>
 8005d04:	4622      	mov	r2, r4
 8005d06:	4606      	mov	r6, r0
 8005d08:	460f      	mov	r7, r1
 8005d0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d0e:	462b      	mov	r3, r5
 8005d10:	f7fa fc4e 	bl	80005b0 <__aeabi_dmul>
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	4630      	mov	r0, r6
 8005d1a:	4639      	mov	r1, r7
 8005d1c:	f7fa fa92 	bl	8000244 <__adddf3>
 8005d20:	2400      	movs	r4, #0
 8005d22:	4606      	mov	r6, r0
 8005d24:	460f      	mov	r7, r1
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4640      	mov	r0, r8
 8005d2c:	4649      	mov	r1, r9
 8005d2e:	f7fa fa89 	bl	8000244 <__adddf3>
 8005d32:	a33d      	add	r3, pc, #244	@ (adr r3, 8005e28 <__ieee754_pow+0x748>)
 8005d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d38:	4620      	mov	r0, r4
 8005d3a:	460d      	mov	r5, r1
 8005d3c:	f7fa fc38 	bl	80005b0 <__aeabi_dmul>
 8005d40:	4642      	mov	r2, r8
 8005d42:	464b      	mov	r3, r9
 8005d44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d48:	4620      	mov	r0, r4
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	f7fa fa78 	bl	8000240 <__aeabi_dsub>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4630      	mov	r0, r6
 8005d56:	4639      	mov	r1, r7
 8005d58:	f7fa fa72 	bl	8000240 <__aeabi_dsub>
 8005d5c:	a334      	add	r3, pc, #208	@ (adr r3, 8005e30 <__ieee754_pow+0x750>)
 8005d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d62:	f7fa fc25 	bl	80005b0 <__aeabi_dmul>
 8005d66:	a334      	add	r3, pc, #208	@ (adr r3, 8005e38 <__ieee754_pow+0x758>)
 8005d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6c:	4606      	mov	r6, r0
 8005d6e:	460f      	mov	r7, r1
 8005d70:	4620      	mov	r0, r4
 8005d72:	4629      	mov	r1, r5
 8005d74:	f7fa fc1c 	bl	80005b0 <__aeabi_dmul>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	4639      	mov	r1, r7
 8005d80:	f7fa fa60 	bl	8000244 <__adddf3>
 8005d84:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d86:	4b35      	ldr	r3, [pc, #212]	@ (8005e5c <__ieee754_pow+0x77c>)
 8005d88:	2400      	movs	r4, #0
 8005d8a:	4413      	add	r3, r2
 8005d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d90:	f7fa fa58 	bl	8000244 <__adddf3>
 8005d94:	4682      	mov	sl, r0
 8005d96:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d98:	468b      	mov	fp, r1
 8005d9a:	f7fa fb9f 	bl	80004dc <__aeabi_i2d>
 8005d9e:	4606      	mov	r6, r0
 8005da0:	460f      	mov	r7, r1
 8005da2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005da4:	4b2e      	ldr	r3, [pc, #184]	@ (8005e60 <__ieee754_pow+0x780>)
 8005da6:	4413      	add	r3, r2
 8005da8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dac:	4652      	mov	r2, sl
 8005dae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005db2:	465b      	mov	r3, fp
 8005db4:	f7fa fa46 	bl	8000244 <__adddf3>
 8005db8:	4642      	mov	r2, r8
 8005dba:	464b      	mov	r3, r9
 8005dbc:	f7fa fa42 	bl	8000244 <__adddf3>
 8005dc0:	4632      	mov	r2, r6
 8005dc2:	463b      	mov	r3, r7
 8005dc4:	f7fa fa3e 	bl	8000244 <__adddf3>
 8005dc8:	4632      	mov	r2, r6
 8005dca:	463b      	mov	r3, r7
 8005dcc:	4620      	mov	r0, r4
 8005dce:	460d      	mov	r5, r1
 8005dd0:	f7fa fa36 	bl	8000240 <__aeabi_dsub>
 8005dd4:	4642      	mov	r2, r8
 8005dd6:	464b      	mov	r3, r9
 8005dd8:	f7fa fa32 	bl	8000240 <__aeabi_dsub>
 8005ddc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005de0:	f7fa fa2e 	bl	8000240 <__aeabi_dsub>
 8005de4:	4602      	mov	r2, r0
 8005de6:	460b      	mov	r3, r1
 8005de8:	4650      	mov	r0, sl
 8005dea:	4659      	mov	r1, fp
 8005dec:	e618      	b.n	8005a20 <__ieee754_pow+0x340>
 8005dee:	2400      	movs	r4, #0
 8005df0:	e68a      	b.n	8005b08 <__ieee754_pow+0x428>
 8005df2:	2601      	movs	r6, #1
 8005df4:	e6a0      	b.n	8005b38 <__ieee754_pow+0x458>
 8005df6:	bf00      	nop
 8005df8:	4a454eef 	.word	0x4a454eef
 8005dfc:	3fca7e28 	.word	0x3fca7e28
 8005e00:	93c9db65 	.word	0x93c9db65
 8005e04:	3fcd864a 	.word	0x3fcd864a
 8005e08:	a91d4101 	.word	0xa91d4101
 8005e0c:	3fd17460 	.word	0x3fd17460
 8005e10:	518f264d 	.word	0x518f264d
 8005e14:	3fd55555 	.word	0x3fd55555
 8005e18:	db6fabff 	.word	0xdb6fabff
 8005e1c:	3fdb6db6 	.word	0x3fdb6db6
 8005e20:	33333303 	.word	0x33333303
 8005e24:	3fe33333 	.word	0x3fe33333
 8005e28:	e0000000 	.word	0xe0000000
 8005e2c:	3feec709 	.word	0x3feec709
 8005e30:	dc3a03fd 	.word	0xdc3a03fd
 8005e34:	3feec709 	.word	0x3feec709
 8005e38:	145b01f5 	.word	0x145b01f5
 8005e3c:	be3e2fe0 	.word	0xbe3e2fe0
 8005e40:	7ff00000 	.word	0x7ff00000
 8005e44:	43400000 	.word	0x43400000
 8005e48:	0003988e 	.word	0x0003988e
 8005e4c:	000bb679 	.word	0x000bb679
 8005e50:	08006cd0 	.word	0x08006cd0
 8005e54:	3ff00000 	.word	0x3ff00000
 8005e58:	40080000 	.word	0x40080000
 8005e5c:	08006cb0 	.word	0x08006cb0
 8005e60:	08006cc0 	.word	0x08006cc0
 8005e64:	a39a      	add	r3, pc, #616	@ (adr r3, 80060d0 <__ieee754_pow+0x9f0>)
 8005e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	4639      	mov	r1, r7
 8005e6e:	f7fa f9e9 	bl	8000244 <__adddf3>
 8005e72:	4642      	mov	r2, r8
 8005e74:	e9cd 0100 	strd	r0, r1, [sp]
 8005e78:	464b      	mov	r3, r9
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	f7fa f9df 	bl	8000240 <__aeabi_dsub>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e8a:	f7fa fe21 	bl	8000ad0 <__aeabi_dcmpgt>
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	f47f ae09 	bne.w	8005aa6 <__ieee754_pow+0x3c6>
 8005e94:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005e98:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8005e9c:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8005ea0:	fa43 fa0a 	asr.w	sl, r3, sl
 8005ea4:	44da      	add	sl, fp
 8005ea6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005eaa:	489b      	ldr	r0, [pc, #620]	@ (8006118 <__ieee754_pow+0xa38>)
 8005eac:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8005eb0:	4108      	asrs	r0, r1
 8005eb2:	ea00 030a 	and.w	r3, r0, sl
 8005eb6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005eba:	f1c1 0114 	rsb	r1, r1, #20
 8005ebe:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8005ec2:	4640      	mov	r0, r8
 8005ec4:	fa4a fa01 	asr.w	sl, sl, r1
 8005ec8:	f1bb 0f00 	cmp.w	fp, #0
 8005ecc:	4649      	mov	r1, r9
 8005ece:	f04f 0200 	mov.w	r2, #0
 8005ed2:	bfb8      	it	lt
 8005ed4:	f1ca 0a00 	rsblt	sl, sl, #0
 8005ed8:	f7fa f9b2 	bl	8000240 <__aeabi_dsub>
 8005edc:	4680      	mov	r8, r0
 8005ede:	4689      	mov	r9, r1
 8005ee0:	2400      	movs	r4, #0
 8005ee2:	4632      	mov	r2, r6
 8005ee4:	463b      	mov	r3, r7
 8005ee6:	4640      	mov	r0, r8
 8005ee8:	4649      	mov	r1, r9
 8005eea:	f7fa f9ab 	bl	8000244 <__adddf3>
 8005eee:	a37a      	add	r3, pc, #488	@ (adr r3, 80060d8 <__ieee754_pow+0x9f8>)
 8005ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	460d      	mov	r5, r1
 8005ef8:	f7fa fb5a 	bl	80005b0 <__aeabi_dmul>
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	e9cd 0100 	strd	r0, r1, [sp]
 8005f04:	4620      	mov	r0, r4
 8005f06:	4629      	mov	r1, r5
 8005f08:	f7fa f99a 	bl	8000240 <__aeabi_dsub>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	460b      	mov	r3, r1
 8005f10:	4630      	mov	r0, r6
 8005f12:	4639      	mov	r1, r7
 8005f14:	f7fa f994 	bl	8000240 <__aeabi_dsub>
 8005f18:	a371      	add	r3, pc, #452	@ (adr r3, 80060e0 <__ieee754_pow+0xa00>)
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f7fa fb47 	bl	80005b0 <__aeabi_dmul>
 8005f22:	a371      	add	r3, pc, #452	@ (adr r3, 80060e8 <__ieee754_pow+0xa08>)
 8005f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f28:	4680      	mov	r8, r0
 8005f2a:	4689      	mov	r9, r1
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	4629      	mov	r1, r5
 8005f30:	f7fa fb3e 	bl	80005b0 <__aeabi_dmul>
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	4640      	mov	r0, r8
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	f7fa f982 	bl	8000244 <__adddf3>
 8005f40:	4604      	mov	r4, r0
 8005f42:	460d      	mov	r5, r1
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f4c:	f7fa f97a 	bl	8000244 <__adddf3>
 8005f50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f54:	4680      	mov	r8, r0
 8005f56:	4689      	mov	r9, r1
 8005f58:	f7fa f972 	bl	8000240 <__aeabi_dsub>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4620      	mov	r0, r4
 8005f62:	4629      	mov	r1, r5
 8005f64:	f7fa f96c 	bl	8000240 <__aeabi_dsub>
 8005f68:	4642      	mov	r2, r8
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	464b      	mov	r3, r9
 8005f70:	4640      	mov	r0, r8
 8005f72:	4649      	mov	r1, r9
 8005f74:	f7fa fb1c 	bl	80005b0 <__aeabi_dmul>
 8005f78:	a35d      	add	r3, pc, #372	@ (adr r3, 80060f0 <__ieee754_pow+0xa10>)
 8005f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7e:	4604      	mov	r4, r0
 8005f80:	460d      	mov	r5, r1
 8005f82:	f7fa fb15 	bl	80005b0 <__aeabi_dmul>
 8005f86:	a35c      	add	r3, pc, #368	@ (adr r3, 80060f8 <__ieee754_pow+0xa18>)
 8005f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8c:	f7fa f958 	bl	8000240 <__aeabi_dsub>
 8005f90:	4622      	mov	r2, r4
 8005f92:	462b      	mov	r3, r5
 8005f94:	f7fa fb0c 	bl	80005b0 <__aeabi_dmul>
 8005f98:	a359      	add	r3, pc, #356	@ (adr r3, 8006100 <__ieee754_pow+0xa20>)
 8005f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9e:	f7fa f951 	bl	8000244 <__adddf3>
 8005fa2:	4622      	mov	r2, r4
 8005fa4:	462b      	mov	r3, r5
 8005fa6:	f7fa fb03 	bl	80005b0 <__aeabi_dmul>
 8005faa:	a357      	add	r3, pc, #348	@ (adr r3, 8006108 <__ieee754_pow+0xa28>)
 8005fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb0:	f7fa f946 	bl	8000240 <__aeabi_dsub>
 8005fb4:	4622      	mov	r2, r4
 8005fb6:	462b      	mov	r3, r5
 8005fb8:	f7fa fafa 	bl	80005b0 <__aeabi_dmul>
 8005fbc:	a354      	add	r3, pc, #336	@ (adr r3, 8006110 <__ieee754_pow+0xa30>)
 8005fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc2:	f7fa f93f 	bl	8000244 <__adddf3>
 8005fc6:	4622      	mov	r2, r4
 8005fc8:	462b      	mov	r3, r5
 8005fca:	f7fa faf1 	bl	80005b0 <__aeabi_dmul>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4640      	mov	r0, r8
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	f7fa f933 	bl	8000240 <__aeabi_dsub>
 8005fda:	4604      	mov	r4, r0
 8005fdc:	460d      	mov	r5, r1
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4640      	mov	r0, r8
 8005fe4:	4649      	mov	r1, r9
 8005fe6:	f7fa fae3 	bl	80005b0 <__aeabi_dmul>
 8005fea:	2200      	movs	r2, #0
 8005fec:	e9cd 0100 	strd	r0, r1, [sp]
 8005ff0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	f7fa f922 	bl	8000240 <__aeabi_dsub>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006004:	f7fa fbfe 	bl	8000804 <__aeabi_ddiv>
 8006008:	4632      	mov	r2, r6
 800600a:	4604      	mov	r4, r0
 800600c:	460d      	mov	r5, r1
 800600e:	463b      	mov	r3, r7
 8006010:	4640      	mov	r0, r8
 8006012:	4649      	mov	r1, r9
 8006014:	f7fa facc 	bl	80005b0 <__aeabi_dmul>
 8006018:	4632      	mov	r2, r6
 800601a:	463b      	mov	r3, r7
 800601c:	f7fa f912 	bl	8000244 <__adddf3>
 8006020:	4602      	mov	r2, r0
 8006022:	460b      	mov	r3, r1
 8006024:	4620      	mov	r0, r4
 8006026:	4629      	mov	r1, r5
 8006028:	f7fa f90a 	bl	8000240 <__aeabi_dsub>
 800602c:	4642      	mov	r2, r8
 800602e:	464b      	mov	r3, r9
 8006030:	f7fa f906 	bl	8000240 <__aeabi_dsub>
 8006034:	4602      	mov	r2, r0
 8006036:	460b      	mov	r3, r1
 8006038:	2000      	movs	r0, #0
 800603a:	4938      	ldr	r1, [pc, #224]	@ (800611c <__ieee754_pow+0xa3c>)
 800603c:	f7fa f900 	bl	8000240 <__aeabi_dsub>
 8006040:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8006044:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8006048:	da2e      	bge.n	80060a8 <__ieee754_pow+0x9c8>
 800604a:	4652      	mov	r2, sl
 800604c:	f000 f874 	bl	8006138 <scalbn>
 8006050:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006054:	f7ff bbed 	b.w	8005832 <__ieee754_pow+0x152>
 8006058:	4c31      	ldr	r4, [pc, #196]	@ (8006120 <__ieee754_pow+0xa40>)
 800605a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800605e:	42a3      	cmp	r3, r4
 8006060:	d91a      	bls.n	8006098 <__ieee754_pow+0x9b8>
 8006062:	4b30      	ldr	r3, [pc, #192]	@ (8006124 <__ieee754_pow+0xa44>)
 8006064:	440b      	add	r3, r1
 8006066:	4303      	orrs	r3, r0
 8006068:	d009      	beq.n	800607e <__ieee754_pow+0x99e>
 800606a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800606e:	2200      	movs	r2, #0
 8006070:	2300      	movs	r3, #0
 8006072:	f7fa fd0f 	bl	8000a94 <__aeabi_dcmplt>
 8006076:	3800      	subs	r0, #0
 8006078:	bf18      	it	ne
 800607a:	2001      	movne	r0, #1
 800607c:	e444      	b.n	8005908 <__ieee754_pow+0x228>
 800607e:	4642      	mov	r2, r8
 8006080:	464b      	mov	r3, r9
 8006082:	f7fa f8dd 	bl	8000240 <__aeabi_dsub>
 8006086:	4632      	mov	r2, r6
 8006088:	463b      	mov	r3, r7
 800608a:	f7fa fd17 	bl	8000abc <__aeabi_dcmpge>
 800608e:	2800      	cmp	r0, #0
 8006090:	d1eb      	bne.n	800606a <__ieee754_pow+0x98a>
 8006092:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8006128 <__ieee754_pow+0xa48>
 8006096:	e6fd      	b.n	8005e94 <__ieee754_pow+0x7b4>
 8006098:	469a      	mov	sl, r3
 800609a:	4b24      	ldr	r3, [pc, #144]	@ (800612c <__ieee754_pow+0xa4c>)
 800609c:	459a      	cmp	sl, r3
 800609e:	f63f aef9 	bhi.w	8005e94 <__ieee754_pow+0x7b4>
 80060a2:	f8dd a010 	ldr.w	sl, [sp, #16]
 80060a6:	e71b      	b.n	8005ee0 <__ieee754_pow+0x800>
 80060a8:	4621      	mov	r1, r4
 80060aa:	e7d1      	b.n	8006050 <__ieee754_pow+0x970>
 80060ac:	2000      	movs	r0, #0
 80060ae:	491b      	ldr	r1, [pc, #108]	@ (800611c <__ieee754_pow+0xa3c>)
 80060b0:	f7ff bb34 	b.w	800571c <__ieee754_pow+0x3c>
 80060b4:	2000      	movs	r0, #0
 80060b6:	2100      	movs	r1, #0
 80060b8:	f7ff bb30 	b.w	800571c <__ieee754_pow+0x3c>
 80060bc:	4650      	mov	r0, sl
 80060be:	4659      	mov	r1, fp
 80060c0:	f7ff bb2c 	b.w	800571c <__ieee754_pow+0x3c>
 80060c4:	460c      	mov	r4, r1
 80060c6:	f7ff bb79 	b.w	80057bc <__ieee754_pow+0xdc>
 80060ca:	2400      	movs	r4, #0
 80060cc:	f7ff bb64 	b.w	8005798 <__ieee754_pow+0xb8>
 80060d0:	652b82fe 	.word	0x652b82fe
 80060d4:	3c971547 	.word	0x3c971547
 80060d8:	00000000 	.word	0x00000000
 80060dc:	3fe62e43 	.word	0x3fe62e43
 80060e0:	fefa39ef 	.word	0xfefa39ef
 80060e4:	3fe62e42 	.word	0x3fe62e42
 80060e8:	0ca86c39 	.word	0x0ca86c39
 80060ec:	be205c61 	.word	0xbe205c61
 80060f0:	72bea4d0 	.word	0x72bea4d0
 80060f4:	3e663769 	.word	0x3e663769
 80060f8:	c5d26bf1 	.word	0xc5d26bf1
 80060fc:	3ebbbd41 	.word	0x3ebbbd41
 8006100:	af25de2c 	.word	0xaf25de2c
 8006104:	3f11566a 	.word	0x3f11566a
 8006108:	16bebd93 	.word	0x16bebd93
 800610c:	3f66c16c 	.word	0x3f66c16c
 8006110:	5555553e 	.word	0x5555553e
 8006114:	3fc55555 	.word	0x3fc55555
 8006118:	fff00000 	.word	0xfff00000
 800611c:	3ff00000 	.word	0x3ff00000
 8006120:	4090cbff 	.word	0x4090cbff
 8006124:	3f6f3400 	.word	0x3f6f3400
 8006128:	4090cc00 	.word	0x4090cc00
 800612c:	3fe00000 	.word	0x3fe00000

08006130 <fabs>:
 8006130:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006134:	4619      	mov	r1, r3
 8006136:	4770      	bx	lr

08006138 <scalbn>:
 8006138:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800613c:	4616      	mov	r6, r2
 800613e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006142:	4683      	mov	fp, r0
 8006144:	468c      	mov	ip, r1
 8006146:	460b      	mov	r3, r1
 8006148:	b982      	cbnz	r2, 800616c <scalbn+0x34>
 800614a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800614e:	4303      	orrs	r3, r0
 8006150:	d039      	beq.n	80061c6 <scalbn+0x8e>
 8006152:	4b2f      	ldr	r3, [pc, #188]	@ (8006210 <scalbn+0xd8>)
 8006154:	2200      	movs	r2, #0
 8006156:	f7fa fa2b 	bl	80005b0 <__aeabi_dmul>
 800615a:	4b2e      	ldr	r3, [pc, #184]	@ (8006214 <scalbn+0xdc>)
 800615c:	4683      	mov	fp, r0
 800615e:	429e      	cmp	r6, r3
 8006160:	468c      	mov	ip, r1
 8006162:	da0d      	bge.n	8006180 <scalbn+0x48>
 8006164:	a326      	add	r3, pc, #152	@ (adr r3, 8006200 <scalbn+0xc8>)
 8006166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616a:	e01b      	b.n	80061a4 <scalbn+0x6c>
 800616c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8006170:	42ba      	cmp	r2, r7
 8006172:	d109      	bne.n	8006188 <scalbn+0x50>
 8006174:	4602      	mov	r2, r0
 8006176:	f7fa f865 	bl	8000244 <__adddf3>
 800617a:	4683      	mov	fp, r0
 800617c:	468c      	mov	ip, r1
 800617e:	e022      	b.n	80061c6 <scalbn+0x8e>
 8006180:	460b      	mov	r3, r1
 8006182:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006186:	3a36      	subs	r2, #54	@ 0x36
 8006188:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800618c:	428e      	cmp	r6, r1
 800618e:	dd0c      	ble.n	80061aa <scalbn+0x72>
 8006190:	a31d      	add	r3, pc, #116	@ (adr r3, 8006208 <scalbn+0xd0>)
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	461c      	mov	r4, r3
 8006198:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800619c:	f361 74df 	bfi	r4, r1, #31, #1
 80061a0:	4621      	mov	r1, r4
 80061a2:	481d      	ldr	r0, [pc, #116]	@ (8006218 <scalbn+0xe0>)
 80061a4:	f7fa fa04 	bl	80005b0 <__aeabi_dmul>
 80061a8:	e7e7      	b.n	800617a <scalbn+0x42>
 80061aa:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80061ae:	4432      	add	r2, r6
 80061b0:	428a      	cmp	r2, r1
 80061b2:	dced      	bgt.n	8006190 <scalbn+0x58>
 80061b4:	2a00      	cmp	r2, #0
 80061b6:	dd0a      	ble.n	80061ce <scalbn+0x96>
 80061b8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80061bc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80061c0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80061c4:	46ac      	mov	ip, r5
 80061c6:	4658      	mov	r0, fp
 80061c8:	4661      	mov	r1, ip
 80061ca:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80061ce:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80061d2:	da09      	bge.n	80061e8 <scalbn+0xb0>
 80061d4:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 80061d8:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 80061dc:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 80061e0:	480e      	ldr	r0, [pc, #56]	@ (800621c <scalbn+0xe4>)
 80061e2:	f041 011f 	orr.w	r1, r1, #31
 80061e6:	e7bd      	b.n	8006164 <scalbn+0x2c>
 80061e8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80061ec:	3236      	adds	r2, #54	@ 0x36
 80061ee:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80061f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80061f6:	4658      	mov	r0, fp
 80061f8:	4629      	mov	r1, r5
 80061fa:	2200      	movs	r2, #0
 80061fc:	4b08      	ldr	r3, [pc, #32]	@ (8006220 <scalbn+0xe8>)
 80061fe:	e7d1      	b.n	80061a4 <scalbn+0x6c>
 8006200:	c2f8f359 	.word	0xc2f8f359
 8006204:	01a56e1f 	.word	0x01a56e1f
 8006208:	8800759c 	.word	0x8800759c
 800620c:	7e37e43c 	.word	0x7e37e43c
 8006210:	43500000 	.word	0x43500000
 8006214:	ffff3cb0 	.word	0xffff3cb0
 8006218:	8800759c 	.word	0x8800759c
 800621c:	c2f8f359 	.word	0xc2f8f359
 8006220:	3c900000 	.word	0x3c900000

08006224 <with_errno>:
 8006224:	b570      	push	{r4, r5, r6, lr}
 8006226:	4604      	mov	r4, r0
 8006228:	460d      	mov	r5, r1
 800622a:	4616      	mov	r6, r2
 800622c:	f7ff f9c0 	bl	80055b0 <__errno>
 8006230:	4629      	mov	r1, r5
 8006232:	6006      	str	r6, [r0, #0]
 8006234:	4620      	mov	r0, r4
 8006236:	bd70      	pop	{r4, r5, r6, pc}

08006238 <xflow>:
 8006238:	b513      	push	{r0, r1, r4, lr}
 800623a:	4604      	mov	r4, r0
 800623c:	4619      	mov	r1, r3
 800623e:	4610      	mov	r0, r2
 8006240:	b10c      	cbz	r4, 8006246 <xflow+0xe>
 8006242:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006246:	e9cd 2300 	strd	r2, r3, [sp]
 800624a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800624e:	f7fa f9af 	bl	80005b0 <__aeabi_dmul>
 8006252:	2222      	movs	r2, #34	@ 0x22
 8006254:	b002      	add	sp, #8
 8006256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800625a:	f7ff bfe3 	b.w	8006224 <with_errno>

0800625e <__math_uflow>:
 800625e:	2200      	movs	r2, #0
 8006260:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006264:	f7ff bfe8 	b.w	8006238 <xflow>

08006268 <__math_oflow>:
 8006268:	2200      	movs	r2, #0
 800626a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800626e:	f7ff bfe3 	b.w	8006238 <xflow>
	...

08006274 <__ieee754_sqrt>:
 8006274:	4a67      	ldr	r2, [pc, #412]	@ (8006414 <__ieee754_sqrt+0x1a0>)
 8006276:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800627a:	438a      	bics	r2, r1
 800627c:	4606      	mov	r6, r0
 800627e:	460f      	mov	r7, r1
 8006280:	460b      	mov	r3, r1
 8006282:	4604      	mov	r4, r0
 8006284:	d10e      	bne.n	80062a4 <__ieee754_sqrt+0x30>
 8006286:	4602      	mov	r2, r0
 8006288:	f7fa f992 	bl	80005b0 <__aeabi_dmul>
 800628c:	4602      	mov	r2, r0
 800628e:	460b      	mov	r3, r1
 8006290:	4630      	mov	r0, r6
 8006292:	4639      	mov	r1, r7
 8006294:	f7f9 ffd6 	bl	8000244 <__adddf3>
 8006298:	4606      	mov	r6, r0
 800629a:	460f      	mov	r7, r1
 800629c:	4630      	mov	r0, r6
 800629e:	4639      	mov	r1, r7
 80062a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a4:	2900      	cmp	r1, #0
 80062a6:	dc0c      	bgt.n	80062c2 <__ieee754_sqrt+0x4e>
 80062a8:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80062ac:	4302      	orrs	r2, r0
 80062ae:	d0f5      	beq.n	800629c <__ieee754_sqrt+0x28>
 80062b0:	b189      	cbz	r1, 80062d6 <__ieee754_sqrt+0x62>
 80062b2:	4602      	mov	r2, r0
 80062b4:	f7f9 ffc4 	bl	8000240 <__aeabi_dsub>
 80062b8:	4602      	mov	r2, r0
 80062ba:	460b      	mov	r3, r1
 80062bc:	f7fa faa2 	bl	8000804 <__aeabi_ddiv>
 80062c0:	e7ea      	b.n	8006298 <__ieee754_sqrt+0x24>
 80062c2:	150a      	asrs	r2, r1, #20
 80062c4:	d115      	bne.n	80062f2 <__ieee754_sqrt+0x7e>
 80062c6:	2100      	movs	r1, #0
 80062c8:	e009      	b.n	80062de <__ieee754_sqrt+0x6a>
 80062ca:	0ae3      	lsrs	r3, r4, #11
 80062cc:	3a15      	subs	r2, #21
 80062ce:	0564      	lsls	r4, r4, #21
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0fa      	beq.n	80062ca <__ieee754_sqrt+0x56>
 80062d4:	e7f7      	b.n	80062c6 <__ieee754_sqrt+0x52>
 80062d6:	460a      	mov	r2, r1
 80062d8:	e7fa      	b.n	80062d0 <__ieee754_sqrt+0x5c>
 80062da:	005b      	lsls	r3, r3, #1
 80062dc:	3101      	adds	r1, #1
 80062de:	02d8      	lsls	r0, r3, #11
 80062e0:	d5fb      	bpl.n	80062da <__ieee754_sqrt+0x66>
 80062e2:	1e48      	subs	r0, r1, #1
 80062e4:	1a12      	subs	r2, r2, r0
 80062e6:	f1c1 0020 	rsb	r0, r1, #32
 80062ea:	fa24 f000 	lsr.w	r0, r4, r0
 80062ee:	4303      	orrs	r3, r0
 80062f0:	408c      	lsls	r4, r1
 80062f2:	2600      	movs	r6, #0
 80062f4:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80062f8:	2116      	movs	r1, #22
 80062fa:	07d2      	lsls	r2, r2, #31
 80062fc:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006300:	4632      	mov	r2, r6
 8006302:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800630a:	bf5c      	itt	pl
 800630c:	005b      	lslpl	r3, r3, #1
 800630e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8006312:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006316:	bf58      	it	pl
 8006318:	0064      	lslpl	r4, r4, #1
 800631a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800631e:	107f      	asrs	r7, r7, #1
 8006320:	0064      	lsls	r4, r4, #1
 8006322:	1815      	adds	r5, r2, r0
 8006324:	429d      	cmp	r5, r3
 8006326:	bfde      	ittt	le
 8006328:	182a      	addle	r2, r5, r0
 800632a:	1b5b      	suble	r3, r3, r5
 800632c:	1836      	addle	r6, r6, r0
 800632e:	0fe5      	lsrs	r5, r4, #31
 8006330:	3901      	subs	r1, #1
 8006332:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006336:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800633a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800633e:	d1f0      	bne.n	8006322 <__ieee754_sqrt+0xae>
 8006340:	460d      	mov	r5, r1
 8006342:	f04f 0a20 	mov.w	sl, #32
 8006346:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800634a:	429a      	cmp	r2, r3
 800634c:	eb01 0c00 	add.w	ip, r1, r0
 8006350:	db02      	blt.n	8006358 <__ieee754_sqrt+0xe4>
 8006352:	d113      	bne.n	800637c <__ieee754_sqrt+0x108>
 8006354:	45a4      	cmp	ip, r4
 8006356:	d811      	bhi.n	800637c <__ieee754_sqrt+0x108>
 8006358:	f1bc 0f00 	cmp.w	ip, #0
 800635c:	eb0c 0100 	add.w	r1, ip, r0
 8006360:	da42      	bge.n	80063e8 <__ieee754_sqrt+0x174>
 8006362:	2900      	cmp	r1, #0
 8006364:	db40      	blt.n	80063e8 <__ieee754_sqrt+0x174>
 8006366:	f102 0e01 	add.w	lr, r2, #1
 800636a:	1a9b      	subs	r3, r3, r2
 800636c:	4672      	mov	r2, lr
 800636e:	45a4      	cmp	ip, r4
 8006370:	bf88      	it	hi
 8006372:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006376:	eba4 040c 	sub.w	r4, r4, ip
 800637a:	4405      	add	r5, r0
 800637c:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8006380:	f1ba 0a01 	subs.w	sl, sl, #1
 8006384:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8006388:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800638c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006390:	d1db      	bne.n	800634a <__ieee754_sqrt+0xd6>
 8006392:	431c      	orrs	r4, r3
 8006394:	d01a      	beq.n	80063cc <__ieee754_sqrt+0x158>
 8006396:	4c20      	ldr	r4, [pc, #128]	@ (8006418 <__ieee754_sqrt+0x1a4>)
 8006398:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800641c <__ieee754_sqrt+0x1a8>
 800639c:	e9d4 0100 	ldrd	r0, r1, [r4]
 80063a0:	e9db 2300 	ldrd	r2, r3, [fp]
 80063a4:	f7f9 ff4c 	bl	8000240 <__aeabi_dsub>
 80063a8:	e9d4 8900 	ldrd	r8, r9, [r4]
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	4640      	mov	r0, r8
 80063b2:	4649      	mov	r1, r9
 80063b4:	f7fa fb78 	bl	8000aa8 <__aeabi_dcmple>
 80063b8:	b140      	cbz	r0, 80063cc <__ieee754_sqrt+0x158>
 80063ba:	e9d4 0100 	ldrd	r0, r1, [r4]
 80063be:	e9db 2300 	ldrd	r2, r3, [fp]
 80063c2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80063c6:	d111      	bne.n	80063ec <__ieee754_sqrt+0x178>
 80063c8:	4655      	mov	r5, sl
 80063ca:	3601      	adds	r6, #1
 80063cc:	1072      	asrs	r2, r6, #1
 80063ce:	086b      	lsrs	r3, r5, #1
 80063d0:	07f1      	lsls	r1, r6, #31
 80063d2:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80063d6:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80063da:	bf48      	it	mi
 80063dc:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80063e0:	4618      	mov	r0, r3
 80063e2:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 80063e6:	e757      	b.n	8006298 <__ieee754_sqrt+0x24>
 80063e8:	4696      	mov	lr, r2
 80063ea:	e7be      	b.n	800636a <__ieee754_sqrt+0xf6>
 80063ec:	f7f9 ff2a 	bl	8000244 <__adddf3>
 80063f0:	e9d4 8900 	ldrd	r8, r9, [r4]
 80063f4:	4602      	mov	r2, r0
 80063f6:	460b      	mov	r3, r1
 80063f8:	4640      	mov	r0, r8
 80063fa:	4649      	mov	r1, r9
 80063fc:	f7fa fb4a 	bl	8000a94 <__aeabi_dcmplt>
 8006400:	b120      	cbz	r0, 800640c <__ieee754_sqrt+0x198>
 8006402:	1ca8      	adds	r0, r5, #2
 8006404:	bf08      	it	eq
 8006406:	3601      	addeq	r6, #1
 8006408:	3502      	adds	r5, #2
 800640a:	e7df      	b.n	80063cc <__ieee754_sqrt+0x158>
 800640c:	1c6b      	adds	r3, r5, #1
 800640e:	f023 0501 	bic.w	r5, r3, #1
 8006412:	e7db      	b.n	80063cc <__ieee754_sqrt+0x158>
 8006414:	7ff00000 	.word	0x7ff00000
 8006418:	200006c0 	.word	0x200006c0
 800641c:	200006b8 	.word	0x200006b8

08006420 <_init>:
 8006420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006422:	bf00      	nop
 8006424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006426:	bc08      	pop	{r3}
 8006428:	469e      	mov	lr, r3
 800642a:	4770      	bx	lr

0800642c <_fini>:
 800642c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800642e:	bf00      	nop
 8006430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006432:	bc08      	pop	{r3}
 8006434:	469e      	mov	lr, r3
 8006436:	4770      	bx	lr
