;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ <127, 100
	SUB -7, <-420
	SUB 103, @21
	SUB @1, 0
	ADD 1, 20
	SLT 30, 9
	ADD 30, 9
	ADD 30, 9
	SLT @13, -0
	SLT @13, -0
	SPL 0, <2
	SPL 0, <2
	SPL 0, <2
	CMP @1, 2
	SUB @-127, 100
	SLT 30, 9
	SUB 0, 2
	SUB 0, 2
	SUB -207, <-120
	SUB -207, <-120
	ADD 3, @20
	JMZ 103, #21
	JMZ 103, #21
	SUB 103, @21
	SUB @1, 2
	CMP @-127, 100
	SUB 801, 420
	SUB 801, 420
	SUB 103, @21
	SUB -207, 120
	SPL 0, <2
	ADD #270, <0
	SPL 0, <2
	SPL 0, <2
	SPL 401, @-1
	SUB -207, <-120
	SUB @13, -0
	ADD -130, 29
	CMP -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	MOV -4, <-20
	SUB @0, @2
	SPL 0, 90
	CMP -207, <-120
	CMP -207, <-120
