<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
    <xd:fcnMap xd:fcnName="krnl_proj_split" xd:type="hls_opencl" xd:clockId="0" xd:flow="explicit" xd:componentRef="krnl_proj_split">
        <xd:interrupt xd:busInterfaceRef="interrupt"/>
        <xd:ctrlReg xd:busInterface="s_axi_control" xd:portInterfaceType="axilite" xd:name="control" xd:type="ap_ctrl_chain" xd:offset="0x0"/>
        <xd:arg xd:name="input_stream" xd:swRootName="input_stream" xd:dataWidth="512" xd:offset="0x0" xd:portInterfaceType="axis" xd:direction="in" xd:busInterfaceRef="input_stream"/>
        <xd:arg xd:name="output_stream" xd:swRootName="output_stream" xd:dataWidth="512" xd:offset="0x0" xd:portInterfaceType="axis" xd:direction="out" xd:busInterfaceRef="output_stream"/>
        <xd:arg xd:name="processed_bytes" xd:swRootName="processed_bytes" xd:dataWidth="64" xd:offset="0x10" xd:portInterfaceType="axilite" xd:direction="in" xd:id="2" xd:busInterfaceRef="s_axi_control"/>
        <xd:arg xd:name="processed_cycles" xd:swRootName="processed_cycles" xd:dataWidth="64" xd:offset="0x28" xd:portInterfaceType="axilite" xd:direction="in" xd:id="3" xd:busInterfaceRef="s_axi_control"/>
    </xd:fcnMap>
</xd:repository>
