Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: monitor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "monitor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "monitor"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : monitor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\RAM32x32.v" into library work
Parsing module <RAM32x32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX5bit.v" into library work
Parsing module <MUX5bit>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX4_32bit.v" into library work
Parsing module <MUX4_32bit>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\CNT5.v" into library work
Parsing module <CNT5>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\BUF5.v" into library work
Parsing module <BUF5>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\ID_NUM.v" into library work
Parsing module <ID_NUM>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\BUF8.v" into library work
Parsing module <BUF8>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\Slave.vhf" into library work
Parsing entity <Slave>.
Parsing architecture <BEHAVIORAL> of entity <slave>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\LogiAnalyzer.vhf" into library work
Parsing entity <FD8RE_HXILINX_LogiAnalyzer>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_logianalyzer>.
Parsing entity <LogiAnalyzer>.
Parsing architecture <BEHAVIORAL> of entity <logianalyzer>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\monitor.vhf" into library work
Parsing entity <FD8RE_HXILINX_monitor>.
Parsing architecture <Behavioral> of entity <fd8re_hxilinx_monitor>.
Parsing entity <Slave_MUSER_monitor>.
Parsing architecture <BEHAVIORAL> of entity <slave_muser_monitor>.
Parsing entity <LogiAnalyzer_MUSER_monitor>.
Parsing architecture <BEHAVIORAL> of entity <logianalyzer_muser_monitor>.
Parsing entity <monitor>.
Parsing architecture <BEHAVIORAL> of entity <monitor>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\LSM.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_lsm>.
Parsing entity <datapath_lab5_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5_muser_lsm>.
Parsing entity <CONTROL_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_lsm>.
Parsing entity <LSM>.
Parsing architecture <BEHAVIORAL> of entity <lsm>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\datapath_lab5.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_datapath_lab5>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_datapath_lab5>.
Parsing entity <datapath_lab5>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <monitor> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LogiAnalyzer_MUSER_monitor> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module RAM32x32

Elaborating module <RAM32x32>.
Reading initialization file \"sram_zero.data\".
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit

Elaborating module <MUX5bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module CNT5

Elaborating module <CNT5>.
Back to vhdl to continue elaboration

Elaborating entity <FD8RE_HXILINX_monitor> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "E:\adlx\D4\SOURCE_VER\monitor.vhf" Line 211: Net <CNT[7]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\adlx\D4\SOURCE_VER\monitor.vhf" Line 221: Net <XLXI_9_R_openSignal> does not have a driver.

Elaborating entity <Slave_MUSER_monitor> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module MUX4_32bit

Elaborating module <MUX4_32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF5

Elaborating module <BUF5>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "E:\adlx\D4\SOURCE_VER\monitor.vhf" Line 86: Net <XLXN_10> does not have a driver.
Going to verilog side to elaborate module ID_NUM

Elaborating module <ID_NUM>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF8

Elaborating module <BUF8>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF8
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "E:\adlx\D4\SOURCE_VER\monitor.vhf" Line 376: Net <STATUS_ID[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <monitor>.
    Related source file is "E:\adlx\D4\SOURCE_VER\monitor.vhf".
WARNING:Xst:653 - Signal <STATUS_ID<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <monitor> synthesized.

Synthesizing Unit <LogiAnalyzer_MUSER_monitor>.
    Related source file is "E:\adlx\D4\SOURCE_VER\monitor.vhf".
    Set property "HU_SET = XLXI_9_0" for instance <XLXI_9>.
WARNING:Xst:653 - Signal <CNT<7:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_9_R_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <LogiAnalyzer_MUSER_monitor> synthesized.

Synthesizing Unit <RAM32x32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\RAM32x32.v".
    Found 32x32-bit single-port RAM <Mram_memory_array> for signal <memory_array>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM32x32> synthesized.

Synthesizing Unit <MUX5bit>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5bit> synthesized.

Synthesizing Unit <CNT5>.
    Related source file is "E:\adlx\D4\SOURCE_VER\CNT5.v".
    Found 5-bit register for signal <CNT_S>.
    Found 5-bit adder for signal <CNT_S[4]_GND_10_o_add_3_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <CNT5> synthesized.

Synthesizing Unit <FD8RE_HXILINX_monitor>.
    Related source file is "E:\adlx\D4\SOURCE_VER\monitor.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8RE_HXILINX_monitor> synthesized.

Synthesizing Unit <Slave_MUSER_monitor>.
    Related source file is "E:\adlx\D4\SOURCE_VER\monitor.vhf".
WARNING:Xst:653 - Signal <XLXN_10> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Slave_MUSER_monitor> synthesized.

Synthesizing Unit <MUX4_32bit>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX4_32bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MUX4_32bit> synthesized.

Synthesizing Unit <BUF5>.
    Related source file is "E:\adlx\D4\SOURCE_VER\BUF5.v".
    Summary:
	no macro.
Unit <BUF5> synthesized.

Synthesizing Unit <ID_NUM>.
    Related source file is "E:\adlx\D4\SOURCE_VER\ID_NUM.v".
    Summary:
	no macro.
Unit <ID_NUM> synthesized.

Synthesizing Unit <BUF8>.
    Related source file is "E:\adlx\D4\SOURCE_VER\BUF8.v".
    Summary:
	no macro.
Unit <BUF8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <XLXI_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <XLXI_9>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CNT5>.
The following registers are absorbed into counter <CNT_S>: 1 register on signal <CNT_S>.
Unit <CNT5> synthesized (advanced).

Synthesizing (advanced) Unit <RAM32x32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM32x32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed RAM                 : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <monitor> ...

Optimizing unit <FD8RE_HXILINX_monitor> ...

Optimizing unit <Slave_MUSER_monitor> ...

Optimizing unit <LogiAnalyzer_MUSER_monitor> ...
WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <XLXI_1/XLXI_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <XLXI_1/XLXI_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <XLXI_1/XLXI_9>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block monitor, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : monitor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 58
#      AND2                        : 2
#      AND3                        : 2
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 1
#      LUT5                        : 28
#      LUT6                        : 6
#      OR2                         : 2
# FlipFlops/Latches                : 14
#      FD                          : 4
#      FDE                         : 5
#      FDR                         : 5
# RAMS                             : 32
#      RAM32X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 149
#      IBUF                        : 111
#      OBUF                        : 38
# Logical                          : 1
#      NAND2                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  30064     0%  
 Number of Slice LUTs:                   83  out of  15032     0%  
    Number used as Logic:                51  out of  15032     0%  
    Number used as Memory:               32  out of   3664     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     90
   Number with an unused Flip Flop:      76  out of     90    84%  
   Number with an unused LUT:             7  out of     90     7%  
   Number of fully used LUT-FF pairs:     7  out of     90     7%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         150
 Number of bonded IOBs:                 150  out of    186    80%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
STATUS_ID<31:16><1>                | NONE(XLXI_2/XLXI_10)   | 1     |
CLK                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.901ns (Maximum Frequency: 144.897MHz)
   Minimum input arrival time before clock: 10.530ns
   Maximum output required time after clock: 11.874ns
   Maximum combinational path delay: 15.503ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.901ns (frequency: 144.897MHz)
  Total number of paths / destination ports: 398 / 213
-------------------------------------------------------------------------
Delay:               6.901ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_25 (FF)
  Destination:       XLXI_1/XLXI_1/Mram_memory_array32 (RAM)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_1/XLXI_25 to XLXI_1/XLXI_1/Mram_memory_array32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   1.137  XLXI_1/XLXI_25 (XLXI_1/XLXN_73)
     OR2:I0->O             3   0.254   1.196  XLXI_1/XLXI_26 (XLXI_1/la_run)
     AND2:I1->O           45   0.279   1.737  XLXI_1/XLXI_23 (XLXI_1/la_we)
     LUT3:I2->O           32   0.254   1.519  XLXI_1/XLXI_2/Mmux_O21 (XLXI_1/XLXN_8<1>)
     RAM32X1S:A1              -0.210          XLXI_1/XLXI_1/Mram_memory_array1
    ----------------------------------------
    Total                      6.901ns (1.312ns logic, 5.589ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 812 / 242
-------------------------------------------------------------------------
Offset:              10.530ns (Levels of Logic = 6)
  Source:            in_init (PAD)
  Destination:       XLXI_1/XLXI_1/Mram_memory_array32 (RAM)
  Destination Clock: CLK rising

  Data Path: in_init to XLXI_1/XLXI_1/Mram_memory_array32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  in_init_IBUF (in_init_IBUF)
     INV:I->O              1   0.710   1.112  XLXI_1/XLXI_42 (XLXI_1/XLXN_176)
     OR2:I1->O             2   0.279   1.156  XLXI_1/XLXI_39 (XLXI_1/XLXN_177)
     OR2:I1->O             3   0.279   1.196  XLXI_1/XLXI_26 (XLXI_1/la_run)
     AND2:I1->O           45   0.279   1.737  XLXI_1/XLXI_23 (XLXI_1/la_we)
     LUT3:I2->O           32   0.254   1.519  XLXI_1/XLXI_2/Mmux_O21 (XLXI_1/XLXN_8<1>)
     RAM32X1S:A1              -0.210          XLXI_1/XLXI_1/Mram_memory_array1
    ----------------------------------------
    Total                     10.530ns (3.129ns logic, 7.401ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 358 / 33
-------------------------------------------------------------------------
Offset:              11.874ns (Levels of Logic = 6)
  Source:            XLXI_1/XLXI_25 (FF)
  Destination:       SLAVE_OUTPUT<31> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_1/XLXI_25 to SLAVE_OUTPUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   1.137  XLXI_1/XLXI_25 (XLXI_1/XLXN_73)
     OR2:I0->O             3   0.254   1.196  XLXI_1/XLXI_26 (XLXI_1/la_run)
     AND2:I1->O           45   0.279   1.737  XLXI_1/XLXI_23 (XLXI_1/la_we)
     LUT3:I2->O           32   0.254   1.519  XLXI_1/XLXI_2/Mmux_O11 (XLXI_1/XLXN_8<0>)
     RAM32X1S:A0->O        1   0.235   0.910  XLXI_1/XLXI_1/Mram_memory_array6 (LA_RAM<5>)
     LUT5:I2->O            1   0.235   0.681  XLXI_2/XLXI_1/Mmux_O281 (SLAVE_OUTPUT_5_OBUF)
     OBUF:I->O                 2.912          SLAVE_OUTPUT_5_OBUF (SLAVE_OUTPUT<5>)
    ----------------------------------------
    Total                     11.874ns (4.694ns logic, 7.180ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'STATUS_ID<31:16><1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.900ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_10 (FF)
  Destination:       SACK_N (PAD)
  Source Clock:      STATUS_ID<31:16><1> rising

  Data Path: XLXI_2/XLXI_10 to SACK_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  XLXI_2/XLXI_10 (XLXI_2/XLXN_6)
     INV:I->O              1   0.710   1.137  XLXI_2/XLXI_8 (XLXI_2/XLXN_7)
     NAND2:I0->O           1   0.254   0.681  XLXI_2/XLXI_9 (SACK_N_OBUF)
     OBUF:I->O                 2.912          SACK_N_OBUF (SACK_N)
    ----------------------------------------
    Total                      6.900ns (4.401ns logic, 2.499ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 773 / 37
-------------------------------------------------------------------------
Delay:               15.503ns (Levels of Logic = 9)
  Source:            in_init (PAD)
  Destination:       SLAVE_OUTPUT<31> (PAD)

  Data Path: in_init to SLAVE_OUTPUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  in_init_IBUF (in_init_IBUF)
     INV:I->O              1   0.710   1.112  XLXI_1/XLXI_42 (XLXI_1/XLXN_176)
     OR2:I1->O             2   0.279   1.156  XLXI_1/XLXI_39 (XLXI_1/XLXN_177)
     OR2:I1->O             3   0.279   1.196  XLXI_1/XLXI_26 (XLXI_1/la_run)
     AND2:I1->O           45   0.279   1.737  XLXI_1/XLXI_23 (XLXI_1/la_we)
     LUT3:I2->O           32   0.254   1.519  XLXI_1/XLXI_2/Mmux_O11 (XLXI_1/XLXN_8<0>)
     RAM32X1S:A0->O        1   0.235   0.910  XLXI_1/XLXI_1/Mram_memory_array6 (LA_RAM<5>)
     LUT5:I2->O            1   0.235   0.681  XLXI_2/XLXI_1/Mmux_O281 (SLAVE_OUTPUT_5_OBUF)
     OBUF:I->O                 2.912          SLAVE_OUTPUT_5_OBUF (SLAVE_OUTPUT<5>)
    ----------------------------------------
    Total                     15.503ns (6.511ns logic, 8.992ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.901|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock STATUS_ID<31:16><1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.324|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.22 secs
 
--> 

Total memory usage is 4545816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

