
DCmotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd30  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800ced0  0800ced0  0001ced0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2cc  0800d2cc  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2cc  0800d2cc  0001d2cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2d4  0800d2d4  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2d4  0800d2d4  0001d2d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2d8  0800d2d8  0001d2d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800d2dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000095c  20000200  0800d4dc  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b5c  0800d4dc  00020b5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c446  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004168  00000000  00000000  0003c676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001798  00000000  00000000  000407e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015e8  00000000  00000000  00041f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b884  00000000  00000000  00043560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dedf  00000000  00000000  0005ede4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098d4e  00000000  00000000  0007ccc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00115a11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000749c  00000000  00000000  00115a64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ceb8 	.word	0x0800ceb8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	0800ceb8 	.word	0x0800ceb8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <HAL_GPIO_EXTI_Callback>:
 */

#include "DCmotor.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]
 static unsigned char state0,state1,state2,state3;
 static bool LEFT_ENCODER_A,RIGHT_ENCODER_A, LEFT_ENCODER_B,RIGHT_ENCODER_B;
 /* MOTOR A */
 if (GPIO_Pin == GPIO_PIN_10)
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f6c:	f040 80a1 	bne.w	80010b2 <HAL_GPIO_EXTI_Callback+0x156>
 {
   // chng trnh ngt ca chn 10

	 LEFT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10);
 8000f70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f74:	4892      	ldr	r0, [pc, #584]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 8000f76:	f001 ff03 	bl	8002d80 <HAL_GPIO_ReadPin>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf14      	ite	ne
 8000f80:	2301      	movne	r3, #1
 8000f82:	2300      	moveq	r3, #0
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4b8f      	ldr	r3, [pc, #572]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f88:	701a      	strb	r2, [r3, #0]
	 state0=state0|LEFT_ENCODER_A;
 8000f8a:	4b8e      	ldr	r3, [pc, #568]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4b8d      	ldr	r3, [pc, #564]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	4b8b      	ldr	r3, [pc, #556]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f9a:	701a      	strb	r2, [r3, #0]

	 state0=state0<<1;
 8000f9c:	4b8a      	ldr	r3, [pc, #552]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b88      	ldr	r3, [pc, #544]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fa6:	701a      	strb	r2, [r3, #0]
	 LEFT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_11);
 8000fa8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fac:	4884      	ldr	r0, [pc, #528]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 8000fae:	f001 fee7 	bl	8002d80 <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	bf14      	ite	ne
 8000fb8:	2301      	movne	r3, #1
 8000fba:	2300      	moveq	r3, #0
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b83      	ldr	r3, [pc, #524]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8000fc0:	701a      	strb	r2, [r3, #0]
	 state0=state0|LEFT_ENCODER_B;
 8000fc2:	4b82      	ldr	r3, [pc, #520]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b7d      	ldr	r3, [pc, #500]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fd2:	701a      	strb	r2, [r3, #0]
	 state0=state0 & 0x03;
 8000fd4:	4b7c      	ldr	r3, [pc, #496]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b7a      	ldr	r3, [pc, #488]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fe0:	701a      	strb	r2, [r3, #0]

	 switch(state0)
 8000fe2:	4b79      	ldr	r3, [pc, #484]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d85d      	bhi.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
 8000fea:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	08001001 	.word	0x08001001
 8000ff4:	08001027 	.word	0x08001027
 8000ff8:	0800104d 	.word	0x0800104d
 8000ffc:	08001073 	.word	0x08001073
	 {
		 	 	 	 	 case 0:
							 	 if(left_previous==1){left_count++;}
 8001000:	4b73      	ldr	r3, [pc, #460]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d104      	bne.n	8001012 <HAL_GPIO_EXTI_Callback+0xb6>
 8001008:	4b72      	ldr	r3, [pc, #456]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	4a71      	ldr	r2, [pc, #452]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001010:	6013      	str	r3, [r2, #0]
							 	 if(left_previous==2) {left_count--;}
 8001012:	4b6f      	ldr	r3, [pc, #444]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d13e      	bne.n	8001098 <HAL_GPIO_EXTI_Callback+0x13c>
 800101a:	4b6e      	ldr	r3, [pc, #440]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	3b01      	subs	r3, #1
 8001020:	4a6c      	ldr	r2, [pc, #432]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001022:	6013      	str	r3, [r2, #0]
							 	 break;
 8001024:	e038      	b.n	8001098 <HAL_GPIO_EXTI_Callback+0x13c>
		 	 	 	 	 case 1:
		 	 	 	 		 	 if(left_previous==3){left_count++;}
 8001026:	4b6a      	ldr	r3, [pc, #424]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b03      	cmp	r3, #3
 800102c:	d104      	bne.n	8001038 <HAL_GPIO_EXTI_Callback+0xdc>
 800102e:	4b69      	ldr	r3, [pc, #420]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	4a67      	ldr	r2, [pc, #412]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001036:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==0){left_count--;}
 8001038:	4b65      	ldr	r3, [pc, #404]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d12d      	bne.n	800109c <HAL_GPIO_EXTI_Callback+0x140>
 8001040:	4b64      	ldr	r3, [pc, #400]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	3b01      	subs	r3, #1
 8001046:	4a63      	ldr	r2, [pc, #396]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001048:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 800104a:	e027      	b.n	800109c <HAL_GPIO_EXTI_Callback+0x140>
		 	 	 	 	 case 2:
		 	 	 	 		 	 if(left_previous==0){left_count++;}
 800104c:	4b60      	ldr	r3, [pc, #384]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d104      	bne.n	800105e <HAL_GPIO_EXTI_Callback+0x102>
 8001054:	4b5f      	ldr	r3, [pc, #380]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	4a5e      	ldr	r2, [pc, #376]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800105c:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==3) {left_count--;}
 800105e:	4b5c      	ldr	r3, [pc, #368]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b03      	cmp	r3, #3
 8001064:	d11c      	bne.n	80010a0 <HAL_GPIO_EXTI_Callback+0x144>
 8001066:	4b5b      	ldr	r3, [pc, #364]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	3b01      	subs	r3, #1
 800106c:	4a59      	ldr	r2, [pc, #356]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800106e:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001070:	e016      	b.n	80010a0 <HAL_GPIO_EXTI_Callback+0x144>
		 	 	 	 	 case 3:
		 	 	 	 		 	 if(left_previous==2){left_count++;}
 8001072:	4b57      	ldr	r3, [pc, #348]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b02      	cmp	r3, #2
 8001078:	d104      	bne.n	8001084 <HAL_GPIO_EXTI_Callback+0x128>
 800107a:	4b56      	ldr	r3, [pc, #344]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	4a54      	ldr	r2, [pc, #336]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001082:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==1) {left_count--;}
 8001084:	4b52      	ldr	r3, [pc, #328]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d10b      	bne.n	80010a4 <HAL_GPIO_EXTI_Callback+0x148>
 800108c:	4b51      	ldr	r3, [pc, #324]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	3b01      	subs	r3, #1
 8001092:	4a50      	ldr	r2, [pc, #320]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001094:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001096:	e005      	b.n	80010a4 <HAL_GPIO_EXTI_Callback+0x148>
							 	 break;
 8001098:	bf00      	nop
 800109a:	e004      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 800109c:	bf00      	nop
 800109e:	e002      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 80010a0:	bf00      	nop
 80010a2:	e000      	b.n	80010a6 <HAL_GPIO_EXTI_Callback+0x14a>
		 	 	 	 		 	 break;
 80010a4:	bf00      	nop
	 }
	 left_previous=state0;
 80010a6:	4b48      	ldr	r3, [pc, #288]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x26c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 80010ae:	601a      	str	r2, [r3, #0]
		 	 	 	 		 	 if(right_previous==1) {right_count--;}
		 	 	 	 		 	 break;
		 }
		 right_previous=state3;
	 }
}
 80010b0:	e215      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_11)
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010b8:	f040 80b0 	bne.w	800121c <HAL_GPIO_EXTI_Callback+0x2c0>
		 LEFT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10);
 80010bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c0:	483f      	ldr	r0, [pc, #252]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 80010c2:	f001 fe5d 	bl	8002d80 <HAL_GPIO_ReadPin>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bf14      	ite	ne
 80010cc:	2301      	movne	r3, #1
 80010ce:	2300      	moveq	r3, #0
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b3c      	ldr	r3, [pc, #240]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 80010d4:	701a      	strb	r2, [r3, #0]
		 state1=state1|LEFT_ENCODER_A;
 80010d6:	4b3b      	ldr	r3, [pc, #236]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x268>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b3c      	ldr	r3, [pc, #240]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010e6:	701a      	strb	r2, [r3, #0]
		 state1=state1<<1;
 80010e8:	4b3b      	ldr	r3, [pc, #236]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b39      	ldr	r3, [pc, #228]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80010f2:	701a      	strb	r2, [r3, #0]
		 LEFT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_11);
 80010f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010f8:	4831      	ldr	r0, [pc, #196]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x264>)
 80010fa:	f001 fe41 	bl	8002d80 <HAL_GPIO_ReadPin>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf14      	ite	ne
 8001104:	2301      	movne	r3, #1
 8001106:	2300      	moveq	r3, #0
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4b30      	ldr	r3, [pc, #192]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 800110c:	701a      	strb	r2, [r3, #0]
		 state1=state1|LEFT_ENCODER_B;
 800110e:	4b2f      	ldr	r3, [pc, #188]	; (80011cc <HAL_GPIO_EXTI_Callback+0x270>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4313      	orrs	r3, r2
 800111a:	b2da      	uxtb	r2, r3
 800111c:	4b2e      	ldr	r3, [pc, #184]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800111e:	701a      	strb	r2, [r3, #0]
		 state1=state1 & 0x03;
 8001120:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	f003 0303 	and.w	r3, r3, #3
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4b2b      	ldr	r3, [pc, #172]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800112c:	701a      	strb	r2, [r3, #0]
		 switch(state1)
 800112e:	4b2a      	ldr	r3, [pc, #168]	; (80011d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b03      	cmp	r3, #3
 8001134:	d86c      	bhi.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
 8001136:	a201      	add	r2, pc, #4	; (adr r2, 800113c <HAL_GPIO_EXTI_Callback+0x1e0>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800114d 	.word	0x0800114d
 8001140:	08001173 	.word	0x08001173
 8001144:	08001199 	.word	0x08001199
 8001148:	080011dd 	.word	0x080011dd
							 	 if(left_previous==1){left_count++;}
 800114c:	4b20      	ldr	r3, [pc, #128]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d104      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x202>
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800115c:	6013      	str	r3, [r2, #0]
							 	 if(left_previous==2) {left_count--;}
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d14d      	bne.n	8001202 <HAL_GPIO_EXTI_Callback+0x2a6>
 8001166:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	4a19      	ldr	r2, [pc, #100]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800116e:	6013      	str	r3, [r2, #0]
							 	 break;
 8001170:	e047      	b.n	8001202 <HAL_GPIO_EXTI_Callback+0x2a6>
		 	 	 	 		 	 if(left_previous==3){left_count++;}
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d104      	bne.n	8001184 <HAL_GPIO_EXTI_Callback+0x228>
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	3301      	adds	r3, #1
 8001180:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001182:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==0){left_count--;}
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d13c      	bne.n	8001206 <HAL_GPIO_EXTI_Callback+0x2aa>
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3b01      	subs	r3, #1
 8001192:	4a10      	ldr	r2, [pc, #64]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8001194:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001196:	e036      	b.n	8001206 <HAL_GPIO_EXTI_Callback+0x2aa>
		 	 	 	 		 	 if(left_previous==0){left_count++;}
 8001198:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d104      	bne.n	80011aa <HAL_GPIO_EXTI_Callback+0x24e>
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011a8:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==3) {left_count--;}
 80011aa:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_GPIO_EXTI_Callback+0x274>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d12b      	bne.n	800120a <HAL_GPIO_EXTI_Callback+0x2ae>
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	4a06      	ldr	r2, [pc, #24]	; (80011d4 <HAL_GPIO_EXTI_Callback+0x278>)
 80011ba:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 80011bc:	e025      	b.n	800120a <HAL_GPIO_EXTI_Callback+0x2ae>
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
 80011c4:	2000021c 	.word	0x2000021c
 80011c8:	2000021d 	.word	0x2000021d
 80011cc:	2000021e 	.word	0x2000021e
 80011d0:	20000254 	.word	0x20000254
 80011d4:	200002a8 	.word	0x200002a8
 80011d8:	2000021f 	.word	0x2000021f
		 	 	 	 		 	 if(left_previous==2){left_count++;}
 80011dc:	4b93      	ldr	r3, [pc, #588]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d104      	bne.n	80011ee <HAL_GPIO_EXTI_Callback+0x292>
 80011e4:	4b92      	ldr	r3, [pc, #584]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a91      	ldr	r2, [pc, #580]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011ec:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(left_previous==1) {left_count--;}
 80011ee:	4b8f      	ldr	r3, [pc, #572]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d10b      	bne.n	800120e <HAL_GPIO_EXTI_Callback+0x2b2>
 80011f6:	4b8e      	ldr	r3, [pc, #568]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	4a8c      	ldr	r2, [pc, #560]	; (8001430 <HAL_GPIO_EXTI_Callback+0x4d4>)
 80011fe:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001200:	e005      	b.n	800120e <HAL_GPIO_EXTI_Callback+0x2b2>
							 	 break;
 8001202:	bf00      	nop
 8001204:	e004      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 8001206:	bf00      	nop
 8001208:	e002      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 800120a:	bf00      	nop
 800120c:	e000      	b.n	8001210 <HAL_GPIO_EXTI_Callback+0x2b4>
		 	 	 	 		 	 break;
 800120e:	bf00      	nop
		 left_previous=state1;
 8001210:	4b88      	ldr	r3, [pc, #544]	; (8001434 <HAL_GPIO_EXTI_Callback+0x4d8>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b85      	ldr	r3, [pc, #532]	; (800142c <HAL_GPIO_EXTI_Callback+0x4d0>)
 8001218:	601a      	str	r2, [r3, #0]
}
 800121a:	e160      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_12)		 // LEFT CHANNEL B
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001222:	f040 80a2 	bne.w	800136a <HAL_GPIO_EXTI_Callback+0x40e>
		 RIGHT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_12);
 8001226:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800122a:	4883      	ldr	r0, [pc, #524]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800122c:	f001 fda8 	bl	8002d80 <HAL_GPIO_ReadPin>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	bf14      	ite	ne
 8001236:	2301      	movne	r3, #1
 8001238:	2300      	moveq	r3, #0
 800123a:	b2da      	uxtb	r2, r3
 800123c:	4b7f      	ldr	r3, [pc, #508]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 800123e:	701a      	strb	r2, [r3, #0]
		 state2=state2|RIGHT_ENCODER_A;
 8001240:	4b7e      	ldr	r3, [pc, #504]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	4b7e      	ldr	r3, [pc, #504]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	4313      	orrs	r3, r2
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4b7c      	ldr	r3, [pc, #496]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001250:	701a      	strb	r2, [r3, #0]
		 state2=state2<<1;
 8001252:	4b7b      	ldr	r3, [pc, #492]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b79      	ldr	r3, [pc, #484]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800125c:	701a      	strb	r2, [r3, #0]
		 RIGHT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13);
 800125e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001262:	4875      	ldr	r0, [pc, #468]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 8001264:	f001 fd8c 	bl	8002d80 <HAL_GPIO_ReadPin>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	bf14      	ite	ne
 800126e:	2301      	movne	r3, #1
 8001270:	2300      	moveq	r3, #0
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b73      	ldr	r3, [pc, #460]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 8001276:	701a      	strb	r2, [r3, #0]
		 state2=state2|RIGHT_ENCODER_B;
 8001278:	4b72      	ldr	r3, [pc, #456]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b70      	ldr	r3, [pc, #448]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4313      	orrs	r3, r2
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4b6e      	ldr	r3, [pc, #440]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001288:	701a      	strb	r2, [r3, #0]
		 state2=state2 & 0x03;
 800128a:	4b6d      	ldr	r3, [pc, #436]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	b2da      	uxtb	r2, r3
 8001294:	4b6a      	ldr	r3, [pc, #424]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001296:	701a      	strb	r2, [r3, #0]
		 switch(state2)
 8001298:	4b69      	ldr	r3, [pc, #420]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b03      	cmp	r3, #3
 800129e:	d85e      	bhi.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
 80012a0:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <HAL_GPIO_EXTI_Callback+0x34c>)
 80012a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a6:	bf00      	nop
 80012a8:	080012b9 	.word	0x080012b9
 80012ac:	080012df 	.word	0x080012df
 80012b0:	08001305 	.word	0x08001305
 80012b4:	0800132b 	.word	0x0800132b
				 if(right_previous==1){right_count++;}
 80012b8:	4b63      	ldr	r3, [pc, #396]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d104      	bne.n	80012ca <HAL_GPIO_EXTI_Callback+0x36e>
 80012c0:	4b62      	ldr	r3, [pc, #392]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	4a61      	ldr	r2, [pc, #388]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012c8:	6013      	str	r3, [r2, #0]
				 if(right_previous==2){right_count--;}
 80012ca:	4b5f      	ldr	r3, [pc, #380]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d13e      	bne.n	8001350 <HAL_GPIO_EXTI_Callback+0x3f4>
 80012d2:	4b5e      	ldr	r3, [pc, #376]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	4a5c      	ldr	r2, [pc, #368]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012da:	6013      	str	r3, [r2, #0]
				 break;
 80012dc:	e038      	b.n	8001350 <HAL_GPIO_EXTI_Callback+0x3f4>
	 	 		 	 if(right_previous==3){right_count++;}
 80012de:	4b5a      	ldr	r3, [pc, #360]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b03      	cmp	r3, #3
 80012e4:	d104      	bne.n	80012f0 <HAL_GPIO_EXTI_Callback+0x394>
 80012e6:	4b59      	ldr	r3, [pc, #356]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a57      	ldr	r2, [pc, #348]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012ee:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==0){right_count--;}
 80012f0:	4b55      	ldr	r3, [pc, #340]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d12d      	bne.n	8001354 <HAL_GPIO_EXTI_Callback+0x3f8>
 80012f8:	4b54      	ldr	r3, [pc, #336]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3b01      	subs	r3, #1
 80012fe:	4a53      	ldr	r2, [pc, #332]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001300:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 8001302:	e027      	b.n	8001354 <HAL_GPIO_EXTI_Callback+0x3f8>
	 	 		 	 if(right_previous==0){right_count++;}
 8001304:	4b50      	ldr	r3, [pc, #320]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d104      	bne.n	8001316 <HAL_GPIO_EXTI_Callback+0x3ba>
 800130c:	4b4f      	ldr	r3, [pc, #316]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	4a4e      	ldr	r2, [pc, #312]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001314:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==3) {right_count--;}
 8001316:	4b4c      	ldr	r3, [pc, #304]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b03      	cmp	r3, #3
 800131c:	d11c      	bne.n	8001358 <HAL_GPIO_EXTI_Callback+0x3fc>
 800131e:	4b4b      	ldr	r3, [pc, #300]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	3b01      	subs	r3, #1
 8001324:	4a49      	ldr	r2, [pc, #292]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001326:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 8001328:	e016      	b.n	8001358 <HAL_GPIO_EXTI_Callback+0x3fc>
	 	 		 	 if(right_previous==2){right_count++;}
 800132a:	4b47      	ldr	r3, [pc, #284]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d104      	bne.n	800133c <HAL_GPIO_EXTI_Callback+0x3e0>
 8001332:	4b46      	ldr	r3, [pc, #280]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3301      	adds	r3, #1
 8001338:	4a44      	ldr	r2, [pc, #272]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800133a:	6013      	str	r3, [r2, #0]
	 	 		 	 if(right_previous==1) {right_count--;}
 800133c:	4b42      	ldr	r3, [pc, #264]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d10b      	bne.n	800135c <HAL_GPIO_EXTI_Callback+0x400>
 8001344:	4b41      	ldr	r3, [pc, #260]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	3b01      	subs	r3, #1
 800134a:	4a40      	ldr	r2, [pc, #256]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800134c:	6013      	str	r3, [r2, #0]
	 	 		 	 break;
 800134e:	e005      	b.n	800135c <HAL_GPIO_EXTI_Callback+0x400>
				 break;
 8001350:	bf00      	nop
 8001352:	e004      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 8001354:	bf00      	nop
 8001356:	e002      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 8001358:	bf00      	nop
 800135a:	e000      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x402>
	 	 		 	 break;
 800135c:	bf00      	nop
		 right_previous=state2;
 800135e:	4b38      	ldr	r3, [pc, #224]	; (8001440 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	461a      	mov	r2, r3
 8001364:	4b38      	ldr	r3, [pc, #224]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001366:	601a      	str	r2, [r3, #0]
}
 8001368:	e0b9      	b.n	80014de <HAL_GPIO_EXTI_Callback+0x582>
	 else if (GPIO_Pin == GPIO_PIN_13)
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001370:	f040 80b5 	bne.w	80014de <HAL_GPIO_EXTI_Callback+0x582>
		 RIGHT_ENCODER_A=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_12);
 8001374:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001378:	482f      	ldr	r0, [pc, #188]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800137a:	f001 fd01 	bl	8002d80 <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	bf14      	ite	ne
 8001384:	2301      	movne	r3, #1
 8001386:	2300      	moveq	r3, #0
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b2c      	ldr	r3, [pc, #176]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 800138c:	701a      	strb	r2, [r3, #0]
		 state3=state3|RIGHT_ENCODER_A;
 800138e:	4b2b      	ldr	r3, [pc, #172]	; (800143c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	461a      	mov	r2, r3
 8001394:	4b2e      	ldr	r3, [pc, #184]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4313      	orrs	r3, r2
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4b2c      	ldr	r3, [pc, #176]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 800139e:	701a      	strb	r2, [r3, #0]
		 state3=state3<<1;
 80013a0:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	4b29      	ldr	r3, [pc, #164]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013aa:	701a      	strb	r2, [r3, #0]
		 RIGHT_ENCODER_B=HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13);
 80013ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b0:	4821      	ldr	r0, [pc, #132]	; (8001438 <HAL_GPIO_EXTI_Callback+0x4dc>)
 80013b2:	f001 fce5 	bl	8002d80 <HAL_GPIO_ReadPin>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	bf14      	ite	ne
 80013bc:	2301      	movne	r3, #1
 80013be:	2300      	moveq	r3, #0
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 80013c4:	701a      	strb	r2, [r3, #0]
		 state3=state3|RIGHT_ENCODER_B;
 80013c6:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <HAL_GPIO_EXTI_Callback+0x4e8>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013d6:	701a      	strb	r2, [r3, #0]
		 state3=state3 & 0x03;
 80013d8:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	f003 0303 	and.w	r3, r3, #3
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013e4:	701a      	strb	r2, [r3, #0]
		 switch(state3)
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d872      	bhi.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
 80013ee:	a201      	add	r2, pc, #4	; (adr r2, 80013f4 <HAL_GPIO_EXTI_Callback+0x498>)
 80013f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f4:	08001405 	.word	0x08001405
 80013f8:	08001455 	.word	0x08001455
 80013fc:	0800147b 	.word	0x0800147b
 8001400:	080014a1 	.word	0x080014a1
								 if(right_previous==1){right_count++;}
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d104      	bne.n	8001416 <HAL_GPIO_EXTI_Callback+0x4ba>
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	4a0e      	ldr	r2, [pc, #56]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001414:	6013      	str	r3, [r2, #0]
								 if(right_previous==2){right_count--;}
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <HAL_GPIO_EXTI_Callback+0x4ec>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2b02      	cmp	r3, #2
 800141c:	d153      	bne.n	80014c6 <HAL_GPIO_EXTI_Callback+0x56a>
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3b01      	subs	r3, #1
 8001424:	4a09      	ldr	r2, [pc, #36]	; (800144c <HAL_GPIO_EXTI_Callback+0x4f0>)
 8001426:	6013      	str	r3, [r2, #0]
								 break;
 8001428:	e04d      	b.n	80014c6 <HAL_GPIO_EXTI_Callback+0x56a>
 800142a:	bf00      	nop
 800142c:	20000254 	.word	0x20000254
 8001430:	200002a8 	.word	0x200002a8
 8001434:	2000021f 	.word	0x2000021f
 8001438:	40021000 	.word	0x40021000
 800143c:	20000220 	.word	0x20000220
 8001440:	20000221 	.word	0x20000221
 8001444:	20000222 	.word	0x20000222
 8001448:	20000298 	.word	0x20000298
 800144c:	2000025c 	.word	0x2000025c
 8001450:	20000223 	.word	0x20000223
		 	 	 	 		 	 if(right_previous==3){right_count++;}
 8001454:	4b24      	ldr	r3, [pc, #144]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b03      	cmp	r3, #3
 800145a:	d104      	bne.n	8001466 <HAL_GPIO_EXTI_Callback+0x50a>
 800145c:	4b23      	ldr	r3, [pc, #140]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	4a22      	ldr	r2, [pc, #136]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001464:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==0){right_count--;}
 8001466:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d12d      	bne.n	80014ca <HAL_GPIO_EXTI_Callback+0x56e>
 800146e:	4b1f      	ldr	r3, [pc, #124]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3b01      	subs	r3, #1
 8001474:	4a1d      	ldr	r2, [pc, #116]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001476:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 8001478:	e027      	b.n	80014ca <HAL_GPIO_EXTI_Callback+0x56e>
		 	 	 	 		 	 if(right_previous==0){right_count++;}
 800147a:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d104      	bne.n	800148c <HAL_GPIO_EXTI_Callback+0x530>
 8001482:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	3301      	adds	r3, #1
 8001488:	4a18      	ldr	r2, [pc, #96]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800148a:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==3) {right_count--;}
 800148c:	4b16      	ldr	r3, [pc, #88]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b03      	cmp	r3, #3
 8001492:	d11c      	bne.n	80014ce <HAL_GPIO_EXTI_Callback+0x572>
 8001494:	4b15      	ldr	r3, [pc, #84]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	3b01      	subs	r3, #1
 800149a:	4a14      	ldr	r2, [pc, #80]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 800149c:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 800149e:	e016      	b.n	80014ce <HAL_GPIO_EXTI_Callback+0x572>
		 	 	 	 		 	 if(right_previous==2){right_count++;}
 80014a0:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d104      	bne.n	80014b2 <HAL_GPIO_EXTI_Callback+0x556>
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a0f      	ldr	r2, [pc, #60]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014b0:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 if(right_previous==1) {right_count--;}
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d10b      	bne.n	80014d2 <HAL_GPIO_EXTI_Callback+0x576>
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3b01      	subs	r3, #1
 80014c0:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <HAL_GPIO_EXTI_Callback+0x590>)
 80014c2:	6013      	str	r3, [r2, #0]
		 	 	 	 		 	 break;
 80014c4:	e005      	b.n	80014d2 <HAL_GPIO_EXTI_Callback+0x576>
								 break;
 80014c6:	bf00      	nop
 80014c8:	e004      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014ca:	bf00      	nop
 80014cc:	e002      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014ce:	bf00      	nop
 80014d0:	e000      	b.n	80014d4 <HAL_GPIO_EXTI_Callback+0x578>
		 	 	 	 		 	 break;
 80014d2:	bf00      	nop
		 right_previous=state3;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_GPIO_EXTI_Callback+0x594>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <HAL_GPIO_EXTI_Callback+0x58c>)
 80014dc:	601a      	str	r2, [r3, #0]
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000298 	.word	0x20000298
 80014ec:	2000025c 	.word	0x2000025c
 80014f0:	20000223 	.word	0x20000223
 80014f4:	00000000 	.word	0x00000000

080014f8 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f8:	b5b0      	push	{r4, r5, r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	cnt++;
 8001500:	4b47      	ldr	r3, [pc, #284]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3301      	adds	r3, #1
 8001506:	4a46      	ldr	r2, [pc, #280]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001508:	6013      	str	r3, [r2, #0]
	if(cnt==100) //1 cnt = 0.001s, default:80 = 0.8s
 800150a:	4b45      	ldr	r3, [pc, #276]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b64      	cmp	r3, #100	; 0x64
 8001510:	d177      	bne.n	8001602 <HAL_TIM_PeriodElapsedCallback+0x10a>
	{

		rads_right_velocity=right_count*2*PI/(5376*0.001*cnt);
 8001512:	4b44      	ldr	r3, [pc, #272]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f80b 	bl	8000534 <__aeabi_i2d>
 800151e:	a33c      	add	r3, pc, #240	; (adr r3, 8001610 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001524:	f7ff f870 	bl	8000608 <__aeabi_dmul>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4614      	mov	r4, r2
 800152e:	461d      	mov	r5, r3
 8001530:	4b3b      	ldr	r3, [pc, #236]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4618      	mov	r0, r3
 8001536:	f7fe fffd 	bl	8000534 <__aeabi_i2d>
 800153a:	a337      	add	r3, pc, #220	; (adr r3, 8001618 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800153c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001540:	f7ff f862 	bl	8000608 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4620      	mov	r0, r4
 800154a:	4629      	mov	r1, r5
 800154c:	f7ff f986 	bl	800085c <__aeabi_ddiv>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	f7ff fb2e 	bl	8000bb8 <__aeabi_d2f>
 800155c:	4603      	mov	r3, r0
 800155e:	4a32      	ldr	r2, [pc, #200]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001560:	6013      	str	r3, [r2, #0]
		rpm_right_velocity=right_count*60/(5376*0.001*cnt);
 8001562:	4b30      	ldr	r3, [pc, #192]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4613      	mov	r3, r2
 8001568:	011b      	lsls	r3, r3, #4
 800156a:	1a9b      	subs	r3, r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe ffe0 	bl	8000534 <__aeabi_i2d>
 8001574:	4604      	mov	r4, r0
 8001576:	460d      	mov	r5, r1
 8001578:	4b29      	ldr	r3, [pc, #164]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffd9 	bl	8000534 <__aeabi_i2d>
 8001582:	a325      	add	r3, pc, #148	; (adr r3, 8001618 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7ff f83e 	bl	8000608 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4620      	mov	r0, r4
 8001592:	4629      	mov	r1, r5
 8001594:	f7ff f962 	bl	800085c <__aeabi_ddiv>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4610      	mov	r0, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	f7ff fb0a 	bl	8000bb8 <__aeabi_d2f>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4a21      	ldr	r2, [pc, #132]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x134>)
 80015a8:	6013      	str	r3, [r2, #0]
		pos=previous_pos+right_count*360/5376;
 80015aa:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80015b2:	fb02 f303 	mul.w	r3, r2, r3
 80015b6:	4a1e      	ldr	r2, [pc, #120]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80015b8:	fb82 1203 	smull	r1, r2, r2, r3
 80015bc:	1292      	asrs	r2, r2, #10
 80015be:	17db      	asrs	r3, r3, #31
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ca:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d4:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80015d6:	edc3 7a00 	vstr	s15, [r3]
		previous_pos=pos;
 80015da:	4b17      	ldr	r3, [pc, #92]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a15      	ldr	r2, [pc, #84]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80015e0:	6013      	str	r3, [r2, #0]
		printf("%0.5f\n",rpm_right_velocity);
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x134>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe ffb6 	bl	8000558 <__aeabi_f2d>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	4812      	ldr	r0, [pc, #72]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x144>)
 80015f2:	f009 fc85 	bl	800af00 <iprintf>
		right_count=0;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
		cnt=0;
 80015fc:	4b08      	ldr	r3, [pc, #32]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
	}
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bdb0      	pop	{r4, r5, r7, pc}
 800160a:	bf00      	nop
 800160c:	f3af 8000 	nop.w
 8001610:	54442d18 	.word	0x54442d18
 8001614:	400921fb 	.word	0x400921fb
 8001618:	24dd2f1b 	.word	0x24dd2f1b
 800161c:	40158106 	.word	0x40158106
 8001620:	20000268 	.word	0x20000268
 8001624:	2000025c 	.word	0x2000025c
 8001628:	2000027c 	.word	0x2000027c
 800162c:	200002a4 	.word	0x200002a4
 8001630:	30c30c31 	.word	0x30c30c31
 8001634:	20000270 	.word	0x20000270
 8001638:	20000260 	.word	0x20000260
 800163c:	0800ced0 	.word	0x0800ced0

08001640 <PID>:

void PID(float *SetPoint, float* ControlledVariable,float* PidOutput)
{
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
	// PWM mode has the range from 0 to 400.
	float HighLimit=400;
 800164c:	4b7c      	ldr	r3, [pc, #496]	; (8001840 <PID+0x200>)
 800164e:	617b      	str	r3, [r7, #20]
	static float ManipulatedVariable,ManipulatedVariableHat,uk,ui,previous_ui,CurrentError;

	// Calculate the error
	CurrentError=*SetPoint-*ControlledVariable;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	ed93 7a00 	vldr	s14, [r3]
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001660:	4b78      	ldr	r3, [pc, #480]	; (8001844 <PID+0x204>)
 8001662:	edc3 7a00 	vstr	s15, [r3]

	// Proportion
	uk=Kp*CurrentError;
 8001666:	4b77      	ldr	r3, [pc, #476]	; (8001844 <PID+0x204>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff74 	bl	8000558 <__aeabi_f2d>
 8001670:	a369      	add	r3, pc, #420	; (adr r3, 8001818 <PID+0x1d8>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7fe ffc7 	bl	8000608 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa99 	bl	8000bb8 <__aeabi_d2f>
 8001686:	4603      	mov	r3, r0
 8001688:	4a6f      	ldr	r2, [pc, #444]	; (8001848 <PID+0x208>)
 800168a:	6013      	str	r3, [r2, #0]

	// Integration
	ui=previous_ui+Ki*CurrentError*0.1;
 800168c:	4b6f      	ldr	r3, [pc, #444]	; (800184c <PID+0x20c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe ff61 	bl	8000558 <__aeabi_f2d>
 8001696:	4604      	mov	r4, r0
 8001698:	460d      	mov	r5, r1
 800169a:	4b6a      	ldr	r3, [pc, #424]	; (8001844 <PID+0x204>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7fe ff5a 	bl	8000558 <__aeabi_f2d>
 80016a4:	a35e      	add	r3, pc, #376	; (adr r3, 8001820 <PID+0x1e0>)
 80016a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016aa:	f7fe ffad 	bl	8000608 <__aeabi_dmul>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4610      	mov	r0, r2
 80016b4:	4619      	mov	r1, r3
 80016b6:	a35c      	add	r3, pc, #368	; (adr r3, 8001828 <PID+0x1e8>)
 80016b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016bc:	f7fe ffa4 	bl	8000608 <__aeabi_dmul>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4620      	mov	r0, r4
 80016c6:	4629      	mov	r1, r5
 80016c8:	f7fe fde8 	bl	800029c <__adddf3>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4610      	mov	r0, r2
 80016d2:	4619      	mov	r1, r3
 80016d4:	f7ff fa70 	bl	8000bb8 <__aeabi_d2f>
 80016d8:	4603      	mov	r3, r0
 80016da:	4a5d      	ldr	r2, [pc, #372]	; (8001850 <PID+0x210>)
 80016dc:	6013      	str	r3, [r2, #0]
	ManipulatedVariable=ui+uk;
 80016de:	4b5c      	ldr	r3, [pc, #368]	; (8001850 <PID+0x210>)
 80016e0:	ed93 7a00 	vldr	s14, [r3]
 80016e4:	4b58      	ldr	r3, [pc, #352]	; (8001848 <PID+0x208>)
 80016e6:	edd3 7a00 	vldr	s15, [r3]
 80016ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ee:	4b59      	ldr	r3, [pc, #356]	; (8001854 <PID+0x214>)
 80016f0:	edc3 7a00 	vstr	s15, [r3]

	if(ManipulatedVariable<HighLimit)
 80016f4:	4b57      	ldr	r3, [pc, #348]	; (8001854 <PID+0x214>)
 80016f6:	edd3 7a00 	vldr	s15, [r3]
 80016fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80016fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	dd0b      	ble.n	8001720 <PID+0xe0>
	{
		ManipulatedVariableHat=ManipulatedVariable;
 8001708:	4b52      	ldr	r3, [pc, #328]	; (8001854 <PID+0x214>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a52      	ldr	r2, [pc, #328]	; (8001858 <PID+0x218>)
 800170e:	6013      	str	r3, [r2, #0]
		ResetError=0;
 8001710:	4b52      	ldr	r3, [pc, #328]	; (800185c <PID+0x21c>)
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
		*PidOutput=ManipulatedVariable;
 8001718:	4b4e      	ldr	r3, [pc, #312]	; (8001854 <PID+0x214>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	601a      	str	r2, [r3, #0]
	}
	if(ManipulatedVariable>HighLimit)
 8001720:	4b4c      	ldr	r3, [pc, #304]	; (8001854 <PID+0x214>)
 8001722:	edd3 7a00 	vldr	s15, [r3]
 8001726:	ed97 7a05 	vldr	s14, [r7, #20]
 800172a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001732:	d568      	bpl.n	8001806 <PID+0x1c6>
	{
		ManipulatedVariableHat=HighLimit;
 8001734:	4a48      	ldr	r2, [pc, #288]	; (8001858 <PID+0x218>)
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	6013      	str	r3, [r2, #0]
		ResetError=ManipulatedVariableHat-ManipulatedVariable;
 800173a:	4b47      	ldr	r3, [pc, #284]	; (8001858 <PID+0x218>)
 800173c:	ed93 7a00 	vldr	s14, [r3]
 8001740:	4b44      	ldr	r3, [pc, #272]	; (8001854 <PID+0x214>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	ee77 7a67 	vsub.f32	s15, s14, s15
 800174a:	4b44      	ldr	r3, [pc, #272]	; (800185c <PID+0x21c>)
 800174c:	edc3 7a00 	vstr	s15, [r3]
		AntiWindupError=Ki*CurrentError+ResetError*Kb;
 8001750:	4b3c      	ldr	r3, [pc, #240]	; (8001844 <PID+0x204>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe feff 	bl	8000558 <__aeabi_f2d>
 800175a:	a331      	add	r3, pc, #196	; (adr r3, 8001820 <PID+0x1e0>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	f7fe ff52 	bl	8000608 <__aeabi_dmul>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4614      	mov	r4, r2
 800176a:	461d      	mov	r5, r3
 800176c:	4b3b      	ldr	r3, [pc, #236]	; (800185c <PID+0x21c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fef1 	bl	8000558 <__aeabi_f2d>
 8001776:	a32e      	add	r3, pc, #184	; (adr r3, 8001830 <PID+0x1f0>)
 8001778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177c:	f7fe ff44 	bl	8000608 <__aeabi_dmul>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4620      	mov	r0, r4
 8001786:	4629      	mov	r1, r5
 8001788:	f7fe fd88 	bl	800029c <__adddf3>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fa10 	bl	8000bb8 <__aeabi_d2f>
 8001798:	4603      	mov	r3, r0
 800179a:	4a31      	ldr	r2, [pc, #196]	; (8001860 <PID+0x220>)
 800179c:	6013      	str	r3, [r2, #0]
		ui=previous_ui+Ki*AntiWindupError*0.8;
 800179e:	4b2b      	ldr	r3, [pc, #172]	; (800184c <PID+0x20c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7fe fed8 	bl	8000558 <__aeabi_f2d>
 80017a8:	4604      	mov	r4, r0
 80017aa:	460d      	mov	r5, r1
 80017ac:	4b2c      	ldr	r3, [pc, #176]	; (8001860 <PID+0x220>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fed1 	bl	8000558 <__aeabi_f2d>
 80017b6:	a31a      	add	r3, pc, #104	; (adr r3, 8001820 <PID+0x1e0>)
 80017b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017bc:	f7fe ff24 	bl	8000608 <__aeabi_dmul>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	a31b      	add	r3, pc, #108	; (adr r3, 8001838 <PID+0x1f8>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe ff1b 	bl	8000608 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe fd5f 	bl	800029c <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff f9e7 	bl	8000bb8 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4a18      	ldr	r2, [pc, #96]	; (8001850 <PID+0x210>)
 80017ee:	6013      	str	r3, [r2, #0]
		*PidOutput=uk+ui;
 80017f0:	4b15      	ldr	r3, [pc, #84]	; (8001848 <PID+0x208>)
 80017f2:	ed93 7a00 	vldr	s14, [r3]
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <PID+0x210>)
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	edc3 7a00 	vstr	s15, [r3]
	}
	previous_ui=ui;
 8001806:	4b12      	ldr	r3, [pc, #72]	; (8001850 <PID+0x210>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a10      	ldr	r2, [pc, #64]	; (800184c <PID+0x20c>)
 800180c:	6013      	str	r3, [r2, #0]
}
 800180e:	bf00      	nop
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bdb0      	pop	{r4, r5, r7, pc}
 8001816:	bf00      	nop
 8001818:	3b645a1d 	.word	0x3b645a1d
 800181c:	3fcd4fdf 	.word	0x3fcd4fdf
 8001820:	9999999a 	.word	0x9999999a
 8001824:	402e9999 	.word	0x402e9999
 8001828:	9999999a 	.word	0x9999999a
 800182c:	3fb99999 	.word	0x3fb99999
 8001830:	fdf3b646 	.word	0xfdf3b646
 8001834:	403638d4 	.word	0x403638d4
 8001838:	9999999a 	.word	0x9999999a
 800183c:	3fe99999 	.word	0x3fe99999
 8001840:	43c80000 	.word	0x43c80000
 8001844:	20000224 	.word	0x20000224
 8001848:	20000228 	.word	0x20000228
 800184c:	2000022c 	.word	0x2000022c
 8001850:	20000230 	.word	0x20000230
 8001854:	20000234 	.word	0x20000234
 8001858:	20000238 	.word	0x20000238
 800185c:	200002a0 	.word	0x200002a0
 8001860:	20000274 	.word	0x20000274

08001864 <ReadEncoder>:

void ReadEncoder()
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <ComputeVelocity>:

void ComputeVelocity()
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001888:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800188c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b00      	cmp	r3, #0
 8001896:	d013      	beq.n	80018c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001898:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800189c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80018a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d00b      	beq.n	80018c0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80018a8:	e000      	b.n	80018ac <ITM_SendChar+0x2c>
    {
      __NOP();
 80018aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80018ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d0f9      	beq.n	80018aa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80018b6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80018c0:	687b      	ldr	r3, [r7, #4]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <_write>:

/* USER CODE BEGIN PFP */

/* We need data to calculate PID param, hence we write data into a file.txt */
int _write(int file, char *ptr, int len)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	60f8      	str	r0, [r7, #12]
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e009      	b.n	80018f8 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	60ba      	str	r2, [r7, #8]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ffc7 	bl	8001880 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	3301      	adds	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dbf1      	blt.n	80018e4 <_write+0x16>
  return len;
 8001900:	687b      	ldr	r3, [r7, #4]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001910:	f000 ff0a 	bl	8002728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001914:	f000 f85c 	bl	80019d0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001918:	f000 f8c2 	bl	8001aa0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800191c:	f000 fa70 	bl	8001e00 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001920:	f000 f8de 	bl	8001ae0 <MX_I2C1_Init>
  MX_I2S2_Init();
 8001924:	f000 f90a 	bl	8001b3c <MX_I2S2_Init>
  MX_I2S3_Init();
 8001928:	f000 f936 	bl	8001b98 <MX_I2S3_Init>
  MX_SPI1_Init();
 800192c:	f000 f964 	bl	8001bf8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001930:	f008 fa52 	bl	8009dd8 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 8001934:	f000 f9e2 	bl	8001cfc <MX_TIM3_Init>
  MX_TIM2_Init();
 8001938:	f000 f994 	bl	8001c64 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800193c:	481d      	ldr	r0, [pc, #116]	; (80019b4 <main+0xa8>)
 800193e:	f004 fb03 	bl	8005f48 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8001942:	2100      	movs	r1, #0
 8001944:	481c      	ldr	r0, [pc, #112]	; (80019b8 <main+0xac>)
 8001946:	f004 fbbb 	bl	80060c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 800194a:	2108      	movs	r1, #8
 800194c:	481a      	ldr	r0, [pc, #104]	; (80019b8 <main+0xac>)
 800194e:	f004 fbb7 	bl	80060c0 <HAL_TIM_PWM_Start>

  // IN3,IN4 pin	(motor A)
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);    // (0,1): < 0: forward. (1,0): >0 : reverse.
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001958:	4818      	ldr	r0, [pc, #96]	; (80019bc <main+0xb0>)
 800195a:	f001 fa29 	bl	8002db0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 800195e:	2201      	movs	r2, #1
 8001960:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001964:	4815      	ldr	r0, [pc, #84]	; (80019bc <main+0xb0>)
 8001966:	f001 fa23 	bl	8002db0 <HAL_GPIO_WritePin>

  // IN1,IN2 pin   (motor B)
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	2102      	movs	r1, #2
 800196e:	4814      	ldr	r0, [pc, #80]	; (80019c0 <main+0xb4>)
 8001970:	f001 fa1e 	bl	8002db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2104      	movs	r1, #4
 8001978:	4811      	ldr	r0, [pc, #68]	; (80019c0 <main+0xb4>)
 800197a:	f001 fa19 	bl	8002db0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800197e:	f008 fa51 	bl	8009e24 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    ReadEncoder();
 8001982:	f7ff ff6f 	bl	8001864 <ReadEncoder>
    ComputeVelocity();
 8001986:	f7ff ff74 	bl	8001872 <ComputeVelocity>
    PID(&SetPoint,&rpm_right_velocity,&PidOut);
 800198a:	4a0e      	ldr	r2, [pc, #56]	; (80019c4 <main+0xb8>)
 800198c:	490e      	ldr	r1, [pc, #56]	; (80019c8 <main+0xbc>)
 800198e:	480f      	ldr	r0, [pc, #60]	; (80019cc <main+0xc0>)
 8001990:	f7ff fe56 	bl	8001640 <PID>
    HAL_Delay(100);
 8001994:	2064      	movs	r0, #100	; 0x64
 8001996:	f000 ff39 	bl	800280c <HAL_Delay>
	  __HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_3,fabs(PidOut));
 800199a:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <main+0xb8>)
 800199c:	edd3 7a00 	vldr	s15, [r3]
 80019a0:	eef0 7ae7 	vabs.f32	s15, s15
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <main+0xac>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019ac:	ee17 2a90 	vmov	r2, s15
 80019b0:	63da      	str	r2, [r3, #60]	; 0x3c
    MX_USB_HOST_Process();
 80019b2:	e7e4      	b.n	800197e <main+0x72>
 80019b4:	200003a0 	.word	0x200003a0
 80019b8:	20000300 	.word	0x20000300
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40020400 	.word	0x40020400
 80019c4:	20000478 	.word	0x20000478
 80019c8:	200002a4 	.word	0x200002a4
 80019cc:	20000000 	.word	0x20000000

080019d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b094      	sub	sp, #80	; 0x50
 80019d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d6:	f107 0320 	add.w	r3, r7, #32
 80019da:	2230      	movs	r2, #48	; 0x30
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f008 fd3c 	bl	800a45c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f4:	2300      	movs	r3, #0
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	4b27      	ldr	r3, [pc, #156]	; (8001a98 <SystemClock_Config+0xc8>)
 80019fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fc:	4a26      	ldr	r2, [pc, #152]	; (8001a98 <SystemClock_Config+0xc8>)
 80019fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a02:	6413      	str	r3, [r2, #64]	; 0x40
 8001a04:	4b24      	ldr	r3, [pc, #144]	; (8001a98 <SystemClock_Config+0xc8>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a10:	2300      	movs	r3, #0
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <SystemClock_Config+0xcc>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a20      	ldr	r2, [pc, #128]	; (8001a9c <SystemClock_Config+0xcc>)
 8001a1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <SystemClock_Config+0xcc>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a34:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a36:	2302      	movs	r3, #2
 8001a38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a40:	2304      	movs	r3, #4
 8001a42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001a44:	23c0      	movs	r3, #192	; 0xc0
 8001a46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a48:	2304      	movs	r3, #4
 8001a4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001a4c:	2308      	movs	r3, #8
 8001a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a50:	f107 0320 	add.w	r3, r7, #32
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fbcb 	bl	80051f0 <HAL_RCC_OscConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a60:	f000 faf2 	bl	8002048 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a64:	230f      	movs	r3, #15
 8001a66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a70:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a7a:	f107 030c 	add.w	r3, r7, #12
 8001a7e:	2103      	movs	r1, #3
 8001a80:	4618      	mov	r0, r3
 8001a82:	f003 fe2d 	bl	80056e0 <HAL_RCC_ClockConfig>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a8c:	f000 fadc 	bl	8002048 <Error_Handler>
  }
}
 8001a90:	bf00      	nop
 8001a92:	3750      	adds	r7, #80	; 0x50
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40007000 	.word	0x40007000

08001aa0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
 8001ab4:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001aba:	23c8      	movs	r3, #200	; 0xc8
 8001abc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001abe:	2305      	movs	r3, #5
 8001ac0:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f004 f815 	bl	8005af8 <HAL_RCCEx_PeriphCLKConfig>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001ad4:	f000 fab8 	bl	8002048 <Error_Handler>
  }
}
 8001ad8:	bf00      	nop
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ae4:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001ae6:	4a13      	ldr	r2, [pc, #76]	; (8001b34 <MX_I2C1_Init+0x54>)
 8001ae8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001aec:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <MX_I2C1_Init+0x58>)
 8001aee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001afe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b0a:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b10:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b1c:	4804      	ldr	r0, [pc, #16]	; (8001b30 <MX_I2C1_Init+0x50>)
 8001b1e:	f002 fd83 	bl	8004628 <HAL_I2C_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b28:	f000 fa8e 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	200002ac 	.word	0x200002ac
 8001b34:	40005400 	.word	0x40005400
 8001b38:	000186a0 	.word	0x000186a0

08001b3c <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b42:	4a13      	ldr	r2, [pc, #76]	; (8001b90 <MX_I2S2_Init+0x54>)
 8001b44:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001b46:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b4c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001b54:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b62:	4a0c      	ldr	r2, [pc, #48]	; (8001b94 <MX_I2S2_Init+0x58>)
 8001b64:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001b6c:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001b78:	4804      	ldr	r0, [pc, #16]	; (8001b8c <MX_I2S2_Init+0x50>)
 8001b7a:	f002 fe99 	bl	80048b0 <HAL_I2S_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8001b84:	f000 fa60 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200003e8 	.word	0x200003e8
 8001b90:	40003800 	.word	0x40003800
 8001b94:	00017700 	.word	0x00017700

08001b98 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001b9c:	4b13      	ldr	r3, [pc, #76]	; (8001bec <MX_I2S3_Init+0x54>)
 8001b9e:	4a14      	ldr	r2, [pc, #80]	; (8001bf0 <MX_I2S3_Init+0x58>)
 8001ba0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001ba2:	4b12      	ldr	r3, [pc, #72]	; (8001bec <MX_I2S3_Init+0x54>)
 8001ba4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ba8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001bb6:	4b0d      	ldr	r3, [pc, #52]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bbc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bc0:	4a0c      	ldr	r2, [pc, #48]	; (8001bf4 <MX_I2S3_Init+0x5c>)
 8001bc2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001bca:	4b08      	ldr	r3, [pc, #32]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001bd6:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_I2S3_Init+0x54>)
 8001bd8:	f002 fe6a 	bl	80048b0 <HAL_I2S_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001be2:	f000 fa31 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000430 	.word	0x20000430
 8001bf0:	40003c00 	.word	0x40003c00
 8001bf4:	00017700 	.word	0x00017700

08001bf8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bfc:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001bfe:	4a18      	ldr	r2, [pc, #96]	; (8001c60 <MX_SPI1_Init+0x68>)
 8001c00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c02:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c0a:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c10:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c16:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c22:	4b0e      	ldr	r3, [pc, #56]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c28:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c30:	4b0a      	ldr	r3, [pc, #40]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c36:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c3c:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c42:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c44:	220a      	movs	r2, #10
 8001c46:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c48:	4804      	ldr	r0, [pc, #16]	; (8001c5c <MX_SPI1_Init+0x64>)
 8001c4a:	f004 f8a5 	bl	8005d98 <HAL_SPI_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c54:	f000 f9f8 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000348 	.word	0x20000348
 8001c60:	40013000 	.word	0x40013000

08001c64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c6a:	f107 0308 	add.w	r3, r7, #8
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	605a      	str	r2, [r3, #4]
 8001c74:	609a      	str	r2, [r3, #8]
 8001c76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c78:	463b      	mov	r3, r7
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c80:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001c82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001c8a:	222f      	movs	r2, #47	; 0x2f
 8001c8c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001c96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ca8:	4813      	ldr	r0, [pc, #76]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001caa:	f004 f8fe 	bl	8005eaa <HAL_TIM_Base_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001cb4:	f000 f9c8 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cbe:	f107 0308 	add.w	r3, r7, #8
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	480c      	ldr	r0, [pc, #48]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001cc6:	f004 fc75 	bl	80065b4 <HAL_TIM_ConfigClockSource>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001cd0:	f000 f9ba 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cdc:	463b      	mov	r3, r7
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <MX_TIM2_Init+0x94>)
 8001ce2:	f005 f823 	bl	8006d2c <HAL_TIMEx_MasterConfigSynchronization>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001cec:	f000 f9ac 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cf0:	bf00      	nop
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200003a0 	.word	0x200003a0

08001cfc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08e      	sub	sp, #56	; 0x38
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d10:	f107 0320 	add.w	r3, r7, #32
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
 8001d28:	615a      	str	r2, [r3, #20]
 8001d2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d2c:	4b32      	ldr	r3, [pc, #200]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d2e:	4a33      	ldr	r2, [pc, #204]	; (8001dfc <MX_TIM3_Init+0x100>)
 8001d30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 11;
 8001d32:	4b31      	ldr	r3, [pc, #196]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d34:	220b      	movs	r2, #11
 8001d36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d38:	4b2f      	ldr	r3, [pc, #188]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 8001d3e:	4b2e      	ldr	r3, [pc, #184]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d40:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001d44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d46:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4c:	4b2a      	ldr	r3, [pc, #168]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d52:	4829      	ldr	r0, [pc, #164]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d54:	f004 f8a9 	bl	8005eaa <HAL_TIM_Base_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001d5e:	f000 f973 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d66:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4822      	ldr	r0, [pc, #136]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d70:	f004 fc20 	bl	80065b4 <HAL_TIM_ConfigClockSource>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001d7a:	f000 f965 	bl	8002048 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d7e:	481e      	ldr	r0, [pc, #120]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d80:	f004 f944 	bl	800600c <HAL_TIM_PWM_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001d8a:	f000 f95d 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d96:	f107 0320 	add.w	r3, r7, #32
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4816      	ldr	r0, [pc, #88]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001d9e:	f004 ffc5 	bl	8006d2c <HAL_TIMEx_MasterConfigSynchronization>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001da8:	f000 f94e 	bl	8002048 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dac:	2360      	movs	r3, #96	; 0x60
 8001dae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dbc:	1d3b      	adds	r3, r7, #4
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	480d      	ldr	r0, [pc, #52]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001dc4:	f004 fb34 	bl	8006430 <HAL_TIM_PWM_ConfigChannel>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001dce:	f000 f93b 	bl	8002048 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4807      	ldr	r0, [pc, #28]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001dda:	f004 fb29 	bl	8006430 <HAL_TIM_PWM_ConfigChannel>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001de4:	f000 f930 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001de8:	4803      	ldr	r0, [pc, #12]	; (8001df8 <MX_TIM3_Init+0xfc>)
 8001dea:	f000 fafd 	bl	80023e8 <HAL_TIM_MspPostInit>

}
 8001dee:	bf00      	nop
 8001df0:	3738      	adds	r7, #56	; 0x38
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000300 	.word	0x20000300
 8001dfc:	40000400 	.word	0x40000400

08001e00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08c      	sub	sp, #48	; 0x30
 8001e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
 8001e10:	609a      	str	r2, [r3, #8]
 8001e12:	60da      	str	r2, [r3, #12]
 8001e14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
 8001e1a:	4b85      	ldr	r3, [pc, #532]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	4a84      	ldr	r2, [pc, #528]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e20:	f043 0310 	orr.w	r3, r3, #16
 8001e24:	6313      	str	r3, [r2, #48]	; 0x30
 8001e26:	4b82      	ldr	r3, [pc, #520]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	61bb      	str	r3, [r7, #24]
 8001e30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
 8001e36:	4b7e      	ldr	r3, [pc, #504]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	4a7d      	ldr	r2, [pc, #500]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e3c:	f043 0304 	orr.w	r3, r3, #4
 8001e40:	6313      	str	r3, [r2, #48]	; 0x30
 8001e42:	4b7b      	ldr	r3, [pc, #492]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	4b77      	ldr	r3, [pc, #476]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	4a76      	ldr	r2, [pc, #472]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5e:	4b74      	ldr	r3, [pc, #464]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b70      	ldr	r3, [pc, #448]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	4a6f      	ldr	r2, [pc, #444]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7a:	4b6d      	ldr	r3, [pc, #436]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	4b69      	ldr	r3, [pc, #420]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	4a68      	ldr	r2, [pc, #416]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e90:	f043 0302 	orr.w	r3, r3, #2
 8001e94:	6313      	str	r3, [r2, #48]	; 0x30
 8001e96:	4b66      	ldr	r3, [pc, #408]	; (8002030 <MX_GPIO_Init+0x230>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	607b      	str	r3, [r7, #4]
 8001ea6:	4b62      	ldr	r3, [pc, #392]	; (8002030 <MX_GPIO_Init+0x230>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a61      	ldr	r2, [pc, #388]	; (8002030 <MX_GPIO_Init+0x230>)
 8001eac:	f043 0308 	orr.w	r3, r3, #8
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b5f      	ldr	r3, [pc, #380]	; (8002030 <MX_GPIO_Init+0x230>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f44f 7142 	mov.w	r1, #776	; 0x308
 8001ec4:	485b      	ldr	r0, [pc, #364]	; (8002034 <MX_GPIO_Init+0x234>)
 8001ec6:	f000 ff73 	bl	8002db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001eca:	2201      	movs	r2, #1
 8001ecc:	2101      	movs	r1, #1
 8001ece:	485a      	ldr	r0, [pc, #360]	; (8002038 <MX_GPIO_Init+0x238>)
 8001ed0:	f000 ff6e 	bl	8002db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2106      	movs	r1, #6
 8001ed8:	4858      	ldr	r0, [pc, #352]	; (800203c <MX_GPIO_Init+0x23c>)
 8001eda:	f000 ff69 	bl	8002db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001ee4:	4856      	ldr	r0, [pc, #344]	; (8002040 <MX_GPIO_Init+0x240>)
 8001ee6:	f000 ff63 	bl	8002db0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8001eea:	2304      	movs	r3, #4
 8001eec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8001ef6:	f107 031c 	add.w	r3, r7, #28
 8001efa:	4619      	mov	r1, r3
 8001efc:	484d      	ldr	r0, [pc, #308]	; (8002034 <MX_GPIO_Init+0x234>)
 8001efe:	f000 fdbb 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|IN3_Pin|IN4_Pin;
 8001f02:	f44f 7342 	mov.w	r3, #776	; 0x308
 8001f06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f10:	2300      	movs	r3, #0
 8001f12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f14:	f107 031c 	add.w	r3, r7, #28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4846      	ldr	r0, [pc, #280]	; (8002034 <MX_GPIO_Init+0x234>)
 8001f1c:	f000 fdac 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8001f20:	2332      	movs	r3, #50	; 0x32
 8001f22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f24:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001f28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f2e:	f107 031c 	add.w	r3, r7, #28
 8001f32:	4619      	mov	r1, r3
 8001f34:	483f      	ldr	r0, [pc, #252]	; (8002034 <MX_GPIO_Init+0x234>)
 8001f36:	f000 fd9f 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2300      	movs	r3, #0
 8001f48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001f4a:	f107 031c 	add.w	r3, r7, #28
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4839      	ldr	r0, [pc, #228]	; (8002038 <MX_GPIO_Init+0x238>)
 8001f52:	f000 fd91 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f56:	2301      	movs	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f5a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001f5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4836      	ldr	r0, [pc, #216]	; (8002044 <MX_GPIO_Init+0x244>)
 8001f6c:	f000 fd84 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8001f70:	2306      	movs	r3, #6
 8001f72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f74:	2301      	movs	r3, #1
 8001f76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f80:	f107 031c 	add.w	r3, r7, #28
 8001f84:	4619      	mov	r1, r3
 8001f86:	482d      	ldr	r0, [pc, #180]	; (800203c <MX_GPIO_Init+0x23c>)
 8001f88:	f000 fd76 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_ENCODER_A_Pin LEFT_ENCODER_B_Pin RIGHT_ENCODER_A_Pin RIGHT_ENCODER_B_Pin */
  GPIO_InitStruct.Pin = LEFT_ENCODER_A_Pin|LEFT_ENCODER_B_Pin|RIGHT_ENCODER_A_Pin|RIGHT_ENCODER_B_Pin;
 8001f8c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001f90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f92:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4824      	ldr	r0, [pc, #144]	; (8002034 <MX_GPIO_Init+0x234>)
 8001fa4:	f000 fd68 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001fa8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb8:	f107 031c 	add.w	r3, r7, #28
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	481f      	ldr	r0, [pc, #124]	; (800203c <MX_GPIO_Init+0x23c>)
 8001fc0:	f000 fd5a 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd4:	f107 031c 	add.w	r3, r7, #28
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4819      	ldr	r0, [pc, #100]	; (8002040 <MX_GPIO_Init+0x240>)
 8001fdc:	f000 fd4c 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001fe0:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001fe4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ff2:	f107 031c 	add.w	r3, r7, #28
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4811      	ldr	r0, [pc, #68]	; (8002040 <MX_GPIO_Init+0x240>)
 8001ffa:	f000 fd3d 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ffe:	2320      	movs	r3, #32
 8002000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002002:	2300      	movs	r3, #0
 8002004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800200a:	f107 031c 	add.w	r3, r7, #28
 800200e:	4619      	mov	r1, r3
 8002010:	480b      	ldr	r0, [pc, #44]	; (8002040 <MX_GPIO_Init+0x240>)
 8002012:	f000 fd31 	bl	8002a78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002016:	2200      	movs	r2, #0
 8002018:	2100      	movs	r1, #0
 800201a:	2028      	movs	r0, #40	; 0x28
 800201c:	f000 fcf5 	bl	8002a0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002020:	2028      	movs	r0, #40	; 0x28
 8002022:	f000 fd0e 	bl	8002a42 <HAL_NVIC_EnableIRQ>

}
 8002026:	bf00      	nop
 8002028:	3730      	adds	r7, #48	; 0x30
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800
 8002034:	40021000 	.word	0x40021000
 8002038:	40020800 	.word	0x40020800
 800203c:	40020400 	.word	0x40020400
 8002040:	40020c00 	.word	0x40020c00
 8002044:	40020000 	.word	0x40020000

08002048 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800204c:	b672      	cpsid	i
}
 800204e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002050:	e7fe      	b.n	8002050 <Error_Handler+0x8>
	...

08002054 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <HAL_MspInit+0x4c>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	4a0f      	ldr	r2, [pc, #60]	; (80020a0 <HAL_MspInit+0x4c>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002068:	6453      	str	r3, [r2, #68]	; 0x44
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <HAL_MspInit+0x4c>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	603b      	str	r3, [r7, #0]
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <HAL_MspInit+0x4c>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	4a08      	ldr	r2, [pc, #32]	; (80020a0 <HAL_MspInit+0x4c>)
 8002080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002084:	6413      	str	r3, [r2, #64]	; 0x40
 8002086:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <HAL_MspInit+0x4c>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208e:	603b      	str	r3, [r7, #0]
 8002090:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002092:	2007      	movs	r0, #7
 8002094:	f000 fcae 	bl	80029f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002098:	bf00      	nop
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40023800 	.word	0x40023800

080020a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a19      	ldr	r2, [pc, #100]	; (8002128 <HAL_I2C_MspInit+0x84>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d12c      	bne.n	8002120 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b18      	ldr	r3, [pc, #96]	; (800212c <HAL_I2C_MspInit+0x88>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	4a17      	ldr	r2, [pc, #92]	; (800212c <HAL_I2C_MspInit+0x88>)
 80020d0:	f043 0302 	orr.w	r3, r3, #2
 80020d4:	6313      	str	r3, [r2, #48]	; 0x30
 80020d6:	4b15      	ldr	r3, [pc, #84]	; (800212c <HAL_I2C_MspInit+0x88>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80020e2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80020e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020e8:	2312      	movs	r3, #18
 80020ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020ec:	2301      	movs	r3, #1
 80020ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020f4:	2304      	movs	r3, #4
 80020f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	4619      	mov	r1, r3
 80020fe:	480c      	ldr	r0, [pc, #48]	; (8002130 <HAL_I2C_MspInit+0x8c>)
 8002100:	f000 fcba 	bl	8002a78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	4b08      	ldr	r3, [pc, #32]	; (800212c <HAL_I2C_MspInit+0x88>)
 800210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210c:	4a07      	ldr	r2, [pc, #28]	; (800212c <HAL_I2C_MspInit+0x88>)
 800210e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002112:	6413      	str	r3, [r2, #64]	; 0x40
 8002114:	4b05      	ldr	r3, [pc, #20]	; (800212c <HAL_I2C_MspInit+0x88>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002120:	bf00      	nop
 8002122:	3728      	adds	r7, #40	; 0x28
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40005400 	.word	0x40005400
 800212c:	40023800 	.word	0x40023800
 8002130:	40020400 	.word	0x40020400

08002134 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08e      	sub	sp, #56	; 0x38
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a59      	ldr	r2, [pc, #356]	; (80022b8 <HAL_I2S_MspInit+0x184>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d15b      	bne.n	800220e <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	623b      	str	r3, [r7, #32]
 800215a:	4b58      	ldr	r3, [pc, #352]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	4a57      	ldr	r2, [pc, #348]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002160:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002164:	6413      	str	r3, [r2, #64]	; 0x40
 8002166:	4b55      	ldr	r3, [pc, #340]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
 8002176:	4b51      	ldr	r3, [pc, #324]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4a50      	ldr	r2, [pc, #320]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4b4e      	ldr	r3, [pc, #312]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	61fb      	str	r3, [r7, #28]
 800218c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	61bb      	str	r3, [r7, #24]
 8002192:	4b4a      	ldr	r3, [pc, #296]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a49      	ldr	r2, [pc, #292]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b47      	ldr	r3, [pc, #284]	; (80022bc <HAL_I2S_MspInit+0x188>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021aa:	2304      	movs	r3, #4
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ae:	2302      	movs	r3, #2
 80021b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2300      	movs	r3, #0
 80021b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80021ba:	2306      	movs	r3, #6
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c2:	4619      	mov	r1, r3
 80021c4:	483e      	ldr	r0, [pc, #248]	; (80022c0 <HAL_I2S_MspInit+0x18c>)
 80021c6:	f000 fc57 	bl	8002a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80021ca:	2308      	movs	r3, #8
 80021cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021da:	2305      	movs	r3, #5
 80021dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80021de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e2:	4619      	mov	r1, r3
 80021e4:	4836      	ldr	r0, [pc, #216]	; (80022c0 <HAL_I2S_MspInit+0x18c>)
 80021e6:	f000 fc47 	bl	8002a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80021ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80021ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f8:	2300      	movs	r3, #0
 80021fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021fc:	2305      	movs	r3, #5
 80021fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002200:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002204:	4619      	mov	r1, r3
 8002206:	482f      	ldr	r0, [pc, #188]	; (80022c4 <HAL_I2S_MspInit+0x190>)
 8002208:	f000 fc36 	bl	8002a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800220c:	e04f      	b.n	80022ae <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a2d      	ldr	r2, [pc, #180]	; (80022c8 <HAL_I2S_MspInit+0x194>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d14a      	bne.n	80022ae <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002218:	2300      	movs	r3, #0
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	4b27      	ldr	r3, [pc, #156]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800221e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002220:	4a26      	ldr	r2, [pc, #152]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002226:	6413      	str	r3, [r2, #64]	; 0x40
 8002228:	4b24      	ldr	r3, [pc, #144]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800222a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002234:	2300      	movs	r3, #0
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	4b20      	ldr	r3, [pc, #128]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223c:	4a1f      	ldr	r2, [pc, #124]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	6313      	str	r3, [r2, #48]	; 0x30
 8002244:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	4b19      	ldr	r3, [pc, #100]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002258:	4a18      	ldr	r2, [pc, #96]	; (80022bc <HAL_I2S_MspInit+0x188>)
 800225a:	f043 0304 	orr.w	r3, r3, #4
 800225e:	6313      	str	r3, [r2, #48]	; 0x30
 8002260:	4b16      	ldr	r3, [pc, #88]	; (80022bc <HAL_I2S_MspInit+0x188>)
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002264:	f003 0304 	and.w	r3, r3, #4
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800226c:	2310      	movs	r3, #16
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002270:	2302      	movs	r3, #2
 8002272:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	2300      	movs	r3, #0
 800227a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800227c:	2306      	movs	r3, #6
 800227e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002284:	4619      	mov	r1, r3
 8002286:	4811      	ldr	r0, [pc, #68]	; (80022cc <HAL_I2S_MspInit+0x198>)
 8002288:	f000 fbf6 	bl	8002a78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800228c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002292:	2302      	movs	r3, #2
 8002294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229a:	2300      	movs	r3, #0
 800229c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800229e:	2306      	movs	r3, #6
 80022a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a6:	4619      	mov	r1, r3
 80022a8:	4805      	ldr	r0, [pc, #20]	; (80022c0 <HAL_I2S_MspInit+0x18c>)
 80022aa:	f000 fbe5 	bl	8002a78 <HAL_GPIO_Init>
}
 80022ae:	bf00      	nop
 80022b0:	3738      	adds	r7, #56	; 0x38
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40003800 	.word	0x40003800
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40020800 	.word	0x40020800
 80022c4:	40020400 	.word	0x40020400
 80022c8:	40003c00 	.word	0x40003c00
 80022cc:	40020000 	.word	0x40020000

080022d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	; 0x28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a19      	ldr	r2, [pc, #100]	; (8002354 <HAL_SPI_MspInit+0x84>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d12b      	bne.n	800234a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	613b      	str	r3, [r7, #16]
 80022f6:	4b18      	ldr	r3, [pc, #96]	; (8002358 <HAL_SPI_MspInit+0x88>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fa:	4a17      	ldr	r2, [pc, #92]	; (8002358 <HAL_SPI_MspInit+0x88>)
 80022fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002300:	6453      	str	r3, [r2, #68]	; 0x44
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <HAL_SPI_MspInit+0x88>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	4b11      	ldr	r3, [pc, #68]	; (8002358 <HAL_SPI_MspInit+0x88>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	4a10      	ldr	r2, [pc, #64]	; (8002358 <HAL_SPI_MspInit+0x88>)
 8002318:	f043 0301 	orr.w	r3, r3, #1
 800231c:	6313      	str	r3, [r2, #48]	; 0x30
 800231e:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <HAL_SPI_MspInit+0x88>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800232a:	23e0      	movs	r3, #224	; 0xe0
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002336:	2303      	movs	r3, #3
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800233a:	2305      	movs	r3, #5
 800233c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	4619      	mov	r1, r3
 8002344:	4805      	ldr	r0, [pc, #20]	; (800235c <HAL_SPI_MspInit+0x8c>)
 8002346:	f000 fb97 	bl	8002a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800234a:	bf00      	nop
 800234c:	3728      	adds	r7, #40	; 0x28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40013000 	.word	0x40013000
 8002358:	40023800 	.word	0x40023800
 800235c:	40020000 	.word	0x40020000

08002360 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002370:	d116      	bne.n	80023a0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	4b1a      	ldr	r3, [pc, #104]	; (80023e0 <HAL_TIM_Base_MspInit+0x80>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	4a19      	ldr	r2, [pc, #100]	; (80023e0 <HAL_TIM_Base_MspInit+0x80>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6413      	str	r3, [r2, #64]	; 0x40
 8002382:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HAL_TIM_Base_MspInit+0x80>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 2);
 800238e:	2202      	movs	r2, #2
 8002390:	2100      	movs	r1, #0
 8002392:	201c      	movs	r0, #28
 8002394:	f000 fb39 	bl	8002a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002398:	201c      	movs	r0, #28
 800239a:	f000 fb52 	bl	8002a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800239e:	e01a      	b.n	80023d6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a0f      	ldr	r2, [pc, #60]	; (80023e4 <HAL_TIM_Base_MspInit+0x84>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d115      	bne.n	80023d6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <HAL_TIM_Base_MspInit+0x80>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	4a0b      	ldr	r2, [pc, #44]	; (80023e0 <HAL_TIM_Base_MspInit+0x80>)
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ba:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <HAL_TIM_Base_MspInit+0x80>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 3);
 80023c6:	2203      	movs	r2, #3
 80023c8:	2100      	movs	r1, #0
 80023ca:	201d      	movs	r0, #29
 80023cc:	f000 fb1d 	bl	8002a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023d0:	201d      	movs	r0, #29
 80023d2:	f000 fb36 	bl	8002a42 <HAL_NVIC_EnableIRQ>
}
 80023d6:	bf00      	nop
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40000400 	.word	0x40000400

080023e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a21      	ldr	r2, [pc, #132]	; (800248c <HAL_TIM_MspPostInit+0xa4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d13b      	bne.n	8002482 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
 800240e:	4b20      	ldr	r3, [pc, #128]	; (8002490 <HAL_TIM_MspPostInit+0xa8>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4a1f      	ldr	r2, [pc, #124]	; (8002490 <HAL_TIM_MspPostInit+0xa8>)
 8002414:	f043 0302 	orr.w	r3, r3, #2
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4b1d      	ldr	r3, [pc, #116]	; (8002490 <HAL_TIM_MspPostInit+0xa8>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b19      	ldr	r3, [pc, #100]	; (8002490 <HAL_TIM_MspPostInit+0xa8>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4a18      	ldr	r2, [pc, #96]	; (8002490 <HAL_TIM_MspPostInit+0xa8>)
 8002430:	f043 0304 	orr.w	r3, r3, #4
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b16      	ldr	r3, [pc, #88]	; (8002490 <HAL_TIM_MspPostInit+0xa8>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002442:	2301      	movs	r3, #1
 8002444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002446:	2302      	movs	r3, #2
 8002448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	2300      	movs	r3, #0
 8002450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002452:	2302      	movs	r3, #2
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002456:	f107 0314 	add.w	r3, r7, #20
 800245a:	4619      	mov	r1, r3
 800245c:	480d      	ldr	r0, [pc, #52]	; (8002494 <HAL_TIM_MspPostInit+0xac>)
 800245e:	f000 fb0b 	bl	8002a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002462:	2340      	movs	r3, #64	; 0x40
 8002464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002466:	2302      	movs	r3, #2
 8002468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002472:	2302      	movs	r3, #2
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002476:	f107 0314 	add.w	r3, r7, #20
 800247a:	4619      	mov	r1, r3
 800247c:	4806      	ldr	r0, [pc, #24]	; (8002498 <HAL_TIM_MspPostInit+0xb0>)
 800247e:	f000 fafb 	bl	8002a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002482:	bf00      	nop
 8002484:	3728      	adds	r7, #40	; 0x28
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40000400 	.word	0x40000400
 8002490:	40023800 	.word	0x40023800
 8002494:	40020400 	.word	0x40020400
 8002498:	40020800 	.word	0x40020800

0800249c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024a0:	e7fe      	b.n	80024a0 <NMI_Handler+0x4>

080024a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a2:	b480      	push	{r7}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a6:	e7fe      	b.n	80024a6 <HardFault_Handler+0x4>

080024a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024ac:	e7fe      	b.n	80024ac <MemManage_Handler+0x4>

080024ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ae:	b480      	push	{r7}
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b2:	e7fe      	b.n	80024b2 <BusFault_Handler+0x4>

080024b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b8:	e7fe      	b.n	80024b8 <UsageFault_Handler+0x4>

080024ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ba:	b480      	push	{r7}
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024e8:	f000 f970 	bl	80027cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024f4:	4802      	ldr	r0, [pc, #8]	; (8002500 <TIM2_IRQHandler+0x10>)
 80024f6:	f003 fe93 	bl	8006220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	200003a0 	.word	0x200003a0

08002504 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <TIM3_IRQHandler+0x10>)
 800250a:	f003 fe89 	bl	8006220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000300 	.word	0x20000300

08002518 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_ENCODER_A_Pin);
 800251c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002520:	f000 fc60 	bl	8002de4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LEFT_ENCODER_B_Pin);
 8002524:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002528:	f000 fc5c 	bl	8002de4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_ENCODER_A_Pin);
 800252c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002530:	f000 fc58 	bl	8002de4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_ENCODER_B_Pin);
 8002534:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002538:	f000 fc54 	bl	8002de4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800253c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002540:	f000 fc50 	bl	8002de4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}

08002548 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <OTG_FS_IRQHandler+0x10>)
 800254e:	f000 fecb 	bl	80032e8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000858 	.word	0x20000858

0800255c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
	return 1;
 8002560:	2301      	movs	r3, #1
}
 8002562:	4618      	mov	r0, r3
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_kill>:

int _kill(int pid, int sig)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002576:	f007 ff37 	bl	800a3e8 <__errno>
 800257a:	4603      	mov	r3, r0
 800257c:	2216      	movs	r2, #22
 800257e:	601a      	str	r2, [r3, #0]
	return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002584:	4618      	mov	r0, r3
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <_exit>:

void _exit (int status)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002594:	f04f 31ff 	mov.w	r1, #4294967295
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff ffe7 	bl	800256c <_kill>
	while (1) {}		/* Make sure we hang here */
 800259e:	e7fe      	b.n	800259e <_exit+0x12>

080025a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	e00a      	b.n	80025c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025b2:	f3af 8000 	nop.w
 80025b6:	4601      	mov	r1, r0
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	1c5a      	adds	r2, r3, #1
 80025bc:	60ba      	str	r2, [r7, #8]
 80025be:	b2ca      	uxtb	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	3301      	adds	r3, #1
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dbf0      	blt.n	80025b2 <_read+0x12>
	}

return len;
 80025d0:	687b      	ldr	r3, [r7, #4]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <_close>:
	}
	return len;
}

int _close(int file)
{
 80025da:	b480      	push	{r7}
 80025dc:	b083      	sub	sp, #12
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
	return -1;
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b083      	sub	sp, #12
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002602:	605a      	str	r2, [r3, #4]
	return 0;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <_isatty>:

int _isatty(int file)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
	return 1;
 800261a:	2301      	movs	r3, #1
}
 800261c:	4618      	mov	r0, r3
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
	return 0;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800264c:	4a14      	ldr	r2, [pc, #80]	; (80026a0 <_sbrk+0x5c>)
 800264e:	4b15      	ldr	r3, [pc, #84]	; (80026a4 <_sbrk+0x60>)
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002658:	4b13      	ldr	r3, [pc, #76]	; (80026a8 <_sbrk+0x64>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d102      	bne.n	8002666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002660:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <_sbrk+0x64>)
 8002662:	4a12      	ldr	r2, [pc, #72]	; (80026ac <_sbrk+0x68>)
 8002664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002666:	4b10      	ldr	r3, [pc, #64]	; (80026a8 <_sbrk+0x64>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4413      	add	r3, r2
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	429a      	cmp	r2, r3
 8002672:	d207      	bcs.n	8002684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002674:	f007 feb8 	bl	800a3e8 <__errno>
 8002678:	4603      	mov	r3, r0
 800267a:	220c      	movs	r2, #12
 800267c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800267e:	f04f 33ff 	mov.w	r3, #4294967295
 8002682:	e009      	b.n	8002698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <_sbrk+0x64>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800268a:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <_sbrk+0x64>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4413      	add	r3, r2
 8002692:	4a05      	ldr	r2, [pc, #20]	; (80026a8 <_sbrk+0x64>)
 8002694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002696:	68fb      	ldr	r3, [r7, #12]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3718      	adds	r7, #24
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20020000 	.word	0x20020000
 80026a4:	00000400 	.word	0x00000400
 80026a8:	2000023c 	.word	0x2000023c
 80026ac:	20000b60 	.word	0x20000b60

080026b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026b4:	4b06      	ldr	r3, [pc, #24]	; (80026d0 <SystemInit+0x20>)
 80026b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ba:	4a05      	ldr	r2, [pc, #20]	; (80026d0 <SystemInit+0x20>)
 80026bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800270c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026d8:	480d      	ldr	r0, [pc, #52]	; (8002710 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026da:	490e      	ldr	r1, [pc, #56]	; (8002714 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026dc:	4a0e      	ldr	r2, [pc, #56]	; (8002718 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026e0:	e002      	b.n	80026e8 <LoopCopyDataInit>

080026e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026e6:	3304      	adds	r3, #4

080026e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026ec:	d3f9      	bcc.n	80026e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ee:	4a0b      	ldr	r2, [pc, #44]	; (800271c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026f0:	4c0b      	ldr	r4, [pc, #44]	; (8002720 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026f4:	e001      	b.n	80026fa <LoopFillZerobss>

080026f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026f8:	3204      	adds	r2, #4

080026fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026fc:	d3fb      	bcc.n	80026f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026fe:	f7ff ffd7 	bl	80026b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002702:	f007 fe77 	bl	800a3f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002706:	f7ff f901 	bl	800190c <main>
  bx  lr    
 800270a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800270c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002714:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002718:	0800d2dc 	.word	0x0800d2dc
  ldr r2, =_sbss
 800271c:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002720:	20000b5c 	.word	0x20000b5c

08002724 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002724:	e7fe      	b.n	8002724 <ADC_IRQHandler>
	...

08002728 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800272c:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <HAL_Init+0x40>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0d      	ldr	r2, [pc, #52]	; (8002768 <HAL_Init+0x40>)
 8002732:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002736:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002738:	4b0b      	ldr	r3, [pc, #44]	; (8002768 <HAL_Init+0x40>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a0a      	ldr	r2, [pc, #40]	; (8002768 <HAL_Init+0x40>)
 800273e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002742:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002744:	4b08      	ldr	r3, [pc, #32]	; (8002768 <HAL_Init+0x40>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a07      	ldr	r2, [pc, #28]	; (8002768 <HAL_Init+0x40>)
 800274a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800274e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002750:	2003      	movs	r0, #3
 8002752:	f000 f94f 	bl	80029f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002756:	2000      	movs	r0, #0
 8002758:	f000 f808 	bl	800276c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800275c:	f7ff fc7a 	bl	8002054 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40023c00 	.word	0x40023c00

0800276c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002774:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <HAL_InitTick+0x54>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4b12      	ldr	r3, [pc, #72]	; (80027c4 <HAL_InitTick+0x58>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	4619      	mov	r1, r3
 800277e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002782:	fbb3 f3f1 	udiv	r3, r3, r1
 8002786:	fbb2 f3f3 	udiv	r3, r2, r3
 800278a:	4618      	mov	r0, r3
 800278c:	f000 f967 	bl	8002a5e <HAL_SYSTICK_Config>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e00e      	b.n	80027b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0f      	cmp	r3, #15
 800279e:	d80a      	bhi.n	80027b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027a0:	2200      	movs	r2, #0
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	f000 f92f 	bl	8002a0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027ac:	4a06      	ldr	r2, [pc, #24]	; (80027c8 <HAL_InitTick+0x5c>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
 80027b4:	e000      	b.n	80027b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000004 	.word	0x20000004
 80027c4:	2000000c 	.word	0x2000000c
 80027c8:	20000008 	.word	0x20000008

080027cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_IncTick+0x20>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <HAL_IncTick+0x24>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4413      	add	r3, r2
 80027dc:	4a04      	ldr	r2, [pc, #16]	; (80027f0 <HAL_IncTick+0x24>)
 80027de:	6013      	str	r3, [r2, #0]
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	2000000c 	.word	0x2000000c
 80027f0:	2000047c 	.word	0x2000047c

080027f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return uwTick;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <HAL_GetTick+0x14>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	2000047c 	.word	0x2000047c

0800280c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff ffee 	bl	80027f4 <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002824:	d005      	beq.n	8002832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002826:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <HAL_Delay+0x44>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002832:	bf00      	nop
 8002834:	f7ff ffde 	bl	80027f4 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	429a      	cmp	r2, r3
 8002842:	d8f7      	bhi.n	8002834 <HAL_Delay+0x28>
  {
  }
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	2000000c 	.word	0x2000000c

08002854 <__NVIC_SetPriorityGrouping>:
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002864:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002870:	4013      	ands	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800287c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002886:	4a04      	ldr	r2, [pc, #16]	; (8002898 <__NVIC_SetPriorityGrouping+0x44>)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	60d3      	str	r3, [r2, #12]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <__NVIC_GetPriorityGrouping>:
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a0:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <__NVIC_GetPriorityGrouping+0x18>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	0a1b      	lsrs	r3, r3, #8
 80028a6:	f003 0307 	and.w	r3, r3, #7
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <__NVIC_EnableIRQ>:
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	db0b      	blt.n	80028e2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f003 021f 	and.w	r2, r3, #31
 80028d0:	4907      	ldr	r1, [pc, #28]	; (80028f0 <__NVIC_EnableIRQ+0x38>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	2001      	movs	r0, #1
 80028da:	fa00 f202 	lsl.w	r2, r0, r2
 80028de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	e000e100 	.word	0xe000e100

080028f4 <__NVIC_SetPriority>:
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	6039      	str	r1, [r7, #0]
 80028fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	2b00      	cmp	r3, #0
 8002906:	db0a      	blt.n	800291e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	b2da      	uxtb	r2, r3
 800290c:	490c      	ldr	r1, [pc, #48]	; (8002940 <__NVIC_SetPriority+0x4c>)
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	0112      	lsls	r2, r2, #4
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	440b      	add	r3, r1
 8002918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800291c:	e00a      	b.n	8002934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	b2da      	uxtb	r2, r3
 8002922:	4908      	ldr	r1, [pc, #32]	; (8002944 <__NVIC_SetPriority+0x50>)
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	3b04      	subs	r3, #4
 800292c:	0112      	lsls	r2, r2, #4
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	440b      	add	r3, r1
 8002932:	761a      	strb	r2, [r3, #24]
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	e000e100 	.word	0xe000e100
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <NVIC_EncodePriority>:
{
 8002948:	b480      	push	{r7}
 800294a:	b089      	sub	sp, #36	; 0x24
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f1c3 0307 	rsb	r3, r3, #7
 8002962:	2b04      	cmp	r3, #4
 8002964:	bf28      	it	cs
 8002966:	2304      	movcs	r3, #4
 8002968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	3304      	adds	r3, #4
 800296e:	2b06      	cmp	r3, #6
 8002970:	d902      	bls.n	8002978 <NVIC_EncodePriority+0x30>
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3b03      	subs	r3, #3
 8002976:	e000      	b.n	800297a <NVIC_EncodePriority+0x32>
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800297c:	f04f 32ff 	mov.w	r2, #4294967295
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43da      	mvns	r2, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	401a      	ands	r2, r3
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002990:	f04f 31ff 	mov.w	r1, #4294967295
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	43d9      	mvns	r1, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a0:	4313      	orrs	r3, r2
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3724      	adds	r7, #36	; 0x24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <SysTick_Config>:
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029c0:	d301      	bcc.n	80029c6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00f      	b.n	80029e6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029c6:	4a0a      	ldr	r2, [pc, #40]	; (80029f0 <SysTick_Config+0x40>)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ce:	210f      	movs	r1, #15
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295
 80029d4:	f7ff ff8e 	bl	80028f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d8:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <SysTick_Config+0x40>)
 80029da:	2200      	movs	r2, #0
 80029dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029de:	4b04      	ldr	r3, [pc, #16]	; (80029f0 <SysTick_Config+0x40>)
 80029e0:	2207      	movs	r2, #7
 80029e2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	e000e010 	.word	0xe000e010

080029f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ff29 	bl	8002854 <__NVIC_SetPriorityGrouping>
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b086      	sub	sp, #24
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	4603      	mov	r3, r0
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
 8002a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a1c:	f7ff ff3e 	bl	800289c <__NVIC_GetPriorityGrouping>
 8002a20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	68b9      	ldr	r1, [r7, #8]
 8002a26:	6978      	ldr	r0, [r7, #20]
 8002a28:	f7ff ff8e 	bl	8002948 <NVIC_EncodePriority>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a32:	4611      	mov	r1, r2
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff5d 	bl	80028f4 <__NVIC_SetPriority>
}
 8002a3a:	bf00      	nop
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	4603      	mov	r3, r0
 8002a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff ff31 	bl	80028b8 <__NVIC_EnableIRQ>
}
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7ff ffa2 	bl	80029b0 <SysTick_Config>
 8002a6c:	4603      	mov	r3, r0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
	...

08002a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b089      	sub	sp, #36	; 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
 8002a92:	e159      	b.n	8002d48 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a94:	2201      	movs	r2, #1
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	f040 8148 	bne.w	8002d42 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 0303 	and.w	r3, r3, #3
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d005      	beq.n	8002aca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d130      	bne.n	8002b2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	2203      	movs	r2, #3
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68da      	ldr	r2, [r3, #12]
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b00:	2201      	movs	r2, #1
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	091b      	lsrs	r3, r3, #4
 8002b16:	f003 0201 	and.w	r2, r3, #1
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d017      	beq.n	8002b68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	2203      	movs	r2, #3
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d123      	bne.n	8002bbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	08da      	lsrs	r2, r3, #3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3208      	adds	r2, #8
 8002b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	220f      	movs	r2, #15
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	08da      	lsrs	r2, r3, #3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3208      	adds	r2, #8
 8002bb6:	69b9      	ldr	r1, [r7, #24]
 8002bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	2203      	movs	r2, #3
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0203 	and.w	r2, r3, #3
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 80a2 	beq.w	8002d42 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4b57      	ldr	r3, [pc, #348]	; (8002d60 <HAL_GPIO_Init+0x2e8>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	4a56      	ldr	r2, [pc, #344]	; (8002d60 <HAL_GPIO_Init+0x2e8>)
 8002c08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c0e:	4b54      	ldr	r3, [pc, #336]	; (8002d60 <HAL_GPIO_Init+0x2e8>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c1a:	4a52      	ldr	r2, [pc, #328]	; (8002d64 <HAL_GPIO_Init+0x2ec>)
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	089b      	lsrs	r3, r3, #2
 8002c20:	3302      	adds	r3, #2
 8002c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	220f      	movs	r2, #15
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a49      	ldr	r2, [pc, #292]	; (8002d68 <HAL_GPIO_Init+0x2f0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d019      	beq.n	8002c7a <HAL_GPIO_Init+0x202>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a48      	ldr	r2, [pc, #288]	; (8002d6c <HAL_GPIO_Init+0x2f4>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_GPIO_Init+0x1fe>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a47      	ldr	r2, [pc, #284]	; (8002d70 <HAL_GPIO_Init+0x2f8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d00d      	beq.n	8002c72 <HAL_GPIO_Init+0x1fa>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a46      	ldr	r2, [pc, #280]	; (8002d74 <HAL_GPIO_Init+0x2fc>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d007      	beq.n	8002c6e <HAL_GPIO_Init+0x1f6>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a45      	ldr	r2, [pc, #276]	; (8002d78 <HAL_GPIO_Init+0x300>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d101      	bne.n	8002c6a <HAL_GPIO_Init+0x1f2>
 8002c66:	2304      	movs	r3, #4
 8002c68:	e008      	b.n	8002c7c <HAL_GPIO_Init+0x204>
 8002c6a:	2307      	movs	r3, #7
 8002c6c:	e006      	b.n	8002c7c <HAL_GPIO_Init+0x204>
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e004      	b.n	8002c7c <HAL_GPIO_Init+0x204>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e002      	b.n	8002c7c <HAL_GPIO_Init+0x204>
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <HAL_GPIO_Init+0x204>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	69fa      	ldr	r2, [r7, #28]
 8002c7e:	f002 0203 	and.w	r2, r2, #3
 8002c82:	0092      	lsls	r2, r2, #2
 8002c84:	4093      	lsls	r3, r2
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c8c:	4935      	ldr	r1, [pc, #212]	; (8002d64 <HAL_GPIO_Init+0x2ec>)
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	089b      	lsrs	r3, r3, #2
 8002c92:	3302      	adds	r3, #2
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c9a:	4b38      	ldr	r3, [pc, #224]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	43db      	mvns	r3, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cbe:	4a2f      	ldr	r2, [pc, #188]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cc4:	4b2d      	ldr	r3, [pc, #180]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ce8:	4a24      	ldr	r2, [pc, #144]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cee:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d12:	4a1a      	ldr	r2, [pc, #104]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d18:	4b18      	ldr	r3, [pc, #96]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d3c:	4a0f      	ldr	r2, [pc, #60]	; (8002d7c <HAL_GPIO_Init+0x304>)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	3301      	adds	r3, #1
 8002d46:	61fb      	str	r3, [r7, #28]
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	2b0f      	cmp	r3, #15
 8002d4c:	f67f aea2 	bls.w	8002a94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d50:	bf00      	nop
 8002d52:	bf00      	nop
 8002d54:	3724      	adds	r7, #36	; 0x24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	40023800 	.word	0x40023800
 8002d64:	40013800 	.word	0x40013800
 8002d68:	40020000 	.word	0x40020000
 8002d6c:	40020400 	.word	0x40020400
 8002d70:	40020800 	.word	0x40020800
 8002d74:	40020c00 	.word	0x40020c00
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	40013c00 	.word	0x40013c00

08002d80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	887b      	ldrh	r3, [r7, #2]
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	73fb      	strb	r3, [r7, #15]
 8002d9c:	e001      	b.n	8002da2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	807b      	strh	r3, [r7, #2]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dc0:	787b      	ldrb	r3, [r7, #1]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dc6:	887a      	ldrh	r2, [r7, #2]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dcc:	e003      	b.n	8002dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dce:	887b      	ldrh	r3, [r7, #2]
 8002dd0:	041a      	lsls	r2, r3, #16
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	619a      	str	r2, [r3, #24]
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
	...

08002de4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002dee:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	88fb      	ldrh	r3, [r7, #6]
 8002df4:	4013      	ands	r3, r2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d006      	beq.n	8002e08 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dfa:	4a05      	ldr	r2, [pc, #20]	; (8002e10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e00:	88fb      	ldrh	r3, [r7, #6]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fe f8aa 	bl	8000f5c <HAL_GPIO_EXTI_Callback>
  }
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40013c00 	.word	0x40013c00

08002e14 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e16:	b08f      	sub	sp, #60	; 0x3c
 8002e18:	af0a      	add	r7, sp, #40	; 0x28
 8002e1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e054      	b.n	8002ed0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d106      	bne.n	8002e46 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f007 f827 	bl	8009e94 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2203      	movs	r2, #3
 8002e4a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d102      	bne.n	8002e60 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f004 f855 	bl	8006f14 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	603b      	str	r3, [r7, #0]
 8002e70:	687e      	ldr	r6, [r7, #4]
 8002e72:	466d      	mov	r5, sp
 8002e74:	f106 0410 	add.w	r4, r6, #16
 8002e78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e84:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e88:	1d33      	adds	r3, r6, #4
 8002e8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e8c:	6838      	ldr	r0, [r7, #0]
 8002e8e:	f003 ffcf 	bl	8006e30 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2101      	movs	r1, #1
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f004 f84c 	bl	8006f36 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	603b      	str	r3, [r7, #0]
 8002ea4:	687e      	ldr	r6, [r7, #4]
 8002ea6:	466d      	mov	r5, sp
 8002ea8:	f106 0410 	add.w	r4, r6, #16
 8002eac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eb4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002eb8:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ebc:	1d33      	adds	r3, r6, #4
 8002ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ec0:	6838      	ldr	r0, [r7, #0]
 8002ec2:	f004 f9d5 	bl	8007270 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ed8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002ed8:	b590      	push	{r4, r7, lr}
 8002eda:	b089      	sub	sp, #36	; 0x24
 8002edc:	af04      	add	r7, sp, #16
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	4608      	mov	r0, r1
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	70fb      	strb	r3, [r7, #3]
 8002eea:	460b      	mov	r3, r1
 8002eec:	70bb      	strb	r3, [r7, #2]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d101      	bne.n	8002f00 <HAL_HCD_HC_Init+0x28>
 8002efc:	2302      	movs	r3, #2
 8002efe:	e076      	b.n	8002fee <HAL_HCD_HC_Init+0x116>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002f08:	78fb      	ldrb	r3, [r7, #3]
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	212c      	movs	r1, #44	; 0x2c
 8002f0e:	fb01 f303 	mul.w	r3, r1, r3
 8002f12:	4413      	add	r3, r2
 8002f14:	333d      	adds	r3, #61	; 0x3d
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	212c      	movs	r1, #44	; 0x2c
 8002f20:	fb01 f303 	mul.w	r3, r1, r3
 8002f24:	4413      	add	r3, r2
 8002f26:	3338      	adds	r3, #56	; 0x38
 8002f28:	787a      	ldrb	r2, [r7, #1]
 8002f2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	212c      	movs	r1, #44	; 0x2c
 8002f32:	fb01 f303 	mul.w	r3, r1, r3
 8002f36:	4413      	add	r3, r2
 8002f38:	3340      	adds	r3, #64	; 0x40
 8002f3a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002f3c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	212c      	movs	r1, #44	; 0x2c
 8002f44:	fb01 f303 	mul.w	r3, r1, r3
 8002f48:	4413      	add	r3, r2
 8002f4a:	3339      	adds	r3, #57	; 0x39
 8002f4c:	78fa      	ldrb	r2, [r7, #3]
 8002f4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002f50:	78fb      	ldrb	r3, [r7, #3]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	212c      	movs	r1, #44	; 0x2c
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	333f      	adds	r3, #63	; 0x3f
 8002f5e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002f62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002f64:	78fb      	ldrb	r3, [r7, #3]
 8002f66:	78ba      	ldrb	r2, [r7, #2]
 8002f68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f6c:	b2d0      	uxtb	r0, r2
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	212c      	movs	r1, #44	; 0x2c
 8002f72:	fb01 f303 	mul.w	r3, r1, r3
 8002f76:	4413      	add	r3, r2
 8002f78:	333a      	adds	r3, #58	; 0x3a
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002f7e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	da09      	bge.n	8002f9a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002f86:	78fb      	ldrb	r3, [r7, #3]
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	212c      	movs	r1, #44	; 0x2c
 8002f8c:	fb01 f303 	mul.w	r3, r1, r3
 8002f90:	4413      	add	r3, r2
 8002f92:	333b      	adds	r3, #59	; 0x3b
 8002f94:	2201      	movs	r2, #1
 8002f96:	701a      	strb	r2, [r3, #0]
 8002f98:	e008      	b.n	8002fac <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002f9a:	78fb      	ldrb	r3, [r7, #3]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	212c      	movs	r1, #44	; 0x2c
 8002fa0:	fb01 f303 	mul.w	r3, r1, r3
 8002fa4:	4413      	add	r3, r2
 8002fa6:	333b      	adds	r3, #59	; 0x3b
 8002fa8:	2200      	movs	r2, #0
 8002faa:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002fac:	78fb      	ldrb	r3, [r7, #3]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	212c      	movs	r1, #44	; 0x2c
 8002fb2:	fb01 f303 	mul.w	r3, r1, r3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	333c      	adds	r3, #60	; 0x3c
 8002fba:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002fbe:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	787c      	ldrb	r4, [r7, #1]
 8002fc6:	78ba      	ldrb	r2, [r7, #2]
 8002fc8:	78f9      	ldrb	r1, [r7, #3]
 8002fca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002fcc:	9302      	str	r3, [sp, #8]
 8002fce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fd2:	9301      	str	r3, [sp, #4]
 8002fd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	4623      	mov	r3, r4
 8002fdc:	f004 face 	bl	800757c <USB_HC_Init>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd90      	pop	{r4, r7, pc}

08002ff6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b084      	sub	sp, #16
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	460b      	mov	r3, r1
 8003000:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_HCD_HC_Halt+0x1e>
 8003010:	2302      	movs	r3, #2
 8003012:	e00f      	b.n	8003034 <HAL_HCD_HC_Halt+0x3e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	78fa      	ldrb	r2, [r7, #3]
 8003022:	4611      	mov	r1, r2
 8003024:	4618      	mov	r0, r3
 8003026:	f004 fd1e 	bl	8007a66 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003032:	7bfb      	ldrb	r3, [r7, #15]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	4608      	mov	r0, r1
 8003046:	4611      	mov	r1, r2
 8003048:	461a      	mov	r2, r3
 800304a:	4603      	mov	r3, r0
 800304c:	70fb      	strb	r3, [r7, #3]
 800304e:	460b      	mov	r3, r1
 8003050:	70bb      	strb	r3, [r7, #2]
 8003052:	4613      	mov	r3, r2
 8003054:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003056:	78fb      	ldrb	r3, [r7, #3]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	212c      	movs	r1, #44	; 0x2c
 800305c:	fb01 f303 	mul.w	r3, r1, r3
 8003060:	4413      	add	r3, r2
 8003062:	333b      	adds	r3, #59	; 0x3b
 8003064:	78ba      	ldrb	r2, [r7, #2]
 8003066:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003068:	78fb      	ldrb	r3, [r7, #3]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	212c      	movs	r1, #44	; 0x2c
 800306e:	fb01 f303 	mul.w	r3, r1, r3
 8003072:	4413      	add	r3, r2
 8003074:	333f      	adds	r3, #63	; 0x3f
 8003076:	787a      	ldrb	r2, [r7, #1]
 8003078:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800307a:	7c3b      	ldrb	r3, [r7, #16]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d112      	bne.n	80030a6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003080:	78fb      	ldrb	r3, [r7, #3]
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	212c      	movs	r1, #44	; 0x2c
 8003086:	fb01 f303 	mul.w	r3, r1, r3
 800308a:	4413      	add	r3, r2
 800308c:	3342      	adds	r3, #66	; 0x42
 800308e:	2203      	movs	r2, #3
 8003090:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003092:	78fb      	ldrb	r3, [r7, #3]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	212c      	movs	r1, #44	; 0x2c
 8003098:	fb01 f303 	mul.w	r3, r1, r3
 800309c:	4413      	add	r3, r2
 800309e:	333d      	adds	r3, #61	; 0x3d
 80030a0:	7f3a      	ldrb	r2, [r7, #28]
 80030a2:	701a      	strb	r2, [r3, #0]
 80030a4:	e008      	b.n	80030b8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030a6:	78fb      	ldrb	r3, [r7, #3]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	212c      	movs	r1, #44	; 0x2c
 80030ac:	fb01 f303 	mul.w	r3, r1, r3
 80030b0:	4413      	add	r3, r2
 80030b2:	3342      	adds	r3, #66	; 0x42
 80030b4:	2202      	movs	r2, #2
 80030b6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80030b8:	787b      	ldrb	r3, [r7, #1]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	f200 80c6 	bhi.w	800324c <HAL_HCD_HC_SubmitRequest+0x210>
 80030c0:	a201      	add	r2, pc, #4	; (adr r2, 80030c8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80030c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c6:	bf00      	nop
 80030c8:	080030d9 	.word	0x080030d9
 80030cc:	08003239 	.word	0x08003239
 80030d0:	0800313d 	.word	0x0800313d
 80030d4:	080031bb 	.word	0x080031bb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80030d8:	7c3b      	ldrb	r3, [r7, #16]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	f040 80b8 	bne.w	8003250 <HAL_HCD_HC_SubmitRequest+0x214>
 80030e0:	78bb      	ldrb	r3, [r7, #2]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f040 80b4 	bne.w	8003250 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80030e8:	8b3b      	ldrh	r3, [r7, #24]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d108      	bne.n	8003100 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80030ee:	78fb      	ldrb	r3, [r7, #3]
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	212c      	movs	r1, #44	; 0x2c
 80030f4:	fb01 f303 	mul.w	r3, r1, r3
 80030f8:	4413      	add	r3, r2
 80030fa:	3355      	adds	r3, #85	; 0x55
 80030fc:	2201      	movs	r2, #1
 80030fe:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	212c      	movs	r1, #44	; 0x2c
 8003106:	fb01 f303 	mul.w	r3, r1, r3
 800310a:	4413      	add	r3, r2
 800310c:	3355      	adds	r3, #85	; 0x55
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d109      	bne.n	8003128 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003114:	78fb      	ldrb	r3, [r7, #3]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	212c      	movs	r1, #44	; 0x2c
 800311a:	fb01 f303 	mul.w	r3, r1, r3
 800311e:	4413      	add	r3, r2
 8003120:	3342      	adds	r3, #66	; 0x42
 8003122:	2200      	movs	r2, #0
 8003124:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003126:	e093      	b.n	8003250 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003128:	78fb      	ldrb	r3, [r7, #3]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	212c      	movs	r1, #44	; 0x2c
 800312e:	fb01 f303 	mul.w	r3, r1, r3
 8003132:	4413      	add	r3, r2
 8003134:	3342      	adds	r3, #66	; 0x42
 8003136:	2202      	movs	r2, #2
 8003138:	701a      	strb	r2, [r3, #0]
      break;
 800313a:	e089      	b.n	8003250 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800313c:	78bb      	ldrb	r3, [r7, #2]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d11d      	bne.n	800317e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003142:	78fb      	ldrb	r3, [r7, #3]
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	212c      	movs	r1, #44	; 0x2c
 8003148:	fb01 f303 	mul.w	r3, r1, r3
 800314c:	4413      	add	r3, r2
 800314e:	3355      	adds	r3, #85	; 0x55
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003156:	78fb      	ldrb	r3, [r7, #3]
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	212c      	movs	r1, #44	; 0x2c
 800315c:	fb01 f303 	mul.w	r3, r1, r3
 8003160:	4413      	add	r3, r2
 8003162:	3342      	adds	r3, #66	; 0x42
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003168:	e073      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	212c      	movs	r1, #44	; 0x2c
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	4413      	add	r3, r2
 8003176:	3342      	adds	r3, #66	; 0x42
 8003178:	2202      	movs	r2, #2
 800317a:	701a      	strb	r2, [r3, #0]
      break;
 800317c:	e069      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800317e:	78fb      	ldrb	r3, [r7, #3]
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	212c      	movs	r1, #44	; 0x2c
 8003184:	fb01 f303 	mul.w	r3, r1, r3
 8003188:	4413      	add	r3, r2
 800318a:	3354      	adds	r3, #84	; 0x54
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d109      	bne.n	80031a6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003192:	78fb      	ldrb	r3, [r7, #3]
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	212c      	movs	r1, #44	; 0x2c
 8003198:	fb01 f303 	mul.w	r3, r1, r3
 800319c:	4413      	add	r3, r2
 800319e:	3342      	adds	r3, #66	; 0x42
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
      break;
 80031a4:	e055      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031a6:	78fb      	ldrb	r3, [r7, #3]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	212c      	movs	r1, #44	; 0x2c
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	4413      	add	r3, r2
 80031b2:	3342      	adds	r3, #66	; 0x42
 80031b4:	2202      	movs	r2, #2
 80031b6:	701a      	strb	r2, [r3, #0]
      break;
 80031b8:	e04b      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80031ba:	78bb      	ldrb	r3, [r7, #2]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d11d      	bne.n	80031fc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	212c      	movs	r1, #44	; 0x2c
 80031c6:	fb01 f303 	mul.w	r3, r1, r3
 80031ca:	4413      	add	r3, r2
 80031cc:	3355      	adds	r3, #85	; 0x55
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d109      	bne.n	80031e8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	212c      	movs	r1, #44	; 0x2c
 80031da:	fb01 f303 	mul.w	r3, r1, r3
 80031de:	4413      	add	r3, r2
 80031e0:	3342      	adds	r3, #66	; 0x42
 80031e2:	2200      	movs	r2, #0
 80031e4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80031e6:	e034      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	212c      	movs	r1, #44	; 0x2c
 80031ee:	fb01 f303 	mul.w	r3, r1, r3
 80031f2:	4413      	add	r3, r2
 80031f4:	3342      	adds	r3, #66	; 0x42
 80031f6:	2202      	movs	r2, #2
 80031f8:	701a      	strb	r2, [r3, #0]
      break;
 80031fa:	e02a      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80031fc:	78fb      	ldrb	r3, [r7, #3]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	212c      	movs	r1, #44	; 0x2c
 8003202:	fb01 f303 	mul.w	r3, r1, r3
 8003206:	4413      	add	r3, r2
 8003208:	3354      	adds	r3, #84	; 0x54
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d109      	bne.n	8003224 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003210:	78fb      	ldrb	r3, [r7, #3]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	212c      	movs	r1, #44	; 0x2c
 8003216:	fb01 f303 	mul.w	r3, r1, r3
 800321a:	4413      	add	r3, r2
 800321c:	3342      	adds	r3, #66	; 0x42
 800321e:	2200      	movs	r2, #0
 8003220:	701a      	strb	r2, [r3, #0]
      break;
 8003222:	e016      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003224:	78fb      	ldrb	r3, [r7, #3]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	212c      	movs	r1, #44	; 0x2c
 800322a:	fb01 f303 	mul.w	r3, r1, r3
 800322e:	4413      	add	r3, r2
 8003230:	3342      	adds	r3, #66	; 0x42
 8003232:	2202      	movs	r2, #2
 8003234:	701a      	strb	r2, [r3, #0]
      break;
 8003236:	e00c      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	212c      	movs	r1, #44	; 0x2c
 800323e:	fb01 f303 	mul.w	r3, r1, r3
 8003242:	4413      	add	r3, r2
 8003244:	3342      	adds	r3, #66	; 0x42
 8003246:	2200      	movs	r2, #0
 8003248:	701a      	strb	r2, [r3, #0]
      break;
 800324a:	e002      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800324c:	bf00      	nop
 800324e:	e000      	b.n	8003252 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003250:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003252:	78fb      	ldrb	r3, [r7, #3]
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	212c      	movs	r1, #44	; 0x2c
 8003258:	fb01 f303 	mul.w	r3, r1, r3
 800325c:	4413      	add	r3, r2
 800325e:	3344      	adds	r3, #68	; 0x44
 8003260:	697a      	ldr	r2, [r7, #20]
 8003262:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003264:	78fb      	ldrb	r3, [r7, #3]
 8003266:	8b3a      	ldrh	r2, [r7, #24]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	202c      	movs	r0, #44	; 0x2c
 800326c:	fb00 f303 	mul.w	r3, r0, r3
 8003270:	440b      	add	r3, r1
 8003272:	334c      	adds	r3, #76	; 0x4c
 8003274:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003276:	78fb      	ldrb	r3, [r7, #3]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	212c      	movs	r1, #44	; 0x2c
 800327c:	fb01 f303 	mul.w	r3, r1, r3
 8003280:	4413      	add	r3, r2
 8003282:	3360      	adds	r3, #96	; 0x60
 8003284:	2200      	movs	r2, #0
 8003286:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003288:	78fb      	ldrb	r3, [r7, #3]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	212c      	movs	r1, #44	; 0x2c
 800328e:	fb01 f303 	mul.w	r3, r1, r3
 8003292:	4413      	add	r3, r2
 8003294:	3350      	adds	r3, #80	; 0x50
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800329a:	78fb      	ldrb	r3, [r7, #3]
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	212c      	movs	r1, #44	; 0x2c
 80032a0:	fb01 f303 	mul.w	r3, r1, r3
 80032a4:	4413      	add	r3, r2
 80032a6:	3339      	adds	r3, #57	; 0x39
 80032a8:	78fa      	ldrb	r2, [r7, #3]
 80032aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	212c      	movs	r1, #44	; 0x2c
 80032b2:	fb01 f303 	mul.w	r3, r1, r3
 80032b6:	4413      	add	r3, r2
 80032b8:	3361      	adds	r3, #97	; 0x61
 80032ba:	2200      	movs	r2, #0
 80032bc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6818      	ldr	r0, [r3, #0]
 80032c2:	78fb      	ldrb	r3, [r7, #3]
 80032c4:	222c      	movs	r2, #44	; 0x2c
 80032c6:	fb02 f303 	mul.w	r3, r2, r3
 80032ca:	3338      	adds	r3, #56	; 0x38
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	18d1      	adds	r1, r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	461a      	mov	r2, r3
 80032d8:	f004 fa72 	bl	80077c0 <USB_HC_StartXfer>
 80032dc:	4603      	mov	r3, r0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop

080032e8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f003 ff73 	bl	80071ea <USB_GetMode>
 8003304:	4603      	mov	r3, r0
 8003306:	2b01      	cmp	r3, #1
 8003308:	f040 80f6 	bne.w	80034f8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4618      	mov	r0, r3
 8003312:	f003 ff57 	bl	80071c4 <USB_ReadInterrupts>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80ec 	beq.w	80034f6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4618      	mov	r0, r3
 8003324:	f003 ff4e 	bl	80071c4 <USB_ReadInterrupts>
 8003328:	4603      	mov	r3, r0
 800332a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800332e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003332:	d104      	bne.n	800333e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800333c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f003 ff3e 	bl	80071c4 <USB_ReadInterrupts>
 8003348:	4603      	mov	r3, r0
 800334a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800334e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003352:	d104      	bne.n	800335e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800335c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f003 ff2e 	bl	80071c4 <USB_ReadInterrupts>
 8003368:	4603      	mov	r3, r0
 800336a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800336e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003372:	d104      	bne.n	800337e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800337c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f003 ff1e 	bl	80071c4 <USB_ReadInterrupts>
 8003388:	4603      	mov	r3, r0
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b02      	cmp	r3, #2
 8003390:	d103      	bne.n	800339a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2202      	movs	r2, #2
 8003398:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f003 ff10 	bl	80071c4 <USB_ReadInterrupts>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033ae:	d11c      	bne.n	80033ea <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80033b8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10f      	bne.n	80033ea <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80033ca:	2110      	movs	r1, #16
 80033cc:	6938      	ldr	r0, [r7, #16]
 80033ce:	f003 fdff 	bl	8006fd0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80033d2:	6938      	ldr	r0, [r7, #16]
 80033d4:	f003 fe30 	bl	8007038 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2101      	movs	r1, #1
 80033de:	4618      	mov	r0, r3
 80033e0:	f004 f806 	bl	80073f0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f006 fdd3 	bl	8009f90 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f003 fee8 	bl	80071c4 <USB_ReadInterrupts>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033fe:	d102      	bne.n	8003406 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f001 f89e 	bl	8004542 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f003 feda 	bl	80071c4 <USB_ReadInterrupts>
 8003410:	4603      	mov	r3, r0
 8003412:	f003 0308 	and.w	r3, r3, #8
 8003416:	2b08      	cmp	r3, #8
 8003418:	d106      	bne.n	8003428 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f006 fd9c 	bl	8009f58 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2208      	movs	r2, #8
 8003426:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f003 fec9 	bl	80071c4 <USB_ReadInterrupts>
 8003432:	4603      	mov	r3, r0
 8003434:	f003 0310 	and.w	r3, r3, #16
 8003438:	2b10      	cmp	r3, #16
 800343a:	d101      	bne.n	8003440 <HAL_HCD_IRQHandler+0x158>
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <HAL_HCD_IRQHandler+0x15a>
 8003440:	2300      	movs	r3, #0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d012      	beq.n	800346c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	699a      	ldr	r2, [r3, #24]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0210 	bic.w	r2, r2, #16
 8003454:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 ffa1 	bl	800439e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699a      	ldr	r2, [r3, #24]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0210 	orr.w	r2, r2, #16
 800346a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f003 fea7 	bl	80071c4 <USB_ReadInterrupts>
 8003476:	4603      	mov	r3, r0
 8003478:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003480:	d13a      	bne.n	80034f8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4618      	mov	r0, r3
 8003488:	f004 fadc 	bl	8007a44 <USB_HC_ReadInterrupt>
 800348c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	e025      	b.n	80034e0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	fa22 f303 	lsr.w	r3, r2, r3
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d018      	beq.n	80034da <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	015a      	lsls	r2, r3, #5
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4413      	add	r3, r2
 80034b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034be:	d106      	bne.n	80034ce <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	4619      	mov	r1, r3
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f8ab 	bl	8003622 <HCD_HC_IN_IRQHandler>
 80034cc:	e005      	b.n	80034da <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	4619      	mov	r1, r3
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 fbf9 	bl	8003ccc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	3301      	adds	r3, #1
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d3d4      	bcc.n	8003494 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034f2:	615a      	str	r2, [r3, #20]
 80034f4:	e000      	b.n	80034f8 <HAL_HCD_IRQHandler+0x210>
      return;
 80034f6:	bf00      	nop
    }
  }
}
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b082      	sub	sp, #8
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800350c:	2b01      	cmp	r3, #1
 800350e:	d101      	bne.n	8003514 <HAL_HCD_Start+0x16>
 8003510:	2302      	movs	r3, #2
 8003512:	e013      	b.n	800353c <HAL_HCD_Start+0x3e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2101      	movs	r1, #1
 8003522:	4618      	mov	r0, r3
 8003524:	f003 ffc8 	bl	80074b8 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4618      	mov	r0, r3
 800352e:	f003 fce0 	bl	8006ef2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3708      	adds	r7, #8
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003552:	2b01      	cmp	r3, #1
 8003554:	d101      	bne.n	800355a <HAL_HCD_Stop+0x16>
 8003556:	2302      	movs	r3, #2
 8003558:	e00d      	b.n	8003576 <HAL_HCD_Stop+0x32>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f004 fbb6 	bl	8007cd8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f003 ff6a 	bl	8007464 <USB_ResetPort>
 8003590:	4603      	mov	r3, r0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80035a6:	78fb      	ldrb	r3, [r7, #3]
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	212c      	movs	r1, #44	; 0x2c
 80035ac:	fb01 f303 	mul.w	r3, r1, r3
 80035b0:	4413      	add	r3, r2
 80035b2:	3360      	adds	r3, #96	; 0x60
 80035b4:	781b      	ldrb	r3, [r3, #0]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
 80035ca:	460b      	mov	r3, r1
 80035cc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	212c      	movs	r1, #44	; 0x2c
 80035d4:	fb01 f303 	mul.w	r3, r1, r3
 80035d8:	4413      	add	r3, r2
 80035da:	3350      	adds	r3, #80	; 0x50
 80035dc:	681b      	ldr	r3, [r3, #0]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f003 ffae 	bl	8007558 <USB_GetCurrentFrame>
 80035fc:	4603      	mov	r3, r0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b082      	sub	sp, #8
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f003 ff89 	bl	800752a <USB_GetHostSpeed>
 8003618:	4603      	mov	r3, r0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b086      	sub	sp, #24
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	460b      	mov	r3, r1
 800362c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003638:	78fb      	ldrb	r3, [r7, #3]
 800363a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	015a      	lsls	r2, r3, #5
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	4413      	add	r3, r2
 8003644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0304 	and.w	r3, r3, #4
 800364e:	2b04      	cmp	r3, #4
 8003650:	d11a      	bne.n	8003688 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4413      	add	r3, r2
 800365a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800365e:	461a      	mov	r2, r3
 8003660:	2304      	movs	r3, #4
 8003662:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	212c      	movs	r1, #44	; 0x2c
 800366a:	fb01 f303 	mul.w	r3, r1, r3
 800366e:	4413      	add	r3, r2
 8003670:	3361      	adds	r3, #97	; 0x61
 8003672:	2206      	movs	r2, #6
 8003674:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	4611      	mov	r1, r2
 8003680:	4618      	mov	r0, r3
 8003682:	f004 f9f0 	bl	8007a66 <USB_HC_Halt>
 8003686:	e0af      	b.n	80037e8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	015a      	lsls	r2, r3, #5
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	4413      	add	r3, r2
 8003690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800369a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800369e:	d11b      	bne.n	80036d8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ac:	461a      	mov	r2, r3
 80036ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	212c      	movs	r1, #44	; 0x2c
 80036ba:	fb01 f303 	mul.w	r3, r1, r3
 80036be:	4413      	add	r3, r2
 80036c0:	3361      	adds	r3, #97	; 0x61
 80036c2:	2207      	movs	r2, #7
 80036c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	4611      	mov	r1, r2
 80036d0:	4618      	mov	r0, r3
 80036d2:	f004 f9c8 	bl	8007a66 <USB_HC_Halt>
 80036d6:	e087      	b.n	80037e8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	015a      	lsls	r2, r3, #5
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4413      	add	r3, r2
 80036e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 0320 	and.w	r3, r3, #32
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	d109      	bne.n	8003702 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	015a      	lsls	r2, r3, #5
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	4413      	add	r3, r2
 80036f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036fa:	461a      	mov	r2, r3
 80036fc:	2320      	movs	r3, #32
 80036fe:	6093      	str	r3, [r2, #8]
 8003700:	e072      	b.n	80037e8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	015a      	lsls	r2, r3, #5
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4413      	add	r3, r2
 800370a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0308 	and.w	r3, r3, #8
 8003714:	2b08      	cmp	r3, #8
 8003716:	d11a      	bne.n	800374e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	015a      	lsls	r2, r3, #5
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4413      	add	r3, r2
 8003720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003724:	461a      	mov	r2, r3
 8003726:	2308      	movs	r3, #8
 8003728:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	212c      	movs	r1, #44	; 0x2c
 8003730:	fb01 f303 	mul.w	r3, r1, r3
 8003734:	4413      	add	r3, r2
 8003736:	3361      	adds	r3, #97	; 0x61
 8003738:	2205      	movs	r2, #5
 800373a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	4611      	mov	r1, r2
 8003746:	4618      	mov	r0, r3
 8003748:	f004 f98d 	bl	8007a66 <USB_HC_Halt>
 800374c:	e04c      	b.n	80037e8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	015a      	lsls	r2, r3, #5
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4413      	add	r3, r2
 8003756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003760:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003764:	d11b      	bne.n	800379e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	015a      	lsls	r2, r3, #5
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4413      	add	r3, r2
 800376e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003772:	461a      	mov	r2, r3
 8003774:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003778:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	212c      	movs	r1, #44	; 0x2c
 8003780:	fb01 f303 	mul.w	r3, r1, r3
 8003784:	4413      	add	r3, r2
 8003786:	3361      	adds	r3, #97	; 0x61
 8003788:	2208      	movs	r2, #8
 800378a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	4611      	mov	r1, r2
 8003796:	4618      	mov	r0, r3
 8003798:	f004 f965 	bl	8007a66 <USB_HC_Halt>
 800379c:	e024      	b.n	80037e8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	015a      	lsls	r2, r3, #5
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	4413      	add	r3, r2
 80037a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b0:	2b80      	cmp	r3, #128	; 0x80
 80037b2:	d119      	bne.n	80037e8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	015a      	lsls	r2, r3, #5
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	4413      	add	r3, r2
 80037bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037c0:	461a      	mov	r2, r3
 80037c2:	2380      	movs	r3, #128	; 0x80
 80037c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	212c      	movs	r1, #44	; 0x2c
 80037cc:	fb01 f303 	mul.w	r3, r1, r3
 80037d0:	4413      	add	r3, r2
 80037d2:	3361      	adds	r3, #97	; 0x61
 80037d4:	2206      	movs	r2, #6
 80037d6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	4611      	mov	r1, r2
 80037e2:	4618      	mov	r0, r3
 80037e4:	f004 f93f 	bl	8007a66 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	015a      	lsls	r2, r3, #5
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	4413      	add	r3, r2
 80037f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037fe:	d112      	bne.n	8003826 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	b2d2      	uxtb	r2, r2
 8003808:	4611      	mov	r1, r2
 800380a:	4618      	mov	r0, r3
 800380c:	f004 f92b 	bl	8007a66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	4413      	add	r3, r2
 8003818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800381c:	461a      	mov	r2, r3
 800381e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003822:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003824:	e24e      	b.n	8003cc4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	015a      	lsls	r2, r3, #5
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	4413      	add	r3, r2
 800382e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b01      	cmp	r3, #1
 800383a:	f040 80df 	bne.w	80039fc <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d019      	beq.n	800387a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	212c      	movs	r1, #44	; 0x2c
 800384c:	fb01 f303 	mul.w	r3, r1, r3
 8003850:	4413      	add	r3, r2
 8003852:	3348      	adds	r3, #72	; 0x48
 8003854:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	0159      	lsls	r1, r3, #5
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	440b      	add	r3, r1
 800385e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003868:	1ad2      	subs	r2, r2, r3
 800386a:	6879      	ldr	r1, [r7, #4]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	202c      	movs	r0, #44	; 0x2c
 8003870:	fb00 f303 	mul.w	r3, r0, r3
 8003874:	440b      	add	r3, r1
 8003876:	3350      	adds	r3, #80	; 0x50
 8003878:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	212c      	movs	r1, #44	; 0x2c
 8003880:	fb01 f303 	mul.w	r3, r1, r3
 8003884:	4413      	add	r3, r2
 8003886:	3361      	adds	r3, #97	; 0x61
 8003888:	2201      	movs	r2, #1
 800388a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	212c      	movs	r1, #44	; 0x2c
 8003892:	fb01 f303 	mul.w	r3, r1, r3
 8003896:	4413      	add	r3, r2
 8003898:	335c      	adds	r3, #92	; 0x5c
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	015a      	lsls	r2, r3, #5
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038aa:	461a      	mov	r2, r3
 80038ac:	2301      	movs	r3, #1
 80038ae:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	212c      	movs	r1, #44	; 0x2c
 80038b6:	fb01 f303 	mul.w	r3, r1, r3
 80038ba:	4413      	add	r3, r2
 80038bc:	333f      	adds	r3, #63	; 0x3f
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d009      	beq.n	80038d8 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	212c      	movs	r1, #44	; 0x2c
 80038ca:	fb01 f303 	mul.w	r3, r1, r3
 80038ce:	4413      	add	r3, r2
 80038d0:	333f      	adds	r3, #63	; 0x3f
 80038d2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d111      	bne.n	80038fc <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	4611      	mov	r1, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f004 f8bf 	bl	8007a66 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	015a      	lsls	r2, r3, #5
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038f4:	461a      	mov	r2, r3
 80038f6:	2310      	movs	r3, #16
 80038f8:	6093      	str	r3, [r2, #8]
 80038fa:	e03a      	b.n	8003972 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	212c      	movs	r1, #44	; 0x2c
 8003902:	fb01 f303 	mul.w	r3, r1, r3
 8003906:	4413      	add	r3, r2
 8003908:	333f      	adds	r3, #63	; 0x3f
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b03      	cmp	r3, #3
 800390e:	d009      	beq.n	8003924 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	212c      	movs	r1, #44	; 0x2c
 8003916:	fb01 f303 	mul.w	r3, r1, r3
 800391a:	4413      	add	r3, r2
 800391c:	333f      	adds	r3, #63	; 0x3f
 800391e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003920:	2b01      	cmp	r3, #1
 8003922:	d126      	bne.n	8003972 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	015a      	lsls	r2, r3, #5
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	4413      	add	r3, r2
 800392c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	0151      	lsls	r1, r2, #5
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	440a      	add	r2, r1
 800393a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800393e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003942:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	212c      	movs	r1, #44	; 0x2c
 800394a:	fb01 f303 	mul.w	r3, r1, r3
 800394e:	4413      	add	r3, r2
 8003950:	3360      	adds	r3, #96	; 0x60
 8003952:	2201      	movs	r2, #1
 8003954:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	b2d9      	uxtb	r1, r3
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	202c      	movs	r0, #44	; 0x2c
 8003960:	fb00 f303 	mul.w	r3, r0, r3
 8003964:	4413      	add	r3, r2
 8003966:	3360      	adds	r3, #96	; 0x60
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	461a      	mov	r2, r3
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f006 fb1d 	bl	8009fac <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d12b      	bne.n	80039d2 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	212c      	movs	r1, #44	; 0x2c
 8003980:	fb01 f303 	mul.w	r3, r1, r3
 8003984:	4413      	add	r3, r2
 8003986:	3348      	adds	r3, #72	; 0x48
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	202c      	movs	r0, #44	; 0x2c
 8003990:	fb00 f202 	mul.w	r2, r0, r2
 8003994:	440a      	add	r2, r1
 8003996:	3240      	adds	r2, #64	; 0x40
 8003998:	8812      	ldrh	r2, [r2, #0]
 800399a:	fbb3 f3f2 	udiv	r3, r3, r2
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 818e 	beq.w	8003cc4 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	212c      	movs	r1, #44	; 0x2c
 80039ae:	fb01 f303 	mul.w	r3, r1, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	3354      	adds	r3, #84	; 0x54
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	f083 0301 	eor.w	r3, r3, #1
 80039bc:	b2d8      	uxtb	r0, r3
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	212c      	movs	r1, #44	; 0x2c
 80039c4:	fb01 f303 	mul.w	r3, r1, r3
 80039c8:	4413      	add	r3, r2
 80039ca:	3354      	adds	r3, #84	; 0x54
 80039cc:	4602      	mov	r2, r0
 80039ce:	701a      	strb	r2, [r3, #0]
}
 80039d0:	e178      	b.n	8003cc4 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	212c      	movs	r1, #44	; 0x2c
 80039d8:	fb01 f303 	mul.w	r3, r1, r3
 80039dc:	4413      	add	r3, r2
 80039de:	3354      	adds	r3, #84	; 0x54
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	f083 0301 	eor.w	r3, r3, #1
 80039e6:	b2d8      	uxtb	r0, r3
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	212c      	movs	r1, #44	; 0x2c
 80039ee:	fb01 f303 	mul.w	r3, r1, r3
 80039f2:	4413      	add	r3, r2
 80039f4:	3354      	adds	r3, #84	; 0x54
 80039f6:	4602      	mov	r2, r0
 80039f8:	701a      	strb	r2, [r3, #0]
}
 80039fa:	e163      	b.n	8003cc4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	015a      	lsls	r2, r3, #5
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	4413      	add	r3, r2
 8003a04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	f040 80f6 	bne.w	8003c00 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	212c      	movs	r1, #44	; 0x2c
 8003a1a:	fb01 f303 	mul.w	r3, r1, r3
 8003a1e:	4413      	add	r3, r2
 8003a20:	3361      	adds	r3, #97	; 0x61
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d109      	bne.n	8003a3c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	212c      	movs	r1, #44	; 0x2c
 8003a2e:	fb01 f303 	mul.w	r3, r1, r3
 8003a32:	4413      	add	r3, r2
 8003a34:	3360      	adds	r3, #96	; 0x60
 8003a36:	2201      	movs	r2, #1
 8003a38:	701a      	strb	r2, [r3, #0]
 8003a3a:	e0c9      	b.n	8003bd0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	212c      	movs	r1, #44	; 0x2c
 8003a42:	fb01 f303 	mul.w	r3, r1, r3
 8003a46:	4413      	add	r3, r2
 8003a48:	3361      	adds	r3, #97	; 0x61
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b05      	cmp	r3, #5
 8003a4e:	d109      	bne.n	8003a64 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	212c      	movs	r1, #44	; 0x2c
 8003a56:	fb01 f303 	mul.w	r3, r1, r3
 8003a5a:	4413      	add	r3, r2
 8003a5c:	3360      	adds	r3, #96	; 0x60
 8003a5e:	2205      	movs	r2, #5
 8003a60:	701a      	strb	r2, [r3, #0]
 8003a62:	e0b5      	b.n	8003bd0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	212c      	movs	r1, #44	; 0x2c
 8003a6a:	fb01 f303 	mul.w	r3, r1, r3
 8003a6e:	4413      	add	r3, r2
 8003a70:	3361      	adds	r3, #97	; 0x61
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b06      	cmp	r3, #6
 8003a76:	d009      	beq.n	8003a8c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	212c      	movs	r1, #44	; 0x2c
 8003a7e:	fb01 f303 	mul.w	r3, r1, r3
 8003a82:	4413      	add	r3, r2
 8003a84:	3361      	adds	r3, #97	; 0x61
 8003a86:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d150      	bne.n	8003b2e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	212c      	movs	r1, #44	; 0x2c
 8003a92:	fb01 f303 	mul.w	r3, r1, r3
 8003a96:	4413      	add	r3, r2
 8003a98:	335c      	adds	r3, #92	; 0x5c
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	1c5a      	adds	r2, r3, #1
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	202c      	movs	r0, #44	; 0x2c
 8003aa4:	fb00 f303 	mul.w	r3, r0, r3
 8003aa8:	440b      	add	r3, r1
 8003aaa:	335c      	adds	r3, #92	; 0x5c
 8003aac:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	212c      	movs	r1, #44	; 0x2c
 8003ab4:	fb01 f303 	mul.w	r3, r1, r3
 8003ab8:	4413      	add	r3, r2
 8003aba:	335c      	adds	r3, #92	; 0x5c
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d912      	bls.n	8003ae8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	212c      	movs	r1, #44	; 0x2c
 8003ac8:	fb01 f303 	mul.w	r3, r1, r3
 8003acc:	4413      	add	r3, r2
 8003ace:	335c      	adds	r3, #92	; 0x5c
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	212c      	movs	r1, #44	; 0x2c
 8003ada:	fb01 f303 	mul.w	r3, r1, r3
 8003ade:	4413      	add	r3, r2
 8003ae0:	3360      	adds	r3, #96	; 0x60
 8003ae2:	2204      	movs	r2, #4
 8003ae4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003ae6:	e073      	b.n	8003bd0 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	212c      	movs	r1, #44	; 0x2c
 8003aee:	fb01 f303 	mul.w	r3, r1, r3
 8003af2:	4413      	add	r3, r2
 8003af4:	3360      	adds	r3, #96	; 0x60
 8003af6:	2202      	movs	r2, #2
 8003af8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	015a      	lsls	r2, r3, #5
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	4413      	add	r3, r2
 8003b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b10:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b18:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	015a      	lsls	r2, r3, #5
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	4413      	add	r3, r2
 8003b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b26:	461a      	mov	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003b2c:	e050      	b.n	8003bd0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	212c      	movs	r1, #44	; 0x2c
 8003b34:	fb01 f303 	mul.w	r3, r1, r3
 8003b38:	4413      	add	r3, r2
 8003b3a:	3361      	adds	r3, #97	; 0x61
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d122      	bne.n	8003b88 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	212c      	movs	r1, #44	; 0x2c
 8003b48:	fb01 f303 	mul.w	r3, r1, r3
 8003b4c:	4413      	add	r3, r2
 8003b4e:	3360      	adds	r3, #96	; 0x60
 8003b50:	2202      	movs	r2, #2
 8003b52:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	015a      	lsls	r2, r3, #5
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b6a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b72:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	015a      	lsls	r2, r3, #5
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b80:	461a      	mov	r2, r3
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e023      	b.n	8003bd0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	212c      	movs	r1, #44	; 0x2c
 8003b8e:	fb01 f303 	mul.w	r3, r1, r3
 8003b92:	4413      	add	r3, r2
 8003b94:	3361      	adds	r3, #97	; 0x61
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b07      	cmp	r3, #7
 8003b9a:	d119      	bne.n	8003bd0 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	212c      	movs	r1, #44	; 0x2c
 8003ba2:	fb01 f303 	mul.w	r3, r1, r3
 8003ba6:	4413      	add	r3, r2
 8003ba8:	335c      	adds	r3, #92	; 0x5c
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	6879      	ldr	r1, [r7, #4]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	202c      	movs	r0, #44	; 0x2c
 8003bb4:	fb00 f303 	mul.w	r3, r0, r3
 8003bb8:	440b      	add	r3, r1
 8003bba:	335c      	adds	r3, #92	; 0x5c
 8003bbc:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	212c      	movs	r1, #44	; 0x2c
 8003bc4:	fb01 f303 	mul.w	r3, r1, r3
 8003bc8:	4413      	add	r3, r2
 8003bca:	3360      	adds	r3, #96	; 0x60
 8003bcc:	2204      	movs	r2, #4
 8003bce:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bdc:	461a      	mov	r2, r3
 8003bde:	2302      	movs	r3, #2
 8003be0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	b2d9      	uxtb	r1, r3
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	202c      	movs	r0, #44	; 0x2c
 8003bec:	fb00 f303 	mul.w	r3, r0, r3
 8003bf0:	4413      	add	r3, r2
 8003bf2:	3360      	adds	r3, #96	; 0x60
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f006 f9d7 	bl	8009fac <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003bfe:	e061      	b.n	8003cc4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	015a      	lsls	r2, r3, #5
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	4413      	add	r3, r2
 8003c08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b10      	cmp	r3, #16
 8003c14:	d156      	bne.n	8003cc4 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	212c      	movs	r1, #44	; 0x2c
 8003c1c:	fb01 f303 	mul.w	r3, r1, r3
 8003c20:	4413      	add	r3, r2
 8003c22:	333f      	adds	r3, #63	; 0x3f
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d111      	bne.n	8003c4e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	212c      	movs	r1, #44	; 0x2c
 8003c30:	fb01 f303 	mul.w	r3, r1, r3
 8003c34:	4413      	add	r3, r2
 8003c36:	335c      	adds	r3, #92	; 0x5c
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	b2d2      	uxtb	r2, r2
 8003c44:	4611      	mov	r1, r2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f003 ff0d 	bl	8007a66 <USB_HC_Halt>
 8003c4c:	e031      	b.n	8003cb2 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	212c      	movs	r1, #44	; 0x2c
 8003c54:	fb01 f303 	mul.w	r3, r1, r3
 8003c58:	4413      	add	r3, r2
 8003c5a:	333f      	adds	r3, #63	; 0x3f
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d009      	beq.n	8003c76 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	212c      	movs	r1, #44	; 0x2c
 8003c68:	fb01 f303 	mul.w	r3, r1, r3
 8003c6c:	4413      	add	r3, r2
 8003c6e:	333f      	adds	r3, #63	; 0x3f
 8003c70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d11d      	bne.n	8003cb2 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	212c      	movs	r1, #44	; 0x2c
 8003c7c:	fb01 f303 	mul.w	r3, r1, r3
 8003c80:	4413      	add	r3, r2
 8003c82:	335c      	adds	r3, #92	; 0x5c
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d110      	bne.n	8003cb2 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	212c      	movs	r1, #44	; 0x2c
 8003c96:	fb01 f303 	mul.w	r3, r1, r3
 8003c9a:	4413      	add	r3, r2
 8003c9c:	3361      	adds	r3, #97	; 0x61
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	b2d2      	uxtb	r2, r2
 8003caa:	4611      	mov	r1, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f003 feda 	bl	8007a66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	015a      	lsls	r2, r3, #5
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4413      	add	r3, r2
 8003cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2310      	movs	r3, #16
 8003cc2:	6093      	str	r3, [r2, #8]
}
 8003cc4:	bf00      	nop
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b088      	sub	sp, #32
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003ce2:	78fb      	ldrb	r3, [r7, #3]
 8003ce4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	015a      	lsls	r2, r3, #5
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	4413      	add	r3, r2
 8003cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b04      	cmp	r3, #4
 8003cfa:	d11a      	bne.n	8003d32 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d08:	461a      	mov	r2, r3
 8003d0a:	2304      	movs	r3, #4
 8003d0c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	212c      	movs	r1, #44	; 0x2c
 8003d14:	fb01 f303 	mul.w	r3, r1, r3
 8003d18:	4413      	add	r3, r2
 8003d1a:	3361      	adds	r3, #97	; 0x61
 8003d1c:	2206      	movs	r2, #6
 8003d1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	4611      	mov	r1, r2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f003 fe9b 	bl	8007a66 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003d30:	e331      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	015a      	lsls	r2, r3, #5
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	4413      	add	r3, r2
 8003d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d12e      	bne.n	8003da6 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d54:	461a      	mov	r2, r3
 8003d56:	2320      	movs	r3, #32
 8003d58:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	212c      	movs	r1, #44	; 0x2c
 8003d60:	fb01 f303 	mul.w	r3, r1, r3
 8003d64:	4413      	add	r3, r2
 8003d66:	333d      	adds	r3, #61	; 0x3d
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	f040 8313 	bne.w	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	212c      	movs	r1, #44	; 0x2c
 8003d76:	fb01 f303 	mul.w	r3, r1, r3
 8003d7a:	4413      	add	r3, r2
 8003d7c:	333d      	adds	r3, #61	; 0x3d
 8003d7e:	2200      	movs	r2, #0
 8003d80:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	212c      	movs	r1, #44	; 0x2c
 8003d88:	fb01 f303 	mul.w	r3, r1, r3
 8003d8c:	4413      	add	r3, r2
 8003d8e:	3360      	adds	r3, #96	; 0x60
 8003d90:	2202      	movs	r2, #2
 8003d92:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f003 fe61 	bl	8007a66 <USB_HC_Halt>
}
 8003da4:	e2f7      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	015a      	lsls	r2, r3, #5
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003db8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dbc:	d112      	bne.n	8003de4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	015a      	lsls	r2, r3, #5
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dca:	461a      	mov	r2, r3
 8003dcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dd0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	4611      	mov	r1, r2
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f003 fe42 	bl	8007a66 <USB_HC_Halt>
}
 8003de2:	e2d8      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	015a      	lsls	r2, r3, #5
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	4413      	add	r3, r2
 8003dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d140      	bne.n	8003e7c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	212c      	movs	r1, #44	; 0x2c
 8003e00:	fb01 f303 	mul.w	r3, r1, r3
 8003e04:	4413      	add	r3, r2
 8003e06:	335c      	adds	r3, #92	; 0x5c
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	015a      	lsls	r2, r3, #5
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	4413      	add	r3, r2
 8003e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d111      	bne.n	8003e46 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	212c      	movs	r1, #44	; 0x2c
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	333d      	adds	r3, #61	; 0x3d
 8003e30:	2201      	movs	r2, #1
 8003e32:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	015a      	lsls	r2, r3, #5
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e40:	461a      	mov	r2, r3
 8003e42:	2340      	movs	r3, #64	; 0x40
 8003e44:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e52:	461a      	mov	r2, r3
 8003e54:	2301      	movs	r3, #1
 8003e56:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	212c      	movs	r1, #44	; 0x2c
 8003e5e:	fb01 f303 	mul.w	r3, r1, r3
 8003e62:	4413      	add	r3, r2
 8003e64:	3361      	adds	r3, #97	; 0x61
 8003e66:	2201      	movs	r2, #1
 8003e68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	4611      	mov	r1, r2
 8003e74:	4618      	mov	r0, r3
 8003e76:	f003 fdf6 	bl	8007a66 <USB_HC_Halt>
}
 8003e7a:	e28c      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	015a      	lsls	r2, r3, #5
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	4413      	add	r3, r2
 8003e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8e:	2b40      	cmp	r3, #64	; 0x40
 8003e90:	d12c      	bne.n	8003eec <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	212c      	movs	r1, #44	; 0x2c
 8003e98:	fb01 f303 	mul.w	r3, r1, r3
 8003e9c:	4413      	add	r3, r2
 8003e9e:	3361      	adds	r3, #97	; 0x61
 8003ea0:	2204      	movs	r2, #4
 8003ea2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	212c      	movs	r1, #44	; 0x2c
 8003eaa:	fb01 f303 	mul.w	r3, r1, r3
 8003eae:	4413      	add	r3, r2
 8003eb0:	333d      	adds	r3, #61	; 0x3d
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	212c      	movs	r1, #44	; 0x2c
 8003ebc:	fb01 f303 	mul.w	r3, r1, r3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	335c      	adds	r3, #92	; 0x5c
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	4611      	mov	r1, r2
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f003 fdc7 	bl	8007a66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	015a      	lsls	r2, r3, #5
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	4413      	add	r3, r2
 8003ee0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	2340      	movs	r3, #64	; 0x40
 8003ee8:	6093      	str	r3, [r2, #8]
}
 8003eea:	e254      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	015a      	lsls	r2, r3, #5
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d11a      	bne.n	8003f38 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f0e:	461a      	mov	r2, r3
 8003f10:	2308      	movs	r3, #8
 8003f12:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	212c      	movs	r1, #44	; 0x2c
 8003f1a:	fb01 f303 	mul.w	r3, r1, r3
 8003f1e:	4413      	add	r3, r2
 8003f20:	3361      	adds	r3, #97	; 0x61
 8003f22:	2205      	movs	r2, #5
 8003f24:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f003 fd98 	bl	8007a66 <USB_HC_Halt>
}
 8003f36:	e22e      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	015a      	lsls	r2, r3, #5
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	4413      	add	r3, r2
 8003f40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 0310 	and.w	r3, r3, #16
 8003f4a:	2b10      	cmp	r3, #16
 8003f4c:	d140      	bne.n	8003fd0 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	212c      	movs	r1, #44	; 0x2c
 8003f54:	fb01 f303 	mul.w	r3, r1, r3
 8003f58:	4413      	add	r3, r2
 8003f5a:	335c      	adds	r3, #92	; 0x5c
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	212c      	movs	r1, #44	; 0x2c
 8003f66:	fb01 f303 	mul.w	r3, r1, r3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	3361      	adds	r3, #97	; 0x61
 8003f6e:	2203      	movs	r2, #3
 8003f70:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	212c      	movs	r1, #44	; 0x2c
 8003f78:	fb01 f303 	mul.w	r3, r1, r3
 8003f7c:	4413      	add	r3, r2
 8003f7e:	333d      	adds	r3, #61	; 0x3d
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d112      	bne.n	8003fac <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	212c      	movs	r1, #44	; 0x2c
 8003f8c:	fb01 f303 	mul.w	r3, r1, r3
 8003f90:	4413      	add	r3, r2
 8003f92:	333c      	adds	r3, #60	; 0x3c
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d108      	bne.n	8003fac <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	212c      	movs	r1, #44	; 0x2c
 8003fa0:	fb01 f303 	mul.w	r3, r1, r3
 8003fa4:	4413      	add	r3, r2
 8003fa6:	333d      	adds	r3, #61	; 0x3d
 8003fa8:	2201      	movs	r2, #1
 8003faa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	4611      	mov	r1, r2
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f003 fd55 	bl	8007a66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc8:	461a      	mov	r2, r3
 8003fca:	2310      	movs	r3, #16
 8003fcc:	6093      	str	r3, [r2, #8]
}
 8003fce:	e1e2      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	015a      	lsls	r2, r3, #5
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fe2:	2b80      	cmp	r3, #128	; 0x80
 8003fe4:	d164      	bne.n	80040b0 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d111      	bne.n	8004012 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	212c      	movs	r1, #44	; 0x2c
 8003ff4:	fb01 f303 	mul.w	r3, r1, r3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	3361      	adds	r3, #97	; 0x61
 8003ffc:	2206      	movs	r2, #6
 8003ffe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	4611      	mov	r1, r2
 800400a:	4618      	mov	r0, r3
 800400c:	f003 fd2b 	bl	8007a66 <USB_HC_Halt>
 8004010:	e044      	b.n	800409c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	212c      	movs	r1, #44	; 0x2c
 8004018:	fb01 f303 	mul.w	r3, r1, r3
 800401c:	4413      	add	r3, r2
 800401e:	335c      	adds	r3, #92	; 0x5c
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	1c5a      	adds	r2, r3, #1
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	202c      	movs	r0, #44	; 0x2c
 800402a:	fb00 f303 	mul.w	r3, r0, r3
 800402e:	440b      	add	r3, r1
 8004030:	335c      	adds	r3, #92	; 0x5c
 8004032:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	212c      	movs	r1, #44	; 0x2c
 800403a:	fb01 f303 	mul.w	r3, r1, r3
 800403e:	4413      	add	r3, r2
 8004040:	335c      	adds	r3, #92	; 0x5c
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b02      	cmp	r3, #2
 8004046:	d920      	bls.n	800408a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	212c      	movs	r1, #44	; 0x2c
 800404e:	fb01 f303 	mul.w	r3, r1, r3
 8004052:	4413      	add	r3, r2
 8004054:	335c      	adds	r3, #92	; 0x5c
 8004056:	2200      	movs	r2, #0
 8004058:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	212c      	movs	r1, #44	; 0x2c
 8004060:	fb01 f303 	mul.w	r3, r1, r3
 8004064:	4413      	add	r3, r2
 8004066:	3360      	adds	r3, #96	; 0x60
 8004068:	2204      	movs	r2, #4
 800406a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	b2d9      	uxtb	r1, r3
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	202c      	movs	r0, #44	; 0x2c
 8004076:	fb00 f303 	mul.w	r3, r0, r3
 800407a:	4413      	add	r3, r2
 800407c:	3360      	adds	r3, #96	; 0x60
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f005 ff92 	bl	8009fac <HAL_HCD_HC_NotifyURBChange_Callback>
 8004088:	e008      	b.n	800409c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	212c      	movs	r1, #44	; 0x2c
 8004090:	fb01 f303 	mul.w	r3, r1, r3
 8004094:	4413      	add	r3, r2
 8004096:	3360      	adds	r3, #96	; 0x60
 8004098:	2202      	movs	r2, #2
 800409a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	015a      	lsls	r2, r3, #5
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a8:	461a      	mov	r2, r3
 80040aa:	2380      	movs	r3, #128	; 0x80
 80040ac:	6093      	str	r3, [r2, #8]
}
 80040ae:	e172      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	015a      	lsls	r2, r3, #5
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	4413      	add	r3, r2
 80040b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040c6:	d11b      	bne.n	8004100 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	212c      	movs	r1, #44	; 0x2c
 80040ce:	fb01 f303 	mul.w	r3, r1, r3
 80040d2:	4413      	add	r3, r2
 80040d4:	3361      	adds	r3, #97	; 0x61
 80040d6:	2208      	movs	r2, #8
 80040d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	b2d2      	uxtb	r2, r2
 80040e2:	4611      	mov	r1, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f003 fcbe 	bl	8007a66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f6:	461a      	mov	r2, r3
 80040f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040fc:	6093      	str	r3, [r2, #8]
}
 80040fe:	e14a      	b.n	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	4413      	add	r3, r2
 8004108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b02      	cmp	r3, #2
 8004114:	f040 813f 	bne.w	8004396 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	212c      	movs	r1, #44	; 0x2c
 800411e:	fb01 f303 	mul.w	r3, r1, r3
 8004122:	4413      	add	r3, r2
 8004124:	3361      	adds	r3, #97	; 0x61
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d17d      	bne.n	8004228 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	212c      	movs	r1, #44	; 0x2c
 8004132:	fb01 f303 	mul.w	r3, r1, r3
 8004136:	4413      	add	r3, r2
 8004138:	3360      	adds	r3, #96	; 0x60
 800413a:	2201      	movs	r2, #1
 800413c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	212c      	movs	r1, #44	; 0x2c
 8004144:	fb01 f303 	mul.w	r3, r1, r3
 8004148:	4413      	add	r3, r2
 800414a:	333f      	adds	r3, #63	; 0x3f
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	2b02      	cmp	r3, #2
 8004150:	d00a      	beq.n	8004168 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	212c      	movs	r1, #44	; 0x2c
 8004158:	fb01 f303 	mul.w	r3, r1, r3
 800415c:	4413      	add	r3, r2
 800415e:	333f      	adds	r3, #63	; 0x3f
 8004160:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004162:	2b03      	cmp	r3, #3
 8004164:	f040 8100 	bne.w	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d113      	bne.n	8004198 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	212c      	movs	r1, #44	; 0x2c
 8004176:	fb01 f303 	mul.w	r3, r1, r3
 800417a:	4413      	add	r3, r2
 800417c:	3355      	adds	r3, #85	; 0x55
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	f083 0301 	eor.w	r3, r3, #1
 8004184:	b2d8      	uxtb	r0, r3
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	212c      	movs	r1, #44	; 0x2c
 800418c:	fb01 f303 	mul.w	r3, r1, r3
 8004190:	4413      	add	r3, r2
 8004192:	3355      	adds	r3, #85	; 0x55
 8004194:	4602      	mov	r2, r0
 8004196:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	2b01      	cmp	r3, #1
 800419e:	f040 80e3 	bne.w	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	212c      	movs	r1, #44	; 0x2c
 80041a8:	fb01 f303 	mul.w	r3, r1, r3
 80041ac:	4413      	add	r3, r2
 80041ae:	334c      	adds	r3, #76	; 0x4c
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 80d8 	beq.w	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	212c      	movs	r1, #44	; 0x2c
 80041be:	fb01 f303 	mul.w	r3, r1, r3
 80041c2:	4413      	add	r3, r2
 80041c4:	334c      	adds	r3, #76	; 0x4c
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	202c      	movs	r0, #44	; 0x2c
 80041ce:	fb00 f202 	mul.w	r2, r0, r2
 80041d2:	440a      	add	r2, r1
 80041d4:	3240      	adds	r2, #64	; 0x40
 80041d6:	8812      	ldrh	r2, [r2, #0]
 80041d8:	4413      	add	r3, r2
 80041da:	3b01      	subs	r3, #1
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	202c      	movs	r0, #44	; 0x2c
 80041e2:	fb00 f202 	mul.w	r2, r0, r2
 80041e6:	440a      	add	r2, r1
 80041e8:	3240      	adds	r2, #64	; 0x40
 80041ea:	8812      	ldrh	r2, [r2, #0]
 80041ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f000 80b5 	beq.w	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	212c      	movs	r1, #44	; 0x2c
 8004204:	fb01 f303 	mul.w	r3, r1, r3
 8004208:	4413      	add	r3, r2
 800420a:	3355      	adds	r3, #85	; 0x55
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	f083 0301 	eor.w	r3, r3, #1
 8004212:	b2d8      	uxtb	r0, r3
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	212c      	movs	r1, #44	; 0x2c
 800421a:	fb01 f303 	mul.w	r3, r1, r3
 800421e:	4413      	add	r3, r2
 8004220:	3355      	adds	r3, #85	; 0x55
 8004222:	4602      	mov	r2, r0
 8004224:	701a      	strb	r2, [r3, #0]
 8004226:	e09f      	b.n	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	212c      	movs	r1, #44	; 0x2c
 800422e:	fb01 f303 	mul.w	r3, r1, r3
 8004232:	4413      	add	r3, r2
 8004234:	3361      	adds	r3, #97	; 0x61
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b03      	cmp	r3, #3
 800423a:	d109      	bne.n	8004250 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	212c      	movs	r1, #44	; 0x2c
 8004242:	fb01 f303 	mul.w	r3, r1, r3
 8004246:	4413      	add	r3, r2
 8004248:	3360      	adds	r3, #96	; 0x60
 800424a:	2202      	movs	r2, #2
 800424c:	701a      	strb	r2, [r3, #0]
 800424e:	e08b      	b.n	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	212c      	movs	r1, #44	; 0x2c
 8004256:	fb01 f303 	mul.w	r3, r1, r3
 800425a:	4413      	add	r3, r2
 800425c:	3361      	adds	r3, #97	; 0x61
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	2b04      	cmp	r3, #4
 8004262:	d109      	bne.n	8004278 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	212c      	movs	r1, #44	; 0x2c
 800426a:	fb01 f303 	mul.w	r3, r1, r3
 800426e:	4413      	add	r3, r2
 8004270:	3360      	adds	r3, #96	; 0x60
 8004272:	2202      	movs	r2, #2
 8004274:	701a      	strb	r2, [r3, #0]
 8004276:	e077      	b.n	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	212c      	movs	r1, #44	; 0x2c
 800427e:	fb01 f303 	mul.w	r3, r1, r3
 8004282:	4413      	add	r3, r2
 8004284:	3361      	adds	r3, #97	; 0x61
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	2b05      	cmp	r3, #5
 800428a:	d109      	bne.n	80042a0 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	212c      	movs	r1, #44	; 0x2c
 8004292:	fb01 f303 	mul.w	r3, r1, r3
 8004296:	4413      	add	r3, r2
 8004298:	3360      	adds	r3, #96	; 0x60
 800429a:	2205      	movs	r2, #5
 800429c:	701a      	strb	r2, [r3, #0]
 800429e:	e063      	b.n	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	212c      	movs	r1, #44	; 0x2c
 80042a6:	fb01 f303 	mul.w	r3, r1, r3
 80042aa:	4413      	add	r3, r2
 80042ac:	3361      	adds	r3, #97	; 0x61
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	2b06      	cmp	r3, #6
 80042b2:	d009      	beq.n	80042c8 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	212c      	movs	r1, #44	; 0x2c
 80042ba:	fb01 f303 	mul.w	r3, r1, r3
 80042be:	4413      	add	r3, r2
 80042c0:	3361      	adds	r3, #97	; 0x61
 80042c2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d14f      	bne.n	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	212c      	movs	r1, #44	; 0x2c
 80042ce:	fb01 f303 	mul.w	r3, r1, r3
 80042d2:	4413      	add	r3, r2
 80042d4:	335c      	adds	r3, #92	; 0x5c
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	1c5a      	adds	r2, r3, #1
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	202c      	movs	r0, #44	; 0x2c
 80042e0:	fb00 f303 	mul.w	r3, r0, r3
 80042e4:	440b      	add	r3, r1
 80042e6:	335c      	adds	r3, #92	; 0x5c
 80042e8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	212c      	movs	r1, #44	; 0x2c
 80042f0:	fb01 f303 	mul.w	r3, r1, r3
 80042f4:	4413      	add	r3, r2
 80042f6:	335c      	adds	r3, #92	; 0x5c
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d912      	bls.n	8004324 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	212c      	movs	r1, #44	; 0x2c
 8004304:	fb01 f303 	mul.w	r3, r1, r3
 8004308:	4413      	add	r3, r2
 800430a:	335c      	adds	r3, #92	; 0x5c
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	212c      	movs	r1, #44	; 0x2c
 8004316:	fb01 f303 	mul.w	r3, r1, r3
 800431a:	4413      	add	r3, r2
 800431c:	3360      	adds	r3, #96	; 0x60
 800431e:	2204      	movs	r2, #4
 8004320:	701a      	strb	r2, [r3, #0]
 8004322:	e021      	b.n	8004368 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	212c      	movs	r1, #44	; 0x2c
 800432a:	fb01 f303 	mul.w	r3, r1, r3
 800432e:	4413      	add	r3, r2
 8004330:	3360      	adds	r3, #96	; 0x60
 8004332:	2202      	movs	r2, #2
 8004334:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	4413      	add	r3, r2
 800433e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800434c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004354:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	015a      	lsls	r2, r3, #5
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	4413      	add	r3, r2
 800435e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004362:	461a      	mov	r2, r3
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	015a      	lsls	r2, r3, #5
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	4413      	add	r3, r2
 8004370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004374:	461a      	mov	r2, r3
 8004376:	2302      	movs	r3, #2
 8004378:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	b2d9      	uxtb	r1, r3
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	202c      	movs	r0, #44	; 0x2c
 8004384:	fb00 f303 	mul.w	r3, r0, r3
 8004388:	4413      	add	r3, r2
 800438a:	3360      	adds	r3, #96	; 0x60
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f005 fe0b 	bl	8009fac <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004396:	bf00      	nop
 8004398:	3720      	adds	r7, #32
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b08a      	sub	sp, #40	; 0x28
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	0c5b      	lsrs	r3, r3, #17
 80043c4:	f003 030f 	and.w	r3, r3, #15
 80043c8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043d2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d004      	beq.n	80043e4 <HCD_RXQLVL_IRQHandler+0x46>
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2b05      	cmp	r3, #5
 80043de:	f000 80a9 	beq.w	8004534 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80043e2:	e0aa      	b.n	800453a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 80a6 	beq.w	8004538 <HCD_RXQLVL_IRQHandler+0x19a>
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	212c      	movs	r1, #44	; 0x2c
 80043f2:	fb01 f303 	mul.w	r3, r1, r3
 80043f6:	4413      	add	r3, r2
 80043f8:	3344      	adds	r3, #68	; 0x44
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 809b 	beq.w	8004538 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	212c      	movs	r1, #44	; 0x2c
 8004408:	fb01 f303 	mul.w	r3, r1, r3
 800440c:	4413      	add	r3, r2
 800440e:	3350      	adds	r3, #80	; 0x50
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	441a      	add	r2, r3
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	202c      	movs	r0, #44	; 0x2c
 800441c:	fb00 f303 	mul.w	r3, r0, r3
 8004420:	440b      	add	r3, r1
 8004422:	334c      	adds	r3, #76	; 0x4c
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d87a      	bhi.n	8004520 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6818      	ldr	r0, [r3, #0]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	212c      	movs	r1, #44	; 0x2c
 8004434:	fb01 f303 	mul.w	r3, r1, r3
 8004438:	4413      	add	r3, r2
 800443a:	3344      	adds	r3, #68	; 0x44
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	b292      	uxth	r2, r2
 8004442:	4619      	mov	r1, r3
 8004444:	f002 fe66 	bl	8007114 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	212c      	movs	r1, #44	; 0x2c
 800444e:	fb01 f303 	mul.w	r3, r1, r3
 8004452:	4413      	add	r3, r2
 8004454:	3344      	adds	r3, #68	; 0x44
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	441a      	add	r2, r3
 800445c:	6879      	ldr	r1, [r7, #4]
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	202c      	movs	r0, #44	; 0x2c
 8004462:	fb00 f303 	mul.w	r3, r0, r3
 8004466:	440b      	add	r3, r1
 8004468:	3344      	adds	r3, #68	; 0x44
 800446a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	212c      	movs	r1, #44	; 0x2c
 8004472:	fb01 f303 	mul.w	r3, r1, r3
 8004476:	4413      	add	r3, r2
 8004478:	3350      	adds	r3, #80	; 0x50
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	441a      	add	r2, r3
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	202c      	movs	r0, #44	; 0x2c
 8004486:	fb00 f303 	mul.w	r3, r0, r3
 800448a:	440b      	add	r3, r1
 800448c:	3350      	adds	r3, #80	; 0x50
 800448e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	015a      	lsls	r2, r3, #5
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	4413      	add	r3, r2
 8004498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	0cdb      	lsrs	r3, r3, #19
 80044a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044a4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	212c      	movs	r1, #44	; 0x2c
 80044ac:	fb01 f303 	mul.w	r3, r1, r3
 80044b0:	4413      	add	r3, r2
 80044b2:	3340      	adds	r3, #64	; 0x40
 80044b4:	881b      	ldrh	r3, [r3, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d13c      	bne.n	8004538 <HCD_RXQLVL_IRQHandler+0x19a>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d039      	beq.n	8004538 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044da:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80044e2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	212c      	movs	r1, #44	; 0x2c
 80044fc:	fb01 f303 	mul.w	r3, r1, r3
 8004500:	4413      	add	r3, r2
 8004502:	3354      	adds	r3, #84	; 0x54
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	f083 0301 	eor.w	r3, r3, #1
 800450a:	b2d8      	uxtb	r0, r3
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	212c      	movs	r1, #44	; 0x2c
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	4413      	add	r3, r2
 8004518:	3354      	adds	r3, #84	; 0x54
 800451a:	4602      	mov	r2, r0
 800451c:	701a      	strb	r2, [r3, #0]
      break;
 800451e:	e00b      	b.n	8004538 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	212c      	movs	r1, #44	; 0x2c
 8004526:	fb01 f303 	mul.w	r3, r1, r3
 800452a:	4413      	add	r3, r2
 800452c:	3360      	adds	r3, #96	; 0x60
 800452e:	2204      	movs	r2, #4
 8004530:	701a      	strb	r2, [r3, #0]
      break;
 8004532:	e001      	b.n	8004538 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004534:	bf00      	nop
 8004536:	e000      	b.n	800453a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004538:	bf00      	nop
  }
}
 800453a:	bf00      	nop
 800453c:	3728      	adds	r7, #40	; 0x28
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b086      	sub	sp, #24
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800456e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b02      	cmp	r3, #2
 8004578:	d10b      	bne.n	8004592 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b01      	cmp	r3, #1
 8004582:	d102      	bne.n	800458a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f005 fcf5 	bl	8009f74 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f043 0302 	orr.w	r3, r3, #2
 8004590:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b08      	cmp	r3, #8
 800459a:	d132      	bne.n	8004602 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f043 0308 	orr.w	r3, r3, #8
 80045a2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f003 0304 	and.w	r3, r3, #4
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d126      	bne.n	80045fc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d113      	bne.n	80045de <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80045bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045c0:	d106      	bne.n	80045d0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2102      	movs	r1, #2
 80045c8:	4618      	mov	r0, r3
 80045ca:	f002 ff11 	bl	80073f0 <USB_InitFSLSPClkSel>
 80045ce:	e011      	b.n	80045f4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2101      	movs	r1, #1
 80045d6:	4618      	mov	r0, r3
 80045d8:	f002 ff0a 	bl	80073f0 <USB_InitFSLSPClkSel>
 80045dc:	e00a      	b.n	80045f4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d106      	bne.n	80045f4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045ec:	461a      	mov	r2, r3
 80045ee:	f64e 2360 	movw	r3, #60000	; 0xea60
 80045f2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f005 fce7 	bl	8009fc8 <HAL_HCD_PortEnabled_Callback>
 80045fa:	e002      	b.n	8004602 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f005 fcf1 	bl	8009fe4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b20      	cmp	r3, #32
 800460a:	d103      	bne.n	8004614 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	f043 0320 	orr.w	r3, r3, #32
 8004612:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800461a:	461a      	mov	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	6013      	str	r3, [r2, #0]
}
 8004620:	bf00      	nop
 8004622:	3718      	adds	r7, #24
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e12b      	b.n	8004892 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fd fd28 	bl	80020a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2224      	movs	r2, #36	; 0x24
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 0201 	bic.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800467a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800468a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800468c:	f001 fa20 	bl	8005ad0 <HAL_RCC_GetPCLK1Freq>
 8004690:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	4a81      	ldr	r2, [pc, #516]	; (800489c <HAL_I2C_Init+0x274>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d807      	bhi.n	80046ac <HAL_I2C_Init+0x84>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4a80      	ldr	r2, [pc, #512]	; (80048a0 <HAL_I2C_Init+0x278>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	bf94      	ite	ls
 80046a4:	2301      	movls	r3, #1
 80046a6:	2300      	movhi	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	e006      	b.n	80046ba <HAL_I2C_Init+0x92>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4a7d      	ldr	r2, [pc, #500]	; (80048a4 <HAL_I2C_Init+0x27c>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	bf94      	ite	ls
 80046b4:	2301      	movls	r3, #1
 80046b6:	2300      	movhi	r3, #0
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d001      	beq.n	80046c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e0e7      	b.n	8004892 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4a78      	ldr	r2, [pc, #480]	; (80048a8 <HAL_I2C_Init+0x280>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	0c9b      	lsrs	r3, r3, #18
 80046cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	430a      	orrs	r2, r1
 80046e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	4a6a      	ldr	r2, [pc, #424]	; (800489c <HAL_I2C_Init+0x274>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d802      	bhi.n	80046fc <HAL_I2C_Init+0xd4>
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	3301      	adds	r3, #1
 80046fa:	e009      	b.n	8004710 <HAL_I2C_Init+0xe8>
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004702:	fb02 f303 	mul.w	r3, r2, r3
 8004706:	4a69      	ldr	r2, [pc, #420]	; (80048ac <HAL_I2C_Init+0x284>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	099b      	lsrs	r3, r3, #6
 800470e:	3301      	adds	r3, #1
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	430b      	orrs	r3, r1
 8004716:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004722:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	495c      	ldr	r1, [pc, #368]	; (800489c <HAL_I2C_Init+0x274>)
 800472c:	428b      	cmp	r3, r1
 800472e:	d819      	bhi.n	8004764 <HAL_I2C_Init+0x13c>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	1e59      	subs	r1, r3, #1
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	005b      	lsls	r3, r3, #1
 800473a:	fbb1 f3f3 	udiv	r3, r1, r3
 800473e:	1c59      	adds	r1, r3, #1
 8004740:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004744:	400b      	ands	r3, r1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <HAL_I2C_Init+0x138>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	1e59      	subs	r1, r3, #1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	fbb1 f3f3 	udiv	r3, r1, r3
 8004758:	3301      	adds	r3, #1
 800475a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800475e:	e051      	b.n	8004804 <HAL_I2C_Init+0x1dc>
 8004760:	2304      	movs	r3, #4
 8004762:	e04f      	b.n	8004804 <HAL_I2C_Init+0x1dc>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d111      	bne.n	8004790 <HAL_I2C_Init+0x168>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	1e58      	subs	r0, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6859      	ldr	r1, [r3, #4]
 8004774:	460b      	mov	r3, r1
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	440b      	add	r3, r1
 800477a:	fbb0 f3f3 	udiv	r3, r0, r3
 800477e:	3301      	adds	r3, #1
 8004780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004784:	2b00      	cmp	r3, #0
 8004786:	bf0c      	ite	eq
 8004788:	2301      	moveq	r3, #1
 800478a:	2300      	movne	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	e012      	b.n	80047b6 <HAL_I2C_Init+0x18e>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	1e58      	subs	r0, r3, #1
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6859      	ldr	r1, [r3, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	0099      	lsls	r1, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80047a6:	3301      	adds	r3, #1
 80047a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	bf0c      	ite	eq
 80047b0:	2301      	moveq	r3, #1
 80047b2:	2300      	movne	r3, #0
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <HAL_I2C_Init+0x196>
 80047ba:	2301      	movs	r3, #1
 80047bc:	e022      	b.n	8004804 <HAL_I2C_Init+0x1dc>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10e      	bne.n	80047e4 <HAL_I2C_Init+0x1bc>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	1e58      	subs	r0, r3, #1
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6859      	ldr	r1, [r3, #4]
 80047ce:	460b      	mov	r3, r1
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	440b      	add	r3, r1
 80047d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80047d8:	3301      	adds	r3, #1
 80047da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047e2:	e00f      	b.n	8004804 <HAL_I2C_Init+0x1dc>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	1e58      	subs	r0, r3, #1
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6859      	ldr	r1, [r3, #4]
 80047ec:	460b      	mov	r3, r1
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	440b      	add	r3, r1
 80047f2:	0099      	lsls	r1, r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047fa:	3301      	adds	r3, #1
 80047fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004800:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004804:	6879      	ldr	r1, [r7, #4]
 8004806:	6809      	ldr	r1, [r1, #0]
 8004808:	4313      	orrs	r3, r2
 800480a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69da      	ldr	r2, [r3, #28]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004832:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6911      	ldr	r1, [r2, #16]
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	68d2      	ldr	r2, [r2, #12]
 800483e:	4311      	orrs	r1, r2
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6812      	ldr	r2, [r2, #0]
 8004844:	430b      	orrs	r3, r1
 8004846:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	695a      	ldr	r2, [r3, #20]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0201 	orr.w	r2, r2, #1
 8004872:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2220      	movs	r2, #32
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	000186a0 	.word	0x000186a0
 80048a0:	001e847f 	.word	0x001e847f
 80048a4:	003d08ff 	.word	0x003d08ff
 80048a8:	431bde83 	.word	0x431bde83
 80048ac:	10624dd3 	.word	0x10624dd3

080048b0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e128      	b.n	8004b14 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d109      	bne.n	80048e2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a90      	ldr	r2, [pc, #576]	; (8004b1c <HAL_I2S_Init+0x26c>)
 80048da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f7fd fc29 	bl	8002134 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2202      	movs	r2, #2
 80048e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6812      	ldr	r2, [r2, #0]
 80048f4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80048f8:	f023 030f 	bic.w	r3, r3, #15
 80048fc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2202      	movs	r2, #2
 8004904:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	2b02      	cmp	r3, #2
 800490c:	d060      	beq.n	80049d0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d102      	bne.n	800491c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004916:	2310      	movs	r3, #16
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	e001      	b.n	8004920 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800491c:	2320      	movs	r3, #32
 800491e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	2b20      	cmp	r3, #32
 8004926:	d802      	bhi.n	800492e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800492e:	2001      	movs	r0, #1
 8004930:	f001 f9d2 	bl	8005cd8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004934:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800493e:	d125      	bne.n	800498c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d010      	beq.n	800496a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004952:	4613      	mov	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4413      	add	r3, r2
 8004958:	005b      	lsls	r3, r3, #1
 800495a:	461a      	mov	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	fbb2 f3f3 	udiv	r3, r2, r3
 8004964:	3305      	adds	r3, #5
 8004966:	613b      	str	r3, [r7, #16]
 8004968:	e01f      	b.n	80049aa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	fbb2 f2f3 	udiv	r2, r2, r3
 8004974:	4613      	mov	r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	461a      	mov	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	fbb2 f3f3 	udiv	r3, r2, r3
 8004986:	3305      	adds	r3, #5
 8004988:	613b      	str	r3, [r7, #16]
 800498a:	e00e      	b.n	80049aa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	fbb2 f2f3 	udiv	r2, r2, r3
 8004994:	4613      	mov	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	4413      	add	r3, r2
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	461a      	mov	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a6:	3305      	adds	r3, #5
 80049a8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	4a5c      	ldr	r2, [pc, #368]	; (8004b20 <HAL_I2S_Init+0x270>)
 80049ae:	fba2 2303 	umull	r2, r3, r2, r3
 80049b2:	08db      	lsrs	r3, r3, #3
 80049b4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	085b      	lsrs	r3, r3, #1
 80049c6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	021b      	lsls	r3, r3, #8
 80049cc:	61bb      	str	r3, [r7, #24]
 80049ce:	e003      	b.n	80049d8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80049d0:	2302      	movs	r3, #2
 80049d2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d902      	bls.n	80049e4 <HAL_I2S_Init+0x134>
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	2bff      	cmp	r3, #255	; 0xff
 80049e2:	d907      	bls.n	80049f4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e8:	f043 0210 	orr.w	r2, r3, #16
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e08f      	b.n	8004b14 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	ea42 0103 	orr.w	r1, r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	69fa      	ldr	r2, [r7, #28]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a12:	f023 030f 	bic.w	r3, r3, #15
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6851      	ldr	r1, [r2, #4]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6892      	ldr	r2, [r2, #8]
 8004a1e:	4311      	orrs	r1, r2
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	68d2      	ldr	r2, [r2, #12]
 8004a24:	4311      	orrs	r1, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6992      	ldr	r2, [r2, #24]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a36:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d161      	bne.n	8004b04 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a38      	ldr	r2, [pc, #224]	; (8004b24 <HAL_I2S_Init+0x274>)
 8004a44:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a37      	ldr	r2, [pc, #220]	; (8004b28 <HAL_I2S_Init+0x278>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d101      	bne.n	8004a54 <HAL_I2S_Init+0x1a4>
 8004a50:	4b36      	ldr	r3, [pc, #216]	; (8004b2c <HAL_I2S_Init+0x27c>)
 8004a52:	e001      	b.n	8004a58 <HAL_I2S_Init+0x1a8>
 8004a54:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	6812      	ldr	r2, [r2, #0]
 8004a5e:	4932      	ldr	r1, [pc, #200]	; (8004b28 <HAL_I2S_Init+0x278>)
 8004a60:	428a      	cmp	r2, r1
 8004a62:	d101      	bne.n	8004a68 <HAL_I2S_Init+0x1b8>
 8004a64:	4a31      	ldr	r2, [pc, #196]	; (8004b2c <HAL_I2S_Init+0x27c>)
 8004a66:	e001      	b.n	8004a6c <HAL_I2S_Init+0x1bc>
 8004a68:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004a6c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a70:	f023 030f 	bic.w	r3, r3, #15
 8004a74:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a2b      	ldr	r2, [pc, #172]	; (8004b28 <HAL_I2S_Init+0x278>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d101      	bne.n	8004a84 <HAL_I2S_Init+0x1d4>
 8004a80:	4b2a      	ldr	r3, [pc, #168]	; (8004b2c <HAL_I2S_Init+0x27c>)
 8004a82:	e001      	b.n	8004a88 <HAL_I2S_Init+0x1d8>
 8004a84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a88:	2202      	movs	r2, #2
 8004a8a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a25      	ldr	r2, [pc, #148]	; (8004b28 <HAL_I2S_Init+0x278>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d101      	bne.n	8004a9a <HAL_I2S_Init+0x1ea>
 8004a96:	4b25      	ldr	r3, [pc, #148]	; (8004b2c <HAL_I2S_Init+0x27c>)
 8004a98:	e001      	b.n	8004a9e <HAL_I2S_Init+0x1ee>
 8004a9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004aaa:	d003      	beq.n	8004ab4 <HAL_I2S_Init+0x204>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d103      	bne.n	8004abc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004ab4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ab8:	613b      	str	r3, [r7, #16]
 8004aba:	e001      	b.n	8004ac0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004aca:	4313      	orrs	r3, r2
 8004acc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	897b      	ldrh	r3, [r7, #10]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004aec:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a0d      	ldr	r2, [pc, #52]	; (8004b28 <HAL_I2S_Init+0x278>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d101      	bne.n	8004afc <HAL_I2S_Init+0x24c>
 8004af8:	4b0c      	ldr	r3, [pc, #48]	; (8004b2c <HAL_I2S_Init+0x27c>)
 8004afa:	e001      	b.n	8004b00 <HAL_I2S_Init+0x250>
 8004afc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b00:	897a      	ldrh	r2, [r7, #10]
 8004b02:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3720      	adds	r7, #32
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	08004c27 	.word	0x08004c27
 8004b20:	cccccccd 	.word	0xcccccccd
 8004b24:	08004d3d 	.word	0x08004d3d
 8004b28:	40003800 	.word	0x40003800
 8004b2c:	40003400 	.word	0x40003400

08004b30 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	881a      	ldrh	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b84:	1c9a      	adds	r2, r3, #2
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10e      	bne.n	8004bc0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004bb0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7ff ffb8 	bl	8004b30 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004bc0:	bf00      	nop
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bda:	b292      	uxth	r2, r2
 8004bdc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be2:	1c9a      	adds	r2, r3, #2
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10e      	bne.n	8004c1e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c0e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff ff93 	bl	8004b44 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004c1e:	bf00      	nop
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b086      	sub	sp, #24
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b04      	cmp	r3, #4
 8004c40:	d13a      	bne.n	8004cb8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d109      	bne.n	8004c60 <I2S_IRQHandler+0x3a>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c56:	2b40      	cmp	r3, #64	; 0x40
 8004c58:	d102      	bne.n	8004c60 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff ffb4 	bl	8004bc8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c66:	2b40      	cmp	r3, #64	; 0x40
 8004c68:	d126      	bne.n	8004cb8 <I2S_IRQHandler+0x92>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f003 0320 	and.w	r3, r3, #32
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	d11f      	bne.n	8004cb8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c86:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004c88:	2300      	movs	r3, #0
 8004c8a:	613b      	str	r3, [r7, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	613b      	str	r3, [r7, #16]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	613b      	str	r3, [r7, #16]
 8004c9c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004caa:	f043 0202 	orr.w	r2, r3, #2
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7ff ff50 	bl	8004b58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d136      	bne.n	8004d32 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d109      	bne.n	8004ce2 <I2S_IRQHandler+0xbc>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd8:	2b80      	cmp	r3, #128	; 0x80
 8004cda:	d102      	bne.n	8004ce2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7ff ff45 	bl	8004b6c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b08      	cmp	r3, #8
 8004cea:	d122      	bne.n	8004d32 <I2S_IRQHandler+0x10c>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f003 0320 	and.w	r3, r3, #32
 8004cf6:	2b20      	cmp	r3, #32
 8004cf8:	d11b      	bne.n	8004d32 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d08:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60fb      	str	r3, [r7, #12]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d24:	f043 0204 	orr.w	r2, r3, #4
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7ff ff13 	bl	8004b58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d32:	bf00      	nop
 8004d34:	3718      	adds	r7, #24
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b088      	sub	sp, #32
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a92      	ldr	r2, [pc, #584]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d101      	bne.n	8004d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004d56:	4b92      	ldr	r3, [pc, #584]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d58:	e001      	b.n	8004d5e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004d5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a8b      	ldr	r2, [pc, #556]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d101      	bne.n	8004d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004d74:	4b8a      	ldr	r3, [pc, #552]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d76:	e001      	b.n	8004d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004d78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d88:	d004      	beq.n	8004d94 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f040 8099 	bne.w	8004ec6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d107      	bne.n	8004dae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d002      	beq.n	8004dae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 f925 	bl	8004ff8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d107      	bne.n	8004dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 f9c8 	bl	8005158 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dce:	2b40      	cmp	r3, #64	; 0x40
 8004dd0:	d13a      	bne.n	8004e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f003 0320 	and.w	r3, r3, #32
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d035      	beq.n	8004e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a6e      	ldr	r2, [pc, #440]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d101      	bne.n	8004dea <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004de6:	4b6e      	ldr	r3, [pc, #440]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004de8:	e001      	b.n	8004dee <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004dea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4969      	ldr	r1, [pc, #420]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004df6:	428b      	cmp	r3, r1
 8004df8:	d101      	bne.n	8004dfe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004dfa:	4b69      	ldr	r3, [pc, #420]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dfc:	e001      	b.n	8004e02 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004dfe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e02:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e06:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e16:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	60fb      	str	r3, [r7, #12]
 8004e2c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3a:	f043 0202 	orr.w	r2, r3, #2
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff fe88 	bl	8004b58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f003 0308 	and.w	r3, r3, #8
 8004e4e:	2b08      	cmp	r3, #8
 8004e50:	f040 80c3 	bne.w	8004fda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f003 0320 	and.w	r3, r3, #32
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f000 80bd 	beq.w	8004fda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e6e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a49      	ldr	r2, [pc, #292]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d101      	bne.n	8004e7e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004e7a:	4b49      	ldr	r3, [pc, #292]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e7c:	e001      	b.n	8004e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004e7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4944      	ldr	r1, [pc, #272]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e8a:	428b      	cmp	r3, r1
 8004e8c:	d101      	bne.n	8004e92 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004e8e:	4b44      	ldr	r3, [pc, #272]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e90:	e001      	b.n	8004e96 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004e92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e9a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	60bb      	str	r3, [r7, #8]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	60bb      	str	r3, [r7, #8]
 8004ea8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb6:	f043 0204 	orr.w	r2, r3, #4
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7ff fe4a 	bl	8004b58 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ec4:	e089      	b.n	8004fda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d107      	bne.n	8004ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d002      	beq.n	8004ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 f8be 	bl	800505c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d107      	bne.n	8004efa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d002      	beq.n	8004efa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f8fd 	bl	80050f4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f00:	2b40      	cmp	r3, #64	; 0x40
 8004f02:	d12f      	bne.n	8004f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f003 0320 	and.w	r3, r3, #32
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d02a      	beq.n	8004f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f1c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a1e      	ldr	r2, [pc, #120]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d101      	bne.n	8004f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004f28:	4b1d      	ldr	r3, [pc, #116]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f2a:	e001      	b.n	8004f30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004f2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4919      	ldr	r1, [pc, #100]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f38:	428b      	cmp	r3, r1
 8004f3a:	d101      	bne.n	8004f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004f3c:	4b18      	ldr	r3, [pc, #96]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f3e:	e001      	b.n	8004f44 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004f40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f48:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f56:	f043 0202 	orr.w	r2, r3, #2
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff fdfa 	bl	8004b58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b08      	cmp	r3, #8
 8004f6c:	d136      	bne.n	8004fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d031      	beq.n	8004fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a07      	ldr	r2, [pc, #28]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d101      	bne.n	8004f86 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004f82:	4b07      	ldr	r3, [pc, #28]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f84:	e001      	b.n	8004f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004f86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4902      	ldr	r1, [pc, #8]	; (8004f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f92:	428b      	cmp	r3, r1
 8004f94:	d106      	bne.n	8004fa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004f96:	4b02      	ldr	r3, [pc, #8]	; (8004fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f98:	e006      	b.n	8004fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004f9a:	bf00      	nop
 8004f9c:	40003800 	.word	0x40003800
 8004fa0:	40003400 	.word	0x40003400
 8004fa4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fa8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004fac:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004fbc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fca:	f043 0204 	orr.w	r2, r3, #4
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7ff fdc0 	bl	8004b58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fd8:	e000      	b.n	8004fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004fda:	bf00      	nop
}
 8004fdc:	bf00      	nop
 8004fde:	3720      	adds	r7, #32
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	1c99      	adds	r1, r3, #2
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6251      	str	r1, [r2, #36]	; 0x24
 800500a:	881a      	ldrh	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d113      	bne.n	8005052 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	685a      	ldr	r2, [r3, #4]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005038:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800503e:	b29b      	uxth	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d106      	bne.n	8005052 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f7ff ffc9 	bl	8004fe4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005052:	bf00      	nop
 8005054:	3708      	adds	r7, #8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	1c99      	adds	r1, r3, #2
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	6251      	str	r1, [r2, #36]	; 0x24
 800506e:	8819      	ldrh	r1, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a1d      	ldr	r2, [pc, #116]	; (80050ec <I2SEx_TxISR_I2SExt+0x90>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d101      	bne.n	800507e <I2SEx_TxISR_I2SExt+0x22>
 800507a:	4b1d      	ldr	r3, [pc, #116]	; (80050f0 <I2SEx_TxISR_I2SExt+0x94>)
 800507c:	e001      	b.n	8005082 <I2SEx_TxISR_I2SExt+0x26>
 800507e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005082:	460a      	mov	r2, r1
 8005084:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800508a:	b29b      	uxth	r3, r3
 800508c:	3b01      	subs	r3, #1
 800508e:	b29a      	uxth	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005098:	b29b      	uxth	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d121      	bne.n	80050e2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a12      	ldr	r2, [pc, #72]	; (80050ec <I2SEx_TxISR_I2SExt+0x90>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d101      	bne.n	80050ac <I2SEx_TxISR_I2SExt+0x50>
 80050a8:	4b11      	ldr	r3, [pc, #68]	; (80050f0 <I2SEx_TxISR_I2SExt+0x94>)
 80050aa:	e001      	b.n	80050b0 <I2SEx_TxISR_I2SExt+0x54>
 80050ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	490d      	ldr	r1, [pc, #52]	; (80050ec <I2SEx_TxISR_I2SExt+0x90>)
 80050b8:	428b      	cmp	r3, r1
 80050ba:	d101      	bne.n	80050c0 <I2SEx_TxISR_I2SExt+0x64>
 80050bc:	4b0c      	ldr	r3, [pc, #48]	; (80050f0 <I2SEx_TxISR_I2SExt+0x94>)
 80050be:	e001      	b.n	80050c4 <I2SEx_TxISR_I2SExt+0x68>
 80050c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80050c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d106      	bne.n	80050e2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7ff ff81 	bl	8004fe4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050e2:	bf00      	nop
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	40003800 	.word	0x40003800
 80050f0:	40003400 	.word	0x40003400

080050f4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68d8      	ldr	r0, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005106:	1c99      	adds	r1, r3, #2
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800510c:	b282      	uxth	r2, r0
 800510e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005114:	b29b      	uxth	r3, r3
 8005116:	3b01      	subs	r3, #1
 8005118:	b29a      	uxth	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d113      	bne.n	8005150 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005136:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d106      	bne.n	8005150 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff ff4a 	bl	8004fe4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005150:	bf00      	nop
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a20      	ldr	r2, [pc, #128]	; (80051e8 <I2SEx_RxISR_I2SExt+0x90>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d101      	bne.n	800516e <I2SEx_RxISR_I2SExt+0x16>
 800516a:	4b20      	ldr	r3, [pc, #128]	; (80051ec <I2SEx_RxISR_I2SExt+0x94>)
 800516c:	e001      	b.n	8005172 <I2SEx_RxISR_I2SExt+0x1a>
 800516e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005172:	68d8      	ldr	r0, [r3, #12]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005178:	1c99      	adds	r1, r3, #2
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800517e:	b282      	uxth	r2, r0
 8005180:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005194:	b29b      	uxth	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d121      	bne.n	80051de <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a12      	ldr	r2, [pc, #72]	; (80051e8 <I2SEx_RxISR_I2SExt+0x90>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d101      	bne.n	80051a8 <I2SEx_RxISR_I2SExt+0x50>
 80051a4:	4b11      	ldr	r3, [pc, #68]	; (80051ec <I2SEx_RxISR_I2SExt+0x94>)
 80051a6:	e001      	b.n	80051ac <I2SEx_RxISR_I2SExt+0x54>
 80051a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051ac:	685a      	ldr	r2, [r3, #4]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	490d      	ldr	r1, [pc, #52]	; (80051e8 <I2SEx_RxISR_I2SExt+0x90>)
 80051b4:	428b      	cmp	r3, r1
 80051b6:	d101      	bne.n	80051bc <I2SEx_RxISR_I2SExt+0x64>
 80051b8:	4b0c      	ldr	r3, [pc, #48]	; (80051ec <I2SEx_RxISR_I2SExt+0x94>)
 80051ba:	e001      	b.n	80051c0 <I2SEx_RxISR_I2SExt+0x68>
 80051bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80051c4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d106      	bne.n	80051de <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f7ff ff03 	bl	8004fe4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80051de:	bf00      	nop
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	40003800 	.word	0x40003800
 80051ec:	40003400 	.word	0x40003400

080051f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b086      	sub	sp, #24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e267      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d075      	beq.n	80052fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800520e:	4b88      	ldr	r3, [pc, #544]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f003 030c 	and.w	r3, r3, #12
 8005216:	2b04      	cmp	r3, #4
 8005218:	d00c      	beq.n	8005234 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800521a:	4b85      	ldr	r3, [pc, #532]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005222:	2b08      	cmp	r3, #8
 8005224:	d112      	bne.n	800524c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005226:	4b82      	ldr	r3, [pc, #520]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800522e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005232:	d10b      	bne.n	800524c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005234:	4b7e      	ldr	r3, [pc, #504]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d05b      	beq.n	80052f8 <HAL_RCC_OscConfig+0x108>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d157      	bne.n	80052f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e242      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005254:	d106      	bne.n	8005264 <HAL_RCC_OscConfig+0x74>
 8005256:	4b76      	ldr	r3, [pc, #472]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a75      	ldr	r2, [pc, #468]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800525c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005260:	6013      	str	r3, [r2, #0]
 8005262:	e01d      	b.n	80052a0 <HAL_RCC_OscConfig+0xb0>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800526c:	d10c      	bne.n	8005288 <HAL_RCC_OscConfig+0x98>
 800526e:	4b70      	ldr	r3, [pc, #448]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a6f      	ldr	r2, [pc, #444]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005274:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005278:	6013      	str	r3, [r2, #0]
 800527a:	4b6d      	ldr	r3, [pc, #436]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a6c      	ldr	r2, [pc, #432]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005284:	6013      	str	r3, [r2, #0]
 8005286:	e00b      	b.n	80052a0 <HAL_RCC_OscConfig+0xb0>
 8005288:	4b69      	ldr	r3, [pc, #420]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a68      	ldr	r2, [pc, #416]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800528e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	4b66      	ldr	r3, [pc, #408]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a65      	ldr	r2, [pc, #404]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800529a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800529e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d013      	beq.n	80052d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a8:	f7fd faa4 	bl	80027f4 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052b0:	f7fd faa0 	bl	80027f4 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b64      	cmp	r3, #100	; 0x64
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e207      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052c2:	4b5b      	ldr	r3, [pc, #364]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0f0      	beq.n	80052b0 <HAL_RCC_OscConfig+0xc0>
 80052ce:	e014      	b.n	80052fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d0:	f7fd fa90 	bl	80027f4 <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052d8:	f7fd fa8c 	bl	80027f4 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	; 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e1f3      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ea:	4b51      	ldr	r3, [pc, #324]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1f0      	bne.n	80052d8 <HAL_RCC_OscConfig+0xe8>
 80052f6:	e000      	b.n	80052fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d063      	beq.n	80053ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005306:	4b4a      	ldr	r3, [pc, #296]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 030c 	and.w	r3, r3, #12
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00b      	beq.n	800532a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005312:	4b47      	ldr	r3, [pc, #284]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800531a:	2b08      	cmp	r3, #8
 800531c:	d11c      	bne.n	8005358 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800531e:	4b44      	ldr	r3, [pc, #272]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d116      	bne.n	8005358 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800532a:	4b41      	ldr	r3, [pc, #260]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d005      	beq.n	8005342 <HAL_RCC_OscConfig+0x152>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d001      	beq.n	8005342 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e1c7      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005342:	4b3b      	ldr	r3, [pc, #236]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	00db      	lsls	r3, r3, #3
 8005350:	4937      	ldr	r1, [pc, #220]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005352:	4313      	orrs	r3, r2
 8005354:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005356:	e03a      	b.n	80053ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d020      	beq.n	80053a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005360:	4b34      	ldr	r3, [pc, #208]	; (8005434 <HAL_RCC_OscConfig+0x244>)
 8005362:	2201      	movs	r2, #1
 8005364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005366:	f7fd fa45 	bl	80027f4 <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800536c:	e008      	b.n	8005380 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800536e:	f7fd fa41 	bl	80027f4 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d901      	bls.n	8005380 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e1a8      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005380:	4b2b      	ldr	r3, [pc, #172]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0302 	and.w	r3, r3, #2
 8005388:	2b00      	cmp	r3, #0
 800538a:	d0f0      	beq.n	800536e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800538c:	4b28      	ldr	r3, [pc, #160]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	00db      	lsls	r3, r3, #3
 800539a:	4925      	ldr	r1, [pc, #148]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800539c:	4313      	orrs	r3, r2
 800539e:	600b      	str	r3, [r1, #0]
 80053a0:	e015      	b.n	80053ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053a2:	4b24      	ldr	r3, [pc, #144]	; (8005434 <HAL_RCC_OscConfig+0x244>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a8:	f7fd fa24 	bl	80027f4 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053b0:	f7fd fa20 	bl	80027f4 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e187      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053c2:	4b1b      	ldr	r3, [pc, #108]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f0      	bne.n	80053b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d036      	beq.n	8005448 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d016      	beq.n	8005410 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053e2:	4b15      	ldr	r3, [pc, #84]	; (8005438 <HAL_RCC_OscConfig+0x248>)
 80053e4:	2201      	movs	r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e8:	f7fd fa04 	bl	80027f4 <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053f0:	f7fd fa00 	bl	80027f4 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e167      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005402:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005404:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0f0      	beq.n	80053f0 <HAL_RCC_OscConfig+0x200>
 800540e:	e01b      	b.n	8005448 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005410:	4b09      	ldr	r3, [pc, #36]	; (8005438 <HAL_RCC_OscConfig+0x248>)
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005416:	f7fd f9ed 	bl	80027f4 <HAL_GetTick>
 800541a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800541c:	e00e      	b.n	800543c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800541e:	f7fd f9e9 	bl	80027f4 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d907      	bls.n	800543c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e150      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
 8005430:	40023800 	.word	0x40023800
 8005434:	42470000 	.word	0x42470000
 8005438:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800543c:	4b88      	ldr	r3, [pc, #544]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800543e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1ea      	bne.n	800541e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0304 	and.w	r3, r3, #4
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 8097 	beq.w	8005584 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005456:	2300      	movs	r3, #0
 8005458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800545a:	4b81      	ldr	r3, [pc, #516]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10f      	bne.n	8005486 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005466:	2300      	movs	r3, #0
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	4b7d      	ldr	r3, [pc, #500]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	4a7c      	ldr	r2, [pc, #496]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005474:	6413      	str	r3, [r2, #64]	; 0x40
 8005476:	4b7a      	ldr	r3, [pc, #488]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800547e:	60bb      	str	r3, [r7, #8]
 8005480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005482:	2301      	movs	r3, #1
 8005484:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005486:	4b77      	ldr	r3, [pc, #476]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800548e:	2b00      	cmp	r3, #0
 8005490:	d118      	bne.n	80054c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005492:	4b74      	ldr	r3, [pc, #464]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a73      	ldr	r2, [pc, #460]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 8005498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800549c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800549e:	f7fd f9a9 	bl	80027f4 <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054a6:	f7fd f9a5 	bl	80027f4 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e10c      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b8:	4b6a      	ldr	r3, [pc, #424]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0f0      	beq.n	80054a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d106      	bne.n	80054da <HAL_RCC_OscConfig+0x2ea>
 80054cc:	4b64      	ldr	r3, [pc, #400]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d0:	4a63      	ldr	r2, [pc, #396]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054d2:	f043 0301 	orr.w	r3, r3, #1
 80054d6:	6713      	str	r3, [r2, #112]	; 0x70
 80054d8:	e01c      	b.n	8005514 <HAL_RCC_OscConfig+0x324>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	2b05      	cmp	r3, #5
 80054e0:	d10c      	bne.n	80054fc <HAL_RCC_OscConfig+0x30c>
 80054e2:	4b5f      	ldr	r3, [pc, #380]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e6:	4a5e      	ldr	r2, [pc, #376]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054e8:	f043 0304 	orr.w	r3, r3, #4
 80054ec:	6713      	str	r3, [r2, #112]	; 0x70
 80054ee:	4b5c      	ldr	r3, [pc, #368]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f2:	4a5b      	ldr	r2, [pc, #364]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054f4:	f043 0301 	orr.w	r3, r3, #1
 80054f8:	6713      	str	r3, [r2, #112]	; 0x70
 80054fa:	e00b      	b.n	8005514 <HAL_RCC_OscConfig+0x324>
 80054fc:	4b58      	ldr	r3, [pc, #352]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005500:	4a57      	ldr	r2, [pc, #348]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005502:	f023 0301 	bic.w	r3, r3, #1
 8005506:	6713      	str	r3, [r2, #112]	; 0x70
 8005508:	4b55      	ldr	r3, [pc, #340]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800550a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550c:	4a54      	ldr	r2, [pc, #336]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800550e:	f023 0304 	bic.w	r3, r3, #4
 8005512:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d015      	beq.n	8005548 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551c:	f7fd f96a 	bl	80027f4 <HAL_GetTick>
 8005520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005522:	e00a      	b.n	800553a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005524:	f7fd f966 	bl	80027f4 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005532:	4293      	cmp	r3, r2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e0cb      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800553a:	4b49      	ldr	r3, [pc, #292]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800553c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0ee      	beq.n	8005524 <HAL_RCC_OscConfig+0x334>
 8005546:	e014      	b.n	8005572 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005548:	f7fd f954 	bl	80027f4 <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800554e:	e00a      	b.n	8005566 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005550:	f7fd f950 	bl	80027f4 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	f241 3288 	movw	r2, #5000	; 0x1388
 800555e:	4293      	cmp	r3, r2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e0b5      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005566:	4b3e      	ldr	r3, [pc, #248]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1ee      	bne.n	8005550 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005572:	7dfb      	ldrb	r3, [r7, #23]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d105      	bne.n	8005584 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005578:	4b39      	ldr	r3, [pc, #228]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800557a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557c:	4a38      	ldr	r2, [pc, #224]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800557e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005582:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 80a1 	beq.w	80056d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800558e:	4b34      	ldr	r3, [pc, #208]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 030c 	and.w	r3, r3, #12
 8005596:	2b08      	cmp	r3, #8
 8005598:	d05c      	beq.n	8005654 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d141      	bne.n	8005626 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055a2:	4b31      	ldr	r3, [pc, #196]	; (8005668 <HAL_RCC_OscConfig+0x478>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a8:	f7fd f924 	bl	80027f4 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ae:	e008      	b.n	80055c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055b0:	f7fd f920 	bl	80027f4 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e087      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055c2:	4b27      	ldr	r3, [pc, #156]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1f0      	bne.n	80055b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69da      	ldr	r2, [r3, #28]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055dc:	019b      	lsls	r3, r3, #6
 80055de:	431a      	orrs	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e4:	085b      	lsrs	r3, r3, #1
 80055e6:	3b01      	subs	r3, #1
 80055e8:	041b      	lsls	r3, r3, #16
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f0:	061b      	lsls	r3, r3, #24
 80055f2:	491b      	ldr	r1, [pc, #108]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055f8:	4b1b      	ldr	r3, [pc, #108]	; (8005668 <HAL_RCC_OscConfig+0x478>)
 80055fa:	2201      	movs	r2, #1
 80055fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fe:	f7fd f8f9 	bl	80027f4 <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005604:	e008      	b.n	8005618 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005606:	f7fd f8f5 	bl	80027f4 <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d901      	bls.n	8005618 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e05c      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005618:	4b11      	ldr	r3, [pc, #68]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d0f0      	beq.n	8005606 <HAL_RCC_OscConfig+0x416>
 8005624:	e054      	b.n	80056d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005626:	4b10      	ldr	r3, [pc, #64]	; (8005668 <HAL_RCC_OscConfig+0x478>)
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800562c:	f7fd f8e2 	bl	80027f4 <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005634:	f7fd f8de 	bl	80027f4 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e045      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005646:	4b06      	ldr	r3, [pc, #24]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1f0      	bne.n	8005634 <HAL_RCC_OscConfig+0x444>
 8005652:	e03d      	b.n	80056d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d107      	bne.n	800566c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e038      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
 8005660:	40023800 	.word	0x40023800
 8005664:	40007000 	.word	0x40007000
 8005668:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800566c:	4b1b      	ldr	r3, [pc, #108]	; (80056dc <HAL_RCC_OscConfig+0x4ec>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d028      	beq.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005684:	429a      	cmp	r2, r3
 8005686:	d121      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005692:	429a      	cmp	r2, r3
 8005694:	d11a      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800569c:	4013      	ands	r3, r2
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d111      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b2:	085b      	lsrs	r3, r3, #1
 80056b4:	3b01      	subs	r3, #1
 80056b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d107      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d001      	beq.n	80056d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e000      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	40023800 	.word	0x40023800

080056e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e0cc      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056f4:	4b68      	ldr	r3, [pc, #416]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d90c      	bls.n	800571c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005702:	4b65      	ldr	r3, [pc, #404]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	b2d2      	uxtb	r2, r2
 8005708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800570a:	4b63      	ldr	r3, [pc, #396]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0307 	and.w	r3, r3, #7
 8005712:	683a      	ldr	r2, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d001      	beq.n	800571c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e0b8      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d020      	beq.n	800576a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005734:	4b59      	ldr	r3, [pc, #356]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4a58      	ldr	r2, [pc, #352]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800573a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800573e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800574c:	4b53      	ldr	r3, [pc, #332]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	4a52      	ldr	r2, [pc, #328]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005752:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005756:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005758:	4b50      	ldr	r3, [pc, #320]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	494d      	ldr	r1, [pc, #308]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005766:	4313      	orrs	r3, r2
 8005768:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d044      	beq.n	8005800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d107      	bne.n	800578e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800577e:	4b47      	ldr	r3, [pc, #284]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d119      	bne.n	80057be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e07f      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2b02      	cmp	r3, #2
 8005794:	d003      	beq.n	800579e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800579a:	2b03      	cmp	r3, #3
 800579c:	d107      	bne.n	80057ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800579e:	4b3f      	ldr	r3, [pc, #252]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d109      	bne.n	80057be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e06f      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ae:	4b3b      	ldr	r3, [pc, #236]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e067      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057be:	4b37      	ldr	r3, [pc, #220]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f023 0203 	bic.w	r2, r3, #3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	4934      	ldr	r1, [pc, #208]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057d0:	f7fd f810 	bl	80027f4 <HAL_GetTick>
 80057d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d6:	e00a      	b.n	80057ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057d8:	f7fd f80c 	bl	80027f4 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e04f      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	4b2b      	ldr	r3, [pc, #172]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 020c 	and.w	r2, r3, #12
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d1eb      	bne.n	80057d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005800:	4b25      	ldr	r3, [pc, #148]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0307 	and.w	r3, r3, #7
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	429a      	cmp	r2, r3
 800580c:	d20c      	bcs.n	8005828 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800580e:	4b22      	ldr	r3, [pc, #136]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005810:	683a      	ldr	r2, [r7, #0]
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005816:	4b20      	ldr	r3, [pc, #128]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0307 	and.w	r3, r3, #7
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d001      	beq.n	8005828 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e032      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	2b00      	cmp	r3, #0
 8005832:	d008      	beq.n	8005846 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005834:	4b19      	ldr	r3, [pc, #100]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	4916      	ldr	r1, [pc, #88]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005842:	4313      	orrs	r3, r2
 8005844:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d009      	beq.n	8005866 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005852:	4b12      	ldr	r3, [pc, #72]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	490e      	ldr	r1, [pc, #56]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005862:	4313      	orrs	r3, r2
 8005864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005866:	f000 f821 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 800586a:	4602      	mov	r2, r0
 800586c:	4b0b      	ldr	r3, [pc, #44]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	091b      	lsrs	r3, r3, #4
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	490a      	ldr	r1, [pc, #40]	; (80058a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005878:	5ccb      	ldrb	r3, [r1, r3]
 800587a:	fa22 f303 	lsr.w	r3, r2, r3
 800587e:	4a09      	ldr	r2, [pc, #36]	; (80058a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005882:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f7fc ff70 	bl	800276c <HAL_InitTick>

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	40023c00 	.word	0x40023c00
 800589c:	40023800 	.word	0x40023800
 80058a0:	0800cedc 	.word	0x0800cedc
 80058a4:	20000004 	.word	0x20000004
 80058a8:	20000008 	.word	0x20000008

080058ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058b0:	b094      	sub	sp, #80	; 0x50
 80058b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	647b      	str	r3, [r7, #68]	; 0x44
 80058b8:	2300      	movs	r3, #0
 80058ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058bc:	2300      	movs	r3, #0
 80058be:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058c4:	4b79      	ldr	r3, [pc, #484]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 030c 	and.w	r3, r3, #12
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	d00d      	beq.n	80058ec <HAL_RCC_GetSysClockFreq+0x40>
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	f200 80e1 	bhi.w	8005a98 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_RCC_GetSysClockFreq+0x34>
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d003      	beq.n	80058e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80058de:	e0db      	b.n	8005a98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058e0:	4b73      	ldr	r3, [pc, #460]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 80058e2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80058e4:	e0db      	b.n	8005a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058e6:	4b73      	ldr	r3, [pc, #460]	; (8005ab4 <HAL_RCC_GetSysClockFreq+0x208>)
 80058e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058ea:	e0d8      	b.n	8005a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058ec:	4b6f      	ldr	r3, [pc, #444]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058f4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058f6:	4b6d      	ldr	r3, [pc, #436]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d063      	beq.n	80059ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005902:	4b6a      	ldr	r3, [pc, #424]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	099b      	lsrs	r3, r3, #6
 8005908:	2200      	movs	r2, #0
 800590a:	63bb      	str	r3, [r7, #56]	; 0x38
 800590c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800590e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005914:	633b      	str	r3, [r7, #48]	; 0x30
 8005916:	2300      	movs	r3, #0
 8005918:	637b      	str	r3, [r7, #52]	; 0x34
 800591a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800591e:	4622      	mov	r2, r4
 8005920:	462b      	mov	r3, r5
 8005922:	f04f 0000 	mov.w	r0, #0
 8005926:	f04f 0100 	mov.w	r1, #0
 800592a:	0159      	lsls	r1, r3, #5
 800592c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005930:	0150      	lsls	r0, r2, #5
 8005932:	4602      	mov	r2, r0
 8005934:	460b      	mov	r3, r1
 8005936:	4621      	mov	r1, r4
 8005938:	1a51      	subs	r1, r2, r1
 800593a:	6139      	str	r1, [r7, #16]
 800593c:	4629      	mov	r1, r5
 800593e:	eb63 0301 	sbc.w	r3, r3, r1
 8005942:	617b      	str	r3, [r7, #20]
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	f04f 0300 	mov.w	r3, #0
 800594c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005950:	4659      	mov	r1, fp
 8005952:	018b      	lsls	r3, r1, #6
 8005954:	4651      	mov	r1, sl
 8005956:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800595a:	4651      	mov	r1, sl
 800595c:	018a      	lsls	r2, r1, #6
 800595e:	4651      	mov	r1, sl
 8005960:	ebb2 0801 	subs.w	r8, r2, r1
 8005964:	4659      	mov	r1, fp
 8005966:	eb63 0901 	sbc.w	r9, r3, r1
 800596a:	f04f 0200 	mov.w	r2, #0
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800597a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800597e:	4690      	mov	r8, r2
 8005980:	4699      	mov	r9, r3
 8005982:	4623      	mov	r3, r4
 8005984:	eb18 0303 	adds.w	r3, r8, r3
 8005988:	60bb      	str	r3, [r7, #8]
 800598a:	462b      	mov	r3, r5
 800598c:	eb49 0303 	adc.w	r3, r9, r3
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	f04f 0200 	mov.w	r2, #0
 8005996:	f04f 0300 	mov.w	r3, #0
 800599a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800599e:	4629      	mov	r1, r5
 80059a0:	024b      	lsls	r3, r1, #9
 80059a2:	4621      	mov	r1, r4
 80059a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80059a8:	4621      	mov	r1, r4
 80059aa:	024a      	lsls	r2, r1, #9
 80059ac:	4610      	mov	r0, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b2:	2200      	movs	r2, #0
 80059b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80059b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059bc:	f7fb f94c 	bl	8000c58 <__aeabi_uldivmod>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4613      	mov	r3, r2
 80059c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059c8:	e058      	b.n	8005a7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ca:	4b38      	ldr	r3, [pc, #224]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	099b      	lsrs	r3, r3, #6
 80059d0:	2200      	movs	r2, #0
 80059d2:	4618      	mov	r0, r3
 80059d4:	4611      	mov	r1, r2
 80059d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059da:	623b      	str	r3, [r7, #32]
 80059dc:	2300      	movs	r3, #0
 80059de:	627b      	str	r3, [r7, #36]	; 0x24
 80059e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059e4:	4642      	mov	r2, r8
 80059e6:	464b      	mov	r3, r9
 80059e8:	f04f 0000 	mov.w	r0, #0
 80059ec:	f04f 0100 	mov.w	r1, #0
 80059f0:	0159      	lsls	r1, r3, #5
 80059f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059f6:	0150      	lsls	r0, r2, #5
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	4641      	mov	r1, r8
 80059fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a02:	4649      	mov	r1, r9
 8005a04:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a1c:	ebb2 040a 	subs.w	r4, r2, sl
 8005a20:	eb63 050b 	sbc.w	r5, r3, fp
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	00eb      	lsls	r3, r5, #3
 8005a2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a32:	00e2      	lsls	r2, r4, #3
 8005a34:	4614      	mov	r4, r2
 8005a36:	461d      	mov	r5, r3
 8005a38:	4643      	mov	r3, r8
 8005a3a:	18e3      	adds	r3, r4, r3
 8005a3c:	603b      	str	r3, [r7, #0]
 8005a3e:	464b      	mov	r3, r9
 8005a40:	eb45 0303 	adc.w	r3, r5, r3
 8005a44:	607b      	str	r3, [r7, #4]
 8005a46:	f04f 0200 	mov.w	r2, #0
 8005a4a:	f04f 0300 	mov.w	r3, #0
 8005a4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a52:	4629      	mov	r1, r5
 8005a54:	028b      	lsls	r3, r1, #10
 8005a56:	4621      	mov	r1, r4
 8005a58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a5c:	4621      	mov	r1, r4
 8005a5e:	028a      	lsls	r2, r1, #10
 8005a60:	4610      	mov	r0, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a66:	2200      	movs	r2, #0
 8005a68:	61bb      	str	r3, [r7, #24]
 8005a6a:	61fa      	str	r2, [r7, #28]
 8005a6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a70:	f7fb f8f2 	bl	8000c58 <__aeabi_uldivmod>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4613      	mov	r3, r2
 8005a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a7c:	4b0b      	ldr	r3, [pc, #44]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	0c1b      	lsrs	r3, r3, #16
 8005a82:	f003 0303 	and.w	r3, r3, #3
 8005a86:	3301      	adds	r3, #1
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005a8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a96:	e002      	b.n	8005a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a98:	4b05      	ldr	r3, [pc, #20]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a9a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3750      	adds	r7, #80	; 0x50
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aaa:	bf00      	nop
 8005aac:	40023800 	.word	0x40023800
 8005ab0:	00f42400 	.word	0x00f42400
 8005ab4:	007a1200 	.word	0x007a1200

08005ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005abc:	4b03      	ldr	r3, [pc, #12]	; (8005acc <HAL_RCC_GetHCLKFreq+0x14>)
 8005abe:	681b      	ldr	r3, [r3, #0]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000004 	.word	0x20000004

08005ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ad4:	f7ff fff0 	bl	8005ab8 <HAL_RCC_GetHCLKFreq>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	4b05      	ldr	r3, [pc, #20]	; (8005af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	0a9b      	lsrs	r3, r3, #10
 8005ae0:	f003 0307 	and.w	r3, r3, #7
 8005ae4:	4903      	ldr	r1, [pc, #12]	; (8005af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ae6:	5ccb      	ldrb	r3, [r1, r3]
 8005ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	40023800 	.word	0x40023800
 8005af4:	0800ceec 	.word	0x0800ceec

08005af8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d105      	bne.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d038      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005b20:	4b68      	ldr	r3, [pc, #416]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005b22:	2200      	movs	r2, #0
 8005b24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b26:	f7fc fe65 	bl	80027f4 <HAL_GetTick>
 8005b2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b2c:	e008      	b.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b2e:	f7fc fe61 	bl	80027f4 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e0bd      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b40:	4b61      	ldr	r3, [pc, #388]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1f0      	bne.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	019b      	lsls	r3, r3, #6
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	071b      	lsls	r3, r3, #28
 8005b5e:	495a      	ldr	r1, [pc, #360]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b66:	4b57      	ldr	r3, [pc, #348]	; (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005b68:	2201      	movs	r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b6c:	f7fc fe42 	bl	80027f4 <HAL_GetTick>
 8005b70:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b72:	e008      	b.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b74:	f7fc fe3e 	bl	80027f4 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e09a      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b86:	4b50      	ldr	r3, [pc, #320]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0f0      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 8083 	beq.w	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	4b48      	ldr	r3, [pc, #288]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba8:	4a47      	ldr	r2, [pc, #284]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005baa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bae:	6413      	str	r3, [r2, #64]	; 0x40
 8005bb0:	4b45      	ldr	r3, [pc, #276]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bb8:	60fb      	str	r3, [r7, #12]
 8005bba:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005bbc:	4b43      	ldr	r3, [pc, #268]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a42      	ldr	r2, [pc, #264]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005bc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bc6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bc8:	f7fc fe14 	bl	80027f4 <HAL_GetTick>
 8005bcc:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005bce:	e008      	b.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005bd0:	f7fc fe10 	bl	80027f4 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e06c      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005be2:	4b3a      	ldr	r3, [pc, #232]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0f0      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005bee:	4b36      	ldr	r3, [pc, #216]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bf6:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d02f      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d028      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c0c:	4b2e      	ldr	r3, [pc, #184]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c14:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c16:	4b2e      	ldr	r3, [pc, #184]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005c18:	2201      	movs	r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c1c:	4b2c      	ldr	r3, [pc, #176]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c22:	4a29      	ldr	r2, [pc, #164]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c28:	4b27      	ldr	r3, [pc, #156]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d114      	bne.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c34:	f7fc fdde 	bl	80027f4 <HAL_GetTick>
 8005c38:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3a:	e00a      	b.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c3c:	f7fc fdda 	bl	80027f4 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d901      	bls.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e034      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c52:	4b1d      	ldr	r3, [pc, #116]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d0ee      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c6a:	d10d      	bne.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005c6c:	4b16      	ldr	r3, [pc, #88]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005c7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c80:	4911      	ldr	r1, [pc, #68]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	608b      	str	r3, [r1, #8]
 8005c86:	e005      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005c88:	4b0f      	ldr	r3, [pc, #60]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	4a0e      	ldr	r2, [pc, #56]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c8e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005c92:	6093      	str	r3, [r2, #8]
 8005c94:	4b0c      	ldr	r3, [pc, #48]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ca0:	4909      	ldr	r1, [pc, #36]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0308 	and.w	r3, r3, #8
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d003      	beq.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	7d1a      	ldrb	r2, [r3, #20]
 8005cb6:	4b07      	ldr	r3, [pc, #28]	; (8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005cb8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	42470068 	.word	0x42470068
 8005cc8:	40023800 	.word	0x40023800
 8005ccc:	40007000 	.word	0x40007000
 8005cd0:	42470e40 	.word	0x42470e40
 8005cd4:	424711e0 	.word	0x424711e0

08005cd8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005cec:	2300      	movs	r3, #0
 8005cee:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d140      	bne.n	8005d78 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005cf6:	4b24      	ldr	r3, [pc, #144]	; (8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d005      	beq.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d131      	bne.n	8005d70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005d0c:	4b1f      	ldr	r3, [pc, #124]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005d0e:	617b      	str	r3, [r7, #20]
          break;
 8005d10:	e031      	b.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005d12:	4b1d      	ldr	r3, [pc, #116]	; (8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d1e:	d109      	bne.n	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005d20:	4b19      	ldr	r3, [pc, #100]	; (8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d2a:	4a19      	ldr	r2, [pc, #100]	; (8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d30:	613b      	str	r3, [r7, #16]
 8005d32:	e008      	b.n	8005d46 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005d34:	4b14      	ldr	r3, [pc, #80]	; (8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d3e:	4a15      	ldr	r2, [pc, #84]	; (8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d44:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005d46:	4b10      	ldr	r3, [pc, #64]	; (8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d4c:	099b      	lsrs	r3, r3, #6
 8005d4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	fb02 f303 	mul.w	r3, r2, r3
 8005d58:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005d5a:	4b0b      	ldr	r3, [pc, #44]	; (8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d60:	0f1b      	lsrs	r3, r3, #28
 8005d62:	f003 0307 	and.w	r3, r3, #7
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6c:	617b      	str	r3, [r7, #20]
          break;
 8005d6e:	e002      	b.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	617b      	str	r3, [r7, #20]
          break;
 8005d74:	bf00      	nop
        }
      }
      break;
 8005d76:	bf00      	nop
    }
  }
  return frequency;
 8005d78:	697b      	ldr	r3, [r7, #20]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	371c      	adds	r7, #28
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	40023800 	.word	0x40023800
 8005d8c:	00bb8000 	.word	0x00bb8000
 8005d90:	007a1200 	.word	0x007a1200
 8005d94:	00f42400 	.word	0x00f42400

08005d98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b082      	sub	sp, #8
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d101      	bne.n	8005daa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e07b      	b.n	8005ea2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d108      	bne.n	8005dc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dba:	d009      	beq.n	8005dd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	61da      	str	r2, [r3, #28]
 8005dc2:	e005      	b.n	8005dd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d106      	bne.n	8005df0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7fc fa70 	bl	80022d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2202      	movs	r2, #2
 8005df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e18:	431a      	orrs	r2, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	431a      	orrs	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	431a      	orrs	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e40:	431a      	orrs	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e4a:	431a      	orrs	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e54:	ea42 0103 	orr.w	r1, r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	0c1b      	lsrs	r3, r3, #16
 8005e6e:	f003 0104 	and.w	r1, r3, #4
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	f003 0210 	and.w	r2, r3, #16
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	69da      	ldr	r2, [r3, #28]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b082      	sub	sp, #8
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d101      	bne.n	8005ebc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e041      	b.n	8005f40 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d106      	bne.n	8005ed6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7fc fa45 	bl	8002360 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2202      	movs	r2, #2
 8005eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	4610      	mov	r0, r2
 8005eea:	f000 fc53 	bl	8006794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3708      	adds	r7, #8
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d001      	beq.n	8005f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e044      	b.n	8005fea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f042 0201 	orr.w	r2, r2, #1
 8005f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a1e      	ldr	r2, [pc, #120]	; (8005ff8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d018      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f8a:	d013      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a1a      	ldr	r2, [pc, #104]	; (8005ffc <HAL_TIM_Base_Start_IT+0xb4>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00e      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a19      	ldr	r2, [pc, #100]	; (8006000 <HAL_TIM_Base_Start_IT+0xb8>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d009      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a17      	ldr	r2, [pc, #92]	; (8006004 <HAL_TIM_Base_Start_IT+0xbc>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d004      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a16      	ldr	r2, [pc, #88]	; (8006008 <HAL_TIM_Base_Start_IT+0xc0>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d111      	bne.n	8005fd8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2b06      	cmp	r3, #6
 8005fc4:	d010      	beq.n	8005fe8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f042 0201 	orr.w	r2, r2, #1
 8005fd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd6:	e007      	b.n	8005fe8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0201 	orr.w	r2, r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	40010000 	.word	0x40010000
 8005ffc:	40000400 	.word	0x40000400
 8006000:	40000800 	.word	0x40000800
 8006004:	40000c00 	.word	0x40000c00
 8006008:	40014000 	.word	0x40014000

0800600c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e041      	b.n	80060a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d106      	bne.n	8006038 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 f839 	bl	80060aa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	3304      	adds	r3, #4
 8006048:	4619      	mov	r1, r3
 800604a:	4610      	mov	r0, r2
 800604c:	f000 fba2 	bl	8006794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3708      	adds	r7, #8
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}

080060aa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b083      	sub	sp, #12
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80060b2:	bf00      	nop
 80060b4:	370c      	adds	r7, #12
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
	...

080060c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d109      	bne.n	80060e4 <HAL_TIM_PWM_Start+0x24>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	2b01      	cmp	r3, #1
 80060da:	bf14      	ite	ne
 80060dc:	2301      	movne	r3, #1
 80060de:	2300      	moveq	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	e022      	b.n	800612a <HAL_TIM_PWM_Start+0x6a>
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	d109      	bne.n	80060fe <HAL_TIM_PWM_Start+0x3e>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	bf14      	ite	ne
 80060f6:	2301      	movne	r3, #1
 80060f8:	2300      	moveq	r3, #0
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	e015      	b.n	800612a <HAL_TIM_PWM_Start+0x6a>
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b08      	cmp	r3, #8
 8006102:	d109      	bne.n	8006118 <HAL_TIM_PWM_Start+0x58>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	e008      	b.n	800612a <HAL_TIM_PWM_Start+0x6a>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b01      	cmp	r3, #1
 8006122:	bf14      	ite	ne
 8006124:	2301      	movne	r3, #1
 8006126:	2300      	moveq	r3, #0
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e068      	b.n	8006204 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d104      	bne.n	8006142 <HAL_TIM_PWM_Start+0x82>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2202      	movs	r2, #2
 800613c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006140:	e013      	b.n	800616a <HAL_TIM_PWM_Start+0xaa>
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b04      	cmp	r3, #4
 8006146:	d104      	bne.n	8006152 <HAL_TIM_PWM_Start+0x92>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006150:	e00b      	b.n	800616a <HAL_TIM_PWM_Start+0xaa>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b08      	cmp	r3, #8
 8006156:	d104      	bne.n	8006162 <HAL_TIM_PWM_Start+0xa2>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006160:	e003      	b.n	800616a <HAL_TIM_PWM_Start+0xaa>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2202      	movs	r2, #2
 8006166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2201      	movs	r2, #1
 8006170:	6839      	ldr	r1, [r7, #0]
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fdb4 	bl	8006ce0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a23      	ldr	r2, [pc, #140]	; (800620c <HAL_TIM_PWM_Start+0x14c>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d107      	bne.n	8006192 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006190:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a1d      	ldr	r2, [pc, #116]	; (800620c <HAL_TIM_PWM_Start+0x14c>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d018      	beq.n	80061ce <HAL_TIM_PWM_Start+0x10e>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061a4:	d013      	beq.n	80061ce <HAL_TIM_PWM_Start+0x10e>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a19      	ldr	r2, [pc, #100]	; (8006210 <HAL_TIM_PWM_Start+0x150>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00e      	beq.n	80061ce <HAL_TIM_PWM_Start+0x10e>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a17      	ldr	r2, [pc, #92]	; (8006214 <HAL_TIM_PWM_Start+0x154>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d009      	beq.n	80061ce <HAL_TIM_PWM_Start+0x10e>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a16      	ldr	r2, [pc, #88]	; (8006218 <HAL_TIM_PWM_Start+0x158>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d004      	beq.n	80061ce <HAL_TIM_PWM_Start+0x10e>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a14      	ldr	r2, [pc, #80]	; (800621c <HAL_TIM_PWM_Start+0x15c>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d111      	bne.n	80061f2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f003 0307 	and.w	r3, r3, #7
 80061d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2b06      	cmp	r3, #6
 80061de:	d010      	beq.n	8006202 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f042 0201 	orr.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061f0:	e007      	b.n	8006202 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f042 0201 	orr.w	r2, r2, #1
 8006200:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40010000 	.word	0x40010000
 8006210:	40000400 	.word	0x40000400
 8006214:	40000800 	.word	0x40000800
 8006218:	40000c00 	.word	0x40000c00
 800621c:	40014000 	.word	0x40014000

08006220 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b02      	cmp	r3, #2
 8006234:	d122      	bne.n	800627c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0302 	and.w	r3, r3, #2
 8006240:	2b02      	cmp	r3, #2
 8006242:	d11b      	bne.n	800627c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0202 	mvn.w	r2, #2
 800624c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	f003 0303 	and.w	r3, r3, #3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 fa77 	bl	8006756 <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fa69 	bl	8006742 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 fa7a 	bl	800676a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b04      	cmp	r3, #4
 8006288:	d122      	bne.n	80062d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f003 0304 	and.w	r3, r3, #4
 8006294:	2b04      	cmp	r3, #4
 8006296:	d11b      	bne.n	80062d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0204 	mvn.w	r2, #4
 80062a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2202      	movs	r2, #2
 80062a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d003      	beq.n	80062be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fa4d 	bl	8006756 <HAL_TIM_IC_CaptureCallback>
 80062bc:	e005      	b.n	80062ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 fa3f 	bl	8006742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fa50 	bl	800676a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f003 0308 	and.w	r3, r3, #8
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d122      	bne.n	8006324 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d11b      	bne.n	8006324 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f06f 0208 	mvn.w	r2, #8
 80062f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2204      	movs	r2, #4
 80062fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	f003 0303 	and.w	r3, r3, #3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 fa23 	bl	8006756 <HAL_TIM_IC_CaptureCallback>
 8006310:	e005      	b.n	800631e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 fa15 	bl	8006742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 fa26 	bl	800676a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	f003 0310 	and.w	r3, r3, #16
 800632e:	2b10      	cmp	r3, #16
 8006330:	d122      	bne.n	8006378 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	f003 0310 	and.w	r3, r3, #16
 800633c:	2b10      	cmp	r3, #16
 800633e:	d11b      	bne.n	8006378 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f06f 0210 	mvn.w	r2, #16
 8006348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2208      	movs	r2, #8
 800634e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f9f9 	bl	8006756 <HAL_TIM_IC_CaptureCallback>
 8006364:	e005      	b.n	8006372 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f9eb 	bl	8006742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 f9fc 	bl	800676a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	f003 0301 	and.w	r3, r3, #1
 8006382:	2b01      	cmp	r3, #1
 8006384:	d10e      	bne.n	80063a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b01      	cmp	r3, #1
 8006392:	d107      	bne.n	80063a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f06f 0201 	mvn.w	r2, #1
 800639c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7fb f8aa 	bl	80014f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ae:	2b80      	cmp	r3, #128	; 0x80
 80063b0:	d10e      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063bc:	2b80      	cmp	r3, #128	; 0x80
 80063be:	d107      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 fd26 	bl	8006e1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063da:	2b40      	cmp	r3, #64	; 0x40
 80063dc:	d10e      	bne.n	80063fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e8:	2b40      	cmp	r3, #64	; 0x40
 80063ea:	d107      	bne.n	80063fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f9c1 	bl	800677e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	f003 0320 	and.w	r3, r3, #32
 8006406:	2b20      	cmp	r3, #32
 8006408:	d10e      	bne.n	8006428 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f003 0320 	and.w	r3, r3, #32
 8006414:	2b20      	cmp	r3, #32
 8006416:	d107      	bne.n	8006428 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f06f 0220 	mvn.w	r2, #32
 8006420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fcf0 	bl	8006e08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006428:	bf00      	nop
 800642a:	3708      	adds	r7, #8
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800643c:	2300      	movs	r3, #0
 800643e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006446:	2b01      	cmp	r3, #1
 8006448:	d101      	bne.n	800644e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800644a:	2302      	movs	r3, #2
 800644c:	e0ae      	b.n	80065ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2b0c      	cmp	r3, #12
 800645a:	f200 809f 	bhi.w	800659c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800645e:	a201      	add	r2, pc, #4	; (adr r2, 8006464 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006464:	08006499 	.word	0x08006499
 8006468:	0800659d 	.word	0x0800659d
 800646c:	0800659d 	.word	0x0800659d
 8006470:	0800659d 	.word	0x0800659d
 8006474:	080064d9 	.word	0x080064d9
 8006478:	0800659d 	.word	0x0800659d
 800647c:	0800659d 	.word	0x0800659d
 8006480:	0800659d 	.word	0x0800659d
 8006484:	0800651b 	.word	0x0800651b
 8006488:	0800659d 	.word	0x0800659d
 800648c:	0800659d 	.word	0x0800659d
 8006490:	0800659d 	.word	0x0800659d
 8006494:	0800655b 	.word	0x0800655b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 f9f8 	bl	8006894 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699a      	ldr	r2, [r3, #24]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f042 0208 	orr.w	r2, r2, #8
 80064b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699a      	ldr	r2, [r3, #24]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0204 	bic.w	r2, r2, #4
 80064c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6999      	ldr	r1, [r3, #24]
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691a      	ldr	r2, [r3, #16]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	619a      	str	r2, [r3, #24]
      break;
 80064d6:	e064      	b.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68b9      	ldr	r1, [r7, #8]
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fa3e 	bl	8006960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	699a      	ldr	r2, [r3, #24]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	699a      	ldr	r2, [r3, #24]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6999      	ldr	r1, [r3, #24]
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	021a      	lsls	r2, r3, #8
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	619a      	str	r2, [r3, #24]
      break;
 8006518:	e043      	b.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68b9      	ldr	r1, [r7, #8]
 8006520:	4618      	mov	r0, r3
 8006522:	f000 fa89 	bl	8006a38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	69da      	ldr	r2, [r3, #28]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f042 0208 	orr.w	r2, r2, #8
 8006534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	69da      	ldr	r2, [r3, #28]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0204 	bic.w	r2, r2, #4
 8006544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	69d9      	ldr	r1, [r3, #28]
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	691a      	ldr	r2, [r3, #16]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	430a      	orrs	r2, r1
 8006556:	61da      	str	r2, [r3, #28]
      break;
 8006558:	e023      	b.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68b9      	ldr	r1, [r7, #8]
 8006560:	4618      	mov	r0, r3
 8006562:	f000 fad3 	bl	8006b0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	69da      	ldr	r2, [r3, #28]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69da      	ldr	r2, [r3, #28]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69d9      	ldr	r1, [r3, #28]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	021a      	lsls	r2, r3, #8
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	61da      	str	r2, [r3, #28]
      break;
 800659a:	e002      	b.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	75fb      	strb	r3, [r7, #23]
      break;
 80065a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065be:	2300      	movs	r3, #0
 80065c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d101      	bne.n	80065d0 <HAL_TIM_ConfigClockSource+0x1c>
 80065cc:	2302      	movs	r3, #2
 80065ce:	e0b4      	b.n	800673a <HAL_TIM_ConfigClockSource+0x186>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2202      	movs	r2, #2
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006608:	d03e      	beq.n	8006688 <HAL_TIM_ConfigClockSource+0xd4>
 800660a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800660e:	f200 8087 	bhi.w	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006612:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006616:	f000 8086 	beq.w	8006726 <HAL_TIM_ConfigClockSource+0x172>
 800661a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800661e:	d87f      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006620:	2b70      	cmp	r3, #112	; 0x70
 8006622:	d01a      	beq.n	800665a <HAL_TIM_ConfigClockSource+0xa6>
 8006624:	2b70      	cmp	r3, #112	; 0x70
 8006626:	d87b      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006628:	2b60      	cmp	r3, #96	; 0x60
 800662a:	d050      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x11a>
 800662c:	2b60      	cmp	r3, #96	; 0x60
 800662e:	d877      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006630:	2b50      	cmp	r3, #80	; 0x50
 8006632:	d03c      	beq.n	80066ae <HAL_TIM_ConfigClockSource+0xfa>
 8006634:	2b50      	cmp	r3, #80	; 0x50
 8006636:	d873      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006638:	2b40      	cmp	r3, #64	; 0x40
 800663a:	d058      	beq.n	80066ee <HAL_TIM_ConfigClockSource+0x13a>
 800663c:	2b40      	cmp	r3, #64	; 0x40
 800663e:	d86f      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006640:	2b30      	cmp	r3, #48	; 0x30
 8006642:	d064      	beq.n	800670e <HAL_TIM_ConfigClockSource+0x15a>
 8006644:	2b30      	cmp	r3, #48	; 0x30
 8006646:	d86b      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006648:	2b20      	cmp	r3, #32
 800664a:	d060      	beq.n	800670e <HAL_TIM_ConfigClockSource+0x15a>
 800664c:	2b20      	cmp	r3, #32
 800664e:	d867      	bhi.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
 8006650:	2b00      	cmp	r3, #0
 8006652:	d05c      	beq.n	800670e <HAL_TIM_ConfigClockSource+0x15a>
 8006654:	2b10      	cmp	r3, #16
 8006656:	d05a      	beq.n	800670e <HAL_TIM_ConfigClockSource+0x15a>
 8006658:	e062      	b.n	8006720 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6818      	ldr	r0, [r3, #0]
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	6899      	ldr	r1, [r3, #8]
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f000 fb19 	bl	8006ca0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800667c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	609a      	str	r2, [r3, #8]
      break;
 8006686:	e04f      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6818      	ldr	r0, [r3, #0]
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	6899      	ldr	r1, [r3, #8]
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f000 fb02 	bl	8006ca0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689a      	ldr	r2, [r3, #8]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066aa:	609a      	str	r2, [r3, #8]
      break;
 80066ac:	e03c      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6818      	ldr	r0, [r3, #0]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	6859      	ldr	r1, [r3, #4]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	461a      	mov	r2, r3
 80066bc:	f000 fa76 	bl	8006bac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2150      	movs	r1, #80	; 0x50
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 facf 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 80066cc:	e02c      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6818      	ldr	r0, [r3, #0]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	6859      	ldr	r1, [r3, #4]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	461a      	mov	r2, r3
 80066dc:	f000 fa95 	bl	8006c0a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2160      	movs	r1, #96	; 0x60
 80066e6:	4618      	mov	r0, r3
 80066e8:	f000 fabf 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 80066ec:	e01c      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6818      	ldr	r0, [r3, #0]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	6859      	ldr	r1, [r3, #4]
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	461a      	mov	r2, r3
 80066fc:	f000 fa56 	bl	8006bac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2140      	movs	r1, #64	; 0x40
 8006706:	4618      	mov	r0, r3
 8006708:	f000 faaf 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 800670c:	e00c      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4619      	mov	r1, r3
 8006718:	4610      	mov	r0, r2
 800671a:	f000 faa6 	bl	8006c6a <TIM_ITRx_SetConfig>
      break;
 800671e:	e003      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	73fb      	strb	r3, [r7, #15]
      break;
 8006724:	e000      	b.n	8006728 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006726:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006738:	7bfb      	ldrb	r3, [r7, #15]
}
 800673a:	4618      	mov	r0, r3
 800673c:	3710      	adds	r7, #16
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}

08006742 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800675e:	bf00      	nop
 8006760:	370c      	adds	r7, #12
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006786:	bf00      	nop
 8006788:	370c      	adds	r7, #12
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
	...

08006794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006794:	b480      	push	{r7}
 8006796:	b085      	sub	sp, #20
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a34      	ldr	r2, [pc, #208]	; (8006878 <TIM_Base_SetConfig+0xe4>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d00f      	beq.n	80067cc <TIM_Base_SetConfig+0x38>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b2:	d00b      	beq.n	80067cc <TIM_Base_SetConfig+0x38>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a31      	ldr	r2, [pc, #196]	; (800687c <TIM_Base_SetConfig+0xe8>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d007      	beq.n	80067cc <TIM_Base_SetConfig+0x38>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a30      	ldr	r2, [pc, #192]	; (8006880 <TIM_Base_SetConfig+0xec>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d003      	beq.n	80067cc <TIM_Base_SetConfig+0x38>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a2f      	ldr	r2, [pc, #188]	; (8006884 <TIM_Base_SetConfig+0xf0>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d108      	bne.n	80067de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a25      	ldr	r2, [pc, #148]	; (8006878 <TIM_Base_SetConfig+0xe4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d01b      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ec:	d017      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a22      	ldr	r2, [pc, #136]	; (800687c <TIM_Base_SetConfig+0xe8>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d013      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a21      	ldr	r2, [pc, #132]	; (8006880 <TIM_Base_SetConfig+0xec>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d00f      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a20      	ldr	r2, [pc, #128]	; (8006884 <TIM_Base_SetConfig+0xf0>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d00b      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a1f      	ldr	r2, [pc, #124]	; (8006888 <TIM_Base_SetConfig+0xf4>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d007      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a1e      	ldr	r2, [pc, #120]	; (800688c <TIM_Base_SetConfig+0xf8>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d003      	beq.n	800681e <TIM_Base_SetConfig+0x8a>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a1d      	ldr	r2, [pc, #116]	; (8006890 <TIM_Base_SetConfig+0xfc>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d108      	bne.n	8006830 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	689a      	ldr	r2, [r3, #8]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a08      	ldr	r2, [pc, #32]	; (8006878 <TIM_Base_SetConfig+0xe4>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d103      	bne.n	8006864 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	691a      	ldr	r2, [r3, #16]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	615a      	str	r2, [r3, #20]
}
 800686a:	bf00      	nop
 800686c:	3714      	adds	r7, #20
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40010000 	.word	0x40010000
 800687c:	40000400 	.word	0x40000400
 8006880:	40000800 	.word	0x40000800
 8006884:	40000c00 	.word	0x40000c00
 8006888:	40014000 	.word	0x40014000
 800688c:	40014400 	.word	0x40014400
 8006890:	40014800 	.word	0x40014800

08006894 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006894:	b480      	push	{r7}
 8006896:	b087      	sub	sp, #28
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	f023 0201 	bic.w	r2, r3, #1
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 0303 	bic.w	r3, r3, #3
 80068ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f023 0302 	bic.w	r3, r3, #2
 80068dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	697a      	ldr	r2, [r7, #20]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a1c      	ldr	r2, [pc, #112]	; (800695c <TIM_OC1_SetConfig+0xc8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d10c      	bne.n	800690a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 0308 	bic.w	r3, r3, #8
 80068f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	f023 0304 	bic.w	r3, r3, #4
 8006908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a13      	ldr	r2, [pc, #76]	; (800695c <TIM_OC1_SetConfig+0xc8>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d111      	bne.n	8006936 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4313      	orrs	r3, r2
 800692a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	4313      	orrs	r3, r2
 8006934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	621a      	str	r2, [r3, #32]
}
 8006950:	bf00      	nop
 8006952:	371c      	adds	r7, #28
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40010000 	.word	0x40010000

08006960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	f023 0210 	bic.w	r2, r3, #16
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800698e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	021b      	lsls	r3, r3, #8
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	f023 0320 	bic.w	r3, r3, #32
 80069aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	011b      	lsls	r3, r3, #4
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a1e      	ldr	r2, [pc, #120]	; (8006a34 <TIM_OC2_SetConfig+0xd4>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d10d      	bne.n	80069dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	011b      	lsls	r3, r3, #4
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a15      	ldr	r2, [pc, #84]	; (8006a34 <TIM_OC2_SetConfig+0xd4>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d113      	bne.n	8006a0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	693a      	ldr	r2, [r7, #16]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	621a      	str	r2, [r3, #32]
}
 8006a26:	bf00      	nop
 8006a28:	371c      	adds	r7, #28
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40010000 	.word	0x40010000

08006a38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b087      	sub	sp, #28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f023 0303 	bic.w	r3, r3, #3
 8006a6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	021b      	lsls	r3, r3, #8
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a1d      	ldr	r2, [pc, #116]	; (8006b08 <TIM_OC3_SetConfig+0xd0>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d10d      	bne.n	8006ab2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	021b      	lsls	r3, r3, #8
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a14      	ldr	r2, [pc, #80]	; (8006b08 <TIM_OC3_SetConfig+0xd0>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d113      	bne.n	8006ae2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	011b      	lsls	r3, r3, #4
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	699b      	ldr	r3, [r3, #24]
 8006ada:	011b      	lsls	r3, r3, #4
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	621a      	str	r2, [r3, #32]
}
 8006afc:	bf00      	nop
 8006afe:	371c      	adds	r7, #28
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr
 8006b08:	40010000 	.word	0x40010000

08006b0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b087      	sub	sp, #28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	69db      	ldr	r3, [r3, #28]
 8006b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	021b      	lsls	r3, r3, #8
 8006b4a:	68fa      	ldr	r2, [r7, #12]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	031b      	lsls	r3, r3, #12
 8006b5e:	693a      	ldr	r2, [r7, #16]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a10      	ldr	r2, [pc, #64]	; (8006ba8 <TIM_OC4_SetConfig+0x9c>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d109      	bne.n	8006b80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	695b      	ldr	r3, [r3, #20]
 8006b78:	019b      	lsls	r3, r3, #6
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	621a      	str	r2, [r3, #32]
}
 8006b9a:	bf00      	nop
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40010000 	.word	0x40010000

08006bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b087      	sub	sp, #28
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	f023 0201 	bic.w	r2, r3, #1
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f023 030a 	bic.w	r3, r3, #10
 8006be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	621a      	str	r2, [r3, #32]
}
 8006bfe:	bf00      	nop
 8006c00:	371c      	adds	r7, #28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b087      	sub	sp, #28
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	60f8      	str	r0, [r7, #12]
 8006c12:	60b9      	str	r1, [r7, #8]
 8006c14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	f023 0210 	bic.w	r2, r3, #16
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	031b      	lsls	r3, r3, #12
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	011b      	lsls	r3, r3, #4
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	621a      	str	r2, [r3, #32]
}
 8006c5e:	bf00      	nop
 8006c60:	371c      	adds	r7, #28
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b085      	sub	sp, #20
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
 8006c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f043 0307 	orr.w	r3, r3, #7
 8006c8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	609a      	str	r2, [r3, #8]
}
 8006c94:	bf00      	nop
 8006c96:	3714      	adds	r7, #20
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b087      	sub	sp, #28
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
 8006cac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	021a      	lsls	r2, r3, #8
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	431a      	orrs	r2, r3
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	609a      	str	r2, [r3, #8]
}
 8006cd4:	bf00      	nop
 8006cd6:	371c      	adds	r7, #28
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f003 031f 	and.w	r3, r3, #31
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6a1a      	ldr	r2, [r3, #32]
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	43db      	mvns	r3, r3
 8006d02:	401a      	ands	r2, r3
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6a1a      	ldr	r2, [r3, #32]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f003 031f 	and.w	r3, r3, #31
 8006d12:	6879      	ldr	r1, [r7, #4]
 8006d14:	fa01 f303 	lsl.w	r3, r1, r3
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	621a      	str	r2, [r3, #32]
}
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
	...

08006d2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d101      	bne.n	8006d44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d40:	2302      	movs	r3, #2
 8006d42:	e050      	b.n	8006de6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a1c      	ldr	r2, [pc, #112]	; (8006df4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d018      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d90:	d013      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a18      	ldr	r2, [pc, #96]	; (8006df8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d00e      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a16      	ldr	r2, [pc, #88]	; (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d009      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a15      	ldr	r2, [pc, #84]	; (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d004      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a13      	ldr	r2, [pc, #76]	; (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d10c      	bne.n	8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40010000 	.word	0x40010000
 8006df8:	40000400 	.word	0x40000400
 8006dfc:	40000800 	.word	0x40000800
 8006e00:	40000c00 	.word	0x40000c00
 8006e04:	40014000 	.word	0x40014000

08006e08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e30:	b084      	sub	sp, #16
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
 8006e3a:	f107 001c 	add.w	r0, r7, #28
 8006e3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d122      	bne.n	8006e8e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d105      	bne.n	8006e82 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f9c0 	bl	8007208 <USB_CoreReset>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	73fb      	strb	r3, [r7, #15]
 8006e8c:	e01a      	b.n	8006ec4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f9b4 	bl	8007208 <USB_CoreReset>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d106      	bne.n	8006eb8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	639a      	str	r2, [r3, #56]	; 0x38
 8006eb6:	e005      	b.n	8006ec4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ebc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d10b      	bne.n	8006ee2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f043 0206 	orr.w	r2, r3, #6
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f043 0220 	orr.w	r2, r3, #32
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006eee:	b004      	add	sp, #16
 8006ef0:	4770      	bx	lr

08006ef2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b083      	sub	sp, #12
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f043 0201 	orr.w	r2, r3, #1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	f023 0201 	bic.w	r2, r3, #1
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	370c      	adds	r7, #12
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr

08006f36 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
 8006f3e:	460b      	mov	r3, r1
 8006f40:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006f42:	2300      	movs	r3, #0
 8006f44:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f52:	78fb      	ldrb	r3, [r7, #3]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d115      	bne.n	8006f84 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006f64:	2001      	movs	r0, #1
 8006f66:	f7fb fc51 	bl	800280c <HAL_Delay>
      ms++;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f93a 	bl	80071ea <USB_GetMode>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d01e      	beq.n	8006fba <USB_SetCurrentMode+0x84>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2b31      	cmp	r3, #49	; 0x31
 8006f80:	d9f0      	bls.n	8006f64 <USB_SetCurrentMode+0x2e>
 8006f82:	e01a      	b.n	8006fba <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f84:	78fb      	ldrb	r3, [r7, #3]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d115      	bne.n	8006fb6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006f96:	2001      	movs	r0, #1
 8006f98:	f7fb fc38 	bl	800280c <HAL_Delay>
      ms++;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f921 	bl	80071ea <USB_GetMode>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d005      	beq.n	8006fba <USB_SetCurrentMode+0x84>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2b31      	cmp	r3, #49	; 0x31
 8006fb2:	d9f0      	bls.n	8006f96 <USB_SetCurrentMode+0x60>
 8006fb4:	e001      	b.n	8006fba <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e005      	b.n	8006fc6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2b32      	cmp	r3, #50	; 0x32
 8006fbe:	d101      	bne.n	8006fc4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e000      	b.n	8006fc6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
	...

08006fd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	4a13      	ldr	r2, [pc, #76]	; (8007034 <USB_FlushTxFifo+0x64>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d901      	bls.n	8006ff0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e01b      	b.n	8007028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	daf2      	bge.n	8006fde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	019b      	lsls	r3, r3, #6
 8007000:	f043 0220 	orr.w	r2, r3, #32
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	3301      	adds	r3, #1
 800700c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4a08      	ldr	r2, [pc, #32]	; (8007034 <USB_FlushTxFifo+0x64>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d901      	bls.n	800701a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e006      	b.n	8007028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	f003 0320 	and.w	r3, r3, #32
 8007022:	2b20      	cmp	r3, #32
 8007024:	d0f0      	beq.n	8007008 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr
 8007034:	00030d40 	.word	0x00030d40

08007038 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007040:	2300      	movs	r3, #0
 8007042:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	3301      	adds	r3, #1
 8007048:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4a11      	ldr	r2, [pc, #68]	; (8007094 <USB_FlushRxFifo+0x5c>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d901      	bls.n	8007056 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e018      	b.n	8007088 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	691b      	ldr	r3, [r3, #16]
 800705a:	2b00      	cmp	r3, #0
 800705c:	daf2      	bge.n	8007044 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800705e:	2300      	movs	r3, #0
 8007060:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2210      	movs	r2, #16
 8007066:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	3301      	adds	r3, #1
 800706c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4a08      	ldr	r2, [pc, #32]	; (8007094 <USB_FlushRxFifo+0x5c>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d901      	bls.n	800707a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e006      	b.n	8007088 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0310 	and.w	r3, r3, #16
 8007082:	2b10      	cmp	r3, #16
 8007084:	d0f0      	beq.n	8007068 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3714      	adds	r7, #20
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr
 8007094:	00030d40 	.word	0x00030d40

08007098 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007098:	b480      	push	{r7}
 800709a:	b089      	sub	sp, #36	; 0x24
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	4611      	mov	r1, r2
 80070a4:	461a      	mov	r2, r3
 80070a6:	460b      	mov	r3, r1
 80070a8:	71fb      	strb	r3, [r7, #7]
 80070aa:	4613      	mov	r3, r2
 80070ac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80070b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d123      	bne.n	8007106 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070be:	88bb      	ldrh	r3, [r7, #4]
 80070c0:	3303      	adds	r3, #3
 80070c2:	089b      	lsrs	r3, r3, #2
 80070c4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80070c6:	2300      	movs	r3, #0
 80070c8:	61bb      	str	r3, [r7, #24]
 80070ca:	e018      	b.n	80070fe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80070cc:	79fb      	ldrb	r3, [r7, #7]
 80070ce:	031a      	lsls	r2, r3, #12
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070d8:	461a      	mov	r2, r3
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	6013      	str	r3, [r2, #0]
      pSrc++;
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	3301      	adds	r3, #1
 80070e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	3301      	adds	r3, #1
 80070ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	3301      	adds	r3, #1
 80070f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	3301      	adds	r3, #1
 80070f6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	3301      	adds	r3, #1
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	69ba      	ldr	r2, [r7, #24]
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	429a      	cmp	r2, r3
 8007104:	d3e2      	bcc.n	80070cc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3724      	adds	r7, #36	; 0x24
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007114:	b480      	push	{r7}
 8007116:	b08b      	sub	sp, #44	; 0x2c
 8007118:	af00      	add	r7, sp, #0
 800711a:	60f8      	str	r0, [r7, #12]
 800711c:	60b9      	str	r1, [r7, #8]
 800711e:	4613      	mov	r3, r2
 8007120:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800712a:	88fb      	ldrh	r3, [r7, #6]
 800712c:	089b      	lsrs	r3, r3, #2
 800712e:	b29b      	uxth	r3, r3
 8007130:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007132:	88fb      	ldrh	r3, [r7, #6]
 8007134:	f003 0303 	and.w	r3, r3, #3
 8007138:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800713a:	2300      	movs	r3, #0
 800713c:	623b      	str	r3, [r7, #32]
 800713e:	e014      	b.n	800716a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714a:	601a      	str	r2, [r3, #0]
    pDest++;
 800714c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714e:	3301      	adds	r3, #1
 8007150:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007154:	3301      	adds	r3, #1
 8007156:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715a:	3301      	adds	r3, #1
 800715c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800715e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007160:	3301      	adds	r3, #1
 8007162:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	3301      	adds	r3, #1
 8007168:	623b      	str	r3, [r7, #32]
 800716a:	6a3a      	ldr	r2, [r7, #32]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	429a      	cmp	r2, r3
 8007170:	d3e6      	bcc.n	8007140 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007172:	8bfb      	ldrh	r3, [r7, #30]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d01e      	beq.n	80071b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007182:	461a      	mov	r2, r3
 8007184:	f107 0310 	add.w	r3, r7, #16
 8007188:	6812      	ldr	r2, [r2, #0]
 800718a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	6a3b      	ldr	r3, [r7, #32]
 8007190:	b2db      	uxtb	r3, r3
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	fa22 f303 	lsr.w	r3, r2, r3
 8007198:	b2da      	uxtb	r2, r3
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	701a      	strb	r2, [r3, #0]
      i++;
 800719e:	6a3b      	ldr	r3, [r7, #32]
 80071a0:	3301      	adds	r3, #1
 80071a2:	623b      	str	r3, [r7, #32]
      pDest++;
 80071a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a6:	3301      	adds	r3, #1
 80071a8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80071aa:	8bfb      	ldrh	r3, [r7, #30]
 80071ac:	3b01      	subs	r3, #1
 80071ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80071b0:	8bfb      	ldrh	r3, [r7, #30]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1ea      	bne.n	800718c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80071b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	372c      	adds	r7, #44	; 0x2c
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	4013      	ands	r3, r2
 80071da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80071dc:	68fb      	ldr	r3, [r7, #12]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b083      	sub	sp, #12
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	f003 0301 	and.w	r3, r3, #1
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	370c      	adds	r7, #12
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
	...

08007208 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007210:	2300      	movs	r3, #0
 8007212:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	3301      	adds	r3, #1
 8007218:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	4a13      	ldr	r2, [pc, #76]	; (800726c <USB_CoreReset+0x64>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d901      	bls.n	8007226 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e01b      	b.n	800725e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	2b00      	cmp	r3, #0
 800722c:	daf2      	bge.n	8007214 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800722e:	2300      	movs	r3, #0
 8007230:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	f043 0201 	orr.w	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	3301      	adds	r3, #1
 8007242:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4a09      	ldr	r2, [pc, #36]	; (800726c <USB_CoreReset+0x64>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d901      	bls.n	8007250 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e006      	b.n	800725e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b01      	cmp	r3, #1
 800725a:	d0f0      	beq.n	800723e <USB_CoreReset+0x36>

  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	00030d40 	.word	0x00030d40

08007270 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007270:	b084      	sub	sp, #16
 8007272:	b580      	push	{r7, lr}
 8007274:	b086      	sub	sp, #24
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
 800727a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800727e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007282:	2300      	movs	r3, #0
 8007284:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007290:	461a      	mov	r2, r3
 8007292:	2300      	movs	r3, #0
 8007294:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800729a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d018      	beq.n	80072f8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80072c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d10a      	bne.n	80072e2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80072da:	f043 0304 	orr.w	r3, r3, #4
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	e014      	b.n	800730c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80072f0:	f023 0304 	bic.w	r3, r3, #4
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	e009      	b.n	800730c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	68fa      	ldr	r2, [r7, #12]
 8007302:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007306:	f023 0304 	bic.w	r3, r3, #4
 800730a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800730c:	2110      	movs	r1, #16
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f7ff fe5e 	bl	8006fd0 <USB_FlushTxFifo>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d001      	beq.n	800731e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f7ff fe8a 	bl	8007038 <USB_FlushRxFifo>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800732e:	2300      	movs	r3, #0
 8007330:	613b      	str	r3, [r7, #16]
 8007332:	e015      	b.n	8007360 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	015a      	lsls	r2, r3, #5
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4413      	add	r3, r2
 800733c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007340:	461a      	mov	r2, r3
 8007342:	f04f 33ff 	mov.w	r3, #4294967295
 8007346:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	015a      	lsls	r2, r3, #5
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	4413      	add	r3, r2
 8007350:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007354:	461a      	mov	r2, r3
 8007356:	2300      	movs	r3, #0
 8007358:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	3301      	adds	r3, #1
 800735e:	613b      	str	r3, [r7, #16]
 8007360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	429a      	cmp	r2, r3
 8007366:	d3e5      	bcc.n	8007334 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f04f 32ff 	mov.w	r2, #4294967295
 8007374:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800737a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00b      	beq.n	800739a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007388:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a13      	ldr	r2, [pc, #76]	; (80073dc <USB_HostInit+0x16c>)
 800738e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a13      	ldr	r2, [pc, #76]	; (80073e0 <USB_HostInit+0x170>)
 8007394:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007398:	e009      	b.n	80073ae <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2280      	movs	r2, #128	; 0x80
 800739e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a10      	ldr	r2, [pc, #64]	; (80073e4 <USB_HostInit+0x174>)
 80073a4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a0f      	ldr	r2, [pc, #60]	; (80073e8 <USB_HostInit+0x178>)
 80073aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d105      	bne.n	80073c0 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	f043 0210 	orr.w	r2, r3, #16
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699a      	ldr	r2, [r3, #24]
 80073c4:	4b09      	ldr	r3, [pc, #36]	; (80073ec <USB_HostInit+0x17c>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80073cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3718      	adds	r7, #24
 80073d2:	46bd      	mov	sp, r7
 80073d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073d8:	b004      	add	sp, #16
 80073da:	4770      	bx	lr
 80073dc:	01000200 	.word	0x01000200
 80073e0:	00e00300 	.word	0x00e00300
 80073e4:	00600080 	.word	0x00600080
 80073e8:	004000e0 	.word	0x004000e0
 80073ec:	a3200008 	.word	0xa3200008

080073f0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	460b      	mov	r3, r1
 80073fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800740e:	f023 0303 	bic.w	r3, r3, #3
 8007412:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	68f9      	ldr	r1, [r7, #12]
 8007424:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007428:	4313      	orrs	r3, r2
 800742a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800742c:	78fb      	ldrb	r3, [r7, #3]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d107      	bne.n	8007442 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007438:	461a      	mov	r2, r3
 800743a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800743e:	6053      	str	r3, [r2, #4]
 8007440:	e009      	b.n	8007456 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007442:	78fb      	ldrb	r3, [r7, #3]
 8007444:	2b02      	cmp	r3, #2
 8007446:	d106      	bne.n	8007456 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800744e:	461a      	mov	r2, r3
 8007450:	f241 7370 	movw	r3, #6000	; 0x1770
 8007454:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007470:	2300      	movs	r3, #0
 8007472:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007484:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800748e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007492:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007494:	2064      	movs	r0, #100	; 0x64
 8007496:	f7fb f9b9 	bl	800280c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80074a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074a6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80074a8:	200a      	movs	r0, #10
 80074aa:	f7fb f9af 	bl	800280c <HAL_Delay>

  return HAL_OK;
 80074ae:	2300      	movs	r3, #0
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	460b      	mov	r3, r1
 80074c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80074c8:	2300      	movs	r3, #0
 80074ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80074dc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d109      	bne.n	80074fc <USB_DriveVbus+0x44>
 80074e8:	78fb      	ldrb	r3, [r7, #3]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d106      	bne.n	80074fc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80074f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80074fa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007506:	d109      	bne.n	800751c <USB_DriveVbus+0x64>
 8007508:	78fb      	ldrb	r3, [r7, #3]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d106      	bne.n	800751c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007516:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800751a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800751c:	2300      	movs	r3, #0
}
 800751e:	4618      	mov	r0, r3
 8007520:	3714      	adds	r7, #20
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800752a:	b480      	push	{r7}
 800752c:	b085      	sub	sp, #20
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007536:	2300      	movs	r3, #0
 8007538:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	0c5b      	lsrs	r3, r3, #17
 8007548:	f003 0303 	and.w	r3, r3, #3
}
 800754c:	4618      	mov	r0, r3
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	b29b      	uxth	r3, r3
}
 800756e:	4618      	mov	r0, r3
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
	...

0800757c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b088      	sub	sp, #32
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	4608      	mov	r0, r1
 8007586:	4611      	mov	r1, r2
 8007588:	461a      	mov	r2, r3
 800758a:	4603      	mov	r3, r0
 800758c:	70fb      	strb	r3, [r7, #3]
 800758e:	460b      	mov	r3, r1
 8007590:	70bb      	strb	r3, [r7, #2]
 8007592:	4613      	mov	r3, r2
 8007594:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800759e:	78fb      	ldrb	r3, [r7, #3]
 80075a0:	015a      	lsls	r2, r3, #5
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	4413      	add	r3, r2
 80075a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075aa:	461a      	mov	r2, r3
 80075ac:	f04f 33ff 	mov.w	r3, #4294967295
 80075b0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80075b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80075b6:	2b03      	cmp	r3, #3
 80075b8:	d87e      	bhi.n	80076b8 <USB_HC_Init+0x13c>
 80075ba:	a201      	add	r2, pc, #4	; (adr r2, 80075c0 <USB_HC_Init+0x44>)
 80075bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c0:	080075d1 	.word	0x080075d1
 80075c4:	0800767b 	.word	0x0800767b
 80075c8:	080075d1 	.word	0x080075d1
 80075cc:	0800763d 	.word	0x0800763d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075dc:	461a      	mov	r2, r3
 80075de:	f240 439d 	movw	r3, #1181	; 0x49d
 80075e2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80075e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	da10      	bge.n	800760e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80075ec:	78fb      	ldrb	r3, [r7, #3]
 80075ee:	015a      	lsls	r2, r3, #5
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	4413      	add	r3, r2
 80075f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	78fa      	ldrb	r2, [r7, #3]
 80075fc:	0151      	lsls	r1, r2, #5
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	440a      	add	r2, r1
 8007602:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007606:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800760a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800760c:	e057      	b.n	80076be <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007616:	2b00      	cmp	r3, #0
 8007618:	d051      	beq.n	80076be <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800761a:	78fb      	ldrb	r3, [r7, #3]
 800761c:	015a      	lsls	r2, r3, #5
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	4413      	add	r3, r2
 8007622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	78fa      	ldrb	r2, [r7, #3]
 800762a:	0151      	lsls	r1, r2, #5
 800762c:	693a      	ldr	r2, [r7, #16]
 800762e:	440a      	add	r2, r1
 8007630:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007634:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007638:	60d3      	str	r3, [r2, #12]
      break;
 800763a:	e040      	b.n	80076be <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800763c:	78fb      	ldrb	r3, [r7, #3]
 800763e:	015a      	lsls	r2, r3, #5
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	4413      	add	r3, r2
 8007644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007648:	461a      	mov	r2, r3
 800764a:	f240 639d 	movw	r3, #1693	; 0x69d
 800764e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007650:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007654:	2b00      	cmp	r3, #0
 8007656:	da34      	bge.n	80076c2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007658:	78fb      	ldrb	r3, [r7, #3]
 800765a:	015a      	lsls	r2, r3, #5
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	4413      	add	r3, r2
 8007660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	78fa      	ldrb	r2, [r7, #3]
 8007668:	0151      	lsls	r1, r2, #5
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	440a      	add	r2, r1
 800766e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007676:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007678:	e023      	b.n	80076c2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800767a:	78fb      	ldrb	r3, [r7, #3]
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	4413      	add	r3, r2
 8007682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007686:	461a      	mov	r2, r3
 8007688:	f240 2325 	movw	r3, #549	; 0x225
 800768c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800768e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007692:	2b00      	cmp	r3, #0
 8007694:	da17      	bge.n	80076c6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007696:	78fb      	ldrb	r3, [r7, #3]
 8007698:	015a      	lsls	r2, r3, #5
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	4413      	add	r3, r2
 800769e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	78fa      	ldrb	r2, [r7, #3]
 80076a6:	0151      	lsls	r1, r2, #5
 80076a8:	693a      	ldr	r2, [r7, #16]
 80076aa:	440a      	add	r2, r1
 80076ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80076b0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80076b4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80076b6:	e006      	b.n	80076c6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	77fb      	strb	r3, [r7, #31]
      break;
 80076bc:	e004      	b.n	80076c8 <USB_HC_Init+0x14c>
      break;
 80076be:	bf00      	nop
 80076c0:	e002      	b.n	80076c8 <USB_HC_Init+0x14c>
      break;
 80076c2:	bf00      	nop
 80076c4:	e000      	b.n	80076c8 <USB_HC_Init+0x14c>
      break;
 80076c6:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80076c8:	78fb      	ldrb	r3, [r7, #3]
 80076ca:	015a      	lsls	r2, r3, #5
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	4413      	add	r3, r2
 80076d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	78fa      	ldrb	r2, [r7, #3]
 80076d8:	0151      	lsls	r1, r2, #5
 80076da:	693a      	ldr	r2, [r7, #16]
 80076dc:	440a      	add	r2, r1
 80076de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80076e2:	f043 0302 	orr.w	r3, r3, #2
 80076e6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076ee:	699a      	ldr	r2, [r3, #24]
 80076f0:	78fb      	ldrb	r3, [r7, #3]
 80076f2:	f003 030f 	and.w	r3, r3, #15
 80076f6:	2101      	movs	r1, #1
 80076f8:	fa01 f303 	lsl.w	r3, r1, r3
 80076fc:	6939      	ldr	r1, [r7, #16]
 80076fe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007702:	4313      	orrs	r3, r2
 8007704:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007712:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007716:	2b00      	cmp	r3, #0
 8007718:	da03      	bge.n	8007722 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800771a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800771e:	61bb      	str	r3, [r7, #24]
 8007720:	e001      	b.n	8007726 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8007722:	2300      	movs	r3, #0
 8007724:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7ff feff 	bl	800752a <USB_GetHostSpeed>
 800772c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800772e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007732:	2b02      	cmp	r3, #2
 8007734:	d106      	bne.n	8007744 <USB_HC_Init+0x1c8>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2b02      	cmp	r3, #2
 800773a:	d003      	beq.n	8007744 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800773c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007740:	617b      	str	r3, [r7, #20]
 8007742:	e001      	b.n	8007748 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007744:	2300      	movs	r3, #0
 8007746:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007748:	787b      	ldrb	r3, [r7, #1]
 800774a:	059b      	lsls	r3, r3, #22
 800774c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007750:	78bb      	ldrb	r3, [r7, #2]
 8007752:	02db      	lsls	r3, r3, #11
 8007754:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007758:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800775a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800775e:	049b      	lsls	r3, r3, #18
 8007760:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007764:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007766:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007768:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800776c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007772:	78fb      	ldrb	r3, [r7, #3]
 8007774:	0159      	lsls	r1, r3, #5
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	440b      	add	r3, r1
 800777a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800777e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007784:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007786:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800778a:	2b03      	cmp	r3, #3
 800778c:	d003      	beq.n	8007796 <USB_HC_Init+0x21a>
 800778e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007792:	2b01      	cmp	r3, #1
 8007794:	d10f      	bne.n	80077b6 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007796:	78fb      	ldrb	r3, [r7, #3]
 8007798:	015a      	lsls	r2, r3, #5
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	4413      	add	r3, r2
 800779e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	78fa      	ldrb	r2, [r7, #3]
 80077a6:	0151      	lsls	r1, r2, #5
 80077a8:	693a      	ldr	r2, [r7, #16]
 80077aa:	440a      	add	r2, r1
 80077ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80077b4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80077b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3720      	adds	r7, #32
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b08c      	sub	sp, #48	; 0x30
 80077c4:	af02      	add	r7, sp, #8
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	4613      	mov	r3, r2
 80077cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	785b      	ldrb	r3, [r3, #1]
 80077d6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80077d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077dc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d02d      	beq.n	8007846 <USB_HC_StartXfer+0x86>
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	791b      	ldrb	r3, [r3, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d129      	bne.n	8007846 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80077f2:	79fb      	ldrb	r3, [r7, #7]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d117      	bne.n	8007828 <USB_HC_StartXfer+0x68>
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	79db      	ldrb	r3, [r3, #7]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d003      	beq.n	8007808 <USB_HC_StartXfer+0x48>
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	79db      	ldrb	r3, [r3, #7]
 8007804:	2b02      	cmp	r3, #2
 8007806:	d10f      	bne.n	8007828 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	4413      	add	r3, r2
 8007810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	69fa      	ldr	r2, [r7, #28]
 8007818:	0151      	lsls	r1, r2, #5
 800781a:	6a3a      	ldr	r2, [r7, #32]
 800781c:	440a      	add	r2, r1
 800781e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007826:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8007828:	79fb      	ldrb	r3, [r7, #7]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10b      	bne.n	8007846 <USB_HC_StartXfer+0x86>
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	795b      	ldrb	r3, [r3, #5]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d107      	bne.n	8007846 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	785b      	ldrb	r3, [r3, #1]
 800783a:	4619      	mov	r1, r3
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f000 fa0f 	bl	8007c60 <USB_DoPing>
      return HAL_OK;
 8007842:	2300      	movs	r3, #0
 8007844:	e0f8      	b.n	8007a38 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	695b      	ldr	r3, [r3, #20]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d018      	beq.n	8007880 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	8912      	ldrh	r2, [r2, #8]
 8007856:	4413      	add	r3, r2
 8007858:	3b01      	subs	r3, #1
 800785a:	68ba      	ldr	r2, [r7, #8]
 800785c:	8912      	ldrh	r2, [r2, #8]
 800785e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007862:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007864:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007866:	8b7b      	ldrh	r3, [r7, #26]
 8007868:	429a      	cmp	r2, r3
 800786a:	d90b      	bls.n	8007884 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800786c:	8b7b      	ldrh	r3, [r7, #26]
 800786e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007870:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007872:	68ba      	ldr	r2, [r7, #8]
 8007874:	8912      	ldrh	r2, [r2, #8]
 8007876:	fb03 f202 	mul.w	r2, r3, r2
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	611a      	str	r2, [r3, #16]
 800787e:	e001      	b.n	8007884 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007880:	2301      	movs	r3, #1
 8007882:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	78db      	ldrb	r3, [r3, #3]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d007      	beq.n	800789c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800788c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800788e:	68ba      	ldr	r2, [r7, #8]
 8007890:	8912      	ldrh	r2, [r2, #8]
 8007892:	fb03 f202 	mul.w	r2, r3, r2
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	611a      	str	r2, [r3, #16]
 800789a:	e003      	b.n	80078a4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	695a      	ldr	r2, [r3, #20]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80078ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80078ae:	04d9      	lsls	r1, r3, #19
 80078b0:	4b63      	ldr	r3, [pc, #396]	; (8007a40 <USB_HC_StartXfer+0x280>)
 80078b2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80078b4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	7a9b      	ldrb	r3, [r3, #10]
 80078ba:	075b      	lsls	r3, r3, #29
 80078bc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80078c0:	69f9      	ldr	r1, [r7, #28]
 80078c2:	0148      	lsls	r0, r1, #5
 80078c4:	6a39      	ldr	r1, [r7, #32]
 80078c6:	4401      	add	r1, r0
 80078c8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80078cc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80078ce:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80078d0:	79fb      	ldrb	r3, [r7, #7]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d009      	beq.n	80078ea <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	68d9      	ldr	r1, [r3, #12]
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	6a3b      	ldr	r3, [r7, #32]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078e6:	460a      	mov	r2, r1
 80078e8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80078ea:	6a3b      	ldr	r3, [r7, #32]
 80078ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f003 0301 	and.w	r3, r3, #1
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	bf0c      	ite	eq
 80078fa:	2301      	moveq	r3, #1
 80078fc:	2300      	movne	r3, #0
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	015a      	lsls	r2, r3, #5
 8007906:	6a3b      	ldr	r3, [r7, #32]
 8007908:	4413      	add	r3, r2
 800790a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	69fa      	ldr	r2, [r7, #28]
 8007912:	0151      	lsls	r1, r2, #5
 8007914:	6a3a      	ldr	r2, [r7, #32]
 8007916:	440a      	add	r2, r1
 8007918:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800791c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007920:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	015a      	lsls	r2, r3, #5
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	4413      	add	r3, r2
 800792a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	7e7b      	ldrb	r3, [r7, #25]
 8007932:	075b      	lsls	r3, r3, #29
 8007934:	69f9      	ldr	r1, [r7, #28]
 8007936:	0148      	lsls	r0, r1, #5
 8007938:	6a39      	ldr	r1, [r7, #32]
 800793a:	4401      	add	r1, r0
 800793c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007940:	4313      	orrs	r3, r2
 8007942:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	015a      	lsls	r2, r3, #5
 8007948:	6a3b      	ldr	r3, [r7, #32]
 800794a:	4413      	add	r3, r2
 800794c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800795a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	78db      	ldrb	r3, [r3, #3]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d004      	beq.n	800796e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	e003      	b.n	8007976 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007974:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800797c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	4413      	add	r3, r2
 8007986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800798a:	461a      	mov	r2, r3
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007990:	79fb      	ldrb	r3, [r7, #7]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d001      	beq.n	800799a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	e04e      	b.n	8007a38 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	78db      	ldrb	r3, [r3, #3]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d149      	bne.n	8007a36 <USB_HC_StartXfer+0x276>
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d045      	beq.n	8007a36 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	79db      	ldrb	r3, [r3, #7]
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	d830      	bhi.n	8007a14 <USB_HC_StartXfer+0x254>
 80079b2:	a201      	add	r2, pc, #4	; (adr r2, 80079b8 <USB_HC_StartXfer+0x1f8>)
 80079b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b8:	080079c9 	.word	0x080079c9
 80079bc:	080079ed 	.word	0x080079ed
 80079c0:	080079c9 	.word	0x080079c9
 80079c4:	080079ed 	.word	0x080079ed
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	695b      	ldr	r3, [r3, #20]
 80079cc:	3303      	adds	r3, #3
 80079ce:	089b      	lsrs	r3, r3, #2
 80079d0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80079d2:	8afa      	ldrh	r2, [r7, #22]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079d8:	b29b      	uxth	r3, r3
 80079da:	429a      	cmp	r2, r3
 80079dc:	d91c      	bls.n	8007a18 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	699b      	ldr	r3, [r3, #24]
 80079e2:	f043 0220 	orr.w	r2, r3, #32
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	619a      	str	r2, [r3, #24]
        }
        break;
 80079ea:	e015      	b.n	8007a18 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	695b      	ldr	r3, [r3, #20]
 80079f0:	3303      	adds	r3, #3
 80079f2:	089b      	lsrs	r3, r3, #2
 80079f4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80079f6:	8afa      	ldrh	r2, [r7, #22]
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d90a      	bls.n	8007a1c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	619a      	str	r2, [r3, #24]
        }
        break;
 8007a12:	e003      	b.n	8007a1c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8007a14:	bf00      	nop
 8007a16:	e002      	b.n	8007a1e <USB_HC_StartXfer+0x25e>
        break;
 8007a18:	bf00      	nop
 8007a1a:	e000      	b.n	8007a1e <USB_HC_StartXfer+0x25e>
        break;
 8007a1c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	68d9      	ldr	r1, [r3, #12]
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	785a      	ldrb	r2, [r3, #1]
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	695b      	ldr	r3, [r3, #20]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	9000      	str	r0, [sp, #0]
 8007a30:	68f8      	ldr	r0, [r7, #12]
 8007a32:	f7ff fb31 	bl	8007098 <USB_WritePacket>
  }

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3728      	adds	r7, #40	; 0x28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	1ff80000 	.word	0x1ff80000

08007a44 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a56:	695b      	ldr	r3, [r3, #20]
 8007a58:	b29b      	uxth	r3, r3
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3714      	adds	r7, #20
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b089      	sub	sp, #36	; 0x24
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	460b      	mov	r3, r1
 8007a70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007a76:	78fb      	ldrb	r3, [r7, #3]
 8007a78:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	015a      	lsls	r2, r3, #5
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	4413      	add	r3, r2
 8007a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	0c9b      	lsrs	r3, r3, #18
 8007a8e:	f003 0303 	and.w	r3, r3, #3
 8007a92:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	015a      	lsls	r2, r3, #5
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	0fdb      	lsrs	r3, r3, #31
 8007aa4:	f003 0301 	and.w	r3, r3, #1
 8007aa8:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	f003 0320 	and.w	r3, r3, #32
 8007ab2:	2b20      	cmp	r3, #32
 8007ab4:	d104      	bne.n	8007ac0 <USB_HC_Halt+0x5a>
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8007abc:	2300      	movs	r3, #0
 8007abe:	e0c8      	b.n	8007c52 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d002      	beq.n	8007acc <USB_HC_Halt+0x66>
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d163      	bne.n	8007b94 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69ba      	ldr	r2, [r7, #24]
 8007adc:	0151      	lsls	r1, r2, #5
 8007ade:	69fa      	ldr	r2, [r7, #28]
 8007ae0:	440a      	add	r2, r1
 8007ae2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ae6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007aea:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	f003 0320 	and.w	r3, r3, #32
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	f040 80ab 	bne.w	8007c50 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007afe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d133      	bne.n	8007b6e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	015a      	lsls	r2, r3, #5
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	69ba      	ldr	r2, [r7, #24]
 8007b16:	0151      	lsls	r1, r2, #5
 8007b18:	69fa      	ldr	r2, [r7, #28]
 8007b1a:	440a      	add	r2, r1
 8007b1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b24:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	015a      	lsls	r2, r3, #5
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	69ba      	ldr	r2, [r7, #24]
 8007b36:	0151      	lsls	r1, r2, #5
 8007b38:	69fa      	ldr	r2, [r7, #28]
 8007b3a:	440a      	add	r2, r1
 8007b3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b44:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b52:	d81d      	bhi.n	8007b90 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b6a:	d0ec      	beq.n	8007b46 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b6c:	e070      	b.n	8007c50 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	0151      	lsls	r1, r2, #5
 8007b80:	69fa      	ldr	r2, [r7, #28]
 8007b82:	440a      	add	r2, r1
 8007b84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b8c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b8e:	e05f      	b.n	8007c50 <USB_HC_Halt+0x1ea>
            break;
 8007b90:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b92:	e05d      	b.n	8007c50 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	69ba      	ldr	r2, [r7, #24]
 8007ba4:	0151      	lsls	r1, r2, #5
 8007ba6:	69fa      	ldr	r2, [r7, #28]
 8007ba8:	440a      	add	r2, r1
 8007baa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007bae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007bb2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d133      	bne.n	8007c2c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	0151      	lsls	r1, r2, #5
 8007bd6:	69fa      	ldr	r2, [r7, #28]
 8007bd8:	440a      	add	r2, r1
 8007bda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007bde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007be2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	015a      	lsls	r2, r3, #5
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	0151      	lsls	r1, r2, #5
 8007bf6:	69fa      	ldr	r2, [r7, #28]
 8007bf8:	440a      	add	r2, r1
 8007bfa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007bfe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c02:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	3301      	adds	r3, #1
 8007c08:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c10:	d81d      	bhi.n	8007c4e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	015a      	lsls	r2, r3, #5
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	4413      	add	r3, r2
 8007c1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c28:	d0ec      	beq.n	8007c04 <USB_HC_Halt+0x19e>
 8007c2a:	e011      	b.n	8007c50 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	015a      	lsls	r2, r3, #5
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	4413      	add	r3, r2
 8007c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	69ba      	ldr	r2, [r7, #24]
 8007c3c:	0151      	lsls	r1, r2, #5
 8007c3e:	69fa      	ldr	r2, [r7, #28]
 8007c40:	440a      	add	r2, r1
 8007c42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c4a:	6013      	str	r3, [r2, #0]
 8007c4c:	e000      	b.n	8007c50 <USB_HC_Halt+0x1ea>
          break;
 8007c4e:	bf00      	nop
    }
  }

  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3724      	adds	r7, #36	; 0x24
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
	...

08007c60 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	460b      	mov	r3, r1
 8007c6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007c70:	78fb      	ldrb	r3, [r7, #3]
 8007c72:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007c74:	2301      	movs	r3, #1
 8007c76:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	04da      	lsls	r2, r3, #19
 8007c7c:	4b15      	ldr	r3, [pc, #84]	; (8007cd4 <USB_DoPing+0x74>)
 8007c7e:	4013      	ands	r3, r2
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	0151      	lsls	r1, r2, #5
 8007c84:	697a      	ldr	r2, [r7, #20]
 8007c86:	440a      	add	r2, r1
 8007c88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c90:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	015a      	lsls	r2, r3, #5
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	4413      	add	r3, r2
 8007c9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007ca8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007cb0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	015a      	lsls	r2, r3, #5
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	4413      	add	r3, r2
 8007cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	371c      	adds	r7, #28
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	1ff80000 	.word	0x1ff80000

08007cd8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b088      	sub	sp, #32
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f7ff f911 	bl	8006f14 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cf2:	2110      	movs	r1, #16
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7ff f96b 	bl	8006fd0 <USB_FlushTxFifo>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f7ff f997 	bl	8007038 <USB_FlushRxFifo>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d001      	beq.n	8007d14 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007d14:	2300      	movs	r3, #0
 8007d16:	61bb      	str	r3, [r7, #24]
 8007d18:	e01f      	b.n	8007d5a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d30:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007d40:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d42:	69bb      	ldr	r3, [r7, #24]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d4e:	461a      	mov	r2, r3
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	3301      	adds	r3, #1
 8007d58:	61bb      	str	r3, [r7, #24]
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	2b0f      	cmp	r3, #15
 8007d5e:	d9dc      	bls.n	8007d1a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007d60:	2300      	movs	r3, #0
 8007d62:	61bb      	str	r3, [r7, #24]
 8007d64:	e034      	b.n	8007dd0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d7c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d84:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007d8c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	015a      	lsls	r2, r3, #5
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	4413      	add	r3, r2
 8007d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	3301      	adds	r3, #1
 8007da4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007dac:	d80c      	bhi.n	8007dc8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	015a      	lsls	r2, r3, #5
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007dc4:	d0ec      	beq.n	8007da0 <USB_StopHost+0xc8>
 8007dc6:	e000      	b.n	8007dca <USB_StopHost+0xf2>
        break;
 8007dc8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	61bb      	str	r3, [r7, #24]
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	2b0f      	cmp	r3, #15
 8007dd4:	d9c7      	bls.n	8007d66 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ddc:	461a      	mov	r2, r3
 8007dde:	f04f 33ff 	mov.w	r3, #4294967295
 8007de2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f04f 32ff 	mov.w	r2, #4294967295
 8007dea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f7ff f880 	bl	8006ef2 <USB_EnableGlobalInt>

  return ret;
 8007df2:	7ffb      	ldrb	r3, [r7, #31]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3720      	adds	r7, #32
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007dfc:	b590      	push	{r4, r7, lr}
 8007dfe:	b089      	sub	sp, #36	; 0x24
 8007e00:	af04      	add	r7, sp, #16
 8007e02:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007e04:	2301      	movs	r3, #1
 8007e06:	2202      	movs	r2, #2
 8007e08:	2102      	movs	r1, #2
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 fc66 	bl	80086dc <USBH_FindInterface>
 8007e10:	4603      	mov	r3, r0
 8007e12:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
 8007e16:	2bff      	cmp	r3, #255	; 0xff
 8007e18:	d002      	beq.n	8007e20 <USBH_CDC_InterfaceInit+0x24>
 8007e1a:	7bfb      	ldrb	r3, [r7, #15]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d901      	bls.n	8007e24 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007e20:	2302      	movs	r3, #2
 8007e22:	e13d      	b.n	80080a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007e24:	7bfb      	ldrb	r3, [r7, #15]
 8007e26:	4619      	mov	r1, r3
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fc3b 	bl	80086a4 <USBH_SelectInterface>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007e32:	7bbb      	ldrb	r3, [r7, #14]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d001      	beq.n	8007e3c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e131      	b.n	80080a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8007e42:	2050      	movs	r0, #80	; 0x50
 8007e44:	f002 fafa 	bl	800a43c <malloc>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e52:	69db      	ldr	r3, [r3, #28]
 8007e54:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d101      	bne.n	8007e60 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	e11f      	b.n	80080a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007e60:	2250      	movs	r2, #80	; 0x50
 8007e62:	2100      	movs	r1, #0
 8007e64:	68b8      	ldr	r0, [r7, #8]
 8007e66:	f002 faf9 	bl	800a45c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007e6a:	7bfb      	ldrb	r3, [r7, #15]
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	211a      	movs	r1, #26
 8007e70:	fb01 f303 	mul.w	r3, r1, r3
 8007e74:	4413      	add	r3, r2
 8007e76:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	b25b      	sxtb	r3, r3
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	da15      	bge.n	8007eae <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e82:	7bfb      	ldrb	r3, [r7, #15]
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	211a      	movs	r1, #26
 8007e88:	fb01 f303 	mul.w	r3, r1, r3
 8007e8c:	4413      	add	r3, r2
 8007e8e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007e92:	781a      	ldrb	r2, [r3, #0]
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e98:	7bfb      	ldrb	r3, [r7, #15]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	211a      	movs	r1, #26
 8007e9e:	fb01 f303 	mul.w	r3, r1, r3
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007ea8:	881a      	ldrh	r2, [r3, #0]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	785b      	ldrb	r3, [r3, #1]
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f001 ff2c 	bl	8009d12 <USBH_AllocPipe>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	7819      	ldrb	r1, [r3, #0]
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	7858      	ldrb	r0, [r3, #1]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	8952      	ldrh	r2, [r2, #10]
 8007eda:	9202      	str	r2, [sp, #8]
 8007edc:	2203      	movs	r2, #3
 8007ede:	9201      	str	r2, [sp, #4]
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	4623      	mov	r3, r4
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f001 fee4 	bl	8009cb4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f002 f9f3 	bl	800a2e0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007efa:	2300      	movs	r3, #0
 8007efc:	2200      	movs	r2, #0
 8007efe:	210a      	movs	r1, #10
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 fbeb 	bl	80086dc <USBH_FindInterface>
 8007f06:	4603      	mov	r3, r0
 8007f08:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007f0a:	7bfb      	ldrb	r3, [r7, #15]
 8007f0c:	2bff      	cmp	r3, #255	; 0xff
 8007f0e:	d002      	beq.n	8007f16 <USBH_CDC_InterfaceInit+0x11a>
 8007f10:	7bfb      	ldrb	r3, [r7, #15]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d901      	bls.n	8007f1a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007f16:	2302      	movs	r3, #2
 8007f18:	e0c2      	b.n	80080a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007f1a:	7bfb      	ldrb	r3, [r7, #15]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	211a      	movs	r1, #26
 8007f20:	fb01 f303 	mul.w	r3, r1, r3
 8007f24:	4413      	add	r3, r2
 8007f26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	b25b      	sxtb	r3, r3
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	da16      	bge.n	8007f60 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f32:	7bfb      	ldrb	r3, [r7, #15]
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	211a      	movs	r1, #26
 8007f38:	fb01 f303 	mul.w	r3, r1, r3
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007f42:	781a      	ldrb	r2, [r3, #0]
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	211a      	movs	r1, #26
 8007f4e:	fb01 f303 	mul.w	r3, r1, r3
 8007f52:	4413      	add	r3, r2
 8007f54:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007f58:	881a      	ldrh	r2, [r3, #0]
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	835a      	strh	r2, [r3, #26]
 8007f5e:	e015      	b.n	8007f8c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	211a      	movs	r1, #26
 8007f66:	fb01 f303 	mul.w	r3, r1, r3
 8007f6a:	4413      	add	r3, r2
 8007f6c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007f70:	781a      	ldrb	r2, [r3, #0]
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	211a      	movs	r1, #26
 8007f7c:	fb01 f303 	mul.w	r3, r1, r3
 8007f80:	4413      	add	r3, r2
 8007f82:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007f86:	881a      	ldrh	r2, [r3, #0]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007f8c:	7bfb      	ldrb	r3, [r7, #15]
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	211a      	movs	r1, #26
 8007f92:	fb01 f303 	mul.w	r3, r1, r3
 8007f96:	4413      	add	r3, r2
 8007f98:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	b25b      	sxtb	r3, r3
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	da16      	bge.n	8007fd2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	211a      	movs	r1, #26
 8007faa:	fb01 f303 	mul.w	r3, r1, r3
 8007fae:	4413      	add	r3, r2
 8007fb0:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007fb4:	781a      	ldrb	r2, [r3, #0]
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007fba:	7bfb      	ldrb	r3, [r7, #15]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	211a      	movs	r1, #26
 8007fc0:	fb01 f303 	mul.w	r3, r1, r3
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007fca:	881a      	ldrh	r2, [r3, #0]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	835a      	strh	r2, [r3, #26]
 8007fd0:	e015      	b.n	8007ffe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007fd2:	7bfb      	ldrb	r3, [r7, #15]
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	211a      	movs	r1, #26
 8007fd8:	fb01 f303 	mul.w	r3, r1, r3
 8007fdc:	4413      	add	r3, r2
 8007fde:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007fe2:	781a      	ldrb	r2, [r3, #0]
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007fe8:	7bfb      	ldrb	r3, [r7, #15]
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	211a      	movs	r1, #26
 8007fee:	fb01 f303 	mul.w	r3, r1, r3
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007ff8:	881a      	ldrh	r2, [r3, #0]
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	7b9b      	ldrb	r3, [r3, #14]
 8008002:	4619      	mov	r1, r3
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f001 fe84 	bl	8009d12 <USBH_AllocPipe>
 800800a:	4603      	mov	r3, r0
 800800c:	461a      	mov	r2, r3
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	7bdb      	ldrb	r3, [r3, #15]
 8008016:	4619      	mov	r1, r3
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f001 fe7a 	bl	8009d12 <USBH_AllocPipe>
 800801e:	4603      	mov	r3, r0
 8008020:	461a      	mov	r2, r3
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	7b59      	ldrb	r1, [r3, #13]
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	7b98      	ldrb	r0, [r3, #14]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	8b12      	ldrh	r2, [r2, #24]
 800803e:	9202      	str	r2, [sp, #8]
 8008040:	2202      	movs	r2, #2
 8008042:	9201      	str	r2, [sp, #4]
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	4623      	mov	r3, r4
 8008048:	4602      	mov	r2, r0
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f001 fe32 	bl	8009cb4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	7b19      	ldrb	r1, [r3, #12]
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	7bd8      	ldrb	r0, [r3, #15]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	8b52      	ldrh	r2, [r2, #26]
 8008068:	9202      	str	r2, [sp, #8]
 800806a:	2202      	movs	r2, #2
 800806c:	9201      	str	r2, [sp, #4]
 800806e:	9300      	str	r3, [sp, #0]
 8008070:	4623      	mov	r3, r4
 8008072:	4602      	mov	r2, r0
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f001 fe1d 	bl	8009cb4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	2200      	movs	r2, #0
 800807e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	7b5b      	ldrb	r3, [r3, #13]
 8008086:	2200      	movs	r2, #0
 8008088:	4619      	mov	r1, r3
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f002 f928 	bl	800a2e0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	7b1b      	ldrb	r3, [r3, #12]
 8008094:	2200      	movs	r2, #0
 8008096:	4619      	mov	r1, r3
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f002 f921 	bl	800a2e0 <USBH_LL_SetToggle>

  return USBH_OK;
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3714      	adds	r7, #20
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd90      	pop	{r4, r7, pc}

080080a8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80080b6:	69db      	ldr	r3, [r3, #28]
 80080b8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00e      	beq.n	80080e0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	781b      	ldrb	r3, [r3, #0]
 80080c6:	4619      	mov	r1, r3
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f001 fe12 	bl	8009cf2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f001 fe3d 	bl	8009d54 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	7b1b      	ldrb	r3, [r3, #12]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00e      	beq.n	8008106 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	7b1b      	ldrb	r3, [r3, #12]
 80080ec:	4619      	mov	r1, r3
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f001 fdff 	bl	8009cf2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	7b1b      	ldrb	r3, [r3, #12]
 80080f8:	4619      	mov	r1, r3
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f001 fe2a 	bl	8009d54 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2200      	movs	r2, #0
 8008104:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	7b5b      	ldrb	r3, [r3, #13]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00e      	beq.n	800812c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	7b5b      	ldrb	r3, [r3, #13]
 8008112:	4619      	mov	r1, r3
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f001 fdec 	bl	8009cf2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	7b5b      	ldrb	r3, [r3, #13]
 800811e:	4619      	mov	r1, r3
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f001 fe17 	bl	8009d54 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008132:	69db      	ldr	r3, [r3, #28]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00b      	beq.n	8008150 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	4618      	mov	r0, r3
 8008142:	f002 f983 	bl	800a44c <free>
    phost->pActiveClass->pData = 0U;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800814c:	2200      	movs	r2, #0
 800814e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b084      	sub	sp, #16
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008168:	69db      	ldr	r3, [r3, #28]
 800816a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	3340      	adds	r3, #64	; 0x40
 8008170:	4619      	mov	r1, r3
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 f8b1 	bl	80082da <GetLineCoding>
 8008178:	4603      	mov	r3, r0
 800817a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800817c:	7afb      	ldrb	r3, [r7, #11]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d105      	bne.n	800818e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008188:	2102      	movs	r1, #2
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800818e:	7afb      	ldrb	r3, [r7, #11]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80081a0:	2301      	movs	r3, #1
 80081a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80081a4:	2300      	movs	r3, #0
 80081a6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80081ae:	69db      	ldr	r3, [r3, #28]
 80081b0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80081b8:	2b04      	cmp	r3, #4
 80081ba:	d877      	bhi.n	80082ac <USBH_CDC_Process+0x114>
 80081bc:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <USBH_CDC_Process+0x2c>)
 80081be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c2:	bf00      	nop
 80081c4:	080081d9 	.word	0x080081d9
 80081c8:	080081df 	.word	0x080081df
 80081cc:	0800820f 	.word	0x0800820f
 80081d0:	08008283 	.word	0x08008283
 80081d4:	08008291 	.word	0x08008291
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80081d8:	2300      	movs	r3, #0
 80081da:	73fb      	strb	r3, [r7, #15]
      break;
 80081dc:	e06d      	b.n	80082ba <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081e2:	4619      	mov	r1, r3
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f897 	bl	8008318 <SetLineCoding>
 80081ea:	4603      	mov	r3, r0
 80081ec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80081ee:	7bbb      	ldrb	r3, [r7, #14]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d104      	bne.n	80081fe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	2202      	movs	r2, #2
 80081f8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80081fc:	e058      	b.n	80082b0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80081fe:	7bbb      	ldrb	r3, [r7, #14]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d055      	beq.n	80082b0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	2204      	movs	r2, #4
 8008208:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800820c:	e050      	b.n	80082b0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	3340      	adds	r3, #64	; 0x40
 8008212:	4619      	mov	r1, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f860 	bl	80082da <GetLineCoding>
 800821a:	4603      	mov	r3, r0
 800821c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800821e:	7bbb      	ldrb	r3, [r7, #14]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d126      	bne.n	8008272 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	2200      	movs	r2, #0
 8008228:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008236:	791b      	ldrb	r3, [r3, #4]
 8008238:	429a      	cmp	r2, r3
 800823a:	d13b      	bne.n	80082b4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008246:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008248:	429a      	cmp	r2, r3
 800824a:	d133      	bne.n	80082b4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008256:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008258:	429a      	cmp	r2, r3
 800825a:	d12b      	bne.n	80082b4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008264:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008266:	429a      	cmp	r2, r3
 8008268:	d124      	bne.n	80082b4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f958 	bl	8008520 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008270:	e020      	b.n	80082b4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008272:	7bbb      	ldrb	r3, [r7, #14]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d01d      	beq.n	80082b4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	2204      	movs	r2, #4
 800827c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008280:	e018      	b.n	80082b4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f867 	bl	8008356 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 f8da 	bl	8008442 <CDC_ProcessReception>
      break;
 800828e:	e014      	b.n	80082ba <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008290:	2100      	movs	r1, #0
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 ffef 	bl	8009276 <USBH_ClrFeature>
 8008298:	4603      	mov	r3, r0
 800829a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800829c:	7bbb      	ldrb	r3, [r7, #14]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80082aa:	e005      	b.n	80082b8 <USBH_CDC_Process+0x120>

    default:
      break;
 80082ac:	bf00      	nop
 80082ae:	e004      	b.n	80082ba <USBH_CDC_Process+0x122>
      break;
 80082b0:	bf00      	nop
 80082b2:	e002      	b.n	80082ba <USBH_CDC_Process+0x122>
      break;
 80082b4:	bf00      	nop
 80082b6:	e000      	b.n	80082ba <USBH_CDC_Process+0x122>
      break;
 80082b8:	bf00      	nop

  }

  return status;
 80082ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3710      	adds	r7, #16
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b082      	sub	sp, #8
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	22a1      	movs	r2, #161	; 0xa1
 80082e8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2221      	movs	r2, #33	; 0x21
 80082ee:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2207      	movs	r2, #7
 8008300:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	2207      	movs	r2, #7
 8008306:	4619      	mov	r1, r3
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f001 fa81 	bl	8009810 <USBH_CtlReq>
 800830e:	4603      	mov	r3, r0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3708      	adds	r7, #8
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2221      	movs	r2, #33	; 0x21
 8008326:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2220      	movs	r2, #32
 800832c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2207      	movs	r2, #7
 800833e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	2207      	movs	r2, #7
 8008344:	4619      	mov	r1, r3
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f001 fa62 	bl	8009810 <USBH_CtlReq>
 800834c:	4603      	mov	r3, r0
}
 800834e:	4618      	mov	r0, r3
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b086      	sub	sp, #24
 800835a:	af02      	add	r7, sp, #8
 800835c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008364:	69db      	ldr	r3, [r3, #28]
 8008366:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008368:	2300      	movs	r3, #0
 800836a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008372:	2b01      	cmp	r3, #1
 8008374:	d002      	beq.n	800837c <CDC_ProcessTransmission+0x26>
 8008376:	2b02      	cmp	r3, #2
 8008378:	d023      	beq.n	80083c2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800837a:	e05e      	b.n	800843a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	8b12      	ldrh	r2, [r2, #24]
 8008384:	4293      	cmp	r3, r2
 8008386:	d90b      	bls.n	80083a0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	69d9      	ldr	r1, [r3, #28]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	8b1a      	ldrh	r2, [r3, #24]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	7b5b      	ldrb	r3, [r3, #13]
 8008394:	2001      	movs	r0, #1
 8008396:	9000      	str	r0, [sp, #0]
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f001 fc48 	bl	8009c2e <USBH_BulkSendData>
 800839e:	e00b      	b.n	80083b8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80083a8:	b29a      	uxth	r2, r3
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	7b5b      	ldrb	r3, [r3, #13]
 80083ae:	2001      	movs	r0, #1
 80083b0:	9000      	str	r0, [sp, #0]
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f001 fc3b 	bl	8009c2e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2202      	movs	r2, #2
 80083bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80083c0:	e03b      	b.n	800843a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	7b5b      	ldrb	r3, [r3, #13]
 80083c6:	4619      	mov	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f001 ff5f 	bl	800a28c <USBH_LL_GetURBState>
 80083ce:	4603      	mov	r3, r0
 80083d0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80083d2:	7afb      	ldrb	r3, [r7, #11]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d128      	bne.n	800842a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	8b12      	ldrh	r2, [r2, #24]
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d90e      	bls.n	8008402 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	8b12      	ldrh	r2, [r2, #24]
 80083ec:	1a9a      	subs	r2, r3, r2
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	69db      	ldr	r3, [r3, #28]
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	8b12      	ldrh	r2, [r2, #24]
 80083fa:	441a      	add	r2, r3
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	61da      	str	r2, [r3, #28]
 8008400:	e002      	b.n	8008408 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800840c:	2b00      	cmp	r3, #0
 800840e:	d004      	beq.n	800841a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008418:	e00e      	b.n	8008438 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f868 	bl	80084f8 <USBH_CDC_TransmitCallback>
      break;
 8008428:	e006      	b.n	8008438 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	2b02      	cmp	r3, #2
 800842e:	d103      	bne.n	8008438 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008438:	bf00      	nop
  }
}
 800843a:	bf00      	nop
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008442:	b580      	push	{r7, lr}
 8008444:	b086      	sub	sp, #24
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008450:	69db      	ldr	r3, [r3, #28]
 8008452:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008454:	2300      	movs	r3, #0
 8008456:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800845e:	2b03      	cmp	r3, #3
 8008460:	d002      	beq.n	8008468 <CDC_ProcessReception+0x26>
 8008462:	2b04      	cmp	r3, #4
 8008464:	d00e      	beq.n	8008484 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008466:	e043      	b.n	80084f0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	6a19      	ldr	r1, [r3, #32]
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	8b5a      	ldrh	r2, [r3, #26]
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	7b1b      	ldrb	r3, [r3, #12]
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f001 fbff 	bl	8009c78 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	2204      	movs	r2, #4
 800847e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008482:	e035      	b.n	80084f0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	7b1b      	ldrb	r3, [r3, #12]
 8008488:	4619      	mov	r1, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f001 fefe 	bl	800a28c <USBH_LL_GetURBState>
 8008490:	4603      	mov	r3, r0
 8008492:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008494:	7cfb      	ldrb	r3, [r7, #19]
 8008496:	2b01      	cmp	r3, #1
 8008498:	d129      	bne.n	80084ee <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	7b1b      	ldrb	r3, [r3, #12]
 800849e:	4619      	mov	r1, r3
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f001 fe61 	bl	800a168 <USBH_LL_GetLastXferSize>
 80084a6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d016      	beq.n	80084e0 <CDC_ProcessReception+0x9e>
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	8b5b      	ldrh	r3, [r3, #26]
 80084b6:	461a      	mov	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d910      	bls.n	80084e0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	1ad2      	subs	r2, r2, r3
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	6a1a      	ldr	r2, [r3, #32]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	441a      	add	r2, r3
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	2203      	movs	r2, #3
 80084da:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80084de:	e006      	b.n	80084ee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 f80f 	bl	800850c <USBH_CDC_ReceiveCallback>
      break;
 80084ee:	bf00      	nop
  }
}
 80084f0:	bf00      	nop
 80084f2:	3718      	adds	r7, #24
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008514:	bf00      	nop
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	4613      	mov	r3, r2
 8008540:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008548:	2302      	movs	r3, #2
 800854a:	e029      	b.n	80085a0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	79fa      	ldrb	r2, [r7, #7]
 8008550:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f000 f81f 	bl	80085a8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d003      	beq.n	8008598 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	68ba      	ldr	r2, [r7, #8]
 8008594:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f001 fd31 	bl	800a000 <USBH_LL_Init>

  return USBH_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b085      	sub	sp, #20
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80085b0:	2300      	movs	r3, #0
 80085b2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085b4:	2300      	movs	r3, #0
 80085b6:	60fb      	str	r3, [r7, #12]
 80085b8:	e009      	b.n	80085ce <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	33e0      	adds	r3, #224	; 0xe0
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4413      	add	r3, r2
 80085c4:	2200      	movs	r2, #0
 80085c6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	3301      	adds	r3, #1
 80085cc:	60fb      	str	r3, [r7, #12]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2b0f      	cmp	r3, #15
 80085d2:	d9f2      	bls.n	80085ba <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80085d4:	2300      	movs	r3, #0
 80085d6:	60fb      	str	r3, [r7, #12]
 80085d8:	e009      	b.n	80085ee <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80085e4:	2200      	movs	r2, #0
 80085e6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	3301      	adds	r3, #1
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085f4:	d3f1      	bcc.n	80085da <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2240      	movs	r2, #64	; 0x40
 800861a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3714      	adds	r7, #20
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800865a:	2300      	movs	r3, #0
 800865c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d016      	beq.n	8008692 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10e      	bne.n	800868c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008674:	1c59      	adds	r1, r3, #1
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	33de      	adds	r3, #222	; 0xde
 8008680:	6839      	ldr	r1, [r7, #0]
 8008682:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008686:	2300      	movs	r3, #0
 8008688:	73fb      	strb	r3, [r7, #15]
 800868a:	e004      	b.n	8008696 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800868c:	2302      	movs	r3, #2
 800868e:	73fb      	strb	r3, [r7, #15]
 8008690:	e001      	b.n	8008696 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008692:	2302      	movs	r3, #2
 8008694:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008696:	7bfb      	ldrb	r3, [r7, #15]
}
 8008698:	4618      	mov	r0, r3
 800869a:	3714      	adds	r7, #20
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	460b      	mov	r3, r1
 80086ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80086b0:	2300      	movs	r3, #0
 80086b2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80086ba:	78fa      	ldrb	r2, [r7, #3]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d204      	bcs.n	80086ca <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	78fa      	ldrb	r2, [r7, #3]
 80086c4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80086c8:	e001      	b.n	80086ce <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80086ca:	2302      	movs	r3, #2
 80086cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80086ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3714      	adds	r7, #20
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80086dc:	b480      	push	{r7}
 80086de:	b087      	sub	sp, #28
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	4608      	mov	r0, r1
 80086e6:	4611      	mov	r1, r2
 80086e8:	461a      	mov	r2, r3
 80086ea:	4603      	mov	r3, r0
 80086ec:	70fb      	strb	r3, [r7, #3]
 80086ee:	460b      	mov	r3, r1
 80086f0:	70bb      	strb	r3, [r7, #2]
 80086f2:	4613      	mov	r3, r2
 80086f4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80086f6:	2300      	movs	r3, #0
 80086f8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80086fa:	2300      	movs	r3, #0
 80086fc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008704:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008706:	e025      	b.n	8008754 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008708:	7dfb      	ldrb	r3, [r7, #23]
 800870a:	221a      	movs	r2, #26
 800870c:	fb02 f303 	mul.w	r3, r2, r3
 8008710:	3308      	adds	r3, #8
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	4413      	add	r3, r2
 8008716:	3302      	adds	r3, #2
 8008718:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	795b      	ldrb	r3, [r3, #5]
 800871e:	78fa      	ldrb	r2, [r7, #3]
 8008720:	429a      	cmp	r2, r3
 8008722:	d002      	beq.n	800872a <USBH_FindInterface+0x4e>
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	2bff      	cmp	r3, #255	; 0xff
 8008728:	d111      	bne.n	800874e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800872e:	78ba      	ldrb	r2, [r7, #2]
 8008730:	429a      	cmp	r2, r3
 8008732:	d002      	beq.n	800873a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008734:	78bb      	ldrb	r3, [r7, #2]
 8008736:	2bff      	cmp	r3, #255	; 0xff
 8008738:	d109      	bne.n	800874e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800873e:	787a      	ldrb	r2, [r7, #1]
 8008740:	429a      	cmp	r2, r3
 8008742:	d002      	beq.n	800874a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008744:	787b      	ldrb	r3, [r7, #1]
 8008746:	2bff      	cmp	r3, #255	; 0xff
 8008748:	d101      	bne.n	800874e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
 800874c:	e006      	b.n	800875c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	3301      	adds	r3, #1
 8008752:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	2b01      	cmp	r3, #1
 8008758:	d9d6      	bls.n	8008708 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800875a:	23ff      	movs	r3, #255	; 0xff
}
 800875c:	4618      	mov	r0, r3
 800875e:	371c      	adds	r7, #28
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr

08008768 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f001 fc81 	bl	800a078 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008776:	2101      	movs	r1, #1
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f001 fd9a 	bl	800a2b2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b088      	sub	sp, #32
 800878c:	af04      	add	r7, sp, #16
 800878e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008790:	2302      	movs	r3, #2
 8008792:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008794:	2300      	movs	r3, #0
 8008796:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d102      	bne.n	80087aa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2203      	movs	r2, #3
 80087a8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b0b      	cmp	r3, #11
 80087b2:	f200 81be 	bhi.w	8008b32 <USBH_Process+0x3aa>
 80087b6:	a201      	add	r2, pc, #4	; (adr r2, 80087bc <USBH_Process+0x34>)
 80087b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087bc:	080087ed 	.word	0x080087ed
 80087c0:	0800881f 	.word	0x0800881f
 80087c4:	08008887 	.word	0x08008887
 80087c8:	08008acd 	.word	0x08008acd
 80087cc:	08008b33 	.word	0x08008b33
 80087d0:	0800892b 	.word	0x0800892b
 80087d4:	08008a73 	.word	0x08008a73
 80087d8:	08008961 	.word	0x08008961
 80087dc:	08008981 	.word	0x08008981
 80087e0:	080089a1 	.word	0x080089a1
 80087e4:	080089e5 	.word	0x080089e5
 80087e8:	08008ab5 	.word	0x08008ab5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f000 819e 	beq.w	8008b36 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008800:	20c8      	movs	r0, #200	; 0xc8
 8008802:	f001 fd9d 	bl	800a340 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f001 fc93 	bl	800a132 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800881c:	e18b      	b.n	8008b36 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008824:	2b01      	cmp	r3, #1
 8008826:	d107      	bne.n	8008838 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2202      	movs	r2, #2
 8008834:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008836:	e18d      	b.n	8008b54 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800883e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008842:	d914      	bls.n	800886e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800884a:	3301      	adds	r3, #1
 800884c:	b2da      	uxtb	r2, r3
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800885a:	2b03      	cmp	r3, #3
 800885c:	d903      	bls.n	8008866 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	220d      	movs	r2, #13
 8008862:	701a      	strb	r2, [r3, #0]
      break;
 8008864:	e176      	b.n	8008b54 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	701a      	strb	r2, [r3, #0]
      break;
 800886c:	e172      	b.n	8008b54 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008874:	f103 020a 	add.w	r2, r3, #10
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800887e:	200a      	movs	r0, #10
 8008880:	f001 fd5e 	bl	800a340 <USBH_Delay>
      break;
 8008884:	e166      	b.n	8008b54 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800888c:	2b00      	cmp	r3, #0
 800888e:	d005      	beq.n	800889c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008896:	2104      	movs	r1, #4
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800889c:	2064      	movs	r0, #100	; 0x64
 800889e:	f001 fd4f 	bl	800a340 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f001 fc1e 	bl	800a0e4 <USBH_LL_GetSpeed>
 80088a8:	4603      	mov	r3, r0
 80088aa:	461a      	mov	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2205      	movs	r2, #5
 80088b6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80088b8:	2100      	movs	r1, #0
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f001 fa29 	bl	8009d12 <USBH_AllocPipe>
 80088c0:	4603      	mov	r3, r0
 80088c2:	461a      	mov	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80088c8:	2180      	movs	r1, #128	; 0x80
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f001 fa21 	bl	8009d12 <USBH_AllocPipe>
 80088d0:	4603      	mov	r3, r0
 80088d2:	461a      	mov	r2, r3
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	7919      	ldrb	r1, [r3, #4]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80088ec:	b292      	uxth	r2, r2
 80088ee:	9202      	str	r2, [sp, #8]
 80088f0:	2200      	movs	r2, #0
 80088f2:	9201      	str	r2, [sp, #4]
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	4603      	mov	r3, r0
 80088f8:	2280      	movs	r2, #128	; 0x80
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f001 f9da 	bl	8009cb4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	7959      	ldrb	r1, [r3, #5]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008914:	b292      	uxth	r2, r2
 8008916:	9202      	str	r2, [sp, #8]
 8008918:	2200      	movs	r2, #0
 800891a:	9201      	str	r2, [sp, #4]
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	4603      	mov	r3, r0
 8008920:	2200      	movs	r2, #0
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f001 f9c6 	bl	8009cb4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008928:	e114      	b.n	8008b54 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 f918 	bl	8008b60 <USBH_HandleEnum>
 8008930:	4603      	mov	r3, r0
 8008932:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008934:	7bbb      	ldrb	r3, [r7, #14]
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	f040 80fe 	bne.w	8008b3a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2200      	movs	r2, #0
 8008942:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800894c:	2b01      	cmp	r3, #1
 800894e:	d103      	bne.n	8008958 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2208      	movs	r2, #8
 8008954:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008956:	e0f0      	b.n	8008b3a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2207      	movs	r2, #7
 800895c:	701a      	strb	r2, [r3, #0]
      break;
 800895e:	e0ec      	b.n	8008b3a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008966:	2b00      	cmp	r3, #0
 8008968:	f000 80e9 	beq.w	8008b3e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008972:	2101      	movs	r1, #1
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2208      	movs	r2, #8
 800897c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800897e:	e0de      	b.n	8008b3e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008986:	b29b      	uxth	r3, r3
 8008988:	4619      	mov	r1, r3
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fc2c 	bl	80091e8 <USBH_SetCfg>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	f040 80d5 	bne.w	8008b42 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2209      	movs	r2, #9
 800899c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800899e:	e0d0      	b.n	8008b42 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80089a6:	f003 0320 	and.w	r3, r3, #32
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d016      	beq.n	80089dc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80089ae:	2101      	movs	r1, #1
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 fc3c 	bl	800922e <USBH_SetFeature>
 80089b6:	4603      	mov	r3, r0
 80089b8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80089ba:	7bbb      	ldrb	r3, [r7, #14]
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d103      	bne.n	80089ca <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	220a      	movs	r2, #10
 80089c6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80089c8:	e0bd      	b.n	8008b46 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80089ca:	7bbb      	ldrb	r3, [r7, #14]
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	f040 80b9 	bne.w	8008b46 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	220a      	movs	r2, #10
 80089d8:	701a      	strb	r2, [r3, #0]
      break;
 80089da:	e0b4      	b.n	8008b46 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	220a      	movs	r2, #10
 80089e0:	701a      	strb	r2, [r3, #0]
      break;
 80089e2:	e0b0      	b.n	8008b46 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 80ad 	beq.w	8008b4a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80089f8:	2300      	movs	r3, #0
 80089fa:	73fb      	strb	r3, [r7, #15]
 80089fc:	e016      	b.n	8008a2c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80089fe:	7bfa      	ldrb	r2, [r7, #15]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	32de      	adds	r2, #222	; 0xde
 8008a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a08:	791a      	ldrb	r2, [r3, #4]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d108      	bne.n	8008a26 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008a14:	7bfa      	ldrb	r2, [r7, #15]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	32de      	adds	r2, #222	; 0xde
 8008a1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8008a24:	e005      	b.n	8008a32 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a26:	7bfb      	ldrb	r3, [r7, #15]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	73fb      	strb	r3, [r7, #15]
 8008a2c:	7bfb      	ldrb	r3, [r7, #15]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d0e5      	beq.n	80089fe <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d016      	beq.n	8008a6a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	4798      	blx	r3
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d109      	bne.n	8008a62 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2206      	movs	r2, #6
 8008a52:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008a5a:	2103      	movs	r1, #3
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008a60:	e073      	b.n	8008b4a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	220d      	movs	r2, #13
 8008a66:	701a      	strb	r2, [r3, #0]
      break;
 8008a68:	e06f      	b.n	8008b4a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	220d      	movs	r2, #13
 8008a6e:	701a      	strb	r2, [r3, #0]
      break;
 8008a70:	e06b      	b.n	8008b4a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d017      	beq.n	8008aac <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	4798      	blx	r3
 8008a88:	4603      	mov	r3, r0
 8008a8a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008a8c:	7bbb      	ldrb	r3, [r7, #14]
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d103      	bne.n	8008a9c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	220b      	movs	r2, #11
 8008a98:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008a9a:	e058      	b.n	8008b4e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8008a9c:	7bbb      	ldrb	r3, [r7, #14]
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d154      	bne.n	8008b4e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	220d      	movs	r2, #13
 8008aa8:	701a      	strb	r2, [r3, #0]
      break;
 8008aaa:	e050      	b.n	8008b4e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	220d      	movs	r2, #13
 8008ab0:	701a      	strb	r2, [r3, #0]
      break;
 8008ab2:	e04c      	b.n	8008b4e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d049      	beq.n	8008b52 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	4798      	blx	r3
      }
      break;
 8008aca:	e042      	b.n	8008b52 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f7ff fd67 	bl	80085a8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d009      	beq.n	8008af8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008aea:	68db      	ldr	r3, [r3, #12]
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d005      	beq.n	8008b0e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008b08:	2105      	movs	r1, #5
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d107      	bne.n	8008b2a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f7ff fe20 	bl	8008768 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008b28:	e014      	b.n	8008b54 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f001 faa4 	bl	800a078 <USBH_LL_Start>
      break;
 8008b30:	e010      	b.n	8008b54 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8008b32:	bf00      	nop
 8008b34:	e00e      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b36:	bf00      	nop
 8008b38:	e00c      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b3a:	bf00      	nop
 8008b3c:	e00a      	b.n	8008b54 <USBH_Process+0x3cc>
    break;
 8008b3e:	bf00      	nop
 8008b40:	e008      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b42:	bf00      	nop
 8008b44:	e006      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b46:	bf00      	nop
 8008b48:	e004      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b4a:	bf00      	nop
 8008b4c:	e002      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b4e:	bf00      	nop
 8008b50:	e000      	b.n	8008b54 <USBH_Process+0x3cc>
      break;
 8008b52:	bf00      	nop
  }
  return USBH_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop

08008b60 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b088      	sub	sp, #32
 8008b64:	af04      	add	r7, sp, #16
 8008b66:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	785b      	ldrb	r3, [r3, #1]
 8008b74:	2b07      	cmp	r3, #7
 8008b76:	f200 81c1 	bhi.w	8008efc <USBH_HandleEnum+0x39c>
 8008b7a:	a201      	add	r2, pc, #4	; (adr r2, 8008b80 <USBH_HandleEnum+0x20>)
 8008b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b80:	08008ba1 	.word	0x08008ba1
 8008b84:	08008c5f 	.word	0x08008c5f
 8008b88:	08008cc9 	.word	0x08008cc9
 8008b8c:	08008d57 	.word	0x08008d57
 8008b90:	08008dc1 	.word	0x08008dc1
 8008b94:	08008e31 	.word	0x08008e31
 8008b98:	08008e77 	.word	0x08008e77
 8008b9c:	08008ebd 	.word	0x08008ebd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008ba0:	2108      	movs	r1, #8
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 fa50 	bl	8009048 <USBH_Get_DevDesc>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d130      	bne.n	8008c14 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	7919      	ldrb	r1, [r3, #4]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008bd2:	687a      	ldr	r2, [r7, #4]
 8008bd4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008bd6:	b292      	uxth	r2, r2
 8008bd8:	9202      	str	r2, [sp, #8]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	9201      	str	r2, [sp, #4]
 8008bde:	9300      	str	r3, [sp, #0]
 8008be0:	4603      	mov	r3, r0
 8008be2:	2280      	movs	r2, #128	; 0x80
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f001 f865 	bl	8009cb4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	7959      	ldrb	r1, [r3, #5]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008bfe:	b292      	uxth	r2, r2
 8008c00:	9202      	str	r2, [sp, #8]
 8008c02:	2200      	movs	r2, #0
 8008c04:	9201      	str	r2, [sp, #4]
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f001 f851 	bl	8009cb4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c12:	e175      	b.n	8008f00 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c14:	7bbb      	ldrb	r3, [r7, #14]
 8008c16:	2b03      	cmp	r3, #3
 8008c18:	f040 8172 	bne.w	8008f00 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c22:	3301      	adds	r3, #1
 8008c24:	b2da      	uxtb	r2, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c32:	2b03      	cmp	r3, #3
 8008c34:	d903      	bls.n	8008c3e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	220d      	movs	r2, #13
 8008c3a:	701a      	strb	r2, [r3, #0]
      break;
 8008c3c:	e160      	b.n	8008f00 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	795b      	ldrb	r3, [r3, #5]
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f001 f885 	bl	8009d54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	791b      	ldrb	r3, [r3, #4]
 8008c4e:	4619      	mov	r1, r3
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f001 f87f 	bl	8009d54 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	701a      	strb	r2, [r3, #0]
      break;
 8008c5c:	e150      	b.n	8008f00 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008c5e:	2112      	movs	r1, #18
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f9f1 	bl	8009048 <USBH_Get_DevDesc>
 8008c66:	4603      	mov	r3, r0
 8008c68:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c6a:	7bbb      	ldrb	r3, [r7, #14]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d103      	bne.n	8008c78 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2202      	movs	r2, #2
 8008c74:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c76:	e145      	b.n	8008f04 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c78:	7bbb      	ldrb	r3, [r7, #14]
 8008c7a:	2b03      	cmp	r3, #3
 8008c7c:	f040 8142 	bne.w	8008f04 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c86:	3301      	adds	r3, #1
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c96:	2b03      	cmp	r3, #3
 8008c98:	d903      	bls.n	8008ca2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	220d      	movs	r2, #13
 8008c9e:	701a      	strb	r2, [r3, #0]
      break;
 8008ca0:	e130      	b.n	8008f04 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	795b      	ldrb	r3, [r3, #5]
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f001 f853 	bl	8009d54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	791b      	ldrb	r3, [r3, #4]
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f001 f84d 	bl	8009d54 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	701a      	strb	r2, [r3, #0]
      break;
 8008cc6:	e11d      	b.n	8008f04 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008cc8:	2101      	movs	r1, #1
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 fa68 	bl	80091a0 <USBH_SetAddress>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008cd4:	7bbb      	ldrb	r3, [r7, #14]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d132      	bne.n	8008d40 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008cda:	2002      	movs	r0, #2
 8008cdc:	f001 fb30 	bl	800a340 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2203      	movs	r2, #3
 8008cec:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	7919      	ldrb	r1, [r3, #4]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d02:	b292      	uxth	r2, r2
 8008d04:	9202      	str	r2, [sp, #8]
 8008d06:	2200      	movs	r2, #0
 8008d08:	9201      	str	r2, [sp, #4]
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2280      	movs	r2, #128	; 0x80
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 ffcf 	bl	8009cb4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	7959      	ldrb	r1, [r3, #5]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d2a:	b292      	uxth	r2, r2
 8008d2c:	9202      	str	r2, [sp, #8]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	9201      	str	r2, [sp, #4]
 8008d32:	9300      	str	r3, [sp, #0]
 8008d34:	4603      	mov	r3, r0
 8008d36:	2200      	movs	r2, #0
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f000 ffbb 	bl	8009cb4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008d3e:	e0e3      	b.n	8008f08 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d40:	7bbb      	ldrb	r3, [r7, #14]
 8008d42:	2b03      	cmp	r3, #3
 8008d44:	f040 80e0 	bne.w	8008f08 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	220d      	movs	r2, #13
 8008d4c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	705a      	strb	r2, [r3, #1]
      break;
 8008d54:	e0d8      	b.n	8008f08 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008d56:	2109      	movs	r1, #9
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 f99d 	bl	8009098 <USBH_Get_CfgDesc>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d62:	7bbb      	ldrb	r3, [r7, #14]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d103      	bne.n	8008d70 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2204      	movs	r2, #4
 8008d6c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008d6e:	e0cd      	b.n	8008f0c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d70:	7bbb      	ldrb	r3, [r7, #14]
 8008d72:	2b03      	cmp	r3, #3
 8008d74:	f040 80ca 	bne.w	8008f0c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008d7e:	3301      	adds	r3, #1
 8008d80:	b2da      	uxtb	r2, r3
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008d8e:	2b03      	cmp	r3, #3
 8008d90:	d903      	bls.n	8008d9a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	220d      	movs	r2, #13
 8008d96:	701a      	strb	r2, [r3, #0]
      break;
 8008d98:	e0b8      	b.n	8008f0c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	795b      	ldrb	r3, [r3, #5]
 8008d9e:	4619      	mov	r1, r3
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 ffd7 	bl	8009d54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	791b      	ldrb	r3, [r3, #4]
 8008daa:	4619      	mov	r1, r3
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 ffd1 	bl	8009d54 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	701a      	strb	r2, [r3, #0]
      break;
 8008dbe:	e0a5      	b.n	8008f0c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f965 	bl	8009098 <USBH_Get_CfgDesc>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008dd2:	7bbb      	ldrb	r3, [r7, #14]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d103      	bne.n	8008de0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2205      	movs	r2, #5
 8008ddc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008dde:	e097      	b.n	8008f10 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008de0:	7bbb      	ldrb	r3, [r7, #14]
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	f040 8094 	bne.w	8008f10 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008dee:	3301      	adds	r3, #1
 8008df0:	b2da      	uxtb	r2, r3
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008dfe:	2b03      	cmp	r3, #3
 8008e00:	d903      	bls.n	8008e0a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	220d      	movs	r2, #13
 8008e06:	701a      	strb	r2, [r3, #0]
      break;
 8008e08:	e082      	b.n	8008f10 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	795b      	ldrb	r3, [r3, #5]
 8008e0e:	4619      	mov	r1, r3
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 ff9f 	bl	8009d54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	791b      	ldrb	r3, [r3, #4]
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 ff99 	bl	8009d54 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	701a      	strb	r2, [r3, #0]
      break;
 8008e2e:	e06f      	b.n	8008f10 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d019      	beq.n	8008e6e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008e46:	23ff      	movs	r3, #255	; 0xff
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f949 	bl	80090e0 <USBH_Get_StringDesc>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e52:	7bbb      	ldrb	r3, [r7, #14]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d103      	bne.n	8008e60 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2206      	movs	r2, #6
 8008e5c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e5e:	e059      	b.n	8008f14 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d156      	bne.n	8008f14 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2206      	movs	r2, #6
 8008e6a:	705a      	strb	r2, [r3, #1]
      break;
 8008e6c:	e052      	b.n	8008f14 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2206      	movs	r2, #6
 8008e72:	705a      	strb	r2, [r3, #1]
      break;
 8008e74:	e04e      	b.n	8008f14 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d019      	beq.n	8008eb4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008e8c:	23ff      	movs	r3, #255	; 0xff
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 f926 	bl	80090e0 <USBH_Get_StringDesc>
 8008e94:	4603      	mov	r3, r0
 8008e96:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e98:	7bbb      	ldrb	r3, [r7, #14]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d103      	bne.n	8008ea6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2207      	movs	r2, #7
 8008ea2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008ea4:	e038      	b.n	8008f18 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ea6:	7bbb      	ldrb	r3, [r7, #14]
 8008ea8:	2b03      	cmp	r3, #3
 8008eaa:	d135      	bne.n	8008f18 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2207      	movs	r2, #7
 8008eb0:	705a      	strb	r2, [r3, #1]
      break;
 8008eb2:	e031      	b.n	8008f18 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2207      	movs	r2, #7
 8008eb8:	705a      	strb	r2, [r3, #1]
      break;
 8008eba:	e02d      	b.n	8008f18 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d017      	beq.n	8008ef6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008ed2:	23ff      	movs	r3, #255	; 0xff
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 f903 	bl	80090e0 <USBH_Get_StringDesc>
 8008eda:	4603      	mov	r3, r0
 8008edc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008ede:	7bbb      	ldrb	r3, [r7, #14]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d102      	bne.n	8008eea <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008ee8:	e018      	b.n	8008f1c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008eea:	7bbb      	ldrb	r3, [r7, #14]
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d115      	bne.n	8008f1c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ef4:	e012      	b.n	8008f1c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	73fb      	strb	r3, [r7, #15]
      break;
 8008efa:	e00f      	b.n	8008f1c <USBH_HandleEnum+0x3bc>

    default:
      break;
 8008efc:	bf00      	nop
 8008efe:	e00e      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f00:	bf00      	nop
 8008f02:	e00c      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f04:	bf00      	nop
 8008f06:	e00a      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f08:	bf00      	nop
 8008f0a:	e008      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f0c:	bf00      	nop
 8008f0e:	e006      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f10:	bf00      	nop
 8008f12:	e004      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f14:	bf00      	nop
 8008f16:	e002      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f18:	bf00      	nop
 8008f1a:	e000      	b.n	8008f1e <USBH_HandleEnum+0x3be>
      break;
 8008f1c:	bf00      	nop
  }
  return Status;
 8008f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3710      	adds	r7, #16
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008f3a:	bf00      	nop
 8008f3c:	370c      	adds	r7, #12
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr

08008f46 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b082      	sub	sp, #8
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008f54:	1c5a      	adds	r2, r3, #1
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 f804 	bl	8008f6a <USBH_HandleSof>
}
 8008f62:	bf00      	nop
 8008f64:	3708      	adds	r7, #8
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b082      	sub	sp, #8
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	2b0b      	cmp	r3, #11
 8008f7a:	d10a      	bne.n	8008f92 <USBH_HandleSof+0x28>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d005      	beq.n	8008f92 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f8c:	699b      	ldr	r3, [r3, #24]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	4798      	blx	r3
  }
}
 8008f92:	bf00      	nop
 8008f94:	3708      	adds	r7, #8
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008f9a:	b480      	push	{r7}
 8008f9c:	b083      	sub	sp, #12
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008faa:	bf00      	nop
}
 8008fac:	370c      	adds	r7, #12
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b083      	sub	sp, #12
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008fc6:	bf00      	nop
}
 8008fc8:	370c      	adds	r7, #12
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr

08008fd2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008fd2:	b480      	push	{r7}
 8008fd4:	b083      	sub	sp, #12
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2201      	movs	r2, #1
 8008fde:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	370c      	adds	r7, #12
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b082      	sub	sp, #8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f001 f844 	bl	800a0ae <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	791b      	ldrb	r3, [r3, #4]
 800902a:	4619      	mov	r1, r3
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 fe91 	bl	8009d54 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	795b      	ldrb	r3, [r3, #5]
 8009036:	4619      	mov	r1, r3
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 fe8b 	bl	8009d54 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b086      	sub	sp, #24
 800904c:	af02      	add	r7, sp, #8
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	460b      	mov	r3, r1
 8009052:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800905a:	78fb      	ldrb	r3, [r7, #3]
 800905c:	b29b      	uxth	r3, r3
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	4613      	mov	r3, r2
 8009062:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009066:	2100      	movs	r1, #0
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f864 	bl	8009136 <USBH_GetDescriptor>
 800906e:	4603      	mov	r3, r0
 8009070:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8009072:	7bfb      	ldrb	r3, [r7, #15]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d10a      	bne.n	800908e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009084:	78fa      	ldrb	r2, [r7, #3]
 8009086:	b292      	uxth	r2, r2
 8009088:	4619      	mov	r1, r3
 800908a:	f000 f918 	bl	80092be <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800908e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009098:	b580      	push	{r7, lr}
 800909a:	b086      	sub	sp, #24
 800909c:	af02      	add	r7, sp, #8
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	460b      	mov	r3, r1
 80090a2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	331c      	adds	r3, #28
 80090a8:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80090aa:	887b      	ldrh	r3, [r7, #2]
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090b4:	2100      	movs	r1, #0
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 f83d 	bl	8009136 <USBH_GetDescriptor>
 80090bc:	4603      	mov	r3, r0
 80090be:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80090c0:	7bfb      	ldrb	r3, [r7, #15]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d107      	bne.n	80090d6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80090c6:	887b      	ldrh	r3, [r7, #2]
 80090c8:	461a      	mov	r2, r3
 80090ca:	68b9      	ldr	r1, [r7, #8]
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 f987 	bl	80093e0 <USBH_ParseCfgDesc>
 80090d2:	4603      	mov	r3, r0
 80090d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80090d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b088      	sub	sp, #32
 80090e4:	af02      	add	r7, sp, #8
 80090e6:	60f8      	str	r0, [r7, #12]
 80090e8:	607a      	str	r2, [r7, #4]
 80090ea:	461a      	mov	r2, r3
 80090ec:	460b      	mov	r3, r1
 80090ee:	72fb      	strb	r3, [r7, #11]
 80090f0:	4613      	mov	r3, r2
 80090f2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80090f4:	7afb      	ldrb	r3, [r7, #11]
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80090fc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009104:	893b      	ldrh	r3, [r7, #8]
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	460b      	mov	r3, r1
 800910a:	2100      	movs	r1, #0
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f000 f812 	bl	8009136 <USBH_GetDescriptor>
 8009112:	4603      	mov	r3, r0
 8009114:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009116:	7dfb      	ldrb	r3, [r7, #23]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d107      	bne.n	800912c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009122:	893a      	ldrh	r2, [r7, #8]
 8009124:	6879      	ldr	r1, [r7, #4]
 8009126:	4618      	mov	r0, r3
 8009128:	f000 fb24 	bl	8009774 <USBH_ParseStringDesc>
  }

  return status;
 800912c:	7dfb      	ldrb	r3, [r7, #23]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b084      	sub	sp, #16
 800913a:	af00      	add	r7, sp, #0
 800913c:	60f8      	str	r0, [r7, #12]
 800913e:	607b      	str	r3, [r7, #4]
 8009140:	460b      	mov	r3, r1
 8009142:	72fb      	strb	r3, [r7, #11]
 8009144:	4613      	mov	r3, r2
 8009146:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	789b      	ldrb	r3, [r3, #2]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d11c      	bne.n	800918a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009150:	7afb      	ldrb	r3, [r7, #11]
 8009152:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009156:	b2da      	uxtb	r2, r3
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2206      	movs	r2, #6
 8009160:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	893a      	ldrh	r2, [r7, #8]
 8009166:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009168:	893b      	ldrh	r3, [r7, #8]
 800916a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800916e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009172:	d104      	bne.n	800917e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f240 4209 	movw	r2, #1033	; 0x409
 800917a:	829a      	strh	r2, [r3, #20]
 800917c:	e002      	b.n	8009184 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2200      	movs	r2, #0
 8009182:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	8b3a      	ldrh	r2, [r7, #24]
 8009188:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800918a:	8b3b      	ldrh	r3, [r7, #24]
 800918c:	461a      	mov	r2, r3
 800918e:	6879      	ldr	r1, [r7, #4]
 8009190:	68f8      	ldr	r0, [r7, #12]
 8009192:	f000 fb3d 	bl	8009810 <USBH_CtlReq>
 8009196:	4603      	mov	r3, r0
}
 8009198:	4618      	mov	r0, r3
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	460b      	mov	r3, r1
 80091aa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	789b      	ldrb	r3, [r3, #2]
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d10f      	bne.n	80091d4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2205      	movs	r2, #5
 80091be:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80091c0:	78fb      	ldrb	r3, [r7, #3]
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80091d4:	2200      	movs	r2, #0
 80091d6:	2100      	movs	r1, #0
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fb19 	bl	8009810 <USBH_CtlReq>
 80091de:	4603      	mov	r3, r0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	460b      	mov	r3, r1
 80091f2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	789b      	ldrb	r3, [r3, #2]
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d10e      	bne.n	800921a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2209      	movs	r2, #9
 8009206:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	887a      	ldrh	r2, [r7, #2]
 800920c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800921a:	2200      	movs	r2, #0
 800921c:	2100      	movs	r1, #0
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 faf6 	bl	8009810 <USBH_CtlReq>
 8009224:	4603      	mov	r3, r0
}
 8009226:	4618      	mov	r0, r3
 8009228:	3708      	adds	r7, #8
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b082      	sub	sp, #8
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	460b      	mov	r3, r1
 8009238:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	789b      	ldrb	r3, [r3, #2]
 800923e:	2b01      	cmp	r3, #1
 8009240:	d10f      	bne.n	8009262 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2203      	movs	r2, #3
 800924c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800924e:	78fb      	ldrb	r3, [r7, #3]
 8009250:	b29a      	uxth	r2, r3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009262:	2200      	movs	r2, #0
 8009264:	2100      	movs	r1, #0
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 fad2 	bl	8009810 <USBH_CtlReq>
 800926c:	4603      	mov	r3, r0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3708      	adds	r7, #8
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b082      	sub	sp, #8
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
 800927e:	460b      	mov	r3, r1
 8009280:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	789b      	ldrb	r3, [r3, #2]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d10f      	bne.n	80092aa <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2202      	movs	r2, #2
 800928e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800929c:	78fb      	ldrb	r3, [r7, #3]
 800929e:	b29a      	uxth	r2, r3
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80092aa:	2200      	movs	r2, #0
 80092ac:	2100      	movs	r1, #0
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 faae 	bl	8009810 <USBH_CtlReq>
 80092b4:	4603      	mov	r3, r0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3708      	adds	r7, #8
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}

080092be <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80092be:	b480      	push	{r7}
 80092c0:	b085      	sub	sp, #20
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	60f8      	str	r0, [r7, #12]
 80092c6:	60b9      	str	r1, [r7, #8]
 80092c8:	4613      	mov	r3, r2
 80092ca:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	781a      	ldrb	r2, [r3, #0]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	785a      	ldrb	r2, [r3, #1]
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	3302      	adds	r3, #2
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	b29a      	uxth	r2, r3
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	3303      	adds	r3, #3
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	021b      	lsls	r3, r3, #8
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	4313      	orrs	r3, r2
 80092f2:	b29a      	uxth	r2, r3
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	791a      	ldrb	r2, [r3, #4]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	795a      	ldrb	r2, [r3, #5]
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	799a      	ldrb	r2, [r3, #6]
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	79da      	ldrb	r2, [r3, #7]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	79db      	ldrb	r3, [r3, #7]
 800931c:	2b20      	cmp	r3, #32
 800931e:	dc11      	bgt.n	8009344 <USBH_ParseDevDesc+0x86>
 8009320:	2b08      	cmp	r3, #8
 8009322:	db16      	blt.n	8009352 <USBH_ParseDevDesc+0x94>
 8009324:	3b08      	subs	r3, #8
 8009326:	2201      	movs	r2, #1
 8009328:	fa02 f303 	lsl.w	r3, r2, r3
 800932c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009334:	2b00      	cmp	r3, #0
 8009336:	bf14      	ite	ne
 8009338:	2301      	movne	r3, #1
 800933a:	2300      	moveq	r3, #0
 800933c:	b2db      	uxtb	r3, r3
 800933e:	2b00      	cmp	r3, #0
 8009340:	d102      	bne.n	8009348 <USBH_ParseDevDesc+0x8a>
 8009342:	e006      	b.n	8009352 <USBH_ParseDevDesc+0x94>
 8009344:	2b40      	cmp	r3, #64	; 0x40
 8009346:	d104      	bne.n	8009352 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	79da      	ldrb	r2, [r3, #7]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	71da      	strb	r2, [r3, #7]
      break;
 8009350:	e003      	b.n	800935a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2240      	movs	r2, #64	; 0x40
 8009356:	71da      	strb	r2, [r3, #7]
      break;
 8009358:	bf00      	nop
  }

  if (length > 8U)
 800935a:	88fb      	ldrh	r3, [r7, #6]
 800935c:	2b08      	cmp	r3, #8
 800935e:	d939      	bls.n	80093d4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	3308      	adds	r3, #8
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	b29a      	uxth	r2, r3
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	3309      	adds	r3, #9
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	b29b      	uxth	r3, r3
 8009370:	021b      	lsls	r3, r3, #8
 8009372:	b29b      	uxth	r3, r3
 8009374:	4313      	orrs	r3, r2
 8009376:	b29a      	uxth	r2, r3
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	330a      	adds	r3, #10
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	b29a      	uxth	r2, r3
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	330b      	adds	r3, #11
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	b29b      	uxth	r3, r3
 800938c:	021b      	lsls	r3, r3, #8
 800938e:	b29b      	uxth	r3, r3
 8009390:	4313      	orrs	r3, r2
 8009392:	b29a      	uxth	r2, r3
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	330c      	adds	r3, #12
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	b29a      	uxth	r2, r3
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	330d      	adds	r3, #13
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	021b      	lsls	r3, r3, #8
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	4313      	orrs	r3, r2
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	7b9a      	ldrb	r2, [r3, #14]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	7bda      	ldrb	r2, [r3, #15]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	7c1a      	ldrb	r2, [r3, #16]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	7c5a      	ldrb	r2, [r3, #17]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	745a      	strb	r2, [r3, #17]
  }
}
 80093d4:	bf00      	nop
 80093d6:	3714      	adds	r7, #20
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b08c      	sub	sp, #48	; 0x30
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	60f8      	str	r0, [r7, #12]
 80093e8:	60b9      	str	r1, [r7, #8]
 80093ea:	4613      	mov	r3, r2
 80093ec:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80093f4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80093f6:	2300      	movs	r3, #0
 80093f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009400:	2300      	movs	r3, #0
 8009402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8009406:	2300      	movs	r3, #0
 8009408:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	781a      	ldrb	r2, [r3, #0]
 8009414:	6a3b      	ldr	r3, [r7, #32]
 8009416:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	785a      	ldrb	r2, [r3, #1]
 800941c:	6a3b      	ldr	r3, [r7, #32]
 800941e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	3302      	adds	r3, #2
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	b29a      	uxth	r2, r3
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	3303      	adds	r3, #3
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	b29b      	uxth	r3, r3
 8009430:	021b      	lsls	r3, r3, #8
 8009432:	b29b      	uxth	r3, r3
 8009434:	4313      	orrs	r3, r2
 8009436:	b29b      	uxth	r3, r3
 8009438:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800943c:	bf28      	it	cs
 800943e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8009442:	b29a      	uxth	r2, r3
 8009444:	6a3b      	ldr	r3, [r7, #32]
 8009446:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	791a      	ldrb	r2, [r3, #4]
 800944c:	6a3b      	ldr	r3, [r7, #32]
 800944e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	795a      	ldrb	r2, [r3, #5]
 8009454:	6a3b      	ldr	r3, [r7, #32]
 8009456:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	799a      	ldrb	r2, [r3, #6]
 800945c:	6a3b      	ldr	r3, [r7, #32]
 800945e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	79da      	ldrb	r2, [r3, #7]
 8009464:	6a3b      	ldr	r3, [r7, #32]
 8009466:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	7a1a      	ldrb	r2, [r3, #8]
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8009470:	6a3b      	ldr	r3, [r7, #32]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	2b09      	cmp	r3, #9
 8009476:	d002      	beq.n	800947e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009478:	6a3b      	ldr	r3, [r7, #32]
 800947a:	2209      	movs	r2, #9
 800947c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	2b09      	cmp	r3, #9
 8009482:	f240 809d 	bls.w	80095c0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8009486:	2309      	movs	r3, #9
 8009488:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800948a:	2300      	movs	r3, #0
 800948c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800948e:	e081      	b.n	8009594 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009490:	f107 0316 	add.w	r3, r7, #22
 8009494:	4619      	mov	r1, r3
 8009496:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009498:	f000 f99f 	bl	80097da <USBH_GetNextDesc>
 800949c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800949e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a0:	785b      	ldrb	r3, [r3, #1]
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d176      	bne.n	8009594 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80094a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	2b09      	cmp	r3, #9
 80094ac:	d002      	beq.n	80094b4 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80094ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094b0:	2209      	movs	r2, #9
 80094b2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80094b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094b8:	221a      	movs	r2, #26
 80094ba:	fb02 f303 	mul.w	r3, r2, r3
 80094be:	3308      	adds	r3, #8
 80094c0:	6a3a      	ldr	r2, [r7, #32]
 80094c2:	4413      	add	r3, r2
 80094c4:	3302      	adds	r3, #2
 80094c6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80094c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094ca:	69f8      	ldr	r0, [r7, #28]
 80094cc:	f000 f87e 	bl	80095cc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80094d0:	2300      	movs	r3, #0
 80094d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80094d6:	2300      	movs	r3, #0
 80094d8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80094da:	e043      	b.n	8009564 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80094dc:	f107 0316 	add.w	r3, r7, #22
 80094e0:	4619      	mov	r1, r3
 80094e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094e4:	f000 f979 	bl	80097da <USBH_GetNextDesc>
 80094e8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80094ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094ec:	785b      	ldrb	r3, [r3, #1]
 80094ee:	2b05      	cmp	r3, #5
 80094f0:	d138      	bne.n	8009564 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80094f2:	69fb      	ldr	r3, [r7, #28]
 80094f4:	795b      	ldrb	r3, [r3, #5]
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d10f      	bne.n	800951a <USBH_ParseCfgDesc+0x13a>
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	799b      	ldrb	r3, [r3, #6]
 80094fe:	2b02      	cmp	r3, #2
 8009500:	d10b      	bne.n	800951a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009502:	69fb      	ldr	r3, [r7, #28]
 8009504:	79db      	ldrb	r3, [r3, #7]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10f      	bne.n	800952a <USBH_ParseCfgDesc+0x14a>
 800950a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	2b09      	cmp	r3, #9
 8009510:	d00b      	beq.n	800952a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8009512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009514:	2209      	movs	r2, #9
 8009516:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009518:	e007      	b.n	800952a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800951a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	2b07      	cmp	r3, #7
 8009520:	d004      	beq.n	800952c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009524:	2207      	movs	r2, #7
 8009526:	701a      	strb	r2, [r3, #0]
 8009528:	e000      	b.n	800952c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800952a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800952c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009530:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009534:	3201      	adds	r2, #1
 8009536:	00d2      	lsls	r2, r2, #3
 8009538:	211a      	movs	r1, #26
 800953a:	fb01 f303 	mul.w	r3, r1, r3
 800953e:	4413      	add	r3, r2
 8009540:	3308      	adds	r3, #8
 8009542:	6a3a      	ldr	r2, [r7, #32]
 8009544:	4413      	add	r3, r2
 8009546:	3304      	adds	r3, #4
 8009548:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800954a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800954c:	69b9      	ldr	r1, [r7, #24]
 800954e:	68f8      	ldr	r0, [r7, #12]
 8009550:	f000 f86b 	bl	800962a <USBH_ParseEPDesc>
 8009554:	4603      	mov	r3, r0
 8009556:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800955a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800955e:	3301      	adds	r3, #1
 8009560:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	791b      	ldrb	r3, [r3, #4]
 8009568:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800956c:	429a      	cmp	r2, r3
 800956e:	d204      	bcs.n	800957a <USBH_ParseCfgDesc+0x19a>
 8009570:	6a3b      	ldr	r3, [r7, #32]
 8009572:	885a      	ldrh	r2, [r3, #2]
 8009574:	8afb      	ldrh	r3, [r7, #22]
 8009576:	429a      	cmp	r2, r3
 8009578:	d8b0      	bhi.n	80094dc <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800957a:	69fb      	ldr	r3, [r7, #28]
 800957c:	791b      	ldrb	r3, [r3, #4]
 800957e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009582:	429a      	cmp	r2, r3
 8009584:	d201      	bcs.n	800958a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8009586:	2303      	movs	r3, #3
 8009588:	e01c      	b.n	80095c4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800958a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800958e:	3301      	adds	r3, #1
 8009590:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009594:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009598:	2b01      	cmp	r3, #1
 800959a:	d805      	bhi.n	80095a8 <USBH_ParseCfgDesc+0x1c8>
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	885a      	ldrh	r2, [r3, #2]
 80095a0:	8afb      	ldrh	r3, [r7, #22]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	f63f af74 	bhi.w	8009490 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80095a8:	6a3b      	ldr	r3, [r7, #32]
 80095aa:	791b      	ldrb	r3, [r3, #4]
 80095ac:	2b02      	cmp	r3, #2
 80095ae:	bf28      	it	cs
 80095b0:	2302      	movcs	r3, #2
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d201      	bcs.n	80095c0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 80095bc:	2303      	movs	r3, #3
 80095be:	e001      	b.n	80095c4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 80095c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3730      	adds	r7, #48	; 0x30
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	781a      	ldrb	r2, [r3, #0]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	785a      	ldrb	r2, [r3, #1]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	789a      	ldrb	r2, [r3, #2]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	78da      	ldrb	r2, [r3, #3]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	791a      	ldrb	r2, [r3, #4]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	795a      	ldrb	r2, [r3, #5]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	799a      	ldrb	r2, [r3, #6]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	79da      	ldrb	r2, [r3, #7]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	7a1a      	ldrb	r2, [r3, #8]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	721a      	strb	r2, [r3, #8]
}
 800961e:	bf00      	nop
 8009620:	370c      	adds	r7, #12
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800962a:	b480      	push	{r7}
 800962c:	b087      	sub	sp, #28
 800962e:	af00      	add	r7, sp, #0
 8009630:	60f8      	str	r0, [r7, #12]
 8009632:	60b9      	str	r1, [r7, #8]
 8009634:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009636:	2300      	movs	r3, #0
 8009638:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	781a      	ldrb	r2, [r3, #0]
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	785a      	ldrb	r2, [r3, #1]
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	789a      	ldrb	r2, [r3, #2]
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	78da      	ldrb	r2, [r3, #3]
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	3304      	adds	r3, #4
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	b29a      	uxth	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	3305      	adds	r3, #5
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	b29b      	uxth	r3, r3
 800966a:	021b      	lsls	r3, r3, #8
 800966c:	b29b      	uxth	r3, r3
 800966e:	4313      	orrs	r3, r2
 8009670:	b29a      	uxth	r2, r3
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	799a      	ldrb	r2, [r3, #6]
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	889b      	ldrh	r3, [r3, #4]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d102      	bne.n	800968c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8009686:	2303      	movs	r3, #3
 8009688:	75fb      	strb	r3, [r7, #23]
 800968a:	e033      	b.n	80096f4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	889b      	ldrh	r3, [r3, #4]
 8009690:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009694:	f023 0307 	bic.w	r3, r3, #7
 8009698:	b29a      	uxth	r2, r3
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	889b      	ldrh	r3, [r3, #4]
 80096a2:	b21a      	sxth	r2, r3
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	3304      	adds	r3, #4
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	b299      	uxth	r1, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	3305      	adds	r3, #5
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	021b      	lsls	r3, r3, #8
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	430b      	orrs	r3, r1
 80096ba:	b29b      	uxth	r3, r3
 80096bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d110      	bne.n	80096e6 <USBH_ParseEPDesc+0xbc>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	3304      	adds	r3, #4
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	b299      	uxth	r1, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	3305      	adds	r3, #5
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	b29b      	uxth	r3, r3
 80096d4:	021b      	lsls	r3, r3, #8
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	430b      	orrs	r3, r1
 80096da:	b29b      	uxth	r3, r3
 80096dc:	b21b      	sxth	r3, r3
 80096de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80096e2:	b21b      	sxth	r3, r3
 80096e4:	e001      	b.n	80096ea <USBH_ParseEPDesc+0xc0>
 80096e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80096ea:	4313      	orrs	r3, r2
 80096ec:	b21b      	sxth	r3, r3
 80096ee:	b29a      	uxth	r2, r3
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d116      	bne.n	800972c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	78db      	ldrb	r3, [r3, #3]
 8009702:	f003 0303 	and.w	r3, r3, #3
 8009706:	2b01      	cmp	r3, #1
 8009708:	d005      	beq.n	8009716 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	78db      	ldrb	r3, [r3, #3]
 800970e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009712:	2b03      	cmp	r3, #3
 8009714:	d127      	bne.n	8009766 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	799b      	ldrb	r3, [r3, #6]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d003      	beq.n	8009726 <USBH_ParseEPDesc+0xfc>
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	799b      	ldrb	r3, [r3, #6]
 8009722:	2b10      	cmp	r3, #16
 8009724:	d91f      	bls.n	8009766 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009726:	2303      	movs	r3, #3
 8009728:	75fb      	strb	r3, [r7, #23]
 800972a:	e01c      	b.n	8009766 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	78db      	ldrb	r3, [r3, #3]
 8009730:	f003 0303 	and.w	r3, r3, #3
 8009734:	2b01      	cmp	r3, #1
 8009736:	d10a      	bne.n	800974e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	799b      	ldrb	r3, [r3, #6]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d003      	beq.n	8009748 <USBH_ParseEPDesc+0x11e>
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	799b      	ldrb	r3, [r3, #6]
 8009744:	2b10      	cmp	r3, #16
 8009746:	d90e      	bls.n	8009766 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009748:	2303      	movs	r3, #3
 800974a:	75fb      	strb	r3, [r7, #23]
 800974c:	e00b      	b.n	8009766 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	78db      	ldrb	r3, [r3, #3]
 8009752:	f003 0303 	and.w	r3, r3, #3
 8009756:	2b03      	cmp	r3, #3
 8009758:	d105      	bne.n	8009766 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	799b      	ldrb	r3, [r3, #6]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d101      	bne.n	8009766 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009762:	2303      	movs	r3, #3
 8009764:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8009766:	7dfb      	ldrb	r3, [r7, #23]
}
 8009768:	4618      	mov	r0, r3
 800976a:	371c      	adds	r7, #28
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009774:	b480      	push	{r7}
 8009776:	b087      	sub	sp, #28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	4613      	mov	r3, r2
 8009780:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	3301      	adds	r3, #1
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	2b03      	cmp	r3, #3
 800978a:	d120      	bne.n	80097ce <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	1e9a      	subs	r2, r3, #2
 8009792:	88fb      	ldrh	r3, [r7, #6]
 8009794:	4293      	cmp	r3, r2
 8009796:	bf28      	it	cs
 8009798:	4613      	movcs	r3, r2
 800979a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	3302      	adds	r3, #2
 80097a0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80097a2:	2300      	movs	r3, #0
 80097a4:	82fb      	strh	r3, [r7, #22]
 80097a6:	e00b      	b.n	80097c0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80097a8:	8afb      	ldrh	r3, [r7, #22]
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	4413      	add	r3, r2
 80097ae:	781a      	ldrb	r2, [r3, #0]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	3301      	adds	r3, #1
 80097b8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80097ba:	8afb      	ldrh	r3, [r7, #22]
 80097bc:	3302      	adds	r3, #2
 80097be:	82fb      	strh	r3, [r7, #22]
 80097c0:	8afa      	ldrh	r2, [r7, #22]
 80097c2:	8abb      	ldrh	r3, [r7, #20]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d3ef      	bcc.n	80097a8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	2200      	movs	r2, #0
 80097cc:	701a      	strb	r2, [r3, #0]
  }
}
 80097ce:	bf00      	nop
 80097d0:	371c      	adds	r7, #28
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	881a      	ldrh	r2, [r3, #0]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	4413      	add	r3, r2
 80097f0:	b29a      	uxth	r2, r3
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4413      	add	r3, r2
 8009800:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009802:	68fb      	ldr	r3, [r7, #12]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3714      	adds	r7, #20
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b086      	sub	sp, #24
 8009814:	af00      	add	r7, sp, #0
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	4613      	mov	r3, r2
 800981c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800981e:	2301      	movs	r3, #1
 8009820:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	789b      	ldrb	r3, [r3, #2]
 8009826:	2b01      	cmp	r3, #1
 8009828:	d002      	beq.n	8009830 <USBH_CtlReq+0x20>
 800982a:	2b02      	cmp	r3, #2
 800982c:	d00f      	beq.n	800984e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800982e:	e027      	b.n	8009880 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	68ba      	ldr	r2, [r7, #8]
 8009834:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	88fa      	ldrh	r2, [r7, #6]
 800983a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2201      	movs	r2, #1
 8009840:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2202      	movs	r2, #2
 8009846:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009848:	2301      	movs	r3, #1
 800984a:	75fb      	strb	r3, [r7, #23]
      break;
 800984c:	e018      	b.n	8009880 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f000 f81c 	bl	800988c <USBH_HandleControl>
 8009854:	4603      	mov	r3, r0
 8009856:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009858:	7dfb      	ldrb	r3, [r7, #23]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d002      	beq.n	8009864 <USBH_CtlReq+0x54>
 800985e:	7dfb      	ldrb	r3, [r7, #23]
 8009860:	2b03      	cmp	r3, #3
 8009862:	d106      	bne.n	8009872 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2201      	movs	r2, #1
 8009868:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2200      	movs	r2, #0
 800986e:	761a      	strb	r2, [r3, #24]
      break;
 8009870:	e005      	b.n	800987e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009872:	7dfb      	ldrb	r3, [r7, #23]
 8009874:	2b02      	cmp	r3, #2
 8009876:	d102      	bne.n	800987e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2201      	movs	r2, #1
 800987c:	709a      	strb	r2, [r3, #2]
      break;
 800987e:	bf00      	nop
  }
  return status;
 8009880:	7dfb      	ldrb	r3, [r7, #23]
}
 8009882:	4618      	mov	r0, r3
 8009884:	3718      	adds	r7, #24
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
	...

0800988c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af02      	add	r7, sp, #8
 8009892:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009894:	2301      	movs	r3, #1
 8009896:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009898:	2300      	movs	r3, #0
 800989a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	7e1b      	ldrb	r3, [r3, #24]
 80098a0:	3b01      	subs	r3, #1
 80098a2:	2b0a      	cmp	r3, #10
 80098a4:	f200 8156 	bhi.w	8009b54 <USBH_HandleControl+0x2c8>
 80098a8:	a201      	add	r2, pc, #4	; (adr r2, 80098b0 <USBH_HandleControl+0x24>)
 80098aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ae:	bf00      	nop
 80098b0:	080098dd 	.word	0x080098dd
 80098b4:	080098f7 	.word	0x080098f7
 80098b8:	08009961 	.word	0x08009961
 80098bc:	08009987 	.word	0x08009987
 80098c0:	080099bf 	.word	0x080099bf
 80098c4:	080099e9 	.word	0x080099e9
 80098c8:	08009a3b 	.word	0x08009a3b
 80098cc:	08009a5d 	.word	0x08009a5d
 80098d0:	08009a99 	.word	0x08009a99
 80098d4:	08009abf 	.word	0x08009abf
 80098d8:	08009afd 	.word	0x08009afd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f103 0110 	add.w	r1, r3, #16
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	795b      	ldrb	r3, [r3, #5]
 80098e6:	461a      	mov	r2, r3
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 f943 	bl	8009b74 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2202      	movs	r2, #2
 80098f2:	761a      	strb	r2, [r3, #24]
      break;
 80098f4:	e139      	b.n	8009b6a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	795b      	ldrb	r3, [r3, #5]
 80098fa:	4619      	mov	r1, r3
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 fcc5 	bl	800a28c <USBH_LL_GetURBState>
 8009902:	4603      	mov	r3, r0
 8009904:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009906:	7bbb      	ldrb	r3, [r7, #14]
 8009908:	2b01      	cmp	r3, #1
 800990a:	d11e      	bne.n	800994a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	7c1b      	ldrb	r3, [r3, #16]
 8009910:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009914:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	8adb      	ldrh	r3, [r3, #22]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d00a      	beq.n	8009934 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800991e:	7b7b      	ldrb	r3, [r7, #13]
 8009920:	2b80      	cmp	r3, #128	; 0x80
 8009922:	d103      	bne.n	800992c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2203      	movs	r2, #3
 8009928:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800992a:	e115      	b.n	8009b58 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2205      	movs	r2, #5
 8009930:	761a      	strb	r2, [r3, #24]
      break;
 8009932:	e111      	b.n	8009b58 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009934:	7b7b      	ldrb	r3, [r7, #13]
 8009936:	2b80      	cmp	r3, #128	; 0x80
 8009938:	d103      	bne.n	8009942 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2209      	movs	r2, #9
 800993e:	761a      	strb	r2, [r3, #24]
      break;
 8009940:	e10a      	b.n	8009b58 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2207      	movs	r2, #7
 8009946:	761a      	strb	r2, [r3, #24]
      break;
 8009948:	e106      	b.n	8009b58 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800994a:	7bbb      	ldrb	r3, [r7, #14]
 800994c:	2b04      	cmp	r3, #4
 800994e:	d003      	beq.n	8009958 <USBH_HandleControl+0xcc>
 8009950:	7bbb      	ldrb	r3, [r7, #14]
 8009952:	2b02      	cmp	r3, #2
 8009954:	f040 8100 	bne.w	8009b58 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	220b      	movs	r2, #11
 800995c:	761a      	strb	r2, [r3, #24]
      break;
 800995e:	e0fb      	b.n	8009b58 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009966:	b29a      	uxth	r2, r3
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6899      	ldr	r1, [r3, #8]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	899a      	ldrh	r2, [r3, #12]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	791b      	ldrb	r3, [r3, #4]
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 f93a 	bl	8009bf2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2204      	movs	r2, #4
 8009982:	761a      	strb	r2, [r3, #24]
      break;
 8009984:	e0f1      	b.n	8009b6a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	791b      	ldrb	r3, [r3, #4]
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fc7d 	bl	800a28c <USBH_LL_GetURBState>
 8009992:	4603      	mov	r3, r0
 8009994:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009996:	7bbb      	ldrb	r3, [r7, #14]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d102      	bne.n	80099a2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2209      	movs	r2, #9
 80099a0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80099a2:	7bbb      	ldrb	r3, [r7, #14]
 80099a4:	2b05      	cmp	r3, #5
 80099a6:	d102      	bne.n	80099ae <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80099a8:	2303      	movs	r3, #3
 80099aa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80099ac:	e0d6      	b.n	8009b5c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	2b04      	cmp	r3, #4
 80099b2:	f040 80d3 	bne.w	8009b5c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	220b      	movs	r2, #11
 80099ba:	761a      	strb	r2, [r3, #24]
      break;
 80099bc:	e0ce      	b.n	8009b5c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6899      	ldr	r1, [r3, #8]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	899a      	ldrh	r2, [r3, #12]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	795b      	ldrb	r3, [r3, #5]
 80099ca:	2001      	movs	r0, #1
 80099cc:	9000      	str	r0, [sp, #0]
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 f8ea 	bl	8009ba8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80099da:	b29a      	uxth	r2, r3
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2206      	movs	r2, #6
 80099e4:	761a      	strb	r2, [r3, #24]
      break;
 80099e6:	e0c0      	b.n	8009b6a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	795b      	ldrb	r3, [r3, #5]
 80099ec:	4619      	mov	r1, r3
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 fc4c 	bl	800a28c <USBH_LL_GetURBState>
 80099f4:	4603      	mov	r3, r0
 80099f6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80099f8:	7bbb      	ldrb	r3, [r7, #14]
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d103      	bne.n	8009a06 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2207      	movs	r2, #7
 8009a02:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a04:	e0ac      	b.n	8009b60 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009a06:	7bbb      	ldrb	r3, [r7, #14]
 8009a08:	2b05      	cmp	r3, #5
 8009a0a:	d105      	bne.n	8009a18 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	220c      	movs	r2, #12
 8009a10:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009a12:	2303      	movs	r3, #3
 8009a14:	73fb      	strb	r3, [r7, #15]
      break;
 8009a16:	e0a3      	b.n	8009b60 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009a18:	7bbb      	ldrb	r3, [r7, #14]
 8009a1a:	2b02      	cmp	r3, #2
 8009a1c:	d103      	bne.n	8009a26 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2205      	movs	r2, #5
 8009a22:	761a      	strb	r2, [r3, #24]
      break;
 8009a24:	e09c      	b.n	8009b60 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009a26:	7bbb      	ldrb	r3, [r7, #14]
 8009a28:	2b04      	cmp	r3, #4
 8009a2a:	f040 8099 	bne.w	8009b60 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	220b      	movs	r2, #11
 8009a32:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009a34:	2302      	movs	r3, #2
 8009a36:	73fb      	strb	r3, [r7, #15]
      break;
 8009a38:	e092      	b.n	8009b60 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	791b      	ldrb	r3, [r3, #4]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	2100      	movs	r1, #0
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f8d5 	bl	8009bf2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2208      	movs	r2, #8
 8009a58:	761a      	strb	r2, [r3, #24]

      break;
 8009a5a:	e086      	b.n	8009b6a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	791b      	ldrb	r3, [r3, #4]
 8009a60:	4619      	mov	r1, r3
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 fc12 	bl	800a28c <USBH_LL_GetURBState>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a6c:	7bbb      	ldrb	r3, [r7, #14]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d105      	bne.n	8009a7e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	220d      	movs	r2, #13
 8009a76:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a7c:	e072      	b.n	8009b64 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009a7e:	7bbb      	ldrb	r3, [r7, #14]
 8009a80:	2b04      	cmp	r3, #4
 8009a82:	d103      	bne.n	8009a8c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	220b      	movs	r2, #11
 8009a88:	761a      	strb	r2, [r3, #24]
      break;
 8009a8a:	e06b      	b.n	8009b64 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009a8c:	7bbb      	ldrb	r3, [r7, #14]
 8009a8e:	2b05      	cmp	r3, #5
 8009a90:	d168      	bne.n	8009b64 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009a92:	2303      	movs	r3, #3
 8009a94:	73fb      	strb	r3, [r7, #15]
      break;
 8009a96:	e065      	b.n	8009b64 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	795b      	ldrb	r3, [r3, #5]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	9200      	str	r2, [sp, #0]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f87f 	bl	8009ba8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	220a      	movs	r2, #10
 8009aba:	761a      	strb	r2, [r3, #24]
      break;
 8009abc:	e055      	b.n	8009b6a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	795b      	ldrb	r3, [r3, #5]
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 fbe1 	bl	800a28c <USBH_LL_GetURBState>
 8009aca:	4603      	mov	r3, r0
 8009acc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009ace:	7bbb      	ldrb	r3, [r7, #14]
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d105      	bne.n	8009ae0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	220d      	movs	r2, #13
 8009adc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009ade:	e043      	b.n	8009b68 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009ae0:	7bbb      	ldrb	r3, [r7, #14]
 8009ae2:	2b02      	cmp	r3, #2
 8009ae4:	d103      	bne.n	8009aee <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2209      	movs	r2, #9
 8009aea:	761a      	strb	r2, [r3, #24]
      break;
 8009aec:	e03c      	b.n	8009b68 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009aee:	7bbb      	ldrb	r3, [r7, #14]
 8009af0:	2b04      	cmp	r3, #4
 8009af2:	d139      	bne.n	8009b68 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	220b      	movs	r2, #11
 8009af8:	761a      	strb	r2, [r3, #24]
      break;
 8009afa:	e035      	b.n	8009b68 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	7e5b      	ldrb	r3, [r3, #25]
 8009b00:	3301      	adds	r3, #1
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	765a      	strb	r2, [r3, #25]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	7e5b      	ldrb	r3, [r3, #25]
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d806      	bhi.n	8009b1e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009b1c:	e025      	b.n	8009b6a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b24:	2106      	movs	r1, #6
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	795b      	ldrb	r3, [r3, #5]
 8009b34:	4619      	mov	r1, r3
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 f90c 	bl	8009d54 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	791b      	ldrb	r3, [r3, #4]
 8009b40:	4619      	mov	r1, r3
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 f906 	bl	8009d54 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009b4e:	2302      	movs	r3, #2
 8009b50:	73fb      	strb	r3, [r7, #15]
      break;
 8009b52:	e00a      	b.n	8009b6a <USBH_HandleControl+0x2de>

    default:
      break;
 8009b54:	bf00      	nop
 8009b56:	e008      	b.n	8009b6a <USBH_HandleControl+0x2de>
      break;
 8009b58:	bf00      	nop
 8009b5a:	e006      	b.n	8009b6a <USBH_HandleControl+0x2de>
      break;
 8009b5c:	bf00      	nop
 8009b5e:	e004      	b.n	8009b6a <USBH_HandleControl+0x2de>
      break;
 8009b60:	bf00      	nop
 8009b62:	e002      	b.n	8009b6a <USBH_HandleControl+0x2de>
      break;
 8009b64:	bf00      	nop
 8009b66:	e000      	b.n	8009b6a <USBH_HandleControl+0x2de>
      break;
 8009b68:	bf00      	nop
  }

  return status;
 8009b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3710      	adds	r7, #16
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b088      	sub	sp, #32
 8009b78:	af04      	add	r7, sp, #16
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	4613      	mov	r3, r2
 8009b80:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b82:	79f9      	ldrb	r1, [r7, #7]
 8009b84:	2300      	movs	r3, #0
 8009b86:	9303      	str	r3, [sp, #12]
 8009b88:	2308      	movs	r3, #8
 8009b8a:	9302      	str	r3, [sp, #8]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	9301      	str	r3, [sp, #4]
 8009b90:	2300      	movs	r3, #0
 8009b92:	9300      	str	r3, [sp, #0]
 8009b94:	2300      	movs	r3, #0
 8009b96:	2200      	movs	r2, #0
 8009b98:	68f8      	ldr	r0, [r7, #12]
 8009b9a:	f000 fb46 	bl	800a22a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009b9e:	2300      	movs	r3, #0
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3710      	adds	r7, #16
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b088      	sub	sp, #32
 8009bac:	af04      	add	r7, sp, #16
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	4611      	mov	r1, r2
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	80fb      	strh	r3, [r7, #6]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d001      	beq.n	8009bcc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bcc:	7979      	ldrb	r1, [r7, #5]
 8009bce:	7e3b      	ldrb	r3, [r7, #24]
 8009bd0:	9303      	str	r3, [sp, #12]
 8009bd2:	88fb      	ldrh	r3, [r7, #6]
 8009bd4:	9302      	str	r3, [sp, #8]
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	9301      	str	r3, [sp, #4]
 8009bda:	2301      	movs	r3, #1
 8009bdc:	9300      	str	r3, [sp, #0]
 8009bde:	2300      	movs	r3, #0
 8009be0:	2200      	movs	r2, #0
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f000 fb21 	bl	800a22a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}

08009bf2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009bf2:	b580      	push	{r7, lr}
 8009bf4:	b088      	sub	sp, #32
 8009bf6:	af04      	add	r7, sp, #16
 8009bf8:	60f8      	str	r0, [r7, #12]
 8009bfa:	60b9      	str	r1, [r7, #8]
 8009bfc:	4611      	mov	r1, r2
 8009bfe:	461a      	mov	r2, r3
 8009c00:	460b      	mov	r3, r1
 8009c02:	80fb      	strh	r3, [r7, #6]
 8009c04:	4613      	mov	r3, r2
 8009c06:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c08:	7979      	ldrb	r1, [r7, #5]
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	9303      	str	r3, [sp, #12]
 8009c0e:	88fb      	ldrh	r3, [r7, #6]
 8009c10:	9302      	str	r3, [sp, #8]
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	9301      	str	r3, [sp, #4]
 8009c16:	2301      	movs	r3, #1
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	68f8      	ldr	r0, [r7, #12]
 8009c20:	f000 fb03 	bl	800a22a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009c24:	2300      	movs	r3, #0

}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b088      	sub	sp, #32
 8009c32:	af04      	add	r7, sp, #16
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	4611      	mov	r1, r2
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	80fb      	strh	r3, [r7, #6]
 8009c40:	4613      	mov	r3, r2
 8009c42:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d001      	beq.n	8009c52 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c52:	7979      	ldrb	r1, [r7, #5]
 8009c54:	7e3b      	ldrb	r3, [r7, #24]
 8009c56:	9303      	str	r3, [sp, #12]
 8009c58:	88fb      	ldrh	r3, [r7, #6]
 8009c5a:	9302      	str	r3, [sp, #8]
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	9301      	str	r3, [sp, #4]
 8009c60:	2301      	movs	r3, #1
 8009c62:	9300      	str	r3, [sp, #0]
 8009c64:	2302      	movs	r3, #2
 8009c66:	2200      	movs	r2, #0
 8009c68:	68f8      	ldr	r0, [r7, #12]
 8009c6a:	f000 fade 	bl	800a22a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3710      	adds	r7, #16
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}

08009c78 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b088      	sub	sp, #32
 8009c7c:	af04      	add	r7, sp, #16
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	60b9      	str	r1, [r7, #8]
 8009c82:	4611      	mov	r1, r2
 8009c84:	461a      	mov	r2, r3
 8009c86:	460b      	mov	r3, r1
 8009c88:	80fb      	strh	r3, [r7, #6]
 8009c8a:	4613      	mov	r3, r2
 8009c8c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c8e:	7979      	ldrb	r1, [r7, #5]
 8009c90:	2300      	movs	r3, #0
 8009c92:	9303      	str	r3, [sp, #12]
 8009c94:	88fb      	ldrh	r3, [r7, #6]
 8009c96:	9302      	str	r3, [sp, #8]
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	9301      	str	r3, [sp, #4]
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f000 fac0 	bl	800a22a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b086      	sub	sp, #24
 8009cb8:	af04      	add	r7, sp, #16
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	4608      	mov	r0, r1
 8009cbe:	4611      	mov	r1, r2
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	70fb      	strb	r3, [r7, #3]
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	70bb      	strb	r3, [r7, #2]
 8009cca:	4613      	mov	r3, r2
 8009ccc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009cce:	7878      	ldrb	r0, [r7, #1]
 8009cd0:	78ba      	ldrb	r2, [r7, #2]
 8009cd2:	78f9      	ldrb	r1, [r7, #3]
 8009cd4:	8b3b      	ldrh	r3, [r7, #24]
 8009cd6:	9302      	str	r3, [sp, #8]
 8009cd8:	7d3b      	ldrb	r3, [r7, #20]
 8009cda:	9301      	str	r3, [sp, #4]
 8009cdc:	7c3b      	ldrb	r3, [r7, #16]
 8009cde:	9300      	str	r3, [sp, #0]
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 fa53 	bl	800a18e <USBH_LL_OpenPipe>

  return USBH_OK;
 8009ce8:	2300      	movs	r3, #0
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3708      	adds	r7, #8
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b082      	sub	sp, #8
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009cfe:	78fb      	ldrb	r3, [r7, #3]
 8009d00:	4619      	mov	r1, r3
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 fa72 	bl	800a1ec <USBH_LL_ClosePipe>

  return USBH_OK;
 8009d08:	2300      	movs	r3, #0
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3708      	adds	r7, #8
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}

08009d12 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b084      	sub	sp, #16
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f836 	bl	8009d90 <USBH_GetFreePipe>
 8009d24:	4603      	mov	r3, r0
 8009d26:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009d28:	89fb      	ldrh	r3, [r7, #14]
 8009d2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d00a      	beq.n	8009d48 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009d32:	78fa      	ldrb	r2, [r7, #3]
 8009d34:	89fb      	ldrh	r3, [r7, #14]
 8009d36:	f003 030f 	and.w	r3, r3, #15
 8009d3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d3e:	6879      	ldr	r1, [r7, #4]
 8009d40:	33e0      	adds	r3, #224	; 0xe0
 8009d42:	009b      	lsls	r3, r3, #2
 8009d44:	440b      	add	r3, r1
 8009d46:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009d48:	89fb      	ldrh	r3, [r7, #14]
 8009d4a:	b2db      	uxtb	r3, r3
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	3710      	adds	r7, #16
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd80      	pop	{r7, pc}

08009d54 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009d60:	78fb      	ldrb	r3, [r7, #3]
 8009d62:	2b0f      	cmp	r3, #15
 8009d64:	d80d      	bhi.n	8009d82 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009d66:	78fb      	ldrb	r3, [r7, #3]
 8009d68:	687a      	ldr	r2, [r7, #4]
 8009d6a:	33e0      	adds	r3, #224	; 0xe0
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	4413      	add	r3, r2
 8009d70:	685a      	ldr	r2, [r3, #4]
 8009d72:	78fb      	ldrb	r3, [r7, #3]
 8009d74:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009d78:	6879      	ldr	r1, [r7, #4]
 8009d7a:	33e0      	adds	r3, #224	; 0xe0
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	440b      	add	r3, r1
 8009d80:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009d82:	2300      	movs	r3, #0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	370c      	adds	r7, #12
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b085      	sub	sp, #20
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	73fb      	strb	r3, [r7, #15]
 8009da0:	e00f      	b.n	8009dc2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009da2:	7bfb      	ldrb	r3, [r7, #15]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	33e0      	adds	r3, #224	; 0xe0
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d102      	bne.n	8009dbc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009db6:	7bfb      	ldrb	r3, [r7, #15]
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	e007      	b.n	8009dcc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	73fb      	strb	r3, [r7, #15]
 8009dc2:	7bfb      	ldrb	r3, [r7, #15]
 8009dc4:	2b0f      	cmp	r3, #15
 8009dc6:	d9ec      	bls.n	8009da2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009dc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3714      	adds	r7, #20
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009ddc:	2201      	movs	r2, #1
 8009dde:	490e      	ldr	r1, [pc, #56]	; (8009e18 <MX_USB_HOST_Init+0x40>)
 8009de0:	480e      	ldr	r0, [pc, #56]	; (8009e1c <MX_USB_HOST_Init+0x44>)
 8009de2:	f7fe fba7 	bl	8008534 <USBH_Init>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d001      	beq.n	8009df0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009dec:	f7f8 f92c 	bl	8002048 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009df0:	490b      	ldr	r1, [pc, #44]	; (8009e20 <MX_USB_HOST_Init+0x48>)
 8009df2:	480a      	ldr	r0, [pc, #40]	; (8009e1c <MX_USB_HOST_Init+0x44>)
 8009df4:	f7fe fc2c 	bl	8008650 <USBH_RegisterClass>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d001      	beq.n	8009e02 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009dfe:	f7f8 f923 	bl	8002048 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009e02:	4806      	ldr	r0, [pc, #24]	; (8009e1c <MX_USB_HOST_Init+0x44>)
 8009e04:	f7fe fcb0 	bl	8008768 <USBH_Start>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d001      	beq.n	8009e12 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009e0e:	f7f8 f91b 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009e12:	bf00      	nop
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	08009e39 	.word	0x08009e39
 8009e1c:	20000480 	.word	0x20000480
 8009e20:	20000010 	.word	0x20000010

08009e24 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009e28:	4802      	ldr	r0, [pc, #8]	; (8009e34 <MX_USB_HOST_Process+0x10>)
 8009e2a:	f7fe fcad 	bl	8008788 <USBH_Process>
}
 8009e2e:	bf00      	nop
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	bf00      	nop
 8009e34:	20000480 	.word	0x20000480

08009e38 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	460b      	mov	r3, r1
 8009e42:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009e44:	78fb      	ldrb	r3, [r7, #3]
 8009e46:	3b01      	subs	r3, #1
 8009e48:	2b04      	cmp	r3, #4
 8009e4a:	d819      	bhi.n	8009e80 <USBH_UserProcess+0x48>
 8009e4c:	a201      	add	r2, pc, #4	; (adr r2, 8009e54 <USBH_UserProcess+0x1c>)
 8009e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e52:	bf00      	nop
 8009e54:	08009e81 	.word	0x08009e81
 8009e58:	08009e71 	.word	0x08009e71
 8009e5c:	08009e81 	.word	0x08009e81
 8009e60:	08009e79 	.word	0x08009e79
 8009e64:	08009e69 	.word	0x08009e69
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009e68:	4b09      	ldr	r3, [pc, #36]	; (8009e90 <USBH_UserProcess+0x58>)
 8009e6a:	2203      	movs	r2, #3
 8009e6c:	701a      	strb	r2, [r3, #0]
  break;
 8009e6e:	e008      	b.n	8009e82 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009e70:	4b07      	ldr	r3, [pc, #28]	; (8009e90 <USBH_UserProcess+0x58>)
 8009e72:	2202      	movs	r2, #2
 8009e74:	701a      	strb	r2, [r3, #0]
  break;
 8009e76:	e004      	b.n	8009e82 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009e78:	4b05      	ldr	r3, [pc, #20]	; (8009e90 <USBH_UserProcess+0x58>)
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	701a      	strb	r2, [r3, #0]
  break;
 8009e7e:	e000      	b.n	8009e82 <USBH_UserProcess+0x4a>

  default:
  break;
 8009e80:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009e82:	bf00      	nop
 8009e84:	370c      	adds	r7, #12
 8009e86:	46bd      	mov	sp, r7
 8009e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8c:	4770      	bx	lr
 8009e8e:	bf00      	nop
 8009e90:	20000240 	.word	0x20000240

08009e94 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b08a      	sub	sp, #40	; 0x28
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e9c:	f107 0314 	add.w	r3, r7, #20
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	601a      	str	r2, [r3, #0]
 8009ea4:	605a      	str	r2, [r3, #4]
 8009ea6:	609a      	str	r2, [r3, #8]
 8009ea8:	60da      	str	r2, [r3, #12]
 8009eaa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009eb4:	d147      	bne.n	8009f46 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	613b      	str	r3, [r7, #16]
 8009eba:	4b25      	ldr	r3, [pc, #148]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ebe:	4a24      	ldr	r2, [pc, #144]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009ec0:	f043 0301 	orr.w	r3, r3, #1
 8009ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8009ec6:	4b22      	ldr	r3, [pc, #136]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eca:	f003 0301 	and.w	r3, r3, #1
 8009ece:	613b      	str	r3, [r7, #16]
 8009ed0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009edc:	2300      	movs	r3, #0
 8009ede:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009ee0:	f107 0314 	add.w	r3, r7, #20
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	481b      	ldr	r0, [pc, #108]	; (8009f54 <HAL_HCD_MspInit+0xc0>)
 8009ee8:	f7f8 fdc6 	bl	8002a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009eec:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ef2:	2302      	movs	r3, #2
 8009ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009efa:	2303      	movs	r3, #3
 8009efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009efe:	230a      	movs	r3, #10
 8009f00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f02:	f107 0314 	add.w	r3, r7, #20
 8009f06:	4619      	mov	r1, r3
 8009f08:	4812      	ldr	r0, [pc, #72]	; (8009f54 <HAL_HCD_MspInit+0xc0>)
 8009f0a:	f7f8 fdb5 	bl	8002a78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009f0e:	4b10      	ldr	r3, [pc, #64]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f12:	4a0f      	ldr	r2, [pc, #60]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f18:	6353      	str	r3, [r2, #52]	; 0x34
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	60fb      	str	r3, [r7, #12]
 8009f1e:	4b0c      	ldr	r3, [pc, #48]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f22:	4a0b      	ldr	r2, [pc, #44]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f28:	6453      	str	r3, [r2, #68]	; 0x44
 8009f2a:	4b09      	ldr	r3, [pc, #36]	; (8009f50 <HAL_HCD_MspInit+0xbc>)
 8009f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f32:	60fb      	str	r3, [r7, #12]
 8009f34:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009f36:	2200      	movs	r2, #0
 8009f38:	2100      	movs	r1, #0
 8009f3a:	2043      	movs	r0, #67	; 0x43
 8009f3c:	f7f8 fd65 	bl	8002a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009f40:	2043      	movs	r0, #67	; 0x43
 8009f42:	f7f8 fd7e 	bl	8002a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009f46:	bf00      	nop
 8009f48:	3728      	adds	r7, #40	; 0x28
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	40023800 	.word	0x40023800
 8009f54:	40020000 	.word	0x40020000

08009f58 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fe ffed 	bl	8008f46 <USBH_LL_IncTimer>
}
 8009f6c:	bf00      	nop
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009f82:	4618      	mov	r0, r3
 8009f84:	f7ff f825 	bl	8008fd2 <USBH_LL_Connect>
}
 8009f88:	bf00      	nop
 8009f8a:	3708      	adds	r7, #8
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7ff f82e 	bl	8009000 <USBH_LL_Disconnect>
}
 8009fa4:	bf00      	nop
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	70fb      	strb	r3, [r7, #3]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7fe ffdf 	bl	8008f9a <USBH_LL_PortEnabled>
}
 8009fdc:	bf00      	nop
 8009fde:	3708      	adds	r7, #8
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}

08009fe4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b082      	sub	sp, #8
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7fe ffdf 	bl	8008fb6 <USBH_LL_PortDisabled>
}
 8009ff8:	bf00      	nop
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d12a      	bne.n	800a068 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a012:	4a18      	ldr	r2, [pc, #96]	; (800a074 <USBH_LL_Init+0x74>)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	4a15      	ldr	r2, [pc, #84]	; (800a074 <USBH_LL_Init+0x74>)
 800a01e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a022:	4b14      	ldr	r3, [pc, #80]	; (800a074 <USBH_LL_Init+0x74>)
 800a024:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a028:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a02a:	4b12      	ldr	r3, [pc, #72]	; (800a074 <USBH_LL_Init+0x74>)
 800a02c:	2208      	movs	r2, #8
 800a02e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a030:	4b10      	ldr	r3, [pc, #64]	; (800a074 <USBH_LL_Init+0x74>)
 800a032:	2201      	movs	r2, #1
 800a034:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a036:	4b0f      	ldr	r3, [pc, #60]	; (800a074 <USBH_LL_Init+0x74>)
 800a038:	2200      	movs	r2, #0
 800a03a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a03c:	4b0d      	ldr	r3, [pc, #52]	; (800a074 <USBH_LL_Init+0x74>)
 800a03e:	2202      	movs	r2, #2
 800a040:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a042:	4b0c      	ldr	r3, [pc, #48]	; (800a074 <USBH_LL_Init+0x74>)
 800a044:	2200      	movs	r2, #0
 800a046:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a048:	480a      	ldr	r0, [pc, #40]	; (800a074 <USBH_LL_Init+0x74>)
 800a04a:	f7f8 fee3 	bl	8002e14 <HAL_HCD_Init>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a054:	f7f7 fff8 	bl	8002048 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a058:	4806      	ldr	r0, [pc, #24]	; (800a074 <USBH_LL_Init+0x74>)
 800a05a:	f7f9 fac6 	bl	80035ea <HAL_HCD_GetCurrentFrame>
 800a05e:	4603      	mov	r3, r0
 800a060:	4619      	mov	r1, r3
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f7fe ff60 	bl	8008f28 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	20000858 	.word	0x20000858

0800a078 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a080:	2300      	movs	r3, #0
 800a082:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a084:	2300      	movs	r3, #0
 800a086:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a08e:	4618      	mov	r0, r3
 800a090:	f7f9 fa35 	bl	80034fe <HAL_HCD_Start>
 800a094:	4603      	mov	r3, r0
 800a096:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a098:	7bfb      	ldrb	r3, [r7, #15]
 800a09a:	4618      	mov	r0, r3
 800a09c:	f000 f95c 	bl	800a358 <USBH_Get_USB_Status>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3710      	adds	r7, #16
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b084      	sub	sp, #16
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7f9 fa3d 	bl	8003544 <HAL_HCD_Stop>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0ce:	7bfb      	ldrb	r3, [r7, #15]
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f000 f941 	bl	800a358 <USBH_Get_USB_Status>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0da:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7f9 fa85 	bl	8003606 <HAL_HCD_GetCurrentSpeed>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b02      	cmp	r3, #2
 800a100:	d00c      	beq.n	800a11c <USBH_LL_GetSpeed+0x38>
 800a102:	2b02      	cmp	r3, #2
 800a104:	d80d      	bhi.n	800a122 <USBH_LL_GetSpeed+0x3e>
 800a106:	2b00      	cmp	r3, #0
 800a108:	d002      	beq.n	800a110 <USBH_LL_GetSpeed+0x2c>
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d003      	beq.n	800a116 <USBH_LL_GetSpeed+0x32>
 800a10e:	e008      	b.n	800a122 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a110:	2300      	movs	r3, #0
 800a112:	73fb      	strb	r3, [r7, #15]
    break;
 800a114:	e008      	b.n	800a128 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a116:	2301      	movs	r3, #1
 800a118:	73fb      	strb	r3, [r7, #15]
    break;
 800a11a:	e005      	b.n	800a128 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a11c:	2302      	movs	r3, #2
 800a11e:	73fb      	strb	r3, [r7, #15]
    break;
 800a120:	e002      	b.n	800a128 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a122:	2301      	movs	r3, #1
 800a124:	73fb      	strb	r3, [r7, #15]
    break;
 800a126:	bf00      	nop
  }
  return  speed;
 800a128:	7bfb      	ldrb	r3, [r7, #15]
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a132:	b580      	push	{r7, lr}
 800a134:	b084      	sub	sp, #16
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a13e:	2300      	movs	r3, #0
 800a140:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a148:	4618      	mov	r0, r3
 800a14a:	f7f9 fa18 	bl	800357e <HAL_HCD_ResetPort>
 800a14e:	4603      	mov	r3, r0
 800a150:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a152:	7bfb      	ldrb	r3, [r7, #15]
 800a154:	4618      	mov	r0, r3
 800a156:	f000 f8ff 	bl	800a358 <USBH_Get_USB_Status>
 800a15a:	4603      	mov	r3, r0
 800a15c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a15e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	460b      	mov	r3, r1
 800a172:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a17a:	78fa      	ldrb	r2, [r7, #3]
 800a17c:	4611      	mov	r1, r2
 800a17e:	4618      	mov	r0, r3
 800a180:	f7f9 fa1f 	bl	80035c2 <HAL_HCD_HC_GetXferCount>
 800a184:	4603      	mov	r3, r0
}
 800a186:	4618      	mov	r0, r3
 800a188:	3708      	adds	r7, #8
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a18e:	b590      	push	{r4, r7, lr}
 800a190:	b089      	sub	sp, #36	; 0x24
 800a192:	af04      	add	r7, sp, #16
 800a194:	6078      	str	r0, [r7, #4]
 800a196:	4608      	mov	r0, r1
 800a198:	4611      	mov	r1, r2
 800a19a:	461a      	mov	r2, r3
 800a19c:	4603      	mov	r3, r0
 800a19e:	70fb      	strb	r3, [r7, #3]
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	70bb      	strb	r3, [r7, #2]
 800a1a4:	4613      	mov	r3, r2
 800a1a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a1b6:	787c      	ldrb	r4, [r7, #1]
 800a1b8:	78ba      	ldrb	r2, [r7, #2]
 800a1ba:	78f9      	ldrb	r1, [r7, #3]
 800a1bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a1be:	9302      	str	r3, [sp, #8]
 800a1c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a1c4:	9301      	str	r3, [sp, #4]
 800a1c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a1ca:	9300      	str	r3, [sp, #0]
 800a1cc:	4623      	mov	r3, r4
 800a1ce:	f7f8 fe83 	bl	8002ed8 <HAL_HCD_HC_Init>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1d6:	7bfb      	ldrb	r3, [r7, #15]
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f000 f8bd 	bl	800a358 <USBH_Get_USB_Status>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3714      	adds	r7, #20
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd90      	pop	{r4, r7, pc}

0800a1ec <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a206:	78fa      	ldrb	r2, [r7, #3]
 800a208:	4611      	mov	r1, r2
 800a20a:	4618      	mov	r0, r3
 800a20c:	f7f8 fef3 	bl	8002ff6 <HAL_HCD_HC_Halt>
 800a210:	4603      	mov	r3, r0
 800a212:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a214:	7bfb      	ldrb	r3, [r7, #15]
 800a216:	4618      	mov	r0, r3
 800a218:	f000 f89e 	bl	800a358 <USBH_Get_USB_Status>
 800a21c:	4603      	mov	r3, r0
 800a21e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a220:	7bbb      	ldrb	r3, [r7, #14]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3710      	adds	r7, #16
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}

0800a22a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a22a:	b590      	push	{r4, r7, lr}
 800a22c:	b089      	sub	sp, #36	; 0x24
 800a22e:	af04      	add	r7, sp, #16
 800a230:	6078      	str	r0, [r7, #4]
 800a232:	4608      	mov	r0, r1
 800a234:	4611      	mov	r1, r2
 800a236:	461a      	mov	r2, r3
 800a238:	4603      	mov	r3, r0
 800a23a:	70fb      	strb	r3, [r7, #3]
 800a23c:	460b      	mov	r3, r1
 800a23e:	70bb      	strb	r3, [r7, #2]
 800a240:	4613      	mov	r3, r2
 800a242:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a244:	2300      	movs	r3, #0
 800a246:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a248:	2300      	movs	r3, #0
 800a24a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a252:	787c      	ldrb	r4, [r7, #1]
 800a254:	78ba      	ldrb	r2, [r7, #2]
 800a256:	78f9      	ldrb	r1, [r7, #3]
 800a258:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a25c:	9303      	str	r3, [sp, #12]
 800a25e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a260:	9302      	str	r3, [sp, #8]
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	9301      	str	r3, [sp, #4]
 800a266:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a26a:	9300      	str	r3, [sp, #0]
 800a26c:	4623      	mov	r3, r4
 800a26e:	f7f8 fee5 	bl	800303c <HAL_HCD_HC_SubmitRequest>
 800a272:	4603      	mov	r3, r0
 800a274:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a276:	7bfb      	ldrb	r3, [r7, #15]
 800a278:	4618      	mov	r0, r3
 800a27a:	f000 f86d 	bl	800a358 <USBH_Get_USB_Status>
 800a27e:	4603      	mov	r3, r0
 800a280:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a282:	7bbb      	ldrb	r3, [r7, #14]
}
 800a284:	4618      	mov	r0, r3
 800a286:	3714      	adds	r7, #20
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd90      	pop	{r4, r7, pc}

0800a28c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	460b      	mov	r3, r1
 800a296:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a29e:	78fa      	ldrb	r2, [r7, #3]
 800a2a0:	4611      	mov	r1, r2
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f7f9 f979 	bl	800359a <HAL_HCD_HC_GetURBState>
 800a2a8:	4603      	mov	r3, r0
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3708      	adds	r7, #8
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}

0800a2b2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b082      	sub	sp, #8
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
 800a2ba:	460b      	mov	r3, r1
 800a2bc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d103      	bne.n	800a2d0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a2c8:	78fb      	ldrb	r3, [r7, #3]
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f000 f870 	bl	800a3b0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a2d0:	20c8      	movs	r0, #200	; 0xc8
 800a2d2:	f7f8 fa9b 	bl	800280c <HAL_Delay>
  return USBH_OK;
 800a2d6:	2300      	movs	r3, #0
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3708      	adds	r7, #8
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	70fb      	strb	r3, [r7, #3]
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a2f6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a2f8:	78fb      	ldrb	r3, [r7, #3]
 800a2fa:	68fa      	ldr	r2, [r7, #12]
 800a2fc:	212c      	movs	r1, #44	; 0x2c
 800a2fe:	fb01 f303 	mul.w	r3, r1, r3
 800a302:	4413      	add	r3, r2
 800a304:	333b      	adds	r3, #59	; 0x3b
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d009      	beq.n	800a320 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a30c:	78fb      	ldrb	r3, [r7, #3]
 800a30e:	68fa      	ldr	r2, [r7, #12]
 800a310:	212c      	movs	r1, #44	; 0x2c
 800a312:	fb01 f303 	mul.w	r3, r1, r3
 800a316:	4413      	add	r3, r2
 800a318:	3354      	adds	r3, #84	; 0x54
 800a31a:	78ba      	ldrb	r2, [r7, #2]
 800a31c:	701a      	strb	r2, [r3, #0]
 800a31e:	e008      	b.n	800a332 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a320:	78fb      	ldrb	r3, [r7, #3]
 800a322:	68fa      	ldr	r2, [r7, #12]
 800a324:	212c      	movs	r1, #44	; 0x2c
 800a326:	fb01 f303 	mul.w	r3, r1, r3
 800a32a:	4413      	add	r3, r2
 800a32c:	3355      	adds	r3, #85	; 0x55
 800a32e:	78ba      	ldrb	r2, [r7, #2]
 800a330:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a332:	2300      	movs	r3, #0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3714      	adds	r7, #20
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b082      	sub	sp, #8
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7f8 fa5f 	bl	800280c <HAL_Delay>
}
 800a34e:	bf00      	nop
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
	...

0800a358 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	4603      	mov	r3, r0
 800a360:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a362:	2300      	movs	r3, #0
 800a364:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a366:	79fb      	ldrb	r3, [r7, #7]
 800a368:	2b03      	cmp	r3, #3
 800a36a:	d817      	bhi.n	800a39c <USBH_Get_USB_Status+0x44>
 800a36c:	a201      	add	r2, pc, #4	; (adr r2, 800a374 <USBH_Get_USB_Status+0x1c>)
 800a36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a372:	bf00      	nop
 800a374:	0800a385 	.word	0x0800a385
 800a378:	0800a38b 	.word	0x0800a38b
 800a37c:	0800a391 	.word	0x0800a391
 800a380:	0800a397 	.word	0x0800a397
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a384:	2300      	movs	r3, #0
 800a386:	73fb      	strb	r3, [r7, #15]
    break;
 800a388:	e00b      	b.n	800a3a2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a38a:	2302      	movs	r3, #2
 800a38c:	73fb      	strb	r3, [r7, #15]
    break;
 800a38e:	e008      	b.n	800a3a2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a390:	2301      	movs	r3, #1
 800a392:	73fb      	strb	r3, [r7, #15]
    break;
 800a394:	e005      	b.n	800a3a2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a396:	2302      	movs	r3, #2
 800a398:	73fb      	strb	r3, [r7, #15]
    break;
 800a39a:	e002      	b.n	800a3a2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a39c:	2302      	movs	r3, #2
 800a39e:	73fb      	strb	r3, [r7, #15]
    break;
 800a3a0:	bf00      	nop
  }
  return usb_status;
 800a3a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a3ba:	79fb      	ldrb	r3, [r7, #7]
 800a3bc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a3be:	79fb      	ldrb	r3, [r7, #7]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d102      	bne.n	800a3ca <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	73fb      	strb	r3, [r7, #15]
 800a3c8:	e001      	b.n	800a3ce <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a3ce:	7bfb      	ldrb	r3, [r7, #15]
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	2101      	movs	r1, #1
 800a3d4:	4803      	ldr	r0, [pc, #12]	; (800a3e4 <MX_DriverVbusFS+0x34>)
 800a3d6:	f7f8 fceb 	bl	8002db0 <HAL_GPIO_WritePin>
}
 800a3da:	bf00      	nop
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	40020800 	.word	0x40020800

0800a3e8 <__errno>:
 800a3e8:	4b01      	ldr	r3, [pc, #4]	; (800a3f0 <__errno+0x8>)
 800a3ea:	6818      	ldr	r0, [r3, #0]
 800a3ec:	4770      	bx	lr
 800a3ee:	bf00      	nop
 800a3f0:	20000030 	.word	0x20000030

0800a3f4 <__libc_init_array>:
 800a3f4:	b570      	push	{r4, r5, r6, lr}
 800a3f6:	4d0d      	ldr	r5, [pc, #52]	; (800a42c <__libc_init_array+0x38>)
 800a3f8:	4c0d      	ldr	r4, [pc, #52]	; (800a430 <__libc_init_array+0x3c>)
 800a3fa:	1b64      	subs	r4, r4, r5
 800a3fc:	10a4      	asrs	r4, r4, #2
 800a3fe:	2600      	movs	r6, #0
 800a400:	42a6      	cmp	r6, r4
 800a402:	d109      	bne.n	800a418 <__libc_init_array+0x24>
 800a404:	4d0b      	ldr	r5, [pc, #44]	; (800a434 <__libc_init_array+0x40>)
 800a406:	4c0c      	ldr	r4, [pc, #48]	; (800a438 <__libc_init_array+0x44>)
 800a408:	f002 fd56 	bl	800ceb8 <_init>
 800a40c:	1b64      	subs	r4, r4, r5
 800a40e:	10a4      	asrs	r4, r4, #2
 800a410:	2600      	movs	r6, #0
 800a412:	42a6      	cmp	r6, r4
 800a414:	d105      	bne.n	800a422 <__libc_init_array+0x2e>
 800a416:	bd70      	pop	{r4, r5, r6, pc}
 800a418:	f855 3b04 	ldr.w	r3, [r5], #4
 800a41c:	4798      	blx	r3
 800a41e:	3601      	adds	r6, #1
 800a420:	e7ee      	b.n	800a400 <__libc_init_array+0xc>
 800a422:	f855 3b04 	ldr.w	r3, [r5], #4
 800a426:	4798      	blx	r3
 800a428:	3601      	adds	r6, #1
 800a42a:	e7f2      	b.n	800a412 <__libc_init_array+0x1e>
 800a42c:	0800d2d4 	.word	0x0800d2d4
 800a430:	0800d2d4 	.word	0x0800d2d4
 800a434:	0800d2d4 	.word	0x0800d2d4
 800a438:	0800d2d8 	.word	0x0800d2d8

0800a43c <malloc>:
 800a43c:	4b02      	ldr	r3, [pc, #8]	; (800a448 <malloc+0xc>)
 800a43e:	4601      	mov	r1, r0
 800a440:	6818      	ldr	r0, [r3, #0]
 800a442:	f000 b87f 	b.w	800a544 <_malloc_r>
 800a446:	bf00      	nop
 800a448:	20000030 	.word	0x20000030

0800a44c <free>:
 800a44c:	4b02      	ldr	r3, [pc, #8]	; (800a458 <free+0xc>)
 800a44e:	4601      	mov	r1, r0
 800a450:	6818      	ldr	r0, [r3, #0]
 800a452:	f000 b80b 	b.w	800a46c <_free_r>
 800a456:	bf00      	nop
 800a458:	20000030 	.word	0x20000030

0800a45c <memset>:
 800a45c:	4402      	add	r2, r0
 800a45e:	4603      	mov	r3, r0
 800a460:	4293      	cmp	r3, r2
 800a462:	d100      	bne.n	800a466 <memset+0xa>
 800a464:	4770      	bx	lr
 800a466:	f803 1b01 	strb.w	r1, [r3], #1
 800a46a:	e7f9      	b.n	800a460 <memset+0x4>

0800a46c <_free_r>:
 800a46c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a46e:	2900      	cmp	r1, #0
 800a470:	d044      	beq.n	800a4fc <_free_r+0x90>
 800a472:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a476:	9001      	str	r0, [sp, #4]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f1a1 0404 	sub.w	r4, r1, #4
 800a47e:	bfb8      	it	lt
 800a480:	18e4      	addlt	r4, r4, r3
 800a482:	f001 fceb 	bl	800be5c <__malloc_lock>
 800a486:	4a1e      	ldr	r2, [pc, #120]	; (800a500 <_free_r+0x94>)
 800a488:	9801      	ldr	r0, [sp, #4]
 800a48a:	6813      	ldr	r3, [r2, #0]
 800a48c:	b933      	cbnz	r3, 800a49c <_free_r+0x30>
 800a48e:	6063      	str	r3, [r4, #4]
 800a490:	6014      	str	r4, [r2, #0]
 800a492:	b003      	add	sp, #12
 800a494:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a498:	f001 bce6 	b.w	800be68 <__malloc_unlock>
 800a49c:	42a3      	cmp	r3, r4
 800a49e:	d908      	bls.n	800a4b2 <_free_r+0x46>
 800a4a0:	6825      	ldr	r5, [r4, #0]
 800a4a2:	1961      	adds	r1, r4, r5
 800a4a4:	428b      	cmp	r3, r1
 800a4a6:	bf01      	itttt	eq
 800a4a8:	6819      	ldreq	r1, [r3, #0]
 800a4aa:	685b      	ldreq	r3, [r3, #4]
 800a4ac:	1949      	addeq	r1, r1, r5
 800a4ae:	6021      	streq	r1, [r4, #0]
 800a4b0:	e7ed      	b.n	800a48e <_free_r+0x22>
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	b10b      	cbz	r3, 800a4bc <_free_r+0x50>
 800a4b8:	42a3      	cmp	r3, r4
 800a4ba:	d9fa      	bls.n	800a4b2 <_free_r+0x46>
 800a4bc:	6811      	ldr	r1, [r2, #0]
 800a4be:	1855      	adds	r5, r2, r1
 800a4c0:	42a5      	cmp	r5, r4
 800a4c2:	d10b      	bne.n	800a4dc <_free_r+0x70>
 800a4c4:	6824      	ldr	r4, [r4, #0]
 800a4c6:	4421      	add	r1, r4
 800a4c8:	1854      	adds	r4, r2, r1
 800a4ca:	42a3      	cmp	r3, r4
 800a4cc:	6011      	str	r1, [r2, #0]
 800a4ce:	d1e0      	bne.n	800a492 <_free_r+0x26>
 800a4d0:	681c      	ldr	r4, [r3, #0]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	6053      	str	r3, [r2, #4]
 800a4d6:	4421      	add	r1, r4
 800a4d8:	6011      	str	r1, [r2, #0]
 800a4da:	e7da      	b.n	800a492 <_free_r+0x26>
 800a4dc:	d902      	bls.n	800a4e4 <_free_r+0x78>
 800a4de:	230c      	movs	r3, #12
 800a4e0:	6003      	str	r3, [r0, #0]
 800a4e2:	e7d6      	b.n	800a492 <_free_r+0x26>
 800a4e4:	6825      	ldr	r5, [r4, #0]
 800a4e6:	1961      	adds	r1, r4, r5
 800a4e8:	428b      	cmp	r3, r1
 800a4ea:	bf04      	itt	eq
 800a4ec:	6819      	ldreq	r1, [r3, #0]
 800a4ee:	685b      	ldreq	r3, [r3, #4]
 800a4f0:	6063      	str	r3, [r4, #4]
 800a4f2:	bf04      	itt	eq
 800a4f4:	1949      	addeq	r1, r1, r5
 800a4f6:	6021      	streq	r1, [r4, #0]
 800a4f8:	6054      	str	r4, [r2, #4]
 800a4fa:	e7ca      	b.n	800a492 <_free_r+0x26>
 800a4fc:	b003      	add	sp, #12
 800a4fe:	bd30      	pop	{r4, r5, pc}
 800a500:	20000244 	.word	0x20000244

0800a504 <sbrk_aligned>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	4e0e      	ldr	r6, [pc, #56]	; (800a540 <sbrk_aligned+0x3c>)
 800a508:	460c      	mov	r4, r1
 800a50a:	6831      	ldr	r1, [r6, #0]
 800a50c:	4605      	mov	r5, r0
 800a50e:	b911      	cbnz	r1, 800a516 <sbrk_aligned+0x12>
 800a510:	f000 fd0e 	bl	800af30 <_sbrk_r>
 800a514:	6030      	str	r0, [r6, #0]
 800a516:	4621      	mov	r1, r4
 800a518:	4628      	mov	r0, r5
 800a51a:	f000 fd09 	bl	800af30 <_sbrk_r>
 800a51e:	1c43      	adds	r3, r0, #1
 800a520:	d00a      	beq.n	800a538 <sbrk_aligned+0x34>
 800a522:	1cc4      	adds	r4, r0, #3
 800a524:	f024 0403 	bic.w	r4, r4, #3
 800a528:	42a0      	cmp	r0, r4
 800a52a:	d007      	beq.n	800a53c <sbrk_aligned+0x38>
 800a52c:	1a21      	subs	r1, r4, r0
 800a52e:	4628      	mov	r0, r5
 800a530:	f000 fcfe 	bl	800af30 <_sbrk_r>
 800a534:	3001      	adds	r0, #1
 800a536:	d101      	bne.n	800a53c <sbrk_aligned+0x38>
 800a538:	f04f 34ff 	mov.w	r4, #4294967295
 800a53c:	4620      	mov	r0, r4
 800a53e:	bd70      	pop	{r4, r5, r6, pc}
 800a540:	20000248 	.word	0x20000248

0800a544 <_malloc_r>:
 800a544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a548:	1ccd      	adds	r5, r1, #3
 800a54a:	f025 0503 	bic.w	r5, r5, #3
 800a54e:	3508      	adds	r5, #8
 800a550:	2d0c      	cmp	r5, #12
 800a552:	bf38      	it	cc
 800a554:	250c      	movcc	r5, #12
 800a556:	2d00      	cmp	r5, #0
 800a558:	4607      	mov	r7, r0
 800a55a:	db01      	blt.n	800a560 <_malloc_r+0x1c>
 800a55c:	42a9      	cmp	r1, r5
 800a55e:	d905      	bls.n	800a56c <_malloc_r+0x28>
 800a560:	230c      	movs	r3, #12
 800a562:	603b      	str	r3, [r7, #0]
 800a564:	2600      	movs	r6, #0
 800a566:	4630      	mov	r0, r6
 800a568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a56c:	4e2e      	ldr	r6, [pc, #184]	; (800a628 <_malloc_r+0xe4>)
 800a56e:	f001 fc75 	bl	800be5c <__malloc_lock>
 800a572:	6833      	ldr	r3, [r6, #0]
 800a574:	461c      	mov	r4, r3
 800a576:	bb34      	cbnz	r4, 800a5c6 <_malloc_r+0x82>
 800a578:	4629      	mov	r1, r5
 800a57a:	4638      	mov	r0, r7
 800a57c:	f7ff ffc2 	bl	800a504 <sbrk_aligned>
 800a580:	1c43      	adds	r3, r0, #1
 800a582:	4604      	mov	r4, r0
 800a584:	d14d      	bne.n	800a622 <_malloc_r+0xde>
 800a586:	6834      	ldr	r4, [r6, #0]
 800a588:	4626      	mov	r6, r4
 800a58a:	2e00      	cmp	r6, #0
 800a58c:	d140      	bne.n	800a610 <_malloc_r+0xcc>
 800a58e:	6823      	ldr	r3, [r4, #0]
 800a590:	4631      	mov	r1, r6
 800a592:	4638      	mov	r0, r7
 800a594:	eb04 0803 	add.w	r8, r4, r3
 800a598:	f000 fcca 	bl	800af30 <_sbrk_r>
 800a59c:	4580      	cmp	r8, r0
 800a59e:	d13a      	bne.n	800a616 <_malloc_r+0xd2>
 800a5a0:	6821      	ldr	r1, [r4, #0]
 800a5a2:	3503      	adds	r5, #3
 800a5a4:	1a6d      	subs	r5, r5, r1
 800a5a6:	f025 0503 	bic.w	r5, r5, #3
 800a5aa:	3508      	adds	r5, #8
 800a5ac:	2d0c      	cmp	r5, #12
 800a5ae:	bf38      	it	cc
 800a5b0:	250c      	movcc	r5, #12
 800a5b2:	4629      	mov	r1, r5
 800a5b4:	4638      	mov	r0, r7
 800a5b6:	f7ff ffa5 	bl	800a504 <sbrk_aligned>
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	d02b      	beq.n	800a616 <_malloc_r+0xd2>
 800a5be:	6823      	ldr	r3, [r4, #0]
 800a5c0:	442b      	add	r3, r5
 800a5c2:	6023      	str	r3, [r4, #0]
 800a5c4:	e00e      	b.n	800a5e4 <_malloc_r+0xa0>
 800a5c6:	6822      	ldr	r2, [r4, #0]
 800a5c8:	1b52      	subs	r2, r2, r5
 800a5ca:	d41e      	bmi.n	800a60a <_malloc_r+0xc6>
 800a5cc:	2a0b      	cmp	r2, #11
 800a5ce:	d916      	bls.n	800a5fe <_malloc_r+0xba>
 800a5d0:	1961      	adds	r1, r4, r5
 800a5d2:	42a3      	cmp	r3, r4
 800a5d4:	6025      	str	r5, [r4, #0]
 800a5d6:	bf18      	it	ne
 800a5d8:	6059      	strne	r1, [r3, #4]
 800a5da:	6863      	ldr	r3, [r4, #4]
 800a5dc:	bf08      	it	eq
 800a5de:	6031      	streq	r1, [r6, #0]
 800a5e0:	5162      	str	r2, [r4, r5]
 800a5e2:	604b      	str	r3, [r1, #4]
 800a5e4:	4638      	mov	r0, r7
 800a5e6:	f104 060b 	add.w	r6, r4, #11
 800a5ea:	f001 fc3d 	bl	800be68 <__malloc_unlock>
 800a5ee:	f026 0607 	bic.w	r6, r6, #7
 800a5f2:	1d23      	adds	r3, r4, #4
 800a5f4:	1af2      	subs	r2, r6, r3
 800a5f6:	d0b6      	beq.n	800a566 <_malloc_r+0x22>
 800a5f8:	1b9b      	subs	r3, r3, r6
 800a5fa:	50a3      	str	r3, [r4, r2]
 800a5fc:	e7b3      	b.n	800a566 <_malloc_r+0x22>
 800a5fe:	6862      	ldr	r2, [r4, #4]
 800a600:	42a3      	cmp	r3, r4
 800a602:	bf0c      	ite	eq
 800a604:	6032      	streq	r2, [r6, #0]
 800a606:	605a      	strne	r2, [r3, #4]
 800a608:	e7ec      	b.n	800a5e4 <_malloc_r+0xa0>
 800a60a:	4623      	mov	r3, r4
 800a60c:	6864      	ldr	r4, [r4, #4]
 800a60e:	e7b2      	b.n	800a576 <_malloc_r+0x32>
 800a610:	4634      	mov	r4, r6
 800a612:	6876      	ldr	r6, [r6, #4]
 800a614:	e7b9      	b.n	800a58a <_malloc_r+0x46>
 800a616:	230c      	movs	r3, #12
 800a618:	603b      	str	r3, [r7, #0]
 800a61a:	4638      	mov	r0, r7
 800a61c:	f001 fc24 	bl	800be68 <__malloc_unlock>
 800a620:	e7a1      	b.n	800a566 <_malloc_r+0x22>
 800a622:	6025      	str	r5, [r4, #0]
 800a624:	e7de      	b.n	800a5e4 <_malloc_r+0xa0>
 800a626:	bf00      	nop
 800a628:	20000244 	.word	0x20000244

0800a62c <__cvt>:
 800a62c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a630:	ec55 4b10 	vmov	r4, r5, d0
 800a634:	2d00      	cmp	r5, #0
 800a636:	460e      	mov	r6, r1
 800a638:	4619      	mov	r1, r3
 800a63a:	462b      	mov	r3, r5
 800a63c:	bfbb      	ittet	lt
 800a63e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a642:	461d      	movlt	r5, r3
 800a644:	2300      	movge	r3, #0
 800a646:	232d      	movlt	r3, #45	; 0x2d
 800a648:	700b      	strb	r3, [r1, #0]
 800a64a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a64c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a650:	4691      	mov	r9, r2
 800a652:	f023 0820 	bic.w	r8, r3, #32
 800a656:	bfbc      	itt	lt
 800a658:	4622      	movlt	r2, r4
 800a65a:	4614      	movlt	r4, r2
 800a65c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a660:	d005      	beq.n	800a66e <__cvt+0x42>
 800a662:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a666:	d100      	bne.n	800a66a <__cvt+0x3e>
 800a668:	3601      	adds	r6, #1
 800a66a:	2102      	movs	r1, #2
 800a66c:	e000      	b.n	800a670 <__cvt+0x44>
 800a66e:	2103      	movs	r1, #3
 800a670:	ab03      	add	r3, sp, #12
 800a672:	9301      	str	r3, [sp, #4]
 800a674:	ab02      	add	r3, sp, #8
 800a676:	9300      	str	r3, [sp, #0]
 800a678:	ec45 4b10 	vmov	d0, r4, r5
 800a67c:	4653      	mov	r3, sl
 800a67e:	4632      	mov	r2, r6
 800a680:	f000 fcf2 	bl	800b068 <_dtoa_r>
 800a684:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a688:	4607      	mov	r7, r0
 800a68a:	d102      	bne.n	800a692 <__cvt+0x66>
 800a68c:	f019 0f01 	tst.w	r9, #1
 800a690:	d022      	beq.n	800a6d8 <__cvt+0xac>
 800a692:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a696:	eb07 0906 	add.w	r9, r7, r6
 800a69a:	d110      	bne.n	800a6be <__cvt+0x92>
 800a69c:	783b      	ldrb	r3, [r7, #0]
 800a69e:	2b30      	cmp	r3, #48	; 0x30
 800a6a0:	d10a      	bne.n	800a6b8 <__cvt+0x8c>
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	4629      	mov	r1, r5
 800a6aa:	f7f6 fa15 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6ae:	b918      	cbnz	r0, 800a6b8 <__cvt+0x8c>
 800a6b0:	f1c6 0601 	rsb	r6, r6, #1
 800a6b4:	f8ca 6000 	str.w	r6, [sl]
 800a6b8:	f8da 3000 	ldr.w	r3, [sl]
 800a6bc:	4499      	add	r9, r3
 800a6be:	2200      	movs	r2, #0
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	4629      	mov	r1, r5
 800a6c6:	f7f6 fa07 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6ca:	b108      	cbz	r0, 800a6d0 <__cvt+0xa4>
 800a6cc:	f8cd 900c 	str.w	r9, [sp, #12]
 800a6d0:	2230      	movs	r2, #48	; 0x30
 800a6d2:	9b03      	ldr	r3, [sp, #12]
 800a6d4:	454b      	cmp	r3, r9
 800a6d6:	d307      	bcc.n	800a6e8 <__cvt+0xbc>
 800a6d8:	9b03      	ldr	r3, [sp, #12]
 800a6da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a6dc:	1bdb      	subs	r3, r3, r7
 800a6de:	4638      	mov	r0, r7
 800a6e0:	6013      	str	r3, [r2, #0]
 800a6e2:	b004      	add	sp, #16
 800a6e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6e8:	1c59      	adds	r1, r3, #1
 800a6ea:	9103      	str	r1, [sp, #12]
 800a6ec:	701a      	strb	r2, [r3, #0]
 800a6ee:	e7f0      	b.n	800a6d2 <__cvt+0xa6>

0800a6f0 <__exponent>:
 800a6f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	2900      	cmp	r1, #0
 800a6f6:	bfb8      	it	lt
 800a6f8:	4249      	neglt	r1, r1
 800a6fa:	f803 2b02 	strb.w	r2, [r3], #2
 800a6fe:	bfb4      	ite	lt
 800a700:	222d      	movlt	r2, #45	; 0x2d
 800a702:	222b      	movge	r2, #43	; 0x2b
 800a704:	2909      	cmp	r1, #9
 800a706:	7042      	strb	r2, [r0, #1]
 800a708:	dd2a      	ble.n	800a760 <__exponent+0x70>
 800a70a:	f10d 0407 	add.w	r4, sp, #7
 800a70e:	46a4      	mov	ip, r4
 800a710:	270a      	movs	r7, #10
 800a712:	46a6      	mov	lr, r4
 800a714:	460a      	mov	r2, r1
 800a716:	fb91 f6f7 	sdiv	r6, r1, r7
 800a71a:	fb07 1516 	mls	r5, r7, r6, r1
 800a71e:	3530      	adds	r5, #48	; 0x30
 800a720:	2a63      	cmp	r2, #99	; 0x63
 800a722:	f104 34ff 	add.w	r4, r4, #4294967295
 800a726:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a72a:	4631      	mov	r1, r6
 800a72c:	dcf1      	bgt.n	800a712 <__exponent+0x22>
 800a72e:	3130      	adds	r1, #48	; 0x30
 800a730:	f1ae 0502 	sub.w	r5, lr, #2
 800a734:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a738:	1c44      	adds	r4, r0, #1
 800a73a:	4629      	mov	r1, r5
 800a73c:	4561      	cmp	r1, ip
 800a73e:	d30a      	bcc.n	800a756 <__exponent+0x66>
 800a740:	f10d 0209 	add.w	r2, sp, #9
 800a744:	eba2 020e 	sub.w	r2, r2, lr
 800a748:	4565      	cmp	r5, ip
 800a74a:	bf88      	it	hi
 800a74c:	2200      	movhi	r2, #0
 800a74e:	4413      	add	r3, r2
 800a750:	1a18      	subs	r0, r3, r0
 800a752:	b003      	add	sp, #12
 800a754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a756:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a75a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a75e:	e7ed      	b.n	800a73c <__exponent+0x4c>
 800a760:	2330      	movs	r3, #48	; 0x30
 800a762:	3130      	adds	r1, #48	; 0x30
 800a764:	7083      	strb	r3, [r0, #2]
 800a766:	70c1      	strb	r1, [r0, #3]
 800a768:	1d03      	adds	r3, r0, #4
 800a76a:	e7f1      	b.n	800a750 <__exponent+0x60>

0800a76c <_printf_float>:
 800a76c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a770:	ed2d 8b02 	vpush	{d8}
 800a774:	b08d      	sub	sp, #52	; 0x34
 800a776:	460c      	mov	r4, r1
 800a778:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a77c:	4616      	mov	r6, r2
 800a77e:	461f      	mov	r7, r3
 800a780:	4605      	mov	r5, r0
 800a782:	f001 fb55 	bl	800be30 <_localeconv_r>
 800a786:	f8d0 a000 	ldr.w	sl, [r0]
 800a78a:	4650      	mov	r0, sl
 800a78c:	f7f5 fd28 	bl	80001e0 <strlen>
 800a790:	2300      	movs	r3, #0
 800a792:	930a      	str	r3, [sp, #40]	; 0x28
 800a794:	6823      	ldr	r3, [r4, #0]
 800a796:	9305      	str	r3, [sp, #20]
 800a798:	f8d8 3000 	ldr.w	r3, [r8]
 800a79c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a7a0:	3307      	adds	r3, #7
 800a7a2:	f023 0307 	bic.w	r3, r3, #7
 800a7a6:	f103 0208 	add.w	r2, r3, #8
 800a7aa:	f8c8 2000 	str.w	r2, [r8]
 800a7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a7b6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a7ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a7be:	9307      	str	r3, [sp, #28]
 800a7c0:	f8cd 8018 	str.w	r8, [sp, #24]
 800a7c4:	ee08 0a10 	vmov	s16, r0
 800a7c8:	4b9f      	ldr	r3, [pc, #636]	; (800aa48 <_printf_float+0x2dc>)
 800a7ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a7d2:	f7f6 f9b3 	bl	8000b3c <__aeabi_dcmpun>
 800a7d6:	bb88      	cbnz	r0, 800a83c <_printf_float+0xd0>
 800a7d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7dc:	4b9a      	ldr	r3, [pc, #616]	; (800aa48 <_printf_float+0x2dc>)
 800a7de:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e2:	f7f6 f98d 	bl	8000b00 <__aeabi_dcmple>
 800a7e6:	bb48      	cbnz	r0, 800a83c <_printf_float+0xd0>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	4640      	mov	r0, r8
 800a7ee:	4649      	mov	r1, r9
 800a7f0:	f7f6 f97c 	bl	8000aec <__aeabi_dcmplt>
 800a7f4:	b110      	cbz	r0, 800a7fc <_printf_float+0x90>
 800a7f6:	232d      	movs	r3, #45	; 0x2d
 800a7f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7fc:	4b93      	ldr	r3, [pc, #588]	; (800aa4c <_printf_float+0x2e0>)
 800a7fe:	4894      	ldr	r0, [pc, #592]	; (800aa50 <_printf_float+0x2e4>)
 800a800:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a804:	bf94      	ite	ls
 800a806:	4698      	movls	r8, r3
 800a808:	4680      	movhi	r8, r0
 800a80a:	2303      	movs	r3, #3
 800a80c:	6123      	str	r3, [r4, #16]
 800a80e:	9b05      	ldr	r3, [sp, #20]
 800a810:	f023 0204 	bic.w	r2, r3, #4
 800a814:	6022      	str	r2, [r4, #0]
 800a816:	f04f 0900 	mov.w	r9, #0
 800a81a:	9700      	str	r7, [sp, #0]
 800a81c:	4633      	mov	r3, r6
 800a81e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a820:	4621      	mov	r1, r4
 800a822:	4628      	mov	r0, r5
 800a824:	f000 f9d8 	bl	800abd8 <_printf_common>
 800a828:	3001      	adds	r0, #1
 800a82a:	f040 8090 	bne.w	800a94e <_printf_float+0x1e2>
 800a82e:	f04f 30ff 	mov.w	r0, #4294967295
 800a832:	b00d      	add	sp, #52	; 0x34
 800a834:	ecbd 8b02 	vpop	{d8}
 800a838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a83c:	4642      	mov	r2, r8
 800a83e:	464b      	mov	r3, r9
 800a840:	4640      	mov	r0, r8
 800a842:	4649      	mov	r1, r9
 800a844:	f7f6 f97a 	bl	8000b3c <__aeabi_dcmpun>
 800a848:	b140      	cbz	r0, 800a85c <_printf_float+0xf0>
 800a84a:	464b      	mov	r3, r9
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	bfbc      	itt	lt
 800a850:	232d      	movlt	r3, #45	; 0x2d
 800a852:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a856:	487f      	ldr	r0, [pc, #508]	; (800aa54 <_printf_float+0x2e8>)
 800a858:	4b7f      	ldr	r3, [pc, #508]	; (800aa58 <_printf_float+0x2ec>)
 800a85a:	e7d1      	b.n	800a800 <_printf_float+0x94>
 800a85c:	6863      	ldr	r3, [r4, #4]
 800a85e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a862:	9206      	str	r2, [sp, #24]
 800a864:	1c5a      	adds	r2, r3, #1
 800a866:	d13f      	bne.n	800a8e8 <_printf_float+0x17c>
 800a868:	2306      	movs	r3, #6
 800a86a:	6063      	str	r3, [r4, #4]
 800a86c:	9b05      	ldr	r3, [sp, #20]
 800a86e:	6861      	ldr	r1, [r4, #4]
 800a870:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a874:	2300      	movs	r3, #0
 800a876:	9303      	str	r3, [sp, #12]
 800a878:	ab0a      	add	r3, sp, #40	; 0x28
 800a87a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a87e:	ab09      	add	r3, sp, #36	; 0x24
 800a880:	ec49 8b10 	vmov	d0, r8, r9
 800a884:	9300      	str	r3, [sp, #0]
 800a886:	6022      	str	r2, [r4, #0]
 800a888:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a88c:	4628      	mov	r0, r5
 800a88e:	f7ff fecd 	bl	800a62c <__cvt>
 800a892:	9b06      	ldr	r3, [sp, #24]
 800a894:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a896:	2b47      	cmp	r3, #71	; 0x47
 800a898:	4680      	mov	r8, r0
 800a89a:	d108      	bne.n	800a8ae <_printf_float+0x142>
 800a89c:	1cc8      	adds	r0, r1, #3
 800a89e:	db02      	blt.n	800a8a6 <_printf_float+0x13a>
 800a8a0:	6863      	ldr	r3, [r4, #4]
 800a8a2:	4299      	cmp	r1, r3
 800a8a4:	dd41      	ble.n	800a92a <_printf_float+0x1be>
 800a8a6:	f1ab 0b02 	sub.w	fp, fp, #2
 800a8aa:	fa5f fb8b 	uxtb.w	fp, fp
 800a8ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a8b2:	d820      	bhi.n	800a8f6 <_printf_float+0x18a>
 800a8b4:	3901      	subs	r1, #1
 800a8b6:	465a      	mov	r2, fp
 800a8b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a8bc:	9109      	str	r1, [sp, #36]	; 0x24
 800a8be:	f7ff ff17 	bl	800a6f0 <__exponent>
 800a8c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8c4:	1813      	adds	r3, r2, r0
 800a8c6:	2a01      	cmp	r2, #1
 800a8c8:	4681      	mov	r9, r0
 800a8ca:	6123      	str	r3, [r4, #16]
 800a8cc:	dc02      	bgt.n	800a8d4 <_printf_float+0x168>
 800a8ce:	6822      	ldr	r2, [r4, #0]
 800a8d0:	07d2      	lsls	r2, r2, #31
 800a8d2:	d501      	bpl.n	800a8d8 <_printf_float+0x16c>
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	6123      	str	r3, [r4, #16]
 800a8d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d09c      	beq.n	800a81a <_printf_float+0xae>
 800a8e0:	232d      	movs	r3, #45	; 0x2d
 800a8e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8e6:	e798      	b.n	800a81a <_printf_float+0xae>
 800a8e8:	9a06      	ldr	r2, [sp, #24]
 800a8ea:	2a47      	cmp	r2, #71	; 0x47
 800a8ec:	d1be      	bne.n	800a86c <_printf_float+0x100>
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d1bc      	bne.n	800a86c <_printf_float+0x100>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e7b9      	b.n	800a86a <_printf_float+0xfe>
 800a8f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a8fa:	d118      	bne.n	800a92e <_printf_float+0x1c2>
 800a8fc:	2900      	cmp	r1, #0
 800a8fe:	6863      	ldr	r3, [r4, #4]
 800a900:	dd0b      	ble.n	800a91a <_printf_float+0x1ae>
 800a902:	6121      	str	r1, [r4, #16]
 800a904:	b913      	cbnz	r3, 800a90c <_printf_float+0x1a0>
 800a906:	6822      	ldr	r2, [r4, #0]
 800a908:	07d0      	lsls	r0, r2, #31
 800a90a:	d502      	bpl.n	800a912 <_printf_float+0x1a6>
 800a90c:	3301      	adds	r3, #1
 800a90e:	440b      	add	r3, r1
 800a910:	6123      	str	r3, [r4, #16]
 800a912:	65a1      	str	r1, [r4, #88]	; 0x58
 800a914:	f04f 0900 	mov.w	r9, #0
 800a918:	e7de      	b.n	800a8d8 <_printf_float+0x16c>
 800a91a:	b913      	cbnz	r3, 800a922 <_printf_float+0x1b6>
 800a91c:	6822      	ldr	r2, [r4, #0]
 800a91e:	07d2      	lsls	r2, r2, #31
 800a920:	d501      	bpl.n	800a926 <_printf_float+0x1ba>
 800a922:	3302      	adds	r3, #2
 800a924:	e7f4      	b.n	800a910 <_printf_float+0x1a4>
 800a926:	2301      	movs	r3, #1
 800a928:	e7f2      	b.n	800a910 <_printf_float+0x1a4>
 800a92a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a92e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a930:	4299      	cmp	r1, r3
 800a932:	db05      	blt.n	800a940 <_printf_float+0x1d4>
 800a934:	6823      	ldr	r3, [r4, #0]
 800a936:	6121      	str	r1, [r4, #16]
 800a938:	07d8      	lsls	r0, r3, #31
 800a93a:	d5ea      	bpl.n	800a912 <_printf_float+0x1a6>
 800a93c:	1c4b      	adds	r3, r1, #1
 800a93e:	e7e7      	b.n	800a910 <_printf_float+0x1a4>
 800a940:	2900      	cmp	r1, #0
 800a942:	bfd4      	ite	le
 800a944:	f1c1 0202 	rsble	r2, r1, #2
 800a948:	2201      	movgt	r2, #1
 800a94a:	4413      	add	r3, r2
 800a94c:	e7e0      	b.n	800a910 <_printf_float+0x1a4>
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	055a      	lsls	r2, r3, #21
 800a952:	d407      	bmi.n	800a964 <_printf_float+0x1f8>
 800a954:	6923      	ldr	r3, [r4, #16]
 800a956:	4642      	mov	r2, r8
 800a958:	4631      	mov	r1, r6
 800a95a:	4628      	mov	r0, r5
 800a95c:	47b8      	blx	r7
 800a95e:	3001      	adds	r0, #1
 800a960:	d12c      	bne.n	800a9bc <_printf_float+0x250>
 800a962:	e764      	b.n	800a82e <_printf_float+0xc2>
 800a964:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a968:	f240 80e0 	bls.w	800ab2c <_printf_float+0x3c0>
 800a96c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a970:	2200      	movs	r2, #0
 800a972:	2300      	movs	r3, #0
 800a974:	f7f6 f8b0 	bl	8000ad8 <__aeabi_dcmpeq>
 800a978:	2800      	cmp	r0, #0
 800a97a:	d034      	beq.n	800a9e6 <_printf_float+0x27a>
 800a97c:	4a37      	ldr	r2, [pc, #220]	; (800aa5c <_printf_float+0x2f0>)
 800a97e:	2301      	movs	r3, #1
 800a980:	4631      	mov	r1, r6
 800a982:	4628      	mov	r0, r5
 800a984:	47b8      	blx	r7
 800a986:	3001      	adds	r0, #1
 800a988:	f43f af51 	beq.w	800a82e <_printf_float+0xc2>
 800a98c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a990:	429a      	cmp	r2, r3
 800a992:	db02      	blt.n	800a99a <_printf_float+0x22e>
 800a994:	6823      	ldr	r3, [r4, #0]
 800a996:	07d8      	lsls	r0, r3, #31
 800a998:	d510      	bpl.n	800a9bc <_printf_float+0x250>
 800a99a:	ee18 3a10 	vmov	r3, s16
 800a99e:	4652      	mov	r2, sl
 800a9a0:	4631      	mov	r1, r6
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	47b8      	blx	r7
 800a9a6:	3001      	adds	r0, #1
 800a9a8:	f43f af41 	beq.w	800a82e <_printf_float+0xc2>
 800a9ac:	f04f 0800 	mov.w	r8, #0
 800a9b0:	f104 091a 	add.w	r9, r4, #26
 800a9b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9b6:	3b01      	subs	r3, #1
 800a9b8:	4543      	cmp	r3, r8
 800a9ba:	dc09      	bgt.n	800a9d0 <_printf_float+0x264>
 800a9bc:	6823      	ldr	r3, [r4, #0]
 800a9be:	079b      	lsls	r3, r3, #30
 800a9c0:	f100 8105 	bmi.w	800abce <_printf_float+0x462>
 800a9c4:	68e0      	ldr	r0, [r4, #12]
 800a9c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9c8:	4298      	cmp	r0, r3
 800a9ca:	bfb8      	it	lt
 800a9cc:	4618      	movlt	r0, r3
 800a9ce:	e730      	b.n	800a832 <_printf_float+0xc6>
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	464a      	mov	r2, r9
 800a9d4:	4631      	mov	r1, r6
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	47b8      	blx	r7
 800a9da:	3001      	adds	r0, #1
 800a9dc:	f43f af27 	beq.w	800a82e <_printf_float+0xc2>
 800a9e0:	f108 0801 	add.w	r8, r8, #1
 800a9e4:	e7e6      	b.n	800a9b4 <_printf_float+0x248>
 800a9e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	dc39      	bgt.n	800aa60 <_printf_float+0x2f4>
 800a9ec:	4a1b      	ldr	r2, [pc, #108]	; (800aa5c <_printf_float+0x2f0>)
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	4631      	mov	r1, r6
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	47b8      	blx	r7
 800a9f6:	3001      	adds	r0, #1
 800a9f8:	f43f af19 	beq.w	800a82e <_printf_float+0xc2>
 800a9fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa00:	4313      	orrs	r3, r2
 800aa02:	d102      	bne.n	800aa0a <_printf_float+0x29e>
 800aa04:	6823      	ldr	r3, [r4, #0]
 800aa06:	07d9      	lsls	r1, r3, #31
 800aa08:	d5d8      	bpl.n	800a9bc <_printf_float+0x250>
 800aa0a:	ee18 3a10 	vmov	r3, s16
 800aa0e:	4652      	mov	r2, sl
 800aa10:	4631      	mov	r1, r6
 800aa12:	4628      	mov	r0, r5
 800aa14:	47b8      	blx	r7
 800aa16:	3001      	adds	r0, #1
 800aa18:	f43f af09 	beq.w	800a82e <_printf_float+0xc2>
 800aa1c:	f04f 0900 	mov.w	r9, #0
 800aa20:	f104 0a1a 	add.w	sl, r4, #26
 800aa24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa26:	425b      	negs	r3, r3
 800aa28:	454b      	cmp	r3, r9
 800aa2a:	dc01      	bgt.n	800aa30 <_printf_float+0x2c4>
 800aa2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa2e:	e792      	b.n	800a956 <_printf_float+0x1ea>
 800aa30:	2301      	movs	r3, #1
 800aa32:	4652      	mov	r2, sl
 800aa34:	4631      	mov	r1, r6
 800aa36:	4628      	mov	r0, r5
 800aa38:	47b8      	blx	r7
 800aa3a:	3001      	adds	r0, #1
 800aa3c:	f43f aef7 	beq.w	800a82e <_printf_float+0xc2>
 800aa40:	f109 0901 	add.w	r9, r9, #1
 800aa44:	e7ee      	b.n	800aa24 <_printf_float+0x2b8>
 800aa46:	bf00      	nop
 800aa48:	7fefffff 	.word	0x7fefffff
 800aa4c:	0800cef8 	.word	0x0800cef8
 800aa50:	0800cefc 	.word	0x0800cefc
 800aa54:	0800cf04 	.word	0x0800cf04
 800aa58:	0800cf00 	.word	0x0800cf00
 800aa5c:	0800cf08 	.word	0x0800cf08
 800aa60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa64:	429a      	cmp	r2, r3
 800aa66:	bfa8      	it	ge
 800aa68:	461a      	movge	r2, r3
 800aa6a:	2a00      	cmp	r2, #0
 800aa6c:	4691      	mov	r9, r2
 800aa6e:	dc37      	bgt.n	800aae0 <_printf_float+0x374>
 800aa70:	f04f 0b00 	mov.w	fp, #0
 800aa74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa78:	f104 021a 	add.w	r2, r4, #26
 800aa7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa7e:	9305      	str	r3, [sp, #20]
 800aa80:	eba3 0309 	sub.w	r3, r3, r9
 800aa84:	455b      	cmp	r3, fp
 800aa86:	dc33      	bgt.n	800aaf0 <_printf_float+0x384>
 800aa88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	db3b      	blt.n	800ab08 <_printf_float+0x39c>
 800aa90:	6823      	ldr	r3, [r4, #0]
 800aa92:	07da      	lsls	r2, r3, #31
 800aa94:	d438      	bmi.n	800ab08 <_printf_float+0x39c>
 800aa96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa98:	9a05      	ldr	r2, [sp, #20]
 800aa9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa9c:	1a9a      	subs	r2, r3, r2
 800aa9e:	eba3 0901 	sub.w	r9, r3, r1
 800aaa2:	4591      	cmp	r9, r2
 800aaa4:	bfa8      	it	ge
 800aaa6:	4691      	movge	r9, r2
 800aaa8:	f1b9 0f00 	cmp.w	r9, #0
 800aaac:	dc35      	bgt.n	800ab1a <_printf_float+0x3ae>
 800aaae:	f04f 0800 	mov.w	r8, #0
 800aab2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aab6:	f104 0a1a 	add.w	sl, r4, #26
 800aaba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aabe:	1a9b      	subs	r3, r3, r2
 800aac0:	eba3 0309 	sub.w	r3, r3, r9
 800aac4:	4543      	cmp	r3, r8
 800aac6:	f77f af79 	ble.w	800a9bc <_printf_float+0x250>
 800aaca:	2301      	movs	r3, #1
 800aacc:	4652      	mov	r2, sl
 800aace:	4631      	mov	r1, r6
 800aad0:	4628      	mov	r0, r5
 800aad2:	47b8      	blx	r7
 800aad4:	3001      	adds	r0, #1
 800aad6:	f43f aeaa 	beq.w	800a82e <_printf_float+0xc2>
 800aada:	f108 0801 	add.w	r8, r8, #1
 800aade:	e7ec      	b.n	800aaba <_printf_float+0x34e>
 800aae0:	4613      	mov	r3, r2
 800aae2:	4631      	mov	r1, r6
 800aae4:	4642      	mov	r2, r8
 800aae6:	4628      	mov	r0, r5
 800aae8:	47b8      	blx	r7
 800aaea:	3001      	adds	r0, #1
 800aaec:	d1c0      	bne.n	800aa70 <_printf_float+0x304>
 800aaee:	e69e      	b.n	800a82e <_printf_float+0xc2>
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	4631      	mov	r1, r6
 800aaf4:	4628      	mov	r0, r5
 800aaf6:	9205      	str	r2, [sp, #20]
 800aaf8:	47b8      	blx	r7
 800aafa:	3001      	adds	r0, #1
 800aafc:	f43f ae97 	beq.w	800a82e <_printf_float+0xc2>
 800ab00:	9a05      	ldr	r2, [sp, #20]
 800ab02:	f10b 0b01 	add.w	fp, fp, #1
 800ab06:	e7b9      	b.n	800aa7c <_printf_float+0x310>
 800ab08:	ee18 3a10 	vmov	r3, s16
 800ab0c:	4652      	mov	r2, sl
 800ab0e:	4631      	mov	r1, r6
 800ab10:	4628      	mov	r0, r5
 800ab12:	47b8      	blx	r7
 800ab14:	3001      	adds	r0, #1
 800ab16:	d1be      	bne.n	800aa96 <_printf_float+0x32a>
 800ab18:	e689      	b.n	800a82e <_printf_float+0xc2>
 800ab1a:	9a05      	ldr	r2, [sp, #20]
 800ab1c:	464b      	mov	r3, r9
 800ab1e:	4442      	add	r2, r8
 800ab20:	4631      	mov	r1, r6
 800ab22:	4628      	mov	r0, r5
 800ab24:	47b8      	blx	r7
 800ab26:	3001      	adds	r0, #1
 800ab28:	d1c1      	bne.n	800aaae <_printf_float+0x342>
 800ab2a:	e680      	b.n	800a82e <_printf_float+0xc2>
 800ab2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab2e:	2a01      	cmp	r2, #1
 800ab30:	dc01      	bgt.n	800ab36 <_printf_float+0x3ca>
 800ab32:	07db      	lsls	r3, r3, #31
 800ab34:	d538      	bpl.n	800aba8 <_printf_float+0x43c>
 800ab36:	2301      	movs	r3, #1
 800ab38:	4642      	mov	r2, r8
 800ab3a:	4631      	mov	r1, r6
 800ab3c:	4628      	mov	r0, r5
 800ab3e:	47b8      	blx	r7
 800ab40:	3001      	adds	r0, #1
 800ab42:	f43f ae74 	beq.w	800a82e <_printf_float+0xc2>
 800ab46:	ee18 3a10 	vmov	r3, s16
 800ab4a:	4652      	mov	r2, sl
 800ab4c:	4631      	mov	r1, r6
 800ab4e:	4628      	mov	r0, r5
 800ab50:	47b8      	blx	r7
 800ab52:	3001      	adds	r0, #1
 800ab54:	f43f ae6b 	beq.w	800a82e <_printf_float+0xc2>
 800ab58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	2300      	movs	r3, #0
 800ab60:	f7f5 ffba 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab64:	b9d8      	cbnz	r0, 800ab9e <_printf_float+0x432>
 800ab66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab68:	f108 0201 	add.w	r2, r8, #1
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	4631      	mov	r1, r6
 800ab70:	4628      	mov	r0, r5
 800ab72:	47b8      	blx	r7
 800ab74:	3001      	adds	r0, #1
 800ab76:	d10e      	bne.n	800ab96 <_printf_float+0x42a>
 800ab78:	e659      	b.n	800a82e <_printf_float+0xc2>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	4652      	mov	r2, sl
 800ab7e:	4631      	mov	r1, r6
 800ab80:	4628      	mov	r0, r5
 800ab82:	47b8      	blx	r7
 800ab84:	3001      	adds	r0, #1
 800ab86:	f43f ae52 	beq.w	800a82e <_printf_float+0xc2>
 800ab8a:	f108 0801 	add.w	r8, r8, #1
 800ab8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab90:	3b01      	subs	r3, #1
 800ab92:	4543      	cmp	r3, r8
 800ab94:	dcf1      	bgt.n	800ab7a <_printf_float+0x40e>
 800ab96:	464b      	mov	r3, r9
 800ab98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ab9c:	e6dc      	b.n	800a958 <_printf_float+0x1ec>
 800ab9e:	f04f 0800 	mov.w	r8, #0
 800aba2:	f104 0a1a 	add.w	sl, r4, #26
 800aba6:	e7f2      	b.n	800ab8e <_printf_float+0x422>
 800aba8:	2301      	movs	r3, #1
 800abaa:	4642      	mov	r2, r8
 800abac:	e7df      	b.n	800ab6e <_printf_float+0x402>
 800abae:	2301      	movs	r3, #1
 800abb0:	464a      	mov	r2, r9
 800abb2:	4631      	mov	r1, r6
 800abb4:	4628      	mov	r0, r5
 800abb6:	47b8      	blx	r7
 800abb8:	3001      	adds	r0, #1
 800abba:	f43f ae38 	beq.w	800a82e <_printf_float+0xc2>
 800abbe:	f108 0801 	add.w	r8, r8, #1
 800abc2:	68e3      	ldr	r3, [r4, #12]
 800abc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abc6:	1a5b      	subs	r3, r3, r1
 800abc8:	4543      	cmp	r3, r8
 800abca:	dcf0      	bgt.n	800abae <_printf_float+0x442>
 800abcc:	e6fa      	b.n	800a9c4 <_printf_float+0x258>
 800abce:	f04f 0800 	mov.w	r8, #0
 800abd2:	f104 0919 	add.w	r9, r4, #25
 800abd6:	e7f4      	b.n	800abc2 <_printf_float+0x456>

0800abd8 <_printf_common>:
 800abd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abdc:	4616      	mov	r6, r2
 800abde:	4699      	mov	r9, r3
 800abe0:	688a      	ldr	r2, [r1, #8]
 800abe2:	690b      	ldr	r3, [r1, #16]
 800abe4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800abe8:	4293      	cmp	r3, r2
 800abea:	bfb8      	it	lt
 800abec:	4613      	movlt	r3, r2
 800abee:	6033      	str	r3, [r6, #0]
 800abf0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800abf4:	4607      	mov	r7, r0
 800abf6:	460c      	mov	r4, r1
 800abf8:	b10a      	cbz	r2, 800abfe <_printf_common+0x26>
 800abfa:	3301      	adds	r3, #1
 800abfc:	6033      	str	r3, [r6, #0]
 800abfe:	6823      	ldr	r3, [r4, #0]
 800ac00:	0699      	lsls	r1, r3, #26
 800ac02:	bf42      	ittt	mi
 800ac04:	6833      	ldrmi	r3, [r6, #0]
 800ac06:	3302      	addmi	r3, #2
 800ac08:	6033      	strmi	r3, [r6, #0]
 800ac0a:	6825      	ldr	r5, [r4, #0]
 800ac0c:	f015 0506 	ands.w	r5, r5, #6
 800ac10:	d106      	bne.n	800ac20 <_printf_common+0x48>
 800ac12:	f104 0a19 	add.w	sl, r4, #25
 800ac16:	68e3      	ldr	r3, [r4, #12]
 800ac18:	6832      	ldr	r2, [r6, #0]
 800ac1a:	1a9b      	subs	r3, r3, r2
 800ac1c:	42ab      	cmp	r3, r5
 800ac1e:	dc26      	bgt.n	800ac6e <_printf_common+0x96>
 800ac20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ac24:	1e13      	subs	r3, r2, #0
 800ac26:	6822      	ldr	r2, [r4, #0]
 800ac28:	bf18      	it	ne
 800ac2a:	2301      	movne	r3, #1
 800ac2c:	0692      	lsls	r2, r2, #26
 800ac2e:	d42b      	bmi.n	800ac88 <_printf_common+0xb0>
 800ac30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac34:	4649      	mov	r1, r9
 800ac36:	4638      	mov	r0, r7
 800ac38:	47c0      	blx	r8
 800ac3a:	3001      	adds	r0, #1
 800ac3c:	d01e      	beq.n	800ac7c <_printf_common+0xa4>
 800ac3e:	6823      	ldr	r3, [r4, #0]
 800ac40:	68e5      	ldr	r5, [r4, #12]
 800ac42:	6832      	ldr	r2, [r6, #0]
 800ac44:	f003 0306 	and.w	r3, r3, #6
 800ac48:	2b04      	cmp	r3, #4
 800ac4a:	bf08      	it	eq
 800ac4c:	1aad      	subeq	r5, r5, r2
 800ac4e:	68a3      	ldr	r3, [r4, #8]
 800ac50:	6922      	ldr	r2, [r4, #16]
 800ac52:	bf0c      	ite	eq
 800ac54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac58:	2500      	movne	r5, #0
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	bfc4      	itt	gt
 800ac5e:	1a9b      	subgt	r3, r3, r2
 800ac60:	18ed      	addgt	r5, r5, r3
 800ac62:	2600      	movs	r6, #0
 800ac64:	341a      	adds	r4, #26
 800ac66:	42b5      	cmp	r5, r6
 800ac68:	d11a      	bne.n	800aca0 <_printf_common+0xc8>
 800ac6a:	2000      	movs	r0, #0
 800ac6c:	e008      	b.n	800ac80 <_printf_common+0xa8>
 800ac6e:	2301      	movs	r3, #1
 800ac70:	4652      	mov	r2, sl
 800ac72:	4649      	mov	r1, r9
 800ac74:	4638      	mov	r0, r7
 800ac76:	47c0      	blx	r8
 800ac78:	3001      	adds	r0, #1
 800ac7a:	d103      	bne.n	800ac84 <_printf_common+0xac>
 800ac7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac84:	3501      	adds	r5, #1
 800ac86:	e7c6      	b.n	800ac16 <_printf_common+0x3e>
 800ac88:	18e1      	adds	r1, r4, r3
 800ac8a:	1c5a      	adds	r2, r3, #1
 800ac8c:	2030      	movs	r0, #48	; 0x30
 800ac8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac92:	4422      	add	r2, r4
 800ac94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac9c:	3302      	adds	r3, #2
 800ac9e:	e7c7      	b.n	800ac30 <_printf_common+0x58>
 800aca0:	2301      	movs	r3, #1
 800aca2:	4622      	mov	r2, r4
 800aca4:	4649      	mov	r1, r9
 800aca6:	4638      	mov	r0, r7
 800aca8:	47c0      	blx	r8
 800acaa:	3001      	adds	r0, #1
 800acac:	d0e6      	beq.n	800ac7c <_printf_common+0xa4>
 800acae:	3601      	adds	r6, #1
 800acb0:	e7d9      	b.n	800ac66 <_printf_common+0x8e>
	...

0800acb4 <_printf_i>:
 800acb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acb8:	7e0f      	ldrb	r7, [r1, #24]
 800acba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800acbc:	2f78      	cmp	r7, #120	; 0x78
 800acbe:	4691      	mov	r9, r2
 800acc0:	4680      	mov	r8, r0
 800acc2:	460c      	mov	r4, r1
 800acc4:	469a      	mov	sl, r3
 800acc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800acca:	d807      	bhi.n	800acdc <_printf_i+0x28>
 800accc:	2f62      	cmp	r7, #98	; 0x62
 800acce:	d80a      	bhi.n	800ace6 <_printf_i+0x32>
 800acd0:	2f00      	cmp	r7, #0
 800acd2:	f000 80d8 	beq.w	800ae86 <_printf_i+0x1d2>
 800acd6:	2f58      	cmp	r7, #88	; 0x58
 800acd8:	f000 80a3 	beq.w	800ae22 <_printf_i+0x16e>
 800acdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ace0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ace4:	e03a      	b.n	800ad5c <_printf_i+0xa8>
 800ace6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800acea:	2b15      	cmp	r3, #21
 800acec:	d8f6      	bhi.n	800acdc <_printf_i+0x28>
 800acee:	a101      	add	r1, pc, #4	; (adr r1, 800acf4 <_printf_i+0x40>)
 800acf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acf4:	0800ad4d 	.word	0x0800ad4d
 800acf8:	0800ad61 	.word	0x0800ad61
 800acfc:	0800acdd 	.word	0x0800acdd
 800ad00:	0800acdd 	.word	0x0800acdd
 800ad04:	0800acdd 	.word	0x0800acdd
 800ad08:	0800acdd 	.word	0x0800acdd
 800ad0c:	0800ad61 	.word	0x0800ad61
 800ad10:	0800acdd 	.word	0x0800acdd
 800ad14:	0800acdd 	.word	0x0800acdd
 800ad18:	0800acdd 	.word	0x0800acdd
 800ad1c:	0800acdd 	.word	0x0800acdd
 800ad20:	0800ae6d 	.word	0x0800ae6d
 800ad24:	0800ad91 	.word	0x0800ad91
 800ad28:	0800ae4f 	.word	0x0800ae4f
 800ad2c:	0800acdd 	.word	0x0800acdd
 800ad30:	0800acdd 	.word	0x0800acdd
 800ad34:	0800ae8f 	.word	0x0800ae8f
 800ad38:	0800acdd 	.word	0x0800acdd
 800ad3c:	0800ad91 	.word	0x0800ad91
 800ad40:	0800acdd 	.word	0x0800acdd
 800ad44:	0800acdd 	.word	0x0800acdd
 800ad48:	0800ae57 	.word	0x0800ae57
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	1d1a      	adds	r2, r3, #4
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	602a      	str	r2, [r5, #0]
 800ad54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e0a3      	b.n	800aea8 <_printf_i+0x1f4>
 800ad60:	6820      	ldr	r0, [r4, #0]
 800ad62:	6829      	ldr	r1, [r5, #0]
 800ad64:	0606      	lsls	r6, r0, #24
 800ad66:	f101 0304 	add.w	r3, r1, #4
 800ad6a:	d50a      	bpl.n	800ad82 <_printf_i+0xce>
 800ad6c:	680e      	ldr	r6, [r1, #0]
 800ad6e:	602b      	str	r3, [r5, #0]
 800ad70:	2e00      	cmp	r6, #0
 800ad72:	da03      	bge.n	800ad7c <_printf_i+0xc8>
 800ad74:	232d      	movs	r3, #45	; 0x2d
 800ad76:	4276      	negs	r6, r6
 800ad78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad7c:	485e      	ldr	r0, [pc, #376]	; (800aef8 <_printf_i+0x244>)
 800ad7e:	230a      	movs	r3, #10
 800ad80:	e019      	b.n	800adb6 <_printf_i+0x102>
 800ad82:	680e      	ldr	r6, [r1, #0]
 800ad84:	602b      	str	r3, [r5, #0]
 800ad86:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ad8a:	bf18      	it	ne
 800ad8c:	b236      	sxthne	r6, r6
 800ad8e:	e7ef      	b.n	800ad70 <_printf_i+0xbc>
 800ad90:	682b      	ldr	r3, [r5, #0]
 800ad92:	6820      	ldr	r0, [r4, #0]
 800ad94:	1d19      	adds	r1, r3, #4
 800ad96:	6029      	str	r1, [r5, #0]
 800ad98:	0601      	lsls	r1, r0, #24
 800ad9a:	d501      	bpl.n	800ada0 <_printf_i+0xec>
 800ad9c:	681e      	ldr	r6, [r3, #0]
 800ad9e:	e002      	b.n	800ada6 <_printf_i+0xf2>
 800ada0:	0646      	lsls	r6, r0, #25
 800ada2:	d5fb      	bpl.n	800ad9c <_printf_i+0xe8>
 800ada4:	881e      	ldrh	r6, [r3, #0]
 800ada6:	4854      	ldr	r0, [pc, #336]	; (800aef8 <_printf_i+0x244>)
 800ada8:	2f6f      	cmp	r7, #111	; 0x6f
 800adaa:	bf0c      	ite	eq
 800adac:	2308      	moveq	r3, #8
 800adae:	230a      	movne	r3, #10
 800adb0:	2100      	movs	r1, #0
 800adb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800adb6:	6865      	ldr	r5, [r4, #4]
 800adb8:	60a5      	str	r5, [r4, #8]
 800adba:	2d00      	cmp	r5, #0
 800adbc:	bfa2      	ittt	ge
 800adbe:	6821      	ldrge	r1, [r4, #0]
 800adc0:	f021 0104 	bicge.w	r1, r1, #4
 800adc4:	6021      	strge	r1, [r4, #0]
 800adc6:	b90e      	cbnz	r6, 800adcc <_printf_i+0x118>
 800adc8:	2d00      	cmp	r5, #0
 800adca:	d04d      	beq.n	800ae68 <_printf_i+0x1b4>
 800adcc:	4615      	mov	r5, r2
 800adce:	fbb6 f1f3 	udiv	r1, r6, r3
 800add2:	fb03 6711 	mls	r7, r3, r1, r6
 800add6:	5dc7      	ldrb	r7, [r0, r7]
 800add8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800addc:	4637      	mov	r7, r6
 800adde:	42bb      	cmp	r3, r7
 800ade0:	460e      	mov	r6, r1
 800ade2:	d9f4      	bls.n	800adce <_printf_i+0x11a>
 800ade4:	2b08      	cmp	r3, #8
 800ade6:	d10b      	bne.n	800ae00 <_printf_i+0x14c>
 800ade8:	6823      	ldr	r3, [r4, #0]
 800adea:	07de      	lsls	r6, r3, #31
 800adec:	d508      	bpl.n	800ae00 <_printf_i+0x14c>
 800adee:	6923      	ldr	r3, [r4, #16]
 800adf0:	6861      	ldr	r1, [r4, #4]
 800adf2:	4299      	cmp	r1, r3
 800adf4:	bfde      	ittt	le
 800adf6:	2330      	movle	r3, #48	; 0x30
 800adf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800adfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ae00:	1b52      	subs	r2, r2, r5
 800ae02:	6122      	str	r2, [r4, #16]
 800ae04:	f8cd a000 	str.w	sl, [sp]
 800ae08:	464b      	mov	r3, r9
 800ae0a:	aa03      	add	r2, sp, #12
 800ae0c:	4621      	mov	r1, r4
 800ae0e:	4640      	mov	r0, r8
 800ae10:	f7ff fee2 	bl	800abd8 <_printf_common>
 800ae14:	3001      	adds	r0, #1
 800ae16:	d14c      	bne.n	800aeb2 <_printf_i+0x1fe>
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	b004      	add	sp, #16
 800ae1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae22:	4835      	ldr	r0, [pc, #212]	; (800aef8 <_printf_i+0x244>)
 800ae24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ae28:	6829      	ldr	r1, [r5, #0]
 800ae2a:	6823      	ldr	r3, [r4, #0]
 800ae2c:	f851 6b04 	ldr.w	r6, [r1], #4
 800ae30:	6029      	str	r1, [r5, #0]
 800ae32:	061d      	lsls	r5, r3, #24
 800ae34:	d514      	bpl.n	800ae60 <_printf_i+0x1ac>
 800ae36:	07df      	lsls	r7, r3, #31
 800ae38:	bf44      	itt	mi
 800ae3a:	f043 0320 	orrmi.w	r3, r3, #32
 800ae3e:	6023      	strmi	r3, [r4, #0]
 800ae40:	b91e      	cbnz	r6, 800ae4a <_printf_i+0x196>
 800ae42:	6823      	ldr	r3, [r4, #0]
 800ae44:	f023 0320 	bic.w	r3, r3, #32
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	2310      	movs	r3, #16
 800ae4c:	e7b0      	b.n	800adb0 <_printf_i+0xfc>
 800ae4e:	6823      	ldr	r3, [r4, #0]
 800ae50:	f043 0320 	orr.w	r3, r3, #32
 800ae54:	6023      	str	r3, [r4, #0]
 800ae56:	2378      	movs	r3, #120	; 0x78
 800ae58:	4828      	ldr	r0, [pc, #160]	; (800aefc <_printf_i+0x248>)
 800ae5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ae5e:	e7e3      	b.n	800ae28 <_printf_i+0x174>
 800ae60:	0659      	lsls	r1, r3, #25
 800ae62:	bf48      	it	mi
 800ae64:	b2b6      	uxthmi	r6, r6
 800ae66:	e7e6      	b.n	800ae36 <_printf_i+0x182>
 800ae68:	4615      	mov	r5, r2
 800ae6a:	e7bb      	b.n	800ade4 <_printf_i+0x130>
 800ae6c:	682b      	ldr	r3, [r5, #0]
 800ae6e:	6826      	ldr	r6, [r4, #0]
 800ae70:	6961      	ldr	r1, [r4, #20]
 800ae72:	1d18      	adds	r0, r3, #4
 800ae74:	6028      	str	r0, [r5, #0]
 800ae76:	0635      	lsls	r5, r6, #24
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	d501      	bpl.n	800ae80 <_printf_i+0x1cc>
 800ae7c:	6019      	str	r1, [r3, #0]
 800ae7e:	e002      	b.n	800ae86 <_printf_i+0x1d2>
 800ae80:	0670      	lsls	r0, r6, #25
 800ae82:	d5fb      	bpl.n	800ae7c <_printf_i+0x1c8>
 800ae84:	8019      	strh	r1, [r3, #0]
 800ae86:	2300      	movs	r3, #0
 800ae88:	6123      	str	r3, [r4, #16]
 800ae8a:	4615      	mov	r5, r2
 800ae8c:	e7ba      	b.n	800ae04 <_printf_i+0x150>
 800ae8e:	682b      	ldr	r3, [r5, #0]
 800ae90:	1d1a      	adds	r2, r3, #4
 800ae92:	602a      	str	r2, [r5, #0]
 800ae94:	681d      	ldr	r5, [r3, #0]
 800ae96:	6862      	ldr	r2, [r4, #4]
 800ae98:	2100      	movs	r1, #0
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f7f5 f9a8 	bl	80001f0 <memchr>
 800aea0:	b108      	cbz	r0, 800aea6 <_printf_i+0x1f2>
 800aea2:	1b40      	subs	r0, r0, r5
 800aea4:	6060      	str	r0, [r4, #4]
 800aea6:	6863      	ldr	r3, [r4, #4]
 800aea8:	6123      	str	r3, [r4, #16]
 800aeaa:	2300      	movs	r3, #0
 800aeac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aeb0:	e7a8      	b.n	800ae04 <_printf_i+0x150>
 800aeb2:	6923      	ldr	r3, [r4, #16]
 800aeb4:	462a      	mov	r2, r5
 800aeb6:	4649      	mov	r1, r9
 800aeb8:	4640      	mov	r0, r8
 800aeba:	47d0      	blx	sl
 800aebc:	3001      	adds	r0, #1
 800aebe:	d0ab      	beq.n	800ae18 <_printf_i+0x164>
 800aec0:	6823      	ldr	r3, [r4, #0]
 800aec2:	079b      	lsls	r3, r3, #30
 800aec4:	d413      	bmi.n	800aeee <_printf_i+0x23a>
 800aec6:	68e0      	ldr	r0, [r4, #12]
 800aec8:	9b03      	ldr	r3, [sp, #12]
 800aeca:	4298      	cmp	r0, r3
 800aecc:	bfb8      	it	lt
 800aece:	4618      	movlt	r0, r3
 800aed0:	e7a4      	b.n	800ae1c <_printf_i+0x168>
 800aed2:	2301      	movs	r3, #1
 800aed4:	4632      	mov	r2, r6
 800aed6:	4649      	mov	r1, r9
 800aed8:	4640      	mov	r0, r8
 800aeda:	47d0      	blx	sl
 800aedc:	3001      	adds	r0, #1
 800aede:	d09b      	beq.n	800ae18 <_printf_i+0x164>
 800aee0:	3501      	adds	r5, #1
 800aee2:	68e3      	ldr	r3, [r4, #12]
 800aee4:	9903      	ldr	r1, [sp, #12]
 800aee6:	1a5b      	subs	r3, r3, r1
 800aee8:	42ab      	cmp	r3, r5
 800aeea:	dcf2      	bgt.n	800aed2 <_printf_i+0x21e>
 800aeec:	e7eb      	b.n	800aec6 <_printf_i+0x212>
 800aeee:	2500      	movs	r5, #0
 800aef0:	f104 0619 	add.w	r6, r4, #25
 800aef4:	e7f5      	b.n	800aee2 <_printf_i+0x22e>
 800aef6:	bf00      	nop
 800aef8:	0800cf0a 	.word	0x0800cf0a
 800aefc:	0800cf1b 	.word	0x0800cf1b

0800af00 <iprintf>:
 800af00:	b40f      	push	{r0, r1, r2, r3}
 800af02:	4b0a      	ldr	r3, [pc, #40]	; (800af2c <iprintf+0x2c>)
 800af04:	b513      	push	{r0, r1, r4, lr}
 800af06:	681c      	ldr	r4, [r3, #0]
 800af08:	b124      	cbz	r4, 800af14 <iprintf+0x14>
 800af0a:	69a3      	ldr	r3, [r4, #24]
 800af0c:	b913      	cbnz	r3, 800af14 <iprintf+0x14>
 800af0e:	4620      	mov	r0, r4
 800af10:	f000 fef0 	bl	800bcf4 <__sinit>
 800af14:	ab05      	add	r3, sp, #20
 800af16:	9a04      	ldr	r2, [sp, #16]
 800af18:	68a1      	ldr	r1, [r4, #8]
 800af1a:	9301      	str	r3, [sp, #4]
 800af1c:	4620      	mov	r0, r4
 800af1e:	f001 fb6d 	bl	800c5fc <_vfiprintf_r>
 800af22:	b002      	add	sp, #8
 800af24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af28:	b004      	add	sp, #16
 800af2a:	4770      	bx	lr
 800af2c:	20000030 	.word	0x20000030

0800af30 <_sbrk_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	4d06      	ldr	r5, [pc, #24]	; (800af4c <_sbrk_r+0x1c>)
 800af34:	2300      	movs	r3, #0
 800af36:	4604      	mov	r4, r0
 800af38:	4608      	mov	r0, r1
 800af3a:	602b      	str	r3, [r5, #0]
 800af3c:	f7f7 fb82 	bl	8002644 <_sbrk>
 800af40:	1c43      	adds	r3, r0, #1
 800af42:	d102      	bne.n	800af4a <_sbrk_r+0x1a>
 800af44:	682b      	ldr	r3, [r5, #0]
 800af46:	b103      	cbz	r3, 800af4a <_sbrk_r+0x1a>
 800af48:	6023      	str	r3, [r4, #0]
 800af4a:	bd38      	pop	{r3, r4, r5, pc}
 800af4c:	20000250 	.word	0x20000250

0800af50 <quorem>:
 800af50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af54:	6903      	ldr	r3, [r0, #16]
 800af56:	690c      	ldr	r4, [r1, #16]
 800af58:	42a3      	cmp	r3, r4
 800af5a:	4607      	mov	r7, r0
 800af5c:	f2c0 8081 	blt.w	800b062 <quorem+0x112>
 800af60:	3c01      	subs	r4, #1
 800af62:	f101 0814 	add.w	r8, r1, #20
 800af66:	f100 0514 	add.w	r5, r0, #20
 800af6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af78:	3301      	adds	r3, #1
 800af7a:	429a      	cmp	r2, r3
 800af7c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800af80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af84:	fbb2 f6f3 	udiv	r6, r2, r3
 800af88:	d331      	bcc.n	800afee <quorem+0x9e>
 800af8a:	f04f 0e00 	mov.w	lr, #0
 800af8e:	4640      	mov	r0, r8
 800af90:	46ac      	mov	ip, r5
 800af92:	46f2      	mov	sl, lr
 800af94:	f850 2b04 	ldr.w	r2, [r0], #4
 800af98:	b293      	uxth	r3, r2
 800af9a:	fb06 e303 	mla	r3, r6, r3, lr
 800af9e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800afa2:	b29b      	uxth	r3, r3
 800afa4:	ebaa 0303 	sub.w	r3, sl, r3
 800afa8:	f8dc a000 	ldr.w	sl, [ip]
 800afac:	0c12      	lsrs	r2, r2, #16
 800afae:	fa13 f38a 	uxtah	r3, r3, sl
 800afb2:	fb06 e202 	mla	r2, r6, r2, lr
 800afb6:	9300      	str	r3, [sp, #0]
 800afb8:	9b00      	ldr	r3, [sp, #0]
 800afba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800afbe:	b292      	uxth	r2, r2
 800afc0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800afc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800afc8:	f8bd 3000 	ldrh.w	r3, [sp]
 800afcc:	4581      	cmp	r9, r0
 800afce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afd2:	f84c 3b04 	str.w	r3, [ip], #4
 800afd6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800afda:	d2db      	bcs.n	800af94 <quorem+0x44>
 800afdc:	f855 300b 	ldr.w	r3, [r5, fp]
 800afe0:	b92b      	cbnz	r3, 800afee <quorem+0x9e>
 800afe2:	9b01      	ldr	r3, [sp, #4]
 800afe4:	3b04      	subs	r3, #4
 800afe6:	429d      	cmp	r5, r3
 800afe8:	461a      	mov	r2, r3
 800afea:	d32e      	bcc.n	800b04a <quorem+0xfa>
 800afec:	613c      	str	r4, [r7, #16]
 800afee:	4638      	mov	r0, r7
 800aff0:	f001 f9c2 	bl	800c378 <__mcmp>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	db24      	blt.n	800b042 <quorem+0xf2>
 800aff8:	3601      	adds	r6, #1
 800affa:	4628      	mov	r0, r5
 800affc:	f04f 0c00 	mov.w	ip, #0
 800b000:	f858 2b04 	ldr.w	r2, [r8], #4
 800b004:	f8d0 e000 	ldr.w	lr, [r0]
 800b008:	b293      	uxth	r3, r2
 800b00a:	ebac 0303 	sub.w	r3, ip, r3
 800b00e:	0c12      	lsrs	r2, r2, #16
 800b010:	fa13 f38e 	uxtah	r3, r3, lr
 800b014:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b018:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b022:	45c1      	cmp	r9, r8
 800b024:	f840 3b04 	str.w	r3, [r0], #4
 800b028:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b02c:	d2e8      	bcs.n	800b000 <quorem+0xb0>
 800b02e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b032:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b036:	b922      	cbnz	r2, 800b042 <quorem+0xf2>
 800b038:	3b04      	subs	r3, #4
 800b03a:	429d      	cmp	r5, r3
 800b03c:	461a      	mov	r2, r3
 800b03e:	d30a      	bcc.n	800b056 <quorem+0x106>
 800b040:	613c      	str	r4, [r7, #16]
 800b042:	4630      	mov	r0, r6
 800b044:	b003      	add	sp, #12
 800b046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b04a:	6812      	ldr	r2, [r2, #0]
 800b04c:	3b04      	subs	r3, #4
 800b04e:	2a00      	cmp	r2, #0
 800b050:	d1cc      	bne.n	800afec <quorem+0x9c>
 800b052:	3c01      	subs	r4, #1
 800b054:	e7c7      	b.n	800afe6 <quorem+0x96>
 800b056:	6812      	ldr	r2, [r2, #0]
 800b058:	3b04      	subs	r3, #4
 800b05a:	2a00      	cmp	r2, #0
 800b05c:	d1f0      	bne.n	800b040 <quorem+0xf0>
 800b05e:	3c01      	subs	r4, #1
 800b060:	e7eb      	b.n	800b03a <quorem+0xea>
 800b062:	2000      	movs	r0, #0
 800b064:	e7ee      	b.n	800b044 <quorem+0xf4>
	...

0800b068 <_dtoa_r>:
 800b068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b06c:	ed2d 8b04 	vpush	{d8-d9}
 800b070:	ec57 6b10 	vmov	r6, r7, d0
 800b074:	b093      	sub	sp, #76	; 0x4c
 800b076:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b078:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b07c:	9106      	str	r1, [sp, #24]
 800b07e:	ee10 aa10 	vmov	sl, s0
 800b082:	4604      	mov	r4, r0
 800b084:	9209      	str	r2, [sp, #36]	; 0x24
 800b086:	930c      	str	r3, [sp, #48]	; 0x30
 800b088:	46bb      	mov	fp, r7
 800b08a:	b975      	cbnz	r5, 800b0aa <_dtoa_r+0x42>
 800b08c:	2010      	movs	r0, #16
 800b08e:	f7ff f9d5 	bl	800a43c <malloc>
 800b092:	4602      	mov	r2, r0
 800b094:	6260      	str	r0, [r4, #36]	; 0x24
 800b096:	b920      	cbnz	r0, 800b0a2 <_dtoa_r+0x3a>
 800b098:	4ba7      	ldr	r3, [pc, #668]	; (800b338 <_dtoa_r+0x2d0>)
 800b09a:	21ea      	movs	r1, #234	; 0xea
 800b09c:	48a7      	ldr	r0, [pc, #668]	; (800b33c <_dtoa_r+0x2d4>)
 800b09e:	f001 fcf3 	bl	800ca88 <__assert_func>
 800b0a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b0a6:	6005      	str	r5, [r0, #0]
 800b0a8:	60c5      	str	r5, [r0, #12]
 800b0aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0ac:	6819      	ldr	r1, [r3, #0]
 800b0ae:	b151      	cbz	r1, 800b0c6 <_dtoa_r+0x5e>
 800b0b0:	685a      	ldr	r2, [r3, #4]
 800b0b2:	604a      	str	r2, [r1, #4]
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	4093      	lsls	r3, r2
 800b0b8:	608b      	str	r3, [r1, #8]
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f000 ff1a 	bl	800bef4 <_Bfree>
 800b0c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	601a      	str	r2, [r3, #0]
 800b0c6:	1e3b      	subs	r3, r7, #0
 800b0c8:	bfaa      	itet	ge
 800b0ca:	2300      	movge	r3, #0
 800b0cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b0d0:	f8c8 3000 	strge.w	r3, [r8]
 800b0d4:	4b9a      	ldr	r3, [pc, #616]	; (800b340 <_dtoa_r+0x2d8>)
 800b0d6:	bfbc      	itt	lt
 800b0d8:	2201      	movlt	r2, #1
 800b0da:	f8c8 2000 	strlt.w	r2, [r8]
 800b0de:	ea33 030b 	bics.w	r3, r3, fp
 800b0e2:	d11b      	bne.n	800b11c <_dtoa_r+0xb4>
 800b0e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0e6:	f242 730f 	movw	r3, #9999	; 0x270f
 800b0ea:	6013      	str	r3, [r2, #0]
 800b0ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0f0:	4333      	orrs	r3, r6
 800b0f2:	f000 8592 	beq.w	800bc1a <_dtoa_r+0xbb2>
 800b0f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0f8:	b963      	cbnz	r3, 800b114 <_dtoa_r+0xac>
 800b0fa:	4b92      	ldr	r3, [pc, #584]	; (800b344 <_dtoa_r+0x2dc>)
 800b0fc:	e022      	b.n	800b144 <_dtoa_r+0xdc>
 800b0fe:	4b92      	ldr	r3, [pc, #584]	; (800b348 <_dtoa_r+0x2e0>)
 800b100:	9301      	str	r3, [sp, #4]
 800b102:	3308      	adds	r3, #8
 800b104:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b106:	6013      	str	r3, [r2, #0]
 800b108:	9801      	ldr	r0, [sp, #4]
 800b10a:	b013      	add	sp, #76	; 0x4c
 800b10c:	ecbd 8b04 	vpop	{d8-d9}
 800b110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b114:	4b8b      	ldr	r3, [pc, #556]	; (800b344 <_dtoa_r+0x2dc>)
 800b116:	9301      	str	r3, [sp, #4]
 800b118:	3303      	adds	r3, #3
 800b11a:	e7f3      	b.n	800b104 <_dtoa_r+0x9c>
 800b11c:	2200      	movs	r2, #0
 800b11e:	2300      	movs	r3, #0
 800b120:	4650      	mov	r0, sl
 800b122:	4659      	mov	r1, fp
 800b124:	f7f5 fcd8 	bl	8000ad8 <__aeabi_dcmpeq>
 800b128:	ec4b ab19 	vmov	d9, sl, fp
 800b12c:	4680      	mov	r8, r0
 800b12e:	b158      	cbz	r0, 800b148 <_dtoa_r+0xe0>
 800b130:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b132:	2301      	movs	r3, #1
 800b134:	6013      	str	r3, [r2, #0]
 800b136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f000 856b 	beq.w	800bc14 <_dtoa_r+0xbac>
 800b13e:	4883      	ldr	r0, [pc, #524]	; (800b34c <_dtoa_r+0x2e4>)
 800b140:	6018      	str	r0, [r3, #0]
 800b142:	1e43      	subs	r3, r0, #1
 800b144:	9301      	str	r3, [sp, #4]
 800b146:	e7df      	b.n	800b108 <_dtoa_r+0xa0>
 800b148:	ec4b ab10 	vmov	d0, sl, fp
 800b14c:	aa10      	add	r2, sp, #64	; 0x40
 800b14e:	a911      	add	r1, sp, #68	; 0x44
 800b150:	4620      	mov	r0, r4
 800b152:	f001 f9b7 	bl	800c4c4 <__d2b>
 800b156:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b15a:	ee08 0a10 	vmov	s16, r0
 800b15e:	2d00      	cmp	r5, #0
 800b160:	f000 8084 	beq.w	800b26c <_dtoa_r+0x204>
 800b164:	ee19 3a90 	vmov	r3, s19
 800b168:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b16c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b170:	4656      	mov	r6, sl
 800b172:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b176:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b17a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b17e:	4b74      	ldr	r3, [pc, #464]	; (800b350 <_dtoa_r+0x2e8>)
 800b180:	2200      	movs	r2, #0
 800b182:	4630      	mov	r0, r6
 800b184:	4639      	mov	r1, r7
 800b186:	f7f5 f887 	bl	8000298 <__aeabi_dsub>
 800b18a:	a365      	add	r3, pc, #404	; (adr r3, 800b320 <_dtoa_r+0x2b8>)
 800b18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b190:	f7f5 fa3a 	bl	8000608 <__aeabi_dmul>
 800b194:	a364      	add	r3, pc, #400	; (adr r3, 800b328 <_dtoa_r+0x2c0>)
 800b196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19a:	f7f5 f87f 	bl	800029c <__adddf3>
 800b19e:	4606      	mov	r6, r0
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	460f      	mov	r7, r1
 800b1a4:	f7f5 f9c6 	bl	8000534 <__aeabi_i2d>
 800b1a8:	a361      	add	r3, pc, #388	; (adr r3, 800b330 <_dtoa_r+0x2c8>)
 800b1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ae:	f7f5 fa2b 	bl	8000608 <__aeabi_dmul>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	4630      	mov	r0, r6
 800b1b8:	4639      	mov	r1, r7
 800b1ba:	f7f5 f86f 	bl	800029c <__adddf3>
 800b1be:	4606      	mov	r6, r0
 800b1c0:	460f      	mov	r7, r1
 800b1c2:	f7f5 fcd1 	bl	8000b68 <__aeabi_d2iz>
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	9000      	str	r0, [sp, #0]
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	4639      	mov	r1, r7
 800b1d0:	f7f5 fc8c 	bl	8000aec <__aeabi_dcmplt>
 800b1d4:	b150      	cbz	r0, 800b1ec <_dtoa_r+0x184>
 800b1d6:	9800      	ldr	r0, [sp, #0]
 800b1d8:	f7f5 f9ac 	bl	8000534 <__aeabi_i2d>
 800b1dc:	4632      	mov	r2, r6
 800b1de:	463b      	mov	r3, r7
 800b1e0:	f7f5 fc7a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b1e4:	b910      	cbnz	r0, 800b1ec <_dtoa_r+0x184>
 800b1e6:	9b00      	ldr	r3, [sp, #0]
 800b1e8:	3b01      	subs	r3, #1
 800b1ea:	9300      	str	r3, [sp, #0]
 800b1ec:	9b00      	ldr	r3, [sp, #0]
 800b1ee:	2b16      	cmp	r3, #22
 800b1f0:	d85a      	bhi.n	800b2a8 <_dtoa_r+0x240>
 800b1f2:	9a00      	ldr	r2, [sp, #0]
 800b1f4:	4b57      	ldr	r3, [pc, #348]	; (800b354 <_dtoa_r+0x2ec>)
 800b1f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fe:	ec51 0b19 	vmov	r0, r1, d9
 800b202:	f7f5 fc73 	bl	8000aec <__aeabi_dcmplt>
 800b206:	2800      	cmp	r0, #0
 800b208:	d050      	beq.n	800b2ac <_dtoa_r+0x244>
 800b20a:	9b00      	ldr	r3, [sp, #0]
 800b20c:	3b01      	subs	r3, #1
 800b20e:	9300      	str	r3, [sp, #0]
 800b210:	2300      	movs	r3, #0
 800b212:	930b      	str	r3, [sp, #44]	; 0x2c
 800b214:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b216:	1b5d      	subs	r5, r3, r5
 800b218:	1e6b      	subs	r3, r5, #1
 800b21a:	9305      	str	r3, [sp, #20]
 800b21c:	bf45      	ittet	mi
 800b21e:	f1c5 0301 	rsbmi	r3, r5, #1
 800b222:	9304      	strmi	r3, [sp, #16]
 800b224:	2300      	movpl	r3, #0
 800b226:	2300      	movmi	r3, #0
 800b228:	bf4c      	ite	mi
 800b22a:	9305      	strmi	r3, [sp, #20]
 800b22c:	9304      	strpl	r3, [sp, #16]
 800b22e:	9b00      	ldr	r3, [sp, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	db3d      	blt.n	800b2b0 <_dtoa_r+0x248>
 800b234:	9b05      	ldr	r3, [sp, #20]
 800b236:	9a00      	ldr	r2, [sp, #0]
 800b238:	920a      	str	r2, [sp, #40]	; 0x28
 800b23a:	4413      	add	r3, r2
 800b23c:	9305      	str	r3, [sp, #20]
 800b23e:	2300      	movs	r3, #0
 800b240:	9307      	str	r3, [sp, #28]
 800b242:	9b06      	ldr	r3, [sp, #24]
 800b244:	2b09      	cmp	r3, #9
 800b246:	f200 8089 	bhi.w	800b35c <_dtoa_r+0x2f4>
 800b24a:	2b05      	cmp	r3, #5
 800b24c:	bfc4      	itt	gt
 800b24e:	3b04      	subgt	r3, #4
 800b250:	9306      	strgt	r3, [sp, #24]
 800b252:	9b06      	ldr	r3, [sp, #24]
 800b254:	f1a3 0302 	sub.w	r3, r3, #2
 800b258:	bfcc      	ite	gt
 800b25a:	2500      	movgt	r5, #0
 800b25c:	2501      	movle	r5, #1
 800b25e:	2b03      	cmp	r3, #3
 800b260:	f200 8087 	bhi.w	800b372 <_dtoa_r+0x30a>
 800b264:	e8df f003 	tbb	[pc, r3]
 800b268:	59383a2d 	.word	0x59383a2d
 800b26c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b270:	441d      	add	r5, r3
 800b272:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b276:	2b20      	cmp	r3, #32
 800b278:	bfc1      	itttt	gt
 800b27a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b27e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b282:	fa0b f303 	lslgt.w	r3, fp, r3
 800b286:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b28a:	bfda      	itte	le
 800b28c:	f1c3 0320 	rsble	r3, r3, #32
 800b290:	fa06 f003 	lslle.w	r0, r6, r3
 800b294:	4318      	orrgt	r0, r3
 800b296:	f7f5 f93d 	bl	8000514 <__aeabi_ui2d>
 800b29a:	2301      	movs	r3, #1
 800b29c:	4606      	mov	r6, r0
 800b29e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b2a2:	3d01      	subs	r5, #1
 800b2a4:	930e      	str	r3, [sp, #56]	; 0x38
 800b2a6:	e76a      	b.n	800b17e <_dtoa_r+0x116>
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	e7b2      	b.n	800b212 <_dtoa_r+0x1aa>
 800b2ac:	900b      	str	r0, [sp, #44]	; 0x2c
 800b2ae:	e7b1      	b.n	800b214 <_dtoa_r+0x1ac>
 800b2b0:	9b04      	ldr	r3, [sp, #16]
 800b2b2:	9a00      	ldr	r2, [sp, #0]
 800b2b4:	1a9b      	subs	r3, r3, r2
 800b2b6:	9304      	str	r3, [sp, #16]
 800b2b8:	4253      	negs	r3, r2
 800b2ba:	9307      	str	r3, [sp, #28]
 800b2bc:	2300      	movs	r3, #0
 800b2be:	930a      	str	r3, [sp, #40]	; 0x28
 800b2c0:	e7bf      	b.n	800b242 <_dtoa_r+0x1da>
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	9308      	str	r3, [sp, #32]
 800b2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	dc55      	bgt.n	800b378 <_dtoa_r+0x310>
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	9209      	str	r2, [sp, #36]	; 0x24
 800b2d6:	e00c      	b.n	800b2f2 <_dtoa_r+0x28a>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e7f3      	b.n	800b2c4 <_dtoa_r+0x25c>
 800b2dc:	2300      	movs	r3, #0
 800b2de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2e0:	9308      	str	r3, [sp, #32]
 800b2e2:	9b00      	ldr	r3, [sp, #0]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	9302      	str	r3, [sp, #8]
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	9303      	str	r3, [sp, #12]
 800b2ee:	bfb8      	it	lt
 800b2f0:	2301      	movlt	r3, #1
 800b2f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	6042      	str	r2, [r0, #4]
 800b2f8:	2204      	movs	r2, #4
 800b2fa:	f102 0614 	add.w	r6, r2, #20
 800b2fe:	429e      	cmp	r6, r3
 800b300:	6841      	ldr	r1, [r0, #4]
 800b302:	d93d      	bls.n	800b380 <_dtoa_r+0x318>
 800b304:	4620      	mov	r0, r4
 800b306:	f000 fdb5 	bl	800be74 <_Balloc>
 800b30a:	9001      	str	r0, [sp, #4]
 800b30c:	2800      	cmp	r0, #0
 800b30e:	d13b      	bne.n	800b388 <_dtoa_r+0x320>
 800b310:	4b11      	ldr	r3, [pc, #68]	; (800b358 <_dtoa_r+0x2f0>)
 800b312:	4602      	mov	r2, r0
 800b314:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b318:	e6c0      	b.n	800b09c <_dtoa_r+0x34>
 800b31a:	2301      	movs	r3, #1
 800b31c:	e7df      	b.n	800b2de <_dtoa_r+0x276>
 800b31e:	bf00      	nop
 800b320:	636f4361 	.word	0x636f4361
 800b324:	3fd287a7 	.word	0x3fd287a7
 800b328:	8b60c8b3 	.word	0x8b60c8b3
 800b32c:	3fc68a28 	.word	0x3fc68a28
 800b330:	509f79fb 	.word	0x509f79fb
 800b334:	3fd34413 	.word	0x3fd34413
 800b338:	0800cf39 	.word	0x0800cf39
 800b33c:	0800cf50 	.word	0x0800cf50
 800b340:	7ff00000 	.word	0x7ff00000
 800b344:	0800cf35 	.word	0x0800cf35
 800b348:	0800cf2c 	.word	0x0800cf2c
 800b34c:	0800cf09 	.word	0x0800cf09
 800b350:	3ff80000 	.word	0x3ff80000
 800b354:	0800d0a0 	.word	0x0800d0a0
 800b358:	0800cfab 	.word	0x0800cfab
 800b35c:	2501      	movs	r5, #1
 800b35e:	2300      	movs	r3, #0
 800b360:	9306      	str	r3, [sp, #24]
 800b362:	9508      	str	r5, [sp, #32]
 800b364:	f04f 33ff 	mov.w	r3, #4294967295
 800b368:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b36c:	2200      	movs	r2, #0
 800b36e:	2312      	movs	r3, #18
 800b370:	e7b0      	b.n	800b2d4 <_dtoa_r+0x26c>
 800b372:	2301      	movs	r3, #1
 800b374:	9308      	str	r3, [sp, #32]
 800b376:	e7f5      	b.n	800b364 <_dtoa_r+0x2fc>
 800b378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b37a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b37e:	e7b8      	b.n	800b2f2 <_dtoa_r+0x28a>
 800b380:	3101      	adds	r1, #1
 800b382:	6041      	str	r1, [r0, #4]
 800b384:	0052      	lsls	r2, r2, #1
 800b386:	e7b8      	b.n	800b2fa <_dtoa_r+0x292>
 800b388:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b38a:	9a01      	ldr	r2, [sp, #4]
 800b38c:	601a      	str	r2, [r3, #0]
 800b38e:	9b03      	ldr	r3, [sp, #12]
 800b390:	2b0e      	cmp	r3, #14
 800b392:	f200 809d 	bhi.w	800b4d0 <_dtoa_r+0x468>
 800b396:	2d00      	cmp	r5, #0
 800b398:	f000 809a 	beq.w	800b4d0 <_dtoa_r+0x468>
 800b39c:	9b00      	ldr	r3, [sp, #0]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	dd32      	ble.n	800b408 <_dtoa_r+0x3a0>
 800b3a2:	4ab7      	ldr	r2, [pc, #732]	; (800b680 <_dtoa_r+0x618>)
 800b3a4:	f003 030f 	and.w	r3, r3, #15
 800b3a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b3ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b3b0:	9b00      	ldr	r3, [sp, #0]
 800b3b2:	05d8      	lsls	r0, r3, #23
 800b3b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b3b8:	d516      	bpl.n	800b3e8 <_dtoa_r+0x380>
 800b3ba:	4bb2      	ldr	r3, [pc, #712]	; (800b684 <_dtoa_r+0x61c>)
 800b3bc:	ec51 0b19 	vmov	r0, r1, d9
 800b3c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b3c4:	f7f5 fa4a 	bl	800085c <__aeabi_ddiv>
 800b3c8:	f007 070f 	and.w	r7, r7, #15
 800b3cc:	4682      	mov	sl, r0
 800b3ce:	468b      	mov	fp, r1
 800b3d0:	2503      	movs	r5, #3
 800b3d2:	4eac      	ldr	r6, [pc, #688]	; (800b684 <_dtoa_r+0x61c>)
 800b3d4:	b957      	cbnz	r7, 800b3ec <_dtoa_r+0x384>
 800b3d6:	4642      	mov	r2, r8
 800b3d8:	464b      	mov	r3, r9
 800b3da:	4650      	mov	r0, sl
 800b3dc:	4659      	mov	r1, fp
 800b3de:	f7f5 fa3d 	bl	800085c <__aeabi_ddiv>
 800b3e2:	4682      	mov	sl, r0
 800b3e4:	468b      	mov	fp, r1
 800b3e6:	e028      	b.n	800b43a <_dtoa_r+0x3d2>
 800b3e8:	2502      	movs	r5, #2
 800b3ea:	e7f2      	b.n	800b3d2 <_dtoa_r+0x36a>
 800b3ec:	07f9      	lsls	r1, r7, #31
 800b3ee:	d508      	bpl.n	800b402 <_dtoa_r+0x39a>
 800b3f0:	4640      	mov	r0, r8
 800b3f2:	4649      	mov	r1, r9
 800b3f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b3f8:	f7f5 f906 	bl	8000608 <__aeabi_dmul>
 800b3fc:	3501      	adds	r5, #1
 800b3fe:	4680      	mov	r8, r0
 800b400:	4689      	mov	r9, r1
 800b402:	107f      	asrs	r7, r7, #1
 800b404:	3608      	adds	r6, #8
 800b406:	e7e5      	b.n	800b3d4 <_dtoa_r+0x36c>
 800b408:	f000 809b 	beq.w	800b542 <_dtoa_r+0x4da>
 800b40c:	9b00      	ldr	r3, [sp, #0]
 800b40e:	4f9d      	ldr	r7, [pc, #628]	; (800b684 <_dtoa_r+0x61c>)
 800b410:	425e      	negs	r6, r3
 800b412:	4b9b      	ldr	r3, [pc, #620]	; (800b680 <_dtoa_r+0x618>)
 800b414:	f006 020f 	and.w	r2, r6, #15
 800b418:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b420:	ec51 0b19 	vmov	r0, r1, d9
 800b424:	f7f5 f8f0 	bl	8000608 <__aeabi_dmul>
 800b428:	1136      	asrs	r6, r6, #4
 800b42a:	4682      	mov	sl, r0
 800b42c:	468b      	mov	fp, r1
 800b42e:	2300      	movs	r3, #0
 800b430:	2502      	movs	r5, #2
 800b432:	2e00      	cmp	r6, #0
 800b434:	d17a      	bne.n	800b52c <_dtoa_r+0x4c4>
 800b436:	2b00      	cmp	r3, #0
 800b438:	d1d3      	bne.n	800b3e2 <_dtoa_r+0x37a>
 800b43a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	f000 8082 	beq.w	800b546 <_dtoa_r+0x4de>
 800b442:	4b91      	ldr	r3, [pc, #580]	; (800b688 <_dtoa_r+0x620>)
 800b444:	2200      	movs	r2, #0
 800b446:	4650      	mov	r0, sl
 800b448:	4659      	mov	r1, fp
 800b44a:	f7f5 fb4f 	bl	8000aec <__aeabi_dcmplt>
 800b44e:	2800      	cmp	r0, #0
 800b450:	d079      	beq.n	800b546 <_dtoa_r+0x4de>
 800b452:	9b03      	ldr	r3, [sp, #12]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d076      	beq.n	800b546 <_dtoa_r+0x4de>
 800b458:	9b02      	ldr	r3, [sp, #8]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	dd36      	ble.n	800b4cc <_dtoa_r+0x464>
 800b45e:	9b00      	ldr	r3, [sp, #0]
 800b460:	4650      	mov	r0, sl
 800b462:	4659      	mov	r1, fp
 800b464:	1e5f      	subs	r7, r3, #1
 800b466:	2200      	movs	r2, #0
 800b468:	4b88      	ldr	r3, [pc, #544]	; (800b68c <_dtoa_r+0x624>)
 800b46a:	f7f5 f8cd 	bl	8000608 <__aeabi_dmul>
 800b46e:	9e02      	ldr	r6, [sp, #8]
 800b470:	4682      	mov	sl, r0
 800b472:	468b      	mov	fp, r1
 800b474:	3501      	adds	r5, #1
 800b476:	4628      	mov	r0, r5
 800b478:	f7f5 f85c 	bl	8000534 <__aeabi_i2d>
 800b47c:	4652      	mov	r2, sl
 800b47e:	465b      	mov	r3, fp
 800b480:	f7f5 f8c2 	bl	8000608 <__aeabi_dmul>
 800b484:	4b82      	ldr	r3, [pc, #520]	; (800b690 <_dtoa_r+0x628>)
 800b486:	2200      	movs	r2, #0
 800b488:	f7f4 ff08 	bl	800029c <__adddf3>
 800b48c:	46d0      	mov	r8, sl
 800b48e:	46d9      	mov	r9, fp
 800b490:	4682      	mov	sl, r0
 800b492:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b496:	2e00      	cmp	r6, #0
 800b498:	d158      	bne.n	800b54c <_dtoa_r+0x4e4>
 800b49a:	4b7e      	ldr	r3, [pc, #504]	; (800b694 <_dtoa_r+0x62c>)
 800b49c:	2200      	movs	r2, #0
 800b49e:	4640      	mov	r0, r8
 800b4a0:	4649      	mov	r1, r9
 800b4a2:	f7f4 fef9 	bl	8000298 <__aeabi_dsub>
 800b4a6:	4652      	mov	r2, sl
 800b4a8:	465b      	mov	r3, fp
 800b4aa:	4680      	mov	r8, r0
 800b4ac:	4689      	mov	r9, r1
 800b4ae:	f7f5 fb3b 	bl	8000b28 <__aeabi_dcmpgt>
 800b4b2:	2800      	cmp	r0, #0
 800b4b4:	f040 8295 	bne.w	800b9e2 <_dtoa_r+0x97a>
 800b4b8:	4652      	mov	r2, sl
 800b4ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b4be:	4640      	mov	r0, r8
 800b4c0:	4649      	mov	r1, r9
 800b4c2:	f7f5 fb13 	bl	8000aec <__aeabi_dcmplt>
 800b4c6:	2800      	cmp	r0, #0
 800b4c8:	f040 8289 	bne.w	800b9de <_dtoa_r+0x976>
 800b4cc:	ec5b ab19 	vmov	sl, fp, d9
 800b4d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	f2c0 8148 	blt.w	800b768 <_dtoa_r+0x700>
 800b4d8:	9a00      	ldr	r2, [sp, #0]
 800b4da:	2a0e      	cmp	r2, #14
 800b4dc:	f300 8144 	bgt.w	800b768 <_dtoa_r+0x700>
 800b4e0:	4b67      	ldr	r3, [pc, #412]	; (800b680 <_dtoa_r+0x618>)
 800b4e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	f280 80d5 	bge.w	800b69c <_dtoa_r+0x634>
 800b4f2:	9b03      	ldr	r3, [sp, #12]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	f300 80d1 	bgt.w	800b69c <_dtoa_r+0x634>
 800b4fa:	f040 826f 	bne.w	800b9dc <_dtoa_r+0x974>
 800b4fe:	4b65      	ldr	r3, [pc, #404]	; (800b694 <_dtoa_r+0x62c>)
 800b500:	2200      	movs	r2, #0
 800b502:	4640      	mov	r0, r8
 800b504:	4649      	mov	r1, r9
 800b506:	f7f5 f87f 	bl	8000608 <__aeabi_dmul>
 800b50a:	4652      	mov	r2, sl
 800b50c:	465b      	mov	r3, fp
 800b50e:	f7f5 fb01 	bl	8000b14 <__aeabi_dcmpge>
 800b512:	9e03      	ldr	r6, [sp, #12]
 800b514:	4637      	mov	r7, r6
 800b516:	2800      	cmp	r0, #0
 800b518:	f040 8245 	bne.w	800b9a6 <_dtoa_r+0x93e>
 800b51c:	9d01      	ldr	r5, [sp, #4]
 800b51e:	2331      	movs	r3, #49	; 0x31
 800b520:	f805 3b01 	strb.w	r3, [r5], #1
 800b524:	9b00      	ldr	r3, [sp, #0]
 800b526:	3301      	adds	r3, #1
 800b528:	9300      	str	r3, [sp, #0]
 800b52a:	e240      	b.n	800b9ae <_dtoa_r+0x946>
 800b52c:	07f2      	lsls	r2, r6, #31
 800b52e:	d505      	bpl.n	800b53c <_dtoa_r+0x4d4>
 800b530:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b534:	f7f5 f868 	bl	8000608 <__aeabi_dmul>
 800b538:	3501      	adds	r5, #1
 800b53a:	2301      	movs	r3, #1
 800b53c:	1076      	asrs	r6, r6, #1
 800b53e:	3708      	adds	r7, #8
 800b540:	e777      	b.n	800b432 <_dtoa_r+0x3ca>
 800b542:	2502      	movs	r5, #2
 800b544:	e779      	b.n	800b43a <_dtoa_r+0x3d2>
 800b546:	9f00      	ldr	r7, [sp, #0]
 800b548:	9e03      	ldr	r6, [sp, #12]
 800b54a:	e794      	b.n	800b476 <_dtoa_r+0x40e>
 800b54c:	9901      	ldr	r1, [sp, #4]
 800b54e:	4b4c      	ldr	r3, [pc, #304]	; (800b680 <_dtoa_r+0x618>)
 800b550:	4431      	add	r1, r6
 800b552:	910d      	str	r1, [sp, #52]	; 0x34
 800b554:	9908      	ldr	r1, [sp, #32]
 800b556:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b55a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b55e:	2900      	cmp	r1, #0
 800b560:	d043      	beq.n	800b5ea <_dtoa_r+0x582>
 800b562:	494d      	ldr	r1, [pc, #308]	; (800b698 <_dtoa_r+0x630>)
 800b564:	2000      	movs	r0, #0
 800b566:	f7f5 f979 	bl	800085c <__aeabi_ddiv>
 800b56a:	4652      	mov	r2, sl
 800b56c:	465b      	mov	r3, fp
 800b56e:	f7f4 fe93 	bl	8000298 <__aeabi_dsub>
 800b572:	9d01      	ldr	r5, [sp, #4]
 800b574:	4682      	mov	sl, r0
 800b576:	468b      	mov	fp, r1
 800b578:	4649      	mov	r1, r9
 800b57a:	4640      	mov	r0, r8
 800b57c:	f7f5 faf4 	bl	8000b68 <__aeabi_d2iz>
 800b580:	4606      	mov	r6, r0
 800b582:	f7f4 ffd7 	bl	8000534 <__aeabi_i2d>
 800b586:	4602      	mov	r2, r0
 800b588:	460b      	mov	r3, r1
 800b58a:	4640      	mov	r0, r8
 800b58c:	4649      	mov	r1, r9
 800b58e:	f7f4 fe83 	bl	8000298 <__aeabi_dsub>
 800b592:	3630      	adds	r6, #48	; 0x30
 800b594:	f805 6b01 	strb.w	r6, [r5], #1
 800b598:	4652      	mov	r2, sl
 800b59a:	465b      	mov	r3, fp
 800b59c:	4680      	mov	r8, r0
 800b59e:	4689      	mov	r9, r1
 800b5a0:	f7f5 faa4 	bl	8000aec <__aeabi_dcmplt>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d163      	bne.n	800b670 <_dtoa_r+0x608>
 800b5a8:	4642      	mov	r2, r8
 800b5aa:	464b      	mov	r3, r9
 800b5ac:	4936      	ldr	r1, [pc, #216]	; (800b688 <_dtoa_r+0x620>)
 800b5ae:	2000      	movs	r0, #0
 800b5b0:	f7f4 fe72 	bl	8000298 <__aeabi_dsub>
 800b5b4:	4652      	mov	r2, sl
 800b5b6:	465b      	mov	r3, fp
 800b5b8:	f7f5 fa98 	bl	8000aec <__aeabi_dcmplt>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	f040 80b5 	bne.w	800b72c <_dtoa_r+0x6c4>
 800b5c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5c4:	429d      	cmp	r5, r3
 800b5c6:	d081      	beq.n	800b4cc <_dtoa_r+0x464>
 800b5c8:	4b30      	ldr	r3, [pc, #192]	; (800b68c <_dtoa_r+0x624>)
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	4650      	mov	r0, sl
 800b5ce:	4659      	mov	r1, fp
 800b5d0:	f7f5 f81a 	bl	8000608 <__aeabi_dmul>
 800b5d4:	4b2d      	ldr	r3, [pc, #180]	; (800b68c <_dtoa_r+0x624>)
 800b5d6:	4682      	mov	sl, r0
 800b5d8:	468b      	mov	fp, r1
 800b5da:	4640      	mov	r0, r8
 800b5dc:	4649      	mov	r1, r9
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f7f5 f812 	bl	8000608 <__aeabi_dmul>
 800b5e4:	4680      	mov	r8, r0
 800b5e6:	4689      	mov	r9, r1
 800b5e8:	e7c6      	b.n	800b578 <_dtoa_r+0x510>
 800b5ea:	4650      	mov	r0, sl
 800b5ec:	4659      	mov	r1, fp
 800b5ee:	f7f5 f80b 	bl	8000608 <__aeabi_dmul>
 800b5f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5f4:	9d01      	ldr	r5, [sp, #4]
 800b5f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5f8:	4682      	mov	sl, r0
 800b5fa:	468b      	mov	fp, r1
 800b5fc:	4649      	mov	r1, r9
 800b5fe:	4640      	mov	r0, r8
 800b600:	f7f5 fab2 	bl	8000b68 <__aeabi_d2iz>
 800b604:	4606      	mov	r6, r0
 800b606:	f7f4 ff95 	bl	8000534 <__aeabi_i2d>
 800b60a:	3630      	adds	r6, #48	; 0x30
 800b60c:	4602      	mov	r2, r0
 800b60e:	460b      	mov	r3, r1
 800b610:	4640      	mov	r0, r8
 800b612:	4649      	mov	r1, r9
 800b614:	f7f4 fe40 	bl	8000298 <__aeabi_dsub>
 800b618:	f805 6b01 	strb.w	r6, [r5], #1
 800b61c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b61e:	429d      	cmp	r5, r3
 800b620:	4680      	mov	r8, r0
 800b622:	4689      	mov	r9, r1
 800b624:	f04f 0200 	mov.w	r2, #0
 800b628:	d124      	bne.n	800b674 <_dtoa_r+0x60c>
 800b62a:	4b1b      	ldr	r3, [pc, #108]	; (800b698 <_dtoa_r+0x630>)
 800b62c:	4650      	mov	r0, sl
 800b62e:	4659      	mov	r1, fp
 800b630:	f7f4 fe34 	bl	800029c <__adddf3>
 800b634:	4602      	mov	r2, r0
 800b636:	460b      	mov	r3, r1
 800b638:	4640      	mov	r0, r8
 800b63a:	4649      	mov	r1, r9
 800b63c:	f7f5 fa74 	bl	8000b28 <__aeabi_dcmpgt>
 800b640:	2800      	cmp	r0, #0
 800b642:	d173      	bne.n	800b72c <_dtoa_r+0x6c4>
 800b644:	4652      	mov	r2, sl
 800b646:	465b      	mov	r3, fp
 800b648:	4913      	ldr	r1, [pc, #76]	; (800b698 <_dtoa_r+0x630>)
 800b64a:	2000      	movs	r0, #0
 800b64c:	f7f4 fe24 	bl	8000298 <__aeabi_dsub>
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	4640      	mov	r0, r8
 800b656:	4649      	mov	r1, r9
 800b658:	f7f5 fa48 	bl	8000aec <__aeabi_dcmplt>
 800b65c:	2800      	cmp	r0, #0
 800b65e:	f43f af35 	beq.w	800b4cc <_dtoa_r+0x464>
 800b662:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b664:	1e6b      	subs	r3, r5, #1
 800b666:	930f      	str	r3, [sp, #60]	; 0x3c
 800b668:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b66c:	2b30      	cmp	r3, #48	; 0x30
 800b66e:	d0f8      	beq.n	800b662 <_dtoa_r+0x5fa>
 800b670:	9700      	str	r7, [sp, #0]
 800b672:	e049      	b.n	800b708 <_dtoa_r+0x6a0>
 800b674:	4b05      	ldr	r3, [pc, #20]	; (800b68c <_dtoa_r+0x624>)
 800b676:	f7f4 ffc7 	bl	8000608 <__aeabi_dmul>
 800b67a:	4680      	mov	r8, r0
 800b67c:	4689      	mov	r9, r1
 800b67e:	e7bd      	b.n	800b5fc <_dtoa_r+0x594>
 800b680:	0800d0a0 	.word	0x0800d0a0
 800b684:	0800d078 	.word	0x0800d078
 800b688:	3ff00000 	.word	0x3ff00000
 800b68c:	40240000 	.word	0x40240000
 800b690:	401c0000 	.word	0x401c0000
 800b694:	40140000 	.word	0x40140000
 800b698:	3fe00000 	.word	0x3fe00000
 800b69c:	9d01      	ldr	r5, [sp, #4]
 800b69e:	4656      	mov	r6, sl
 800b6a0:	465f      	mov	r7, fp
 800b6a2:	4642      	mov	r2, r8
 800b6a4:	464b      	mov	r3, r9
 800b6a6:	4630      	mov	r0, r6
 800b6a8:	4639      	mov	r1, r7
 800b6aa:	f7f5 f8d7 	bl	800085c <__aeabi_ddiv>
 800b6ae:	f7f5 fa5b 	bl	8000b68 <__aeabi_d2iz>
 800b6b2:	4682      	mov	sl, r0
 800b6b4:	f7f4 ff3e 	bl	8000534 <__aeabi_i2d>
 800b6b8:	4642      	mov	r2, r8
 800b6ba:	464b      	mov	r3, r9
 800b6bc:	f7f4 ffa4 	bl	8000608 <__aeabi_dmul>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	460b      	mov	r3, r1
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b6cc:	f7f4 fde4 	bl	8000298 <__aeabi_dsub>
 800b6d0:	f805 6b01 	strb.w	r6, [r5], #1
 800b6d4:	9e01      	ldr	r6, [sp, #4]
 800b6d6:	9f03      	ldr	r7, [sp, #12]
 800b6d8:	1bae      	subs	r6, r5, r6
 800b6da:	42b7      	cmp	r7, r6
 800b6dc:	4602      	mov	r2, r0
 800b6de:	460b      	mov	r3, r1
 800b6e0:	d135      	bne.n	800b74e <_dtoa_r+0x6e6>
 800b6e2:	f7f4 fddb 	bl	800029c <__adddf3>
 800b6e6:	4642      	mov	r2, r8
 800b6e8:	464b      	mov	r3, r9
 800b6ea:	4606      	mov	r6, r0
 800b6ec:	460f      	mov	r7, r1
 800b6ee:	f7f5 fa1b 	bl	8000b28 <__aeabi_dcmpgt>
 800b6f2:	b9d0      	cbnz	r0, 800b72a <_dtoa_r+0x6c2>
 800b6f4:	4642      	mov	r2, r8
 800b6f6:	464b      	mov	r3, r9
 800b6f8:	4630      	mov	r0, r6
 800b6fa:	4639      	mov	r1, r7
 800b6fc:	f7f5 f9ec 	bl	8000ad8 <__aeabi_dcmpeq>
 800b700:	b110      	cbz	r0, 800b708 <_dtoa_r+0x6a0>
 800b702:	f01a 0f01 	tst.w	sl, #1
 800b706:	d110      	bne.n	800b72a <_dtoa_r+0x6c2>
 800b708:	4620      	mov	r0, r4
 800b70a:	ee18 1a10 	vmov	r1, s16
 800b70e:	f000 fbf1 	bl	800bef4 <_Bfree>
 800b712:	2300      	movs	r3, #0
 800b714:	9800      	ldr	r0, [sp, #0]
 800b716:	702b      	strb	r3, [r5, #0]
 800b718:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b71a:	3001      	adds	r0, #1
 800b71c:	6018      	str	r0, [r3, #0]
 800b71e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b720:	2b00      	cmp	r3, #0
 800b722:	f43f acf1 	beq.w	800b108 <_dtoa_r+0xa0>
 800b726:	601d      	str	r5, [r3, #0]
 800b728:	e4ee      	b.n	800b108 <_dtoa_r+0xa0>
 800b72a:	9f00      	ldr	r7, [sp, #0]
 800b72c:	462b      	mov	r3, r5
 800b72e:	461d      	mov	r5, r3
 800b730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b734:	2a39      	cmp	r2, #57	; 0x39
 800b736:	d106      	bne.n	800b746 <_dtoa_r+0x6de>
 800b738:	9a01      	ldr	r2, [sp, #4]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d1f7      	bne.n	800b72e <_dtoa_r+0x6c6>
 800b73e:	9901      	ldr	r1, [sp, #4]
 800b740:	2230      	movs	r2, #48	; 0x30
 800b742:	3701      	adds	r7, #1
 800b744:	700a      	strb	r2, [r1, #0]
 800b746:	781a      	ldrb	r2, [r3, #0]
 800b748:	3201      	adds	r2, #1
 800b74a:	701a      	strb	r2, [r3, #0]
 800b74c:	e790      	b.n	800b670 <_dtoa_r+0x608>
 800b74e:	4ba6      	ldr	r3, [pc, #664]	; (800b9e8 <_dtoa_r+0x980>)
 800b750:	2200      	movs	r2, #0
 800b752:	f7f4 ff59 	bl	8000608 <__aeabi_dmul>
 800b756:	2200      	movs	r2, #0
 800b758:	2300      	movs	r3, #0
 800b75a:	4606      	mov	r6, r0
 800b75c:	460f      	mov	r7, r1
 800b75e:	f7f5 f9bb 	bl	8000ad8 <__aeabi_dcmpeq>
 800b762:	2800      	cmp	r0, #0
 800b764:	d09d      	beq.n	800b6a2 <_dtoa_r+0x63a>
 800b766:	e7cf      	b.n	800b708 <_dtoa_r+0x6a0>
 800b768:	9a08      	ldr	r2, [sp, #32]
 800b76a:	2a00      	cmp	r2, #0
 800b76c:	f000 80d7 	beq.w	800b91e <_dtoa_r+0x8b6>
 800b770:	9a06      	ldr	r2, [sp, #24]
 800b772:	2a01      	cmp	r2, #1
 800b774:	f300 80ba 	bgt.w	800b8ec <_dtoa_r+0x884>
 800b778:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b77a:	2a00      	cmp	r2, #0
 800b77c:	f000 80b2 	beq.w	800b8e4 <_dtoa_r+0x87c>
 800b780:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b784:	9e07      	ldr	r6, [sp, #28]
 800b786:	9d04      	ldr	r5, [sp, #16]
 800b788:	9a04      	ldr	r2, [sp, #16]
 800b78a:	441a      	add	r2, r3
 800b78c:	9204      	str	r2, [sp, #16]
 800b78e:	9a05      	ldr	r2, [sp, #20]
 800b790:	2101      	movs	r1, #1
 800b792:	441a      	add	r2, r3
 800b794:	4620      	mov	r0, r4
 800b796:	9205      	str	r2, [sp, #20]
 800b798:	f000 fc64 	bl	800c064 <__i2b>
 800b79c:	4607      	mov	r7, r0
 800b79e:	2d00      	cmp	r5, #0
 800b7a0:	dd0c      	ble.n	800b7bc <_dtoa_r+0x754>
 800b7a2:	9b05      	ldr	r3, [sp, #20]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	dd09      	ble.n	800b7bc <_dtoa_r+0x754>
 800b7a8:	42ab      	cmp	r3, r5
 800b7aa:	9a04      	ldr	r2, [sp, #16]
 800b7ac:	bfa8      	it	ge
 800b7ae:	462b      	movge	r3, r5
 800b7b0:	1ad2      	subs	r2, r2, r3
 800b7b2:	9204      	str	r2, [sp, #16]
 800b7b4:	9a05      	ldr	r2, [sp, #20]
 800b7b6:	1aed      	subs	r5, r5, r3
 800b7b8:	1ad3      	subs	r3, r2, r3
 800b7ba:	9305      	str	r3, [sp, #20]
 800b7bc:	9b07      	ldr	r3, [sp, #28]
 800b7be:	b31b      	cbz	r3, 800b808 <_dtoa_r+0x7a0>
 800b7c0:	9b08      	ldr	r3, [sp, #32]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	f000 80af 	beq.w	800b926 <_dtoa_r+0x8be>
 800b7c8:	2e00      	cmp	r6, #0
 800b7ca:	dd13      	ble.n	800b7f4 <_dtoa_r+0x78c>
 800b7cc:	4639      	mov	r1, r7
 800b7ce:	4632      	mov	r2, r6
 800b7d0:	4620      	mov	r0, r4
 800b7d2:	f000 fd07 	bl	800c1e4 <__pow5mult>
 800b7d6:	ee18 2a10 	vmov	r2, s16
 800b7da:	4601      	mov	r1, r0
 800b7dc:	4607      	mov	r7, r0
 800b7de:	4620      	mov	r0, r4
 800b7e0:	f000 fc56 	bl	800c090 <__multiply>
 800b7e4:	ee18 1a10 	vmov	r1, s16
 800b7e8:	4680      	mov	r8, r0
 800b7ea:	4620      	mov	r0, r4
 800b7ec:	f000 fb82 	bl	800bef4 <_Bfree>
 800b7f0:	ee08 8a10 	vmov	s16, r8
 800b7f4:	9b07      	ldr	r3, [sp, #28]
 800b7f6:	1b9a      	subs	r2, r3, r6
 800b7f8:	d006      	beq.n	800b808 <_dtoa_r+0x7a0>
 800b7fa:	ee18 1a10 	vmov	r1, s16
 800b7fe:	4620      	mov	r0, r4
 800b800:	f000 fcf0 	bl	800c1e4 <__pow5mult>
 800b804:	ee08 0a10 	vmov	s16, r0
 800b808:	2101      	movs	r1, #1
 800b80a:	4620      	mov	r0, r4
 800b80c:	f000 fc2a 	bl	800c064 <__i2b>
 800b810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b812:	2b00      	cmp	r3, #0
 800b814:	4606      	mov	r6, r0
 800b816:	f340 8088 	ble.w	800b92a <_dtoa_r+0x8c2>
 800b81a:	461a      	mov	r2, r3
 800b81c:	4601      	mov	r1, r0
 800b81e:	4620      	mov	r0, r4
 800b820:	f000 fce0 	bl	800c1e4 <__pow5mult>
 800b824:	9b06      	ldr	r3, [sp, #24]
 800b826:	2b01      	cmp	r3, #1
 800b828:	4606      	mov	r6, r0
 800b82a:	f340 8081 	ble.w	800b930 <_dtoa_r+0x8c8>
 800b82e:	f04f 0800 	mov.w	r8, #0
 800b832:	6933      	ldr	r3, [r6, #16]
 800b834:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b838:	6918      	ldr	r0, [r3, #16]
 800b83a:	f000 fbc3 	bl	800bfc4 <__hi0bits>
 800b83e:	f1c0 0020 	rsb	r0, r0, #32
 800b842:	9b05      	ldr	r3, [sp, #20]
 800b844:	4418      	add	r0, r3
 800b846:	f010 001f 	ands.w	r0, r0, #31
 800b84a:	f000 8092 	beq.w	800b972 <_dtoa_r+0x90a>
 800b84e:	f1c0 0320 	rsb	r3, r0, #32
 800b852:	2b04      	cmp	r3, #4
 800b854:	f340 808a 	ble.w	800b96c <_dtoa_r+0x904>
 800b858:	f1c0 001c 	rsb	r0, r0, #28
 800b85c:	9b04      	ldr	r3, [sp, #16]
 800b85e:	4403      	add	r3, r0
 800b860:	9304      	str	r3, [sp, #16]
 800b862:	9b05      	ldr	r3, [sp, #20]
 800b864:	4403      	add	r3, r0
 800b866:	4405      	add	r5, r0
 800b868:	9305      	str	r3, [sp, #20]
 800b86a:	9b04      	ldr	r3, [sp, #16]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	dd07      	ble.n	800b880 <_dtoa_r+0x818>
 800b870:	ee18 1a10 	vmov	r1, s16
 800b874:	461a      	mov	r2, r3
 800b876:	4620      	mov	r0, r4
 800b878:	f000 fd0e 	bl	800c298 <__lshift>
 800b87c:	ee08 0a10 	vmov	s16, r0
 800b880:	9b05      	ldr	r3, [sp, #20]
 800b882:	2b00      	cmp	r3, #0
 800b884:	dd05      	ble.n	800b892 <_dtoa_r+0x82a>
 800b886:	4631      	mov	r1, r6
 800b888:	461a      	mov	r2, r3
 800b88a:	4620      	mov	r0, r4
 800b88c:	f000 fd04 	bl	800c298 <__lshift>
 800b890:	4606      	mov	r6, r0
 800b892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b894:	2b00      	cmp	r3, #0
 800b896:	d06e      	beq.n	800b976 <_dtoa_r+0x90e>
 800b898:	ee18 0a10 	vmov	r0, s16
 800b89c:	4631      	mov	r1, r6
 800b89e:	f000 fd6b 	bl	800c378 <__mcmp>
 800b8a2:	2800      	cmp	r0, #0
 800b8a4:	da67      	bge.n	800b976 <_dtoa_r+0x90e>
 800b8a6:	9b00      	ldr	r3, [sp, #0]
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	ee18 1a10 	vmov	r1, s16
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	220a      	movs	r2, #10
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	f000 fb3f 	bl	800bf38 <__multadd>
 800b8ba:	9b08      	ldr	r3, [sp, #32]
 800b8bc:	ee08 0a10 	vmov	s16, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	f000 81b1 	beq.w	800bc28 <_dtoa_r+0xbc0>
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	4639      	mov	r1, r7
 800b8ca:	220a      	movs	r2, #10
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	f000 fb33 	bl	800bf38 <__multadd>
 800b8d2:	9b02      	ldr	r3, [sp, #8]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	4607      	mov	r7, r0
 800b8d8:	f300 808e 	bgt.w	800b9f8 <_dtoa_r+0x990>
 800b8dc:	9b06      	ldr	r3, [sp, #24]
 800b8de:	2b02      	cmp	r3, #2
 800b8e0:	dc51      	bgt.n	800b986 <_dtoa_r+0x91e>
 800b8e2:	e089      	b.n	800b9f8 <_dtoa_r+0x990>
 800b8e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b8e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b8ea:	e74b      	b.n	800b784 <_dtoa_r+0x71c>
 800b8ec:	9b03      	ldr	r3, [sp, #12]
 800b8ee:	1e5e      	subs	r6, r3, #1
 800b8f0:	9b07      	ldr	r3, [sp, #28]
 800b8f2:	42b3      	cmp	r3, r6
 800b8f4:	bfbf      	itttt	lt
 800b8f6:	9b07      	ldrlt	r3, [sp, #28]
 800b8f8:	9607      	strlt	r6, [sp, #28]
 800b8fa:	1af2      	sublt	r2, r6, r3
 800b8fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b8fe:	bfb6      	itet	lt
 800b900:	189b      	addlt	r3, r3, r2
 800b902:	1b9e      	subge	r6, r3, r6
 800b904:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b906:	9b03      	ldr	r3, [sp, #12]
 800b908:	bfb8      	it	lt
 800b90a:	2600      	movlt	r6, #0
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	bfb7      	itett	lt
 800b910:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b914:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b918:	1a9d      	sublt	r5, r3, r2
 800b91a:	2300      	movlt	r3, #0
 800b91c:	e734      	b.n	800b788 <_dtoa_r+0x720>
 800b91e:	9e07      	ldr	r6, [sp, #28]
 800b920:	9d04      	ldr	r5, [sp, #16]
 800b922:	9f08      	ldr	r7, [sp, #32]
 800b924:	e73b      	b.n	800b79e <_dtoa_r+0x736>
 800b926:	9a07      	ldr	r2, [sp, #28]
 800b928:	e767      	b.n	800b7fa <_dtoa_r+0x792>
 800b92a:	9b06      	ldr	r3, [sp, #24]
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	dc18      	bgt.n	800b962 <_dtoa_r+0x8fa>
 800b930:	f1ba 0f00 	cmp.w	sl, #0
 800b934:	d115      	bne.n	800b962 <_dtoa_r+0x8fa>
 800b936:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b93a:	b993      	cbnz	r3, 800b962 <_dtoa_r+0x8fa>
 800b93c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b940:	0d1b      	lsrs	r3, r3, #20
 800b942:	051b      	lsls	r3, r3, #20
 800b944:	b183      	cbz	r3, 800b968 <_dtoa_r+0x900>
 800b946:	9b04      	ldr	r3, [sp, #16]
 800b948:	3301      	adds	r3, #1
 800b94a:	9304      	str	r3, [sp, #16]
 800b94c:	9b05      	ldr	r3, [sp, #20]
 800b94e:	3301      	adds	r3, #1
 800b950:	9305      	str	r3, [sp, #20]
 800b952:	f04f 0801 	mov.w	r8, #1
 800b956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b958:	2b00      	cmp	r3, #0
 800b95a:	f47f af6a 	bne.w	800b832 <_dtoa_r+0x7ca>
 800b95e:	2001      	movs	r0, #1
 800b960:	e76f      	b.n	800b842 <_dtoa_r+0x7da>
 800b962:	f04f 0800 	mov.w	r8, #0
 800b966:	e7f6      	b.n	800b956 <_dtoa_r+0x8ee>
 800b968:	4698      	mov	r8, r3
 800b96a:	e7f4      	b.n	800b956 <_dtoa_r+0x8ee>
 800b96c:	f43f af7d 	beq.w	800b86a <_dtoa_r+0x802>
 800b970:	4618      	mov	r0, r3
 800b972:	301c      	adds	r0, #28
 800b974:	e772      	b.n	800b85c <_dtoa_r+0x7f4>
 800b976:	9b03      	ldr	r3, [sp, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	dc37      	bgt.n	800b9ec <_dtoa_r+0x984>
 800b97c:	9b06      	ldr	r3, [sp, #24]
 800b97e:	2b02      	cmp	r3, #2
 800b980:	dd34      	ble.n	800b9ec <_dtoa_r+0x984>
 800b982:	9b03      	ldr	r3, [sp, #12]
 800b984:	9302      	str	r3, [sp, #8]
 800b986:	9b02      	ldr	r3, [sp, #8]
 800b988:	b96b      	cbnz	r3, 800b9a6 <_dtoa_r+0x93e>
 800b98a:	4631      	mov	r1, r6
 800b98c:	2205      	movs	r2, #5
 800b98e:	4620      	mov	r0, r4
 800b990:	f000 fad2 	bl	800bf38 <__multadd>
 800b994:	4601      	mov	r1, r0
 800b996:	4606      	mov	r6, r0
 800b998:	ee18 0a10 	vmov	r0, s16
 800b99c:	f000 fcec 	bl	800c378 <__mcmp>
 800b9a0:	2800      	cmp	r0, #0
 800b9a2:	f73f adbb 	bgt.w	800b51c <_dtoa_r+0x4b4>
 800b9a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9a8:	9d01      	ldr	r5, [sp, #4]
 800b9aa:	43db      	mvns	r3, r3
 800b9ac:	9300      	str	r3, [sp, #0]
 800b9ae:	f04f 0800 	mov.w	r8, #0
 800b9b2:	4631      	mov	r1, r6
 800b9b4:	4620      	mov	r0, r4
 800b9b6:	f000 fa9d 	bl	800bef4 <_Bfree>
 800b9ba:	2f00      	cmp	r7, #0
 800b9bc:	f43f aea4 	beq.w	800b708 <_dtoa_r+0x6a0>
 800b9c0:	f1b8 0f00 	cmp.w	r8, #0
 800b9c4:	d005      	beq.n	800b9d2 <_dtoa_r+0x96a>
 800b9c6:	45b8      	cmp	r8, r7
 800b9c8:	d003      	beq.n	800b9d2 <_dtoa_r+0x96a>
 800b9ca:	4641      	mov	r1, r8
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f000 fa91 	bl	800bef4 <_Bfree>
 800b9d2:	4639      	mov	r1, r7
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	f000 fa8d 	bl	800bef4 <_Bfree>
 800b9da:	e695      	b.n	800b708 <_dtoa_r+0x6a0>
 800b9dc:	2600      	movs	r6, #0
 800b9de:	4637      	mov	r7, r6
 800b9e0:	e7e1      	b.n	800b9a6 <_dtoa_r+0x93e>
 800b9e2:	9700      	str	r7, [sp, #0]
 800b9e4:	4637      	mov	r7, r6
 800b9e6:	e599      	b.n	800b51c <_dtoa_r+0x4b4>
 800b9e8:	40240000 	.word	0x40240000
 800b9ec:	9b08      	ldr	r3, [sp, #32]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	f000 80ca 	beq.w	800bb88 <_dtoa_r+0xb20>
 800b9f4:	9b03      	ldr	r3, [sp, #12]
 800b9f6:	9302      	str	r3, [sp, #8]
 800b9f8:	2d00      	cmp	r5, #0
 800b9fa:	dd05      	ble.n	800ba08 <_dtoa_r+0x9a0>
 800b9fc:	4639      	mov	r1, r7
 800b9fe:	462a      	mov	r2, r5
 800ba00:	4620      	mov	r0, r4
 800ba02:	f000 fc49 	bl	800c298 <__lshift>
 800ba06:	4607      	mov	r7, r0
 800ba08:	f1b8 0f00 	cmp.w	r8, #0
 800ba0c:	d05b      	beq.n	800bac6 <_dtoa_r+0xa5e>
 800ba0e:	6879      	ldr	r1, [r7, #4]
 800ba10:	4620      	mov	r0, r4
 800ba12:	f000 fa2f 	bl	800be74 <_Balloc>
 800ba16:	4605      	mov	r5, r0
 800ba18:	b928      	cbnz	r0, 800ba26 <_dtoa_r+0x9be>
 800ba1a:	4b87      	ldr	r3, [pc, #540]	; (800bc38 <_dtoa_r+0xbd0>)
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ba22:	f7ff bb3b 	b.w	800b09c <_dtoa_r+0x34>
 800ba26:	693a      	ldr	r2, [r7, #16]
 800ba28:	3202      	adds	r2, #2
 800ba2a:	0092      	lsls	r2, r2, #2
 800ba2c:	f107 010c 	add.w	r1, r7, #12
 800ba30:	300c      	adds	r0, #12
 800ba32:	f000 fa04 	bl	800be3e <memcpy>
 800ba36:	2201      	movs	r2, #1
 800ba38:	4629      	mov	r1, r5
 800ba3a:	4620      	mov	r0, r4
 800ba3c:	f000 fc2c 	bl	800c298 <__lshift>
 800ba40:	9b01      	ldr	r3, [sp, #4]
 800ba42:	f103 0901 	add.w	r9, r3, #1
 800ba46:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ba4a:	4413      	add	r3, r2
 800ba4c:	9305      	str	r3, [sp, #20]
 800ba4e:	f00a 0301 	and.w	r3, sl, #1
 800ba52:	46b8      	mov	r8, r7
 800ba54:	9304      	str	r3, [sp, #16]
 800ba56:	4607      	mov	r7, r0
 800ba58:	4631      	mov	r1, r6
 800ba5a:	ee18 0a10 	vmov	r0, s16
 800ba5e:	f7ff fa77 	bl	800af50 <quorem>
 800ba62:	4641      	mov	r1, r8
 800ba64:	9002      	str	r0, [sp, #8]
 800ba66:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ba6a:	ee18 0a10 	vmov	r0, s16
 800ba6e:	f000 fc83 	bl	800c378 <__mcmp>
 800ba72:	463a      	mov	r2, r7
 800ba74:	9003      	str	r0, [sp, #12]
 800ba76:	4631      	mov	r1, r6
 800ba78:	4620      	mov	r0, r4
 800ba7a:	f000 fc99 	bl	800c3b0 <__mdiff>
 800ba7e:	68c2      	ldr	r2, [r0, #12]
 800ba80:	f109 3bff 	add.w	fp, r9, #4294967295
 800ba84:	4605      	mov	r5, r0
 800ba86:	bb02      	cbnz	r2, 800baca <_dtoa_r+0xa62>
 800ba88:	4601      	mov	r1, r0
 800ba8a:	ee18 0a10 	vmov	r0, s16
 800ba8e:	f000 fc73 	bl	800c378 <__mcmp>
 800ba92:	4602      	mov	r2, r0
 800ba94:	4629      	mov	r1, r5
 800ba96:	4620      	mov	r0, r4
 800ba98:	9207      	str	r2, [sp, #28]
 800ba9a:	f000 fa2b 	bl	800bef4 <_Bfree>
 800ba9e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800baa2:	ea43 0102 	orr.w	r1, r3, r2
 800baa6:	9b04      	ldr	r3, [sp, #16]
 800baa8:	430b      	orrs	r3, r1
 800baaa:	464d      	mov	r5, r9
 800baac:	d10f      	bne.n	800bace <_dtoa_r+0xa66>
 800baae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bab2:	d02a      	beq.n	800bb0a <_dtoa_r+0xaa2>
 800bab4:	9b03      	ldr	r3, [sp, #12]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	dd02      	ble.n	800bac0 <_dtoa_r+0xa58>
 800baba:	9b02      	ldr	r3, [sp, #8]
 800babc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bac0:	f88b a000 	strb.w	sl, [fp]
 800bac4:	e775      	b.n	800b9b2 <_dtoa_r+0x94a>
 800bac6:	4638      	mov	r0, r7
 800bac8:	e7ba      	b.n	800ba40 <_dtoa_r+0x9d8>
 800baca:	2201      	movs	r2, #1
 800bacc:	e7e2      	b.n	800ba94 <_dtoa_r+0xa2c>
 800bace:	9b03      	ldr	r3, [sp, #12]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	db04      	blt.n	800bade <_dtoa_r+0xa76>
 800bad4:	9906      	ldr	r1, [sp, #24]
 800bad6:	430b      	orrs	r3, r1
 800bad8:	9904      	ldr	r1, [sp, #16]
 800bada:	430b      	orrs	r3, r1
 800badc:	d122      	bne.n	800bb24 <_dtoa_r+0xabc>
 800bade:	2a00      	cmp	r2, #0
 800bae0:	ddee      	ble.n	800bac0 <_dtoa_r+0xa58>
 800bae2:	ee18 1a10 	vmov	r1, s16
 800bae6:	2201      	movs	r2, #1
 800bae8:	4620      	mov	r0, r4
 800baea:	f000 fbd5 	bl	800c298 <__lshift>
 800baee:	4631      	mov	r1, r6
 800baf0:	ee08 0a10 	vmov	s16, r0
 800baf4:	f000 fc40 	bl	800c378 <__mcmp>
 800baf8:	2800      	cmp	r0, #0
 800bafa:	dc03      	bgt.n	800bb04 <_dtoa_r+0xa9c>
 800bafc:	d1e0      	bne.n	800bac0 <_dtoa_r+0xa58>
 800bafe:	f01a 0f01 	tst.w	sl, #1
 800bb02:	d0dd      	beq.n	800bac0 <_dtoa_r+0xa58>
 800bb04:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bb08:	d1d7      	bne.n	800baba <_dtoa_r+0xa52>
 800bb0a:	2339      	movs	r3, #57	; 0x39
 800bb0c:	f88b 3000 	strb.w	r3, [fp]
 800bb10:	462b      	mov	r3, r5
 800bb12:	461d      	mov	r5, r3
 800bb14:	3b01      	subs	r3, #1
 800bb16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bb1a:	2a39      	cmp	r2, #57	; 0x39
 800bb1c:	d071      	beq.n	800bc02 <_dtoa_r+0xb9a>
 800bb1e:	3201      	adds	r2, #1
 800bb20:	701a      	strb	r2, [r3, #0]
 800bb22:	e746      	b.n	800b9b2 <_dtoa_r+0x94a>
 800bb24:	2a00      	cmp	r2, #0
 800bb26:	dd07      	ble.n	800bb38 <_dtoa_r+0xad0>
 800bb28:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bb2c:	d0ed      	beq.n	800bb0a <_dtoa_r+0xaa2>
 800bb2e:	f10a 0301 	add.w	r3, sl, #1
 800bb32:	f88b 3000 	strb.w	r3, [fp]
 800bb36:	e73c      	b.n	800b9b2 <_dtoa_r+0x94a>
 800bb38:	9b05      	ldr	r3, [sp, #20]
 800bb3a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800bb3e:	4599      	cmp	r9, r3
 800bb40:	d047      	beq.n	800bbd2 <_dtoa_r+0xb6a>
 800bb42:	ee18 1a10 	vmov	r1, s16
 800bb46:	2300      	movs	r3, #0
 800bb48:	220a      	movs	r2, #10
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	f000 f9f4 	bl	800bf38 <__multadd>
 800bb50:	45b8      	cmp	r8, r7
 800bb52:	ee08 0a10 	vmov	s16, r0
 800bb56:	f04f 0300 	mov.w	r3, #0
 800bb5a:	f04f 020a 	mov.w	r2, #10
 800bb5e:	4641      	mov	r1, r8
 800bb60:	4620      	mov	r0, r4
 800bb62:	d106      	bne.n	800bb72 <_dtoa_r+0xb0a>
 800bb64:	f000 f9e8 	bl	800bf38 <__multadd>
 800bb68:	4680      	mov	r8, r0
 800bb6a:	4607      	mov	r7, r0
 800bb6c:	f109 0901 	add.w	r9, r9, #1
 800bb70:	e772      	b.n	800ba58 <_dtoa_r+0x9f0>
 800bb72:	f000 f9e1 	bl	800bf38 <__multadd>
 800bb76:	4639      	mov	r1, r7
 800bb78:	4680      	mov	r8, r0
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	220a      	movs	r2, #10
 800bb7e:	4620      	mov	r0, r4
 800bb80:	f000 f9da 	bl	800bf38 <__multadd>
 800bb84:	4607      	mov	r7, r0
 800bb86:	e7f1      	b.n	800bb6c <_dtoa_r+0xb04>
 800bb88:	9b03      	ldr	r3, [sp, #12]
 800bb8a:	9302      	str	r3, [sp, #8]
 800bb8c:	9d01      	ldr	r5, [sp, #4]
 800bb8e:	ee18 0a10 	vmov	r0, s16
 800bb92:	4631      	mov	r1, r6
 800bb94:	f7ff f9dc 	bl	800af50 <quorem>
 800bb98:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bb9c:	9b01      	ldr	r3, [sp, #4]
 800bb9e:	f805 ab01 	strb.w	sl, [r5], #1
 800bba2:	1aea      	subs	r2, r5, r3
 800bba4:	9b02      	ldr	r3, [sp, #8]
 800bba6:	4293      	cmp	r3, r2
 800bba8:	dd09      	ble.n	800bbbe <_dtoa_r+0xb56>
 800bbaa:	ee18 1a10 	vmov	r1, s16
 800bbae:	2300      	movs	r3, #0
 800bbb0:	220a      	movs	r2, #10
 800bbb2:	4620      	mov	r0, r4
 800bbb4:	f000 f9c0 	bl	800bf38 <__multadd>
 800bbb8:	ee08 0a10 	vmov	s16, r0
 800bbbc:	e7e7      	b.n	800bb8e <_dtoa_r+0xb26>
 800bbbe:	9b02      	ldr	r3, [sp, #8]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	bfc8      	it	gt
 800bbc4:	461d      	movgt	r5, r3
 800bbc6:	9b01      	ldr	r3, [sp, #4]
 800bbc8:	bfd8      	it	le
 800bbca:	2501      	movle	r5, #1
 800bbcc:	441d      	add	r5, r3
 800bbce:	f04f 0800 	mov.w	r8, #0
 800bbd2:	ee18 1a10 	vmov	r1, s16
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	4620      	mov	r0, r4
 800bbda:	f000 fb5d 	bl	800c298 <__lshift>
 800bbde:	4631      	mov	r1, r6
 800bbe0:	ee08 0a10 	vmov	s16, r0
 800bbe4:	f000 fbc8 	bl	800c378 <__mcmp>
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	dc91      	bgt.n	800bb10 <_dtoa_r+0xaa8>
 800bbec:	d102      	bne.n	800bbf4 <_dtoa_r+0xb8c>
 800bbee:	f01a 0f01 	tst.w	sl, #1
 800bbf2:	d18d      	bne.n	800bb10 <_dtoa_r+0xaa8>
 800bbf4:	462b      	mov	r3, r5
 800bbf6:	461d      	mov	r5, r3
 800bbf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bbfc:	2a30      	cmp	r2, #48	; 0x30
 800bbfe:	d0fa      	beq.n	800bbf6 <_dtoa_r+0xb8e>
 800bc00:	e6d7      	b.n	800b9b2 <_dtoa_r+0x94a>
 800bc02:	9a01      	ldr	r2, [sp, #4]
 800bc04:	429a      	cmp	r2, r3
 800bc06:	d184      	bne.n	800bb12 <_dtoa_r+0xaaa>
 800bc08:	9b00      	ldr	r3, [sp, #0]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	2331      	movs	r3, #49	; 0x31
 800bc10:	7013      	strb	r3, [r2, #0]
 800bc12:	e6ce      	b.n	800b9b2 <_dtoa_r+0x94a>
 800bc14:	4b09      	ldr	r3, [pc, #36]	; (800bc3c <_dtoa_r+0xbd4>)
 800bc16:	f7ff ba95 	b.w	800b144 <_dtoa_r+0xdc>
 800bc1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	f47f aa6e 	bne.w	800b0fe <_dtoa_r+0x96>
 800bc22:	4b07      	ldr	r3, [pc, #28]	; (800bc40 <_dtoa_r+0xbd8>)
 800bc24:	f7ff ba8e 	b.w	800b144 <_dtoa_r+0xdc>
 800bc28:	9b02      	ldr	r3, [sp, #8]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	dcae      	bgt.n	800bb8c <_dtoa_r+0xb24>
 800bc2e:	9b06      	ldr	r3, [sp, #24]
 800bc30:	2b02      	cmp	r3, #2
 800bc32:	f73f aea8 	bgt.w	800b986 <_dtoa_r+0x91e>
 800bc36:	e7a9      	b.n	800bb8c <_dtoa_r+0xb24>
 800bc38:	0800cfab 	.word	0x0800cfab
 800bc3c:	0800cf08 	.word	0x0800cf08
 800bc40:	0800cf2c 	.word	0x0800cf2c

0800bc44 <std>:
 800bc44:	2300      	movs	r3, #0
 800bc46:	b510      	push	{r4, lr}
 800bc48:	4604      	mov	r4, r0
 800bc4a:	e9c0 3300 	strd	r3, r3, [r0]
 800bc4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc52:	6083      	str	r3, [r0, #8]
 800bc54:	8181      	strh	r1, [r0, #12]
 800bc56:	6643      	str	r3, [r0, #100]	; 0x64
 800bc58:	81c2      	strh	r2, [r0, #14]
 800bc5a:	6183      	str	r3, [r0, #24]
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	2208      	movs	r2, #8
 800bc60:	305c      	adds	r0, #92	; 0x5c
 800bc62:	f7fe fbfb 	bl	800a45c <memset>
 800bc66:	4b05      	ldr	r3, [pc, #20]	; (800bc7c <std+0x38>)
 800bc68:	6263      	str	r3, [r4, #36]	; 0x24
 800bc6a:	4b05      	ldr	r3, [pc, #20]	; (800bc80 <std+0x3c>)
 800bc6c:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc6e:	4b05      	ldr	r3, [pc, #20]	; (800bc84 <std+0x40>)
 800bc70:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc72:	4b05      	ldr	r3, [pc, #20]	; (800bc88 <std+0x44>)
 800bc74:	6224      	str	r4, [r4, #32]
 800bc76:	6323      	str	r3, [r4, #48]	; 0x30
 800bc78:	bd10      	pop	{r4, pc}
 800bc7a:	bf00      	nop
 800bc7c:	0800c85d 	.word	0x0800c85d
 800bc80:	0800c87f 	.word	0x0800c87f
 800bc84:	0800c8b7 	.word	0x0800c8b7
 800bc88:	0800c8db 	.word	0x0800c8db

0800bc8c <_cleanup_r>:
 800bc8c:	4901      	ldr	r1, [pc, #4]	; (800bc94 <_cleanup_r+0x8>)
 800bc8e:	f000 b8af 	b.w	800bdf0 <_fwalk_reent>
 800bc92:	bf00      	nop
 800bc94:	0800cbf1 	.word	0x0800cbf1

0800bc98 <__sfmoreglue>:
 800bc98:	b570      	push	{r4, r5, r6, lr}
 800bc9a:	2268      	movs	r2, #104	; 0x68
 800bc9c:	1e4d      	subs	r5, r1, #1
 800bc9e:	4355      	muls	r5, r2
 800bca0:	460e      	mov	r6, r1
 800bca2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bca6:	f7fe fc4d 	bl	800a544 <_malloc_r>
 800bcaa:	4604      	mov	r4, r0
 800bcac:	b140      	cbz	r0, 800bcc0 <__sfmoreglue+0x28>
 800bcae:	2100      	movs	r1, #0
 800bcb0:	e9c0 1600 	strd	r1, r6, [r0]
 800bcb4:	300c      	adds	r0, #12
 800bcb6:	60a0      	str	r0, [r4, #8]
 800bcb8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bcbc:	f7fe fbce 	bl	800a45c <memset>
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	bd70      	pop	{r4, r5, r6, pc}

0800bcc4 <__sfp_lock_acquire>:
 800bcc4:	4801      	ldr	r0, [pc, #4]	; (800bccc <__sfp_lock_acquire+0x8>)
 800bcc6:	f000 b8b8 	b.w	800be3a <__retarget_lock_acquire_recursive>
 800bcca:	bf00      	nop
 800bccc:	2000024d 	.word	0x2000024d

0800bcd0 <__sfp_lock_release>:
 800bcd0:	4801      	ldr	r0, [pc, #4]	; (800bcd8 <__sfp_lock_release+0x8>)
 800bcd2:	f000 b8b3 	b.w	800be3c <__retarget_lock_release_recursive>
 800bcd6:	bf00      	nop
 800bcd8:	2000024d 	.word	0x2000024d

0800bcdc <__sinit_lock_acquire>:
 800bcdc:	4801      	ldr	r0, [pc, #4]	; (800bce4 <__sinit_lock_acquire+0x8>)
 800bcde:	f000 b8ac 	b.w	800be3a <__retarget_lock_acquire_recursive>
 800bce2:	bf00      	nop
 800bce4:	2000024e 	.word	0x2000024e

0800bce8 <__sinit_lock_release>:
 800bce8:	4801      	ldr	r0, [pc, #4]	; (800bcf0 <__sinit_lock_release+0x8>)
 800bcea:	f000 b8a7 	b.w	800be3c <__retarget_lock_release_recursive>
 800bcee:	bf00      	nop
 800bcf0:	2000024e 	.word	0x2000024e

0800bcf4 <__sinit>:
 800bcf4:	b510      	push	{r4, lr}
 800bcf6:	4604      	mov	r4, r0
 800bcf8:	f7ff fff0 	bl	800bcdc <__sinit_lock_acquire>
 800bcfc:	69a3      	ldr	r3, [r4, #24]
 800bcfe:	b11b      	cbz	r3, 800bd08 <__sinit+0x14>
 800bd00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd04:	f7ff bff0 	b.w	800bce8 <__sinit_lock_release>
 800bd08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bd0c:	6523      	str	r3, [r4, #80]	; 0x50
 800bd0e:	4b13      	ldr	r3, [pc, #76]	; (800bd5c <__sinit+0x68>)
 800bd10:	4a13      	ldr	r2, [pc, #76]	; (800bd60 <__sinit+0x6c>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd16:	42a3      	cmp	r3, r4
 800bd18:	bf04      	itt	eq
 800bd1a:	2301      	moveq	r3, #1
 800bd1c:	61a3      	streq	r3, [r4, #24]
 800bd1e:	4620      	mov	r0, r4
 800bd20:	f000 f820 	bl	800bd64 <__sfp>
 800bd24:	6060      	str	r0, [r4, #4]
 800bd26:	4620      	mov	r0, r4
 800bd28:	f000 f81c 	bl	800bd64 <__sfp>
 800bd2c:	60a0      	str	r0, [r4, #8]
 800bd2e:	4620      	mov	r0, r4
 800bd30:	f000 f818 	bl	800bd64 <__sfp>
 800bd34:	2200      	movs	r2, #0
 800bd36:	60e0      	str	r0, [r4, #12]
 800bd38:	2104      	movs	r1, #4
 800bd3a:	6860      	ldr	r0, [r4, #4]
 800bd3c:	f7ff ff82 	bl	800bc44 <std>
 800bd40:	68a0      	ldr	r0, [r4, #8]
 800bd42:	2201      	movs	r2, #1
 800bd44:	2109      	movs	r1, #9
 800bd46:	f7ff ff7d 	bl	800bc44 <std>
 800bd4a:	68e0      	ldr	r0, [r4, #12]
 800bd4c:	2202      	movs	r2, #2
 800bd4e:	2112      	movs	r1, #18
 800bd50:	f7ff ff78 	bl	800bc44 <std>
 800bd54:	2301      	movs	r3, #1
 800bd56:	61a3      	str	r3, [r4, #24]
 800bd58:	e7d2      	b.n	800bd00 <__sinit+0xc>
 800bd5a:	bf00      	nop
 800bd5c:	0800cef4 	.word	0x0800cef4
 800bd60:	0800bc8d 	.word	0x0800bc8d

0800bd64 <__sfp>:
 800bd64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd66:	4607      	mov	r7, r0
 800bd68:	f7ff ffac 	bl	800bcc4 <__sfp_lock_acquire>
 800bd6c:	4b1e      	ldr	r3, [pc, #120]	; (800bde8 <__sfp+0x84>)
 800bd6e:	681e      	ldr	r6, [r3, #0]
 800bd70:	69b3      	ldr	r3, [r6, #24]
 800bd72:	b913      	cbnz	r3, 800bd7a <__sfp+0x16>
 800bd74:	4630      	mov	r0, r6
 800bd76:	f7ff ffbd 	bl	800bcf4 <__sinit>
 800bd7a:	3648      	adds	r6, #72	; 0x48
 800bd7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd80:	3b01      	subs	r3, #1
 800bd82:	d503      	bpl.n	800bd8c <__sfp+0x28>
 800bd84:	6833      	ldr	r3, [r6, #0]
 800bd86:	b30b      	cbz	r3, 800bdcc <__sfp+0x68>
 800bd88:	6836      	ldr	r6, [r6, #0]
 800bd8a:	e7f7      	b.n	800bd7c <__sfp+0x18>
 800bd8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd90:	b9d5      	cbnz	r5, 800bdc8 <__sfp+0x64>
 800bd92:	4b16      	ldr	r3, [pc, #88]	; (800bdec <__sfp+0x88>)
 800bd94:	60e3      	str	r3, [r4, #12]
 800bd96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd9a:	6665      	str	r5, [r4, #100]	; 0x64
 800bd9c:	f000 f84c 	bl	800be38 <__retarget_lock_init_recursive>
 800bda0:	f7ff ff96 	bl	800bcd0 <__sfp_lock_release>
 800bda4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bda8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bdac:	6025      	str	r5, [r4, #0]
 800bdae:	61a5      	str	r5, [r4, #24]
 800bdb0:	2208      	movs	r2, #8
 800bdb2:	4629      	mov	r1, r5
 800bdb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bdb8:	f7fe fb50 	bl	800a45c <memset>
 800bdbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bdc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdc8:	3468      	adds	r4, #104	; 0x68
 800bdca:	e7d9      	b.n	800bd80 <__sfp+0x1c>
 800bdcc:	2104      	movs	r1, #4
 800bdce:	4638      	mov	r0, r7
 800bdd0:	f7ff ff62 	bl	800bc98 <__sfmoreglue>
 800bdd4:	4604      	mov	r4, r0
 800bdd6:	6030      	str	r0, [r6, #0]
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	d1d5      	bne.n	800bd88 <__sfp+0x24>
 800bddc:	f7ff ff78 	bl	800bcd0 <__sfp_lock_release>
 800bde0:	230c      	movs	r3, #12
 800bde2:	603b      	str	r3, [r7, #0]
 800bde4:	e7ee      	b.n	800bdc4 <__sfp+0x60>
 800bde6:	bf00      	nop
 800bde8:	0800cef4 	.word	0x0800cef4
 800bdec:	ffff0001 	.word	0xffff0001

0800bdf0 <_fwalk_reent>:
 800bdf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdf4:	4606      	mov	r6, r0
 800bdf6:	4688      	mov	r8, r1
 800bdf8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bdfc:	2700      	movs	r7, #0
 800bdfe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be02:	f1b9 0901 	subs.w	r9, r9, #1
 800be06:	d505      	bpl.n	800be14 <_fwalk_reent+0x24>
 800be08:	6824      	ldr	r4, [r4, #0]
 800be0a:	2c00      	cmp	r4, #0
 800be0c:	d1f7      	bne.n	800bdfe <_fwalk_reent+0xe>
 800be0e:	4638      	mov	r0, r7
 800be10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be14:	89ab      	ldrh	r3, [r5, #12]
 800be16:	2b01      	cmp	r3, #1
 800be18:	d907      	bls.n	800be2a <_fwalk_reent+0x3a>
 800be1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be1e:	3301      	adds	r3, #1
 800be20:	d003      	beq.n	800be2a <_fwalk_reent+0x3a>
 800be22:	4629      	mov	r1, r5
 800be24:	4630      	mov	r0, r6
 800be26:	47c0      	blx	r8
 800be28:	4307      	orrs	r7, r0
 800be2a:	3568      	adds	r5, #104	; 0x68
 800be2c:	e7e9      	b.n	800be02 <_fwalk_reent+0x12>
	...

0800be30 <_localeconv_r>:
 800be30:	4800      	ldr	r0, [pc, #0]	; (800be34 <_localeconv_r+0x4>)
 800be32:	4770      	bx	lr
 800be34:	20000184 	.word	0x20000184

0800be38 <__retarget_lock_init_recursive>:
 800be38:	4770      	bx	lr

0800be3a <__retarget_lock_acquire_recursive>:
 800be3a:	4770      	bx	lr

0800be3c <__retarget_lock_release_recursive>:
 800be3c:	4770      	bx	lr

0800be3e <memcpy>:
 800be3e:	440a      	add	r2, r1
 800be40:	4291      	cmp	r1, r2
 800be42:	f100 33ff 	add.w	r3, r0, #4294967295
 800be46:	d100      	bne.n	800be4a <memcpy+0xc>
 800be48:	4770      	bx	lr
 800be4a:	b510      	push	{r4, lr}
 800be4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be50:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be54:	4291      	cmp	r1, r2
 800be56:	d1f9      	bne.n	800be4c <memcpy+0xe>
 800be58:	bd10      	pop	{r4, pc}
	...

0800be5c <__malloc_lock>:
 800be5c:	4801      	ldr	r0, [pc, #4]	; (800be64 <__malloc_lock+0x8>)
 800be5e:	f7ff bfec 	b.w	800be3a <__retarget_lock_acquire_recursive>
 800be62:	bf00      	nop
 800be64:	2000024c 	.word	0x2000024c

0800be68 <__malloc_unlock>:
 800be68:	4801      	ldr	r0, [pc, #4]	; (800be70 <__malloc_unlock+0x8>)
 800be6a:	f7ff bfe7 	b.w	800be3c <__retarget_lock_release_recursive>
 800be6e:	bf00      	nop
 800be70:	2000024c 	.word	0x2000024c

0800be74 <_Balloc>:
 800be74:	b570      	push	{r4, r5, r6, lr}
 800be76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be78:	4604      	mov	r4, r0
 800be7a:	460d      	mov	r5, r1
 800be7c:	b976      	cbnz	r6, 800be9c <_Balloc+0x28>
 800be7e:	2010      	movs	r0, #16
 800be80:	f7fe fadc 	bl	800a43c <malloc>
 800be84:	4602      	mov	r2, r0
 800be86:	6260      	str	r0, [r4, #36]	; 0x24
 800be88:	b920      	cbnz	r0, 800be94 <_Balloc+0x20>
 800be8a:	4b18      	ldr	r3, [pc, #96]	; (800beec <_Balloc+0x78>)
 800be8c:	4818      	ldr	r0, [pc, #96]	; (800bef0 <_Balloc+0x7c>)
 800be8e:	2166      	movs	r1, #102	; 0x66
 800be90:	f000 fdfa 	bl	800ca88 <__assert_func>
 800be94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be98:	6006      	str	r6, [r0, #0]
 800be9a:	60c6      	str	r6, [r0, #12]
 800be9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800be9e:	68f3      	ldr	r3, [r6, #12]
 800bea0:	b183      	cbz	r3, 800bec4 <_Balloc+0x50>
 800bea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bea4:	68db      	ldr	r3, [r3, #12]
 800bea6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800beaa:	b9b8      	cbnz	r0, 800bedc <_Balloc+0x68>
 800beac:	2101      	movs	r1, #1
 800beae:	fa01 f605 	lsl.w	r6, r1, r5
 800beb2:	1d72      	adds	r2, r6, #5
 800beb4:	0092      	lsls	r2, r2, #2
 800beb6:	4620      	mov	r0, r4
 800beb8:	f000 fb60 	bl	800c57c <_calloc_r>
 800bebc:	b160      	cbz	r0, 800bed8 <_Balloc+0x64>
 800bebe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bec2:	e00e      	b.n	800bee2 <_Balloc+0x6e>
 800bec4:	2221      	movs	r2, #33	; 0x21
 800bec6:	2104      	movs	r1, #4
 800bec8:	4620      	mov	r0, r4
 800beca:	f000 fb57 	bl	800c57c <_calloc_r>
 800bece:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bed0:	60f0      	str	r0, [r6, #12]
 800bed2:	68db      	ldr	r3, [r3, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d1e4      	bne.n	800bea2 <_Balloc+0x2e>
 800bed8:	2000      	movs	r0, #0
 800beda:	bd70      	pop	{r4, r5, r6, pc}
 800bedc:	6802      	ldr	r2, [r0, #0]
 800bede:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bee2:	2300      	movs	r3, #0
 800bee4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bee8:	e7f7      	b.n	800beda <_Balloc+0x66>
 800beea:	bf00      	nop
 800beec:	0800cf39 	.word	0x0800cf39
 800bef0:	0800d01c 	.word	0x0800d01c

0800bef4 <_Bfree>:
 800bef4:	b570      	push	{r4, r5, r6, lr}
 800bef6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bef8:	4605      	mov	r5, r0
 800befa:	460c      	mov	r4, r1
 800befc:	b976      	cbnz	r6, 800bf1c <_Bfree+0x28>
 800befe:	2010      	movs	r0, #16
 800bf00:	f7fe fa9c 	bl	800a43c <malloc>
 800bf04:	4602      	mov	r2, r0
 800bf06:	6268      	str	r0, [r5, #36]	; 0x24
 800bf08:	b920      	cbnz	r0, 800bf14 <_Bfree+0x20>
 800bf0a:	4b09      	ldr	r3, [pc, #36]	; (800bf30 <_Bfree+0x3c>)
 800bf0c:	4809      	ldr	r0, [pc, #36]	; (800bf34 <_Bfree+0x40>)
 800bf0e:	218a      	movs	r1, #138	; 0x8a
 800bf10:	f000 fdba 	bl	800ca88 <__assert_func>
 800bf14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf18:	6006      	str	r6, [r0, #0]
 800bf1a:	60c6      	str	r6, [r0, #12]
 800bf1c:	b13c      	cbz	r4, 800bf2e <_Bfree+0x3a>
 800bf1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bf20:	6862      	ldr	r2, [r4, #4]
 800bf22:	68db      	ldr	r3, [r3, #12]
 800bf24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf28:	6021      	str	r1, [r4, #0]
 800bf2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf2e:	bd70      	pop	{r4, r5, r6, pc}
 800bf30:	0800cf39 	.word	0x0800cf39
 800bf34:	0800d01c 	.word	0x0800d01c

0800bf38 <__multadd>:
 800bf38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf3c:	690d      	ldr	r5, [r1, #16]
 800bf3e:	4607      	mov	r7, r0
 800bf40:	460c      	mov	r4, r1
 800bf42:	461e      	mov	r6, r3
 800bf44:	f101 0c14 	add.w	ip, r1, #20
 800bf48:	2000      	movs	r0, #0
 800bf4a:	f8dc 3000 	ldr.w	r3, [ip]
 800bf4e:	b299      	uxth	r1, r3
 800bf50:	fb02 6101 	mla	r1, r2, r1, r6
 800bf54:	0c1e      	lsrs	r6, r3, #16
 800bf56:	0c0b      	lsrs	r3, r1, #16
 800bf58:	fb02 3306 	mla	r3, r2, r6, r3
 800bf5c:	b289      	uxth	r1, r1
 800bf5e:	3001      	adds	r0, #1
 800bf60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bf64:	4285      	cmp	r5, r0
 800bf66:	f84c 1b04 	str.w	r1, [ip], #4
 800bf6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bf6e:	dcec      	bgt.n	800bf4a <__multadd+0x12>
 800bf70:	b30e      	cbz	r6, 800bfb6 <__multadd+0x7e>
 800bf72:	68a3      	ldr	r3, [r4, #8]
 800bf74:	42ab      	cmp	r3, r5
 800bf76:	dc19      	bgt.n	800bfac <__multadd+0x74>
 800bf78:	6861      	ldr	r1, [r4, #4]
 800bf7a:	4638      	mov	r0, r7
 800bf7c:	3101      	adds	r1, #1
 800bf7e:	f7ff ff79 	bl	800be74 <_Balloc>
 800bf82:	4680      	mov	r8, r0
 800bf84:	b928      	cbnz	r0, 800bf92 <__multadd+0x5a>
 800bf86:	4602      	mov	r2, r0
 800bf88:	4b0c      	ldr	r3, [pc, #48]	; (800bfbc <__multadd+0x84>)
 800bf8a:	480d      	ldr	r0, [pc, #52]	; (800bfc0 <__multadd+0x88>)
 800bf8c:	21b5      	movs	r1, #181	; 0xb5
 800bf8e:	f000 fd7b 	bl	800ca88 <__assert_func>
 800bf92:	6922      	ldr	r2, [r4, #16]
 800bf94:	3202      	adds	r2, #2
 800bf96:	f104 010c 	add.w	r1, r4, #12
 800bf9a:	0092      	lsls	r2, r2, #2
 800bf9c:	300c      	adds	r0, #12
 800bf9e:	f7ff ff4e 	bl	800be3e <memcpy>
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	4638      	mov	r0, r7
 800bfa6:	f7ff ffa5 	bl	800bef4 <_Bfree>
 800bfaa:	4644      	mov	r4, r8
 800bfac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bfb0:	3501      	adds	r5, #1
 800bfb2:	615e      	str	r6, [r3, #20]
 800bfb4:	6125      	str	r5, [r4, #16]
 800bfb6:	4620      	mov	r0, r4
 800bfb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfbc:	0800cfab 	.word	0x0800cfab
 800bfc0:	0800d01c 	.word	0x0800d01c

0800bfc4 <__hi0bits>:
 800bfc4:	0c03      	lsrs	r3, r0, #16
 800bfc6:	041b      	lsls	r3, r3, #16
 800bfc8:	b9d3      	cbnz	r3, 800c000 <__hi0bits+0x3c>
 800bfca:	0400      	lsls	r0, r0, #16
 800bfcc:	2310      	movs	r3, #16
 800bfce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bfd2:	bf04      	itt	eq
 800bfd4:	0200      	lsleq	r0, r0, #8
 800bfd6:	3308      	addeq	r3, #8
 800bfd8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bfdc:	bf04      	itt	eq
 800bfde:	0100      	lsleq	r0, r0, #4
 800bfe0:	3304      	addeq	r3, #4
 800bfe2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bfe6:	bf04      	itt	eq
 800bfe8:	0080      	lsleq	r0, r0, #2
 800bfea:	3302      	addeq	r3, #2
 800bfec:	2800      	cmp	r0, #0
 800bfee:	db05      	blt.n	800bffc <__hi0bits+0x38>
 800bff0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bff4:	f103 0301 	add.w	r3, r3, #1
 800bff8:	bf08      	it	eq
 800bffa:	2320      	moveq	r3, #32
 800bffc:	4618      	mov	r0, r3
 800bffe:	4770      	bx	lr
 800c000:	2300      	movs	r3, #0
 800c002:	e7e4      	b.n	800bfce <__hi0bits+0xa>

0800c004 <__lo0bits>:
 800c004:	6803      	ldr	r3, [r0, #0]
 800c006:	f013 0207 	ands.w	r2, r3, #7
 800c00a:	4601      	mov	r1, r0
 800c00c:	d00b      	beq.n	800c026 <__lo0bits+0x22>
 800c00e:	07da      	lsls	r2, r3, #31
 800c010:	d423      	bmi.n	800c05a <__lo0bits+0x56>
 800c012:	0798      	lsls	r0, r3, #30
 800c014:	bf49      	itett	mi
 800c016:	085b      	lsrmi	r3, r3, #1
 800c018:	089b      	lsrpl	r3, r3, #2
 800c01a:	2001      	movmi	r0, #1
 800c01c:	600b      	strmi	r3, [r1, #0]
 800c01e:	bf5c      	itt	pl
 800c020:	600b      	strpl	r3, [r1, #0]
 800c022:	2002      	movpl	r0, #2
 800c024:	4770      	bx	lr
 800c026:	b298      	uxth	r0, r3
 800c028:	b9a8      	cbnz	r0, 800c056 <__lo0bits+0x52>
 800c02a:	0c1b      	lsrs	r3, r3, #16
 800c02c:	2010      	movs	r0, #16
 800c02e:	b2da      	uxtb	r2, r3
 800c030:	b90a      	cbnz	r2, 800c036 <__lo0bits+0x32>
 800c032:	3008      	adds	r0, #8
 800c034:	0a1b      	lsrs	r3, r3, #8
 800c036:	071a      	lsls	r2, r3, #28
 800c038:	bf04      	itt	eq
 800c03a:	091b      	lsreq	r3, r3, #4
 800c03c:	3004      	addeq	r0, #4
 800c03e:	079a      	lsls	r2, r3, #30
 800c040:	bf04      	itt	eq
 800c042:	089b      	lsreq	r3, r3, #2
 800c044:	3002      	addeq	r0, #2
 800c046:	07da      	lsls	r2, r3, #31
 800c048:	d403      	bmi.n	800c052 <__lo0bits+0x4e>
 800c04a:	085b      	lsrs	r3, r3, #1
 800c04c:	f100 0001 	add.w	r0, r0, #1
 800c050:	d005      	beq.n	800c05e <__lo0bits+0x5a>
 800c052:	600b      	str	r3, [r1, #0]
 800c054:	4770      	bx	lr
 800c056:	4610      	mov	r0, r2
 800c058:	e7e9      	b.n	800c02e <__lo0bits+0x2a>
 800c05a:	2000      	movs	r0, #0
 800c05c:	4770      	bx	lr
 800c05e:	2020      	movs	r0, #32
 800c060:	4770      	bx	lr
	...

0800c064 <__i2b>:
 800c064:	b510      	push	{r4, lr}
 800c066:	460c      	mov	r4, r1
 800c068:	2101      	movs	r1, #1
 800c06a:	f7ff ff03 	bl	800be74 <_Balloc>
 800c06e:	4602      	mov	r2, r0
 800c070:	b928      	cbnz	r0, 800c07e <__i2b+0x1a>
 800c072:	4b05      	ldr	r3, [pc, #20]	; (800c088 <__i2b+0x24>)
 800c074:	4805      	ldr	r0, [pc, #20]	; (800c08c <__i2b+0x28>)
 800c076:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c07a:	f000 fd05 	bl	800ca88 <__assert_func>
 800c07e:	2301      	movs	r3, #1
 800c080:	6144      	str	r4, [r0, #20]
 800c082:	6103      	str	r3, [r0, #16]
 800c084:	bd10      	pop	{r4, pc}
 800c086:	bf00      	nop
 800c088:	0800cfab 	.word	0x0800cfab
 800c08c:	0800d01c 	.word	0x0800d01c

0800c090 <__multiply>:
 800c090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c094:	4691      	mov	r9, r2
 800c096:	690a      	ldr	r2, [r1, #16]
 800c098:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c09c:	429a      	cmp	r2, r3
 800c09e:	bfb8      	it	lt
 800c0a0:	460b      	movlt	r3, r1
 800c0a2:	460c      	mov	r4, r1
 800c0a4:	bfbc      	itt	lt
 800c0a6:	464c      	movlt	r4, r9
 800c0a8:	4699      	movlt	r9, r3
 800c0aa:	6927      	ldr	r7, [r4, #16]
 800c0ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0b0:	68a3      	ldr	r3, [r4, #8]
 800c0b2:	6861      	ldr	r1, [r4, #4]
 800c0b4:	eb07 060a 	add.w	r6, r7, sl
 800c0b8:	42b3      	cmp	r3, r6
 800c0ba:	b085      	sub	sp, #20
 800c0bc:	bfb8      	it	lt
 800c0be:	3101      	addlt	r1, #1
 800c0c0:	f7ff fed8 	bl	800be74 <_Balloc>
 800c0c4:	b930      	cbnz	r0, 800c0d4 <__multiply+0x44>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	4b44      	ldr	r3, [pc, #272]	; (800c1dc <__multiply+0x14c>)
 800c0ca:	4845      	ldr	r0, [pc, #276]	; (800c1e0 <__multiply+0x150>)
 800c0cc:	f240 115d 	movw	r1, #349	; 0x15d
 800c0d0:	f000 fcda 	bl	800ca88 <__assert_func>
 800c0d4:	f100 0514 	add.w	r5, r0, #20
 800c0d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c0dc:	462b      	mov	r3, r5
 800c0de:	2200      	movs	r2, #0
 800c0e0:	4543      	cmp	r3, r8
 800c0e2:	d321      	bcc.n	800c128 <__multiply+0x98>
 800c0e4:	f104 0314 	add.w	r3, r4, #20
 800c0e8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c0ec:	f109 0314 	add.w	r3, r9, #20
 800c0f0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c0f4:	9202      	str	r2, [sp, #8]
 800c0f6:	1b3a      	subs	r2, r7, r4
 800c0f8:	3a15      	subs	r2, #21
 800c0fa:	f022 0203 	bic.w	r2, r2, #3
 800c0fe:	3204      	adds	r2, #4
 800c100:	f104 0115 	add.w	r1, r4, #21
 800c104:	428f      	cmp	r7, r1
 800c106:	bf38      	it	cc
 800c108:	2204      	movcc	r2, #4
 800c10a:	9201      	str	r2, [sp, #4]
 800c10c:	9a02      	ldr	r2, [sp, #8]
 800c10e:	9303      	str	r3, [sp, #12]
 800c110:	429a      	cmp	r2, r3
 800c112:	d80c      	bhi.n	800c12e <__multiply+0x9e>
 800c114:	2e00      	cmp	r6, #0
 800c116:	dd03      	ble.n	800c120 <__multiply+0x90>
 800c118:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d05a      	beq.n	800c1d6 <__multiply+0x146>
 800c120:	6106      	str	r6, [r0, #16]
 800c122:	b005      	add	sp, #20
 800c124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c128:	f843 2b04 	str.w	r2, [r3], #4
 800c12c:	e7d8      	b.n	800c0e0 <__multiply+0x50>
 800c12e:	f8b3 a000 	ldrh.w	sl, [r3]
 800c132:	f1ba 0f00 	cmp.w	sl, #0
 800c136:	d024      	beq.n	800c182 <__multiply+0xf2>
 800c138:	f104 0e14 	add.w	lr, r4, #20
 800c13c:	46a9      	mov	r9, r5
 800c13e:	f04f 0c00 	mov.w	ip, #0
 800c142:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c146:	f8d9 1000 	ldr.w	r1, [r9]
 800c14a:	fa1f fb82 	uxth.w	fp, r2
 800c14e:	b289      	uxth	r1, r1
 800c150:	fb0a 110b 	mla	r1, sl, fp, r1
 800c154:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c158:	f8d9 2000 	ldr.w	r2, [r9]
 800c15c:	4461      	add	r1, ip
 800c15e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c162:	fb0a c20b 	mla	r2, sl, fp, ip
 800c166:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c16a:	b289      	uxth	r1, r1
 800c16c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c170:	4577      	cmp	r7, lr
 800c172:	f849 1b04 	str.w	r1, [r9], #4
 800c176:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c17a:	d8e2      	bhi.n	800c142 <__multiply+0xb2>
 800c17c:	9a01      	ldr	r2, [sp, #4]
 800c17e:	f845 c002 	str.w	ip, [r5, r2]
 800c182:	9a03      	ldr	r2, [sp, #12]
 800c184:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c188:	3304      	adds	r3, #4
 800c18a:	f1b9 0f00 	cmp.w	r9, #0
 800c18e:	d020      	beq.n	800c1d2 <__multiply+0x142>
 800c190:	6829      	ldr	r1, [r5, #0]
 800c192:	f104 0c14 	add.w	ip, r4, #20
 800c196:	46ae      	mov	lr, r5
 800c198:	f04f 0a00 	mov.w	sl, #0
 800c19c:	f8bc b000 	ldrh.w	fp, [ip]
 800c1a0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c1a4:	fb09 220b 	mla	r2, r9, fp, r2
 800c1a8:	4492      	add	sl, r2
 800c1aa:	b289      	uxth	r1, r1
 800c1ac:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c1b0:	f84e 1b04 	str.w	r1, [lr], #4
 800c1b4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c1b8:	f8be 1000 	ldrh.w	r1, [lr]
 800c1bc:	0c12      	lsrs	r2, r2, #16
 800c1be:	fb09 1102 	mla	r1, r9, r2, r1
 800c1c2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c1c6:	4567      	cmp	r7, ip
 800c1c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c1cc:	d8e6      	bhi.n	800c19c <__multiply+0x10c>
 800c1ce:	9a01      	ldr	r2, [sp, #4]
 800c1d0:	50a9      	str	r1, [r5, r2]
 800c1d2:	3504      	adds	r5, #4
 800c1d4:	e79a      	b.n	800c10c <__multiply+0x7c>
 800c1d6:	3e01      	subs	r6, #1
 800c1d8:	e79c      	b.n	800c114 <__multiply+0x84>
 800c1da:	bf00      	nop
 800c1dc:	0800cfab 	.word	0x0800cfab
 800c1e0:	0800d01c 	.word	0x0800d01c

0800c1e4 <__pow5mult>:
 800c1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1e8:	4615      	mov	r5, r2
 800c1ea:	f012 0203 	ands.w	r2, r2, #3
 800c1ee:	4606      	mov	r6, r0
 800c1f0:	460f      	mov	r7, r1
 800c1f2:	d007      	beq.n	800c204 <__pow5mult+0x20>
 800c1f4:	4c25      	ldr	r4, [pc, #148]	; (800c28c <__pow5mult+0xa8>)
 800c1f6:	3a01      	subs	r2, #1
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1fe:	f7ff fe9b 	bl	800bf38 <__multadd>
 800c202:	4607      	mov	r7, r0
 800c204:	10ad      	asrs	r5, r5, #2
 800c206:	d03d      	beq.n	800c284 <__pow5mult+0xa0>
 800c208:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c20a:	b97c      	cbnz	r4, 800c22c <__pow5mult+0x48>
 800c20c:	2010      	movs	r0, #16
 800c20e:	f7fe f915 	bl	800a43c <malloc>
 800c212:	4602      	mov	r2, r0
 800c214:	6270      	str	r0, [r6, #36]	; 0x24
 800c216:	b928      	cbnz	r0, 800c224 <__pow5mult+0x40>
 800c218:	4b1d      	ldr	r3, [pc, #116]	; (800c290 <__pow5mult+0xac>)
 800c21a:	481e      	ldr	r0, [pc, #120]	; (800c294 <__pow5mult+0xb0>)
 800c21c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c220:	f000 fc32 	bl	800ca88 <__assert_func>
 800c224:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c228:	6004      	str	r4, [r0, #0]
 800c22a:	60c4      	str	r4, [r0, #12]
 800c22c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c230:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c234:	b94c      	cbnz	r4, 800c24a <__pow5mult+0x66>
 800c236:	f240 2171 	movw	r1, #625	; 0x271
 800c23a:	4630      	mov	r0, r6
 800c23c:	f7ff ff12 	bl	800c064 <__i2b>
 800c240:	2300      	movs	r3, #0
 800c242:	f8c8 0008 	str.w	r0, [r8, #8]
 800c246:	4604      	mov	r4, r0
 800c248:	6003      	str	r3, [r0, #0]
 800c24a:	f04f 0900 	mov.w	r9, #0
 800c24e:	07eb      	lsls	r3, r5, #31
 800c250:	d50a      	bpl.n	800c268 <__pow5mult+0x84>
 800c252:	4639      	mov	r1, r7
 800c254:	4622      	mov	r2, r4
 800c256:	4630      	mov	r0, r6
 800c258:	f7ff ff1a 	bl	800c090 <__multiply>
 800c25c:	4639      	mov	r1, r7
 800c25e:	4680      	mov	r8, r0
 800c260:	4630      	mov	r0, r6
 800c262:	f7ff fe47 	bl	800bef4 <_Bfree>
 800c266:	4647      	mov	r7, r8
 800c268:	106d      	asrs	r5, r5, #1
 800c26a:	d00b      	beq.n	800c284 <__pow5mult+0xa0>
 800c26c:	6820      	ldr	r0, [r4, #0]
 800c26e:	b938      	cbnz	r0, 800c280 <__pow5mult+0x9c>
 800c270:	4622      	mov	r2, r4
 800c272:	4621      	mov	r1, r4
 800c274:	4630      	mov	r0, r6
 800c276:	f7ff ff0b 	bl	800c090 <__multiply>
 800c27a:	6020      	str	r0, [r4, #0]
 800c27c:	f8c0 9000 	str.w	r9, [r0]
 800c280:	4604      	mov	r4, r0
 800c282:	e7e4      	b.n	800c24e <__pow5mult+0x6a>
 800c284:	4638      	mov	r0, r7
 800c286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c28a:	bf00      	nop
 800c28c:	0800d168 	.word	0x0800d168
 800c290:	0800cf39 	.word	0x0800cf39
 800c294:	0800d01c 	.word	0x0800d01c

0800c298 <__lshift>:
 800c298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c29c:	460c      	mov	r4, r1
 800c29e:	6849      	ldr	r1, [r1, #4]
 800c2a0:	6923      	ldr	r3, [r4, #16]
 800c2a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c2a6:	68a3      	ldr	r3, [r4, #8]
 800c2a8:	4607      	mov	r7, r0
 800c2aa:	4691      	mov	r9, r2
 800c2ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2b0:	f108 0601 	add.w	r6, r8, #1
 800c2b4:	42b3      	cmp	r3, r6
 800c2b6:	db0b      	blt.n	800c2d0 <__lshift+0x38>
 800c2b8:	4638      	mov	r0, r7
 800c2ba:	f7ff fddb 	bl	800be74 <_Balloc>
 800c2be:	4605      	mov	r5, r0
 800c2c0:	b948      	cbnz	r0, 800c2d6 <__lshift+0x3e>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	4b2a      	ldr	r3, [pc, #168]	; (800c370 <__lshift+0xd8>)
 800c2c6:	482b      	ldr	r0, [pc, #172]	; (800c374 <__lshift+0xdc>)
 800c2c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c2cc:	f000 fbdc 	bl	800ca88 <__assert_func>
 800c2d0:	3101      	adds	r1, #1
 800c2d2:	005b      	lsls	r3, r3, #1
 800c2d4:	e7ee      	b.n	800c2b4 <__lshift+0x1c>
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	f100 0114 	add.w	r1, r0, #20
 800c2dc:	f100 0210 	add.w	r2, r0, #16
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	4553      	cmp	r3, sl
 800c2e4:	db37      	blt.n	800c356 <__lshift+0xbe>
 800c2e6:	6920      	ldr	r0, [r4, #16]
 800c2e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2ec:	f104 0314 	add.w	r3, r4, #20
 800c2f0:	f019 091f 	ands.w	r9, r9, #31
 800c2f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2f8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c2fc:	d02f      	beq.n	800c35e <__lshift+0xc6>
 800c2fe:	f1c9 0e20 	rsb	lr, r9, #32
 800c302:	468a      	mov	sl, r1
 800c304:	f04f 0c00 	mov.w	ip, #0
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	fa02 f209 	lsl.w	r2, r2, r9
 800c30e:	ea42 020c 	orr.w	r2, r2, ip
 800c312:	f84a 2b04 	str.w	r2, [sl], #4
 800c316:	f853 2b04 	ldr.w	r2, [r3], #4
 800c31a:	4298      	cmp	r0, r3
 800c31c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c320:	d8f2      	bhi.n	800c308 <__lshift+0x70>
 800c322:	1b03      	subs	r3, r0, r4
 800c324:	3b15      	subs	r3, #21
 800c326:	f023 0303 	bic.w	r3, r3, #3
 800c32a:	3304      	adds	r3, #4
 800c32c:	f104 0215 	add.w	r2, r4, #21
 800c330:	4290      	cmp	r0, r2
 800c332:	bf38      	it	cc
 800c334:	2304      	movcc	r3, #4
 800c336:	f841 c003 	str.w	ip, [r1, r3]
 800c33a:	f1bc 0f00 	cmp.w	ip, #0
 800c33e:	d001      	beq.n	800c344 <__lshift+0xac>
 800c340:	f108 0602 	add.w	r6, r8, #2
 800c344:	3e01      	subs	r6, #1
 800c346:	4638      	mov	r0, r7
 800c348:	612e      	str	r6, [r5, #16]
 800c34a:	4621      	mov	r1, r4
 800c34c:	f7ff fdd2 	bl	800bef4 <_Bfree>
 800c350:	4628      	mov	r0, r5
 800c352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c356:	f842 0f04 	str.w	r0, [r2, #4]!
 800c35a:	3301      	adds	r3, #1
 800c35c:	e7c1      	b.n	800c2e2 <__lshift+0x4a>
 800c35e:	3904      	subs	r1, #4
 800c360:	f853 2b04 	ldr.w	r2, [r3], #4
 800c364:	f841 2f04 	str.w	r2, [r1, #4]!
 800c368:	4298      	cmp	r0, r3
 800c36a:	d8f9      	bhi.n	800c360 <__lshift+0xc8>
 800c36c:	e7ea      	b.n	800c344 <__lshift+0xac>
 800c36e:	bf00      	nop
 800c370:	0800cfab 	.word	0x0800cfab
 800c374:	0800d01c 	.word	0x0800d01c

0800c378 <__mcmp>:
 800c378:	b530      	push	{r4, r5, lr}
 800c37a:	6902      	ldr	r2, [r0, #16]
 800c37c:	690c      	ldr	r4, [r1, #16]
 800c37e:	1b12      	subs	r2, r2, r4
 800c380:	d10e      	bne.n	800c3a0 <__mcmp+0x28>
 800c382:	f100 0314 	add.w	r3, r0, #20
 800c386:	3114      	adds	r1, #20
 800c388:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c38c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c390:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c394:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c398:	42a5      	cmp	r5, r4
 800c39a:	d003      	beq.n	800c3a4 <__mcmp+0x2c>
 800c39c:	d305      	bcc.n	800c3aa <__mcmp+0x32>
 800c39e:	2201      	movs	r2, #1
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	bd30      	pop	{r4, r5, pc}
 800c3a4:	4283      	cmp	r3, r0
 800c3a6:	d3f3      	bcc.n	800c390 <__mcmp+0x18>
 800c3a8:	e7fa      	b.n	800c3a0 <__mcmp+0x28>
 800c3aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ae:	e7f7      	b.n	800c3a0 <__mcmp+0x28>

0800c3b0 <__mdiff>:
 800c3b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b4:	460c      	mov	r4, r1
 800c3b6:	4606      	mov	r6, r0
 800c3b8:	4611      	mov	r1, r2
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	4690      	mov	r8, r2
 800c3be:	f7ff ffdb 	bl	800c378 <__mcmp>
 800c3c2:	1e05      	subs	r5, r0, #0
 800c3c4:	d110      	bne.n	800c3e8 <__mdiff+0x38>
 800c3c6:	4629      	mov	r1, r5
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	f7ff fd53 	bl	800be74 <_Balloc>
 800c3ce:	b930      	cbnz	r0, 800c3de <__mdiff+0x2e>
 800c3d0:	4b3a      	ldr	r3, [pc, #232]	; (800c4bc <__mdiff+0x10c>)
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	f240 2132 	movw	r1, #562	; 0x232
 800c3d8:	4839      	ldr	r0, [pc, #228]	; (800c4c0 <__mdiff+0x110>)
 800c3da:	f000 fb55 	bl	800ca88 <__assert_func>
 800c3de:	2301      	movs	r3, #1
 800c3e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3e8:	bfa4      	itt	ge
 800c3ea:	4643      	movge	r3, r8
 800c3ec:	46a0      	movge	r8, r4
 800c3ee:	4630      	mov	r0, r6
 800c3f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c3f4:	bfa6      	itte	ge
 800c3f6:	461c      	movge	r4, r3
 800c3f8:	2500      	movge	r5, #0
 800c3fa:	2501      	movlt	r5, #1
 800c3fc:	f7ff fd3a 	bl	800be74 <_Balloc>
 800c400:	b920      	cbnz	r0, 800c40c <__mdiff+0x5c>
 800c402:	4b2e      	ldr	r3, [pc, #184]	; (800c4bc <__mdiff+0x10c>)
 800c404:	4602      	mov	r2, r0
 800c406:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c40a:	e7e5      	b.n	800c3d8 <__mdiff+0x28>
 800c40c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c410:	6926      	ldr	r6, [r4, #16]
 800c412:	60c5      	str	r5, [r0, #12]
 800c414:	f104 0914 	add.w	r9, r4, #20
 800c418:	f108 0514 	add.w	r5, r8, #20
 800c41c:	f100 0e14 	add.w	lr, r0, #20
 800c420:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c424:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c428:	f108 0210 	add.w	r2, r8, #16
 800c42c:	46f2      	mov	sl, lr
 800c42e:	2100      	movs	r1, #0
 800c430:	f859 3b04 	ldr.w	r3, [r9], #4
 800c434:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c438:	fa1f f883 	uxth.w	r8, r3
 800c43c:	fa11 f18b 	uxtah	r1, r1, fp
 800c440:	0c1b      	lsrs	r3, r3, #16
 800c442:	eba1 0808 	sub.w	r8, r1, r8
 800c446:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c44a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c44e:	fa1f f888 	uxth.w	r8, r8
 800c452:	1419      	asrs	r1, r3, #16
 800c454:	454e      	cmp	r6, r9
 800c456:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c45a:	f84a 3b04 	str.w	r3, [sl], #4
 800c45e:	d8e7      	bhi.n	800c430 <__mdiff+0x80>
 800c460:	1b33      	subs	r3, r6, r4
 800c462:	3b15      	subs	r3, #21
 800c464:	f023 0303 	bic.w	r3, r3, #3
 800c468:	3304      	adds	r3, #4
 800c46a:	3415      	adds	r4, #21
 800c46c:	42a6      	cmp	r6, r4
 800c46e:	bf38      	it	cc
 800c470:	2304      	movcc	r3, #4
 800c472:	441d      	add	r5, r3
 800c474:	4473      	add	r3, lr
 800c476:	469e      	mov	lr, r3
 800c478:	462e      	mov	r6, r5
 800c47a:	4566      	cmp	r6, ip
 800c47c:	d30e      	bcc.n	800c49c <__mdiff+0xec>
 800c47e:	f10c 0203 	add.w	r2, ip, #3
 800c482:	1b52      	subs	r2, r2, r5
 800c484:	f022 0203 	bic.w	r2, r2, #3
 800c488:	3d03      	subs	r5, #3
 800c48a:	45ac      	cmp	ip, r5
 800c48c:	bf38      	it	cc
 800c48e:	2200      	movcc	r2, #0
 800c490:	441a      	add	r2, r3
 800c492:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c496:	b17b      	cbz	r3, 800c4b8 <__mdiff+0x108>
 800c498:	6107      	str	r7, [r0, #16]
 800c49a:	e7a3      	b.n	800c3e4 <__mdiff+0x34>
 800c49c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c4a0:	fa11 f288 	uxtah	r2, r1, r8
 800c4a4:	1414      	asrs	r4, r2, #16
 800c4a6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c4aa:	b292      	uxth	r2, r2
 800c4ac:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c4b0:	f84e 2b04 	str.w	r2, [lr], #4
 800c4b4:	1421      	asrs	r1, r4, #16
 800c4b6:	e7e0      	b.n	800c47a <__mdiff+0xca>
 800c4b8:	3f01      	subs	r7, #1
 800c4ba:	e7ea      	b.n	800c492 <__mdiff+0xe2>
 800c4bc:	0800cfab 	.word	0x0800cfab
 800c4c0:	0800d01c 	.word	0x0800d01c

0800c4c4 <__d2b>:
 800c4c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4c8:	4689      	mov	r9, r1
 800c4ca:	2101      	movs	r1, #1
 800c4cc:	ec57 6b10 	vmov	r6, r7, d0
 800c4d0:	4690      	mov	r8, r2
 800c4d2:	f7ff fccf 	bl	800be74 <_Balloc>
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	b930      	cbnz	r0, 800c4e8 <__d2b+0x24>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	4b25      	ldr	r3, [pc, #148]	; (800c574 <__d2b+0xb0>)
 800c4de:	4826      	ldr	r0, [pc, #152]	; (800c578 <__d2b+0xb4>)
 800c4e0:	f240 310a 	movw	r1, #778	; 0x30a
 800c4e4:	f000 fad0 	bl	800ca88 <__assert_func>
 800c4e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c4ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c4f0:	bb35      	cbnz	r5, 800c540 <__d2b+0x7c>
 800c4f2:	2e00      	cmp	r6, #0
 800c4f4:	9301      	str	r3, [sp, #4]
 800c4f6:	d028      	beq.n	800c54a <__d2b+0x86>
 800c4f8:	4668      	mov	r0, sp
 800c4fa:	9600      	str	r6, [sp, #0]
 800c4fc:	f7ff fd82 	bl	800c004 <__lo0bits>
 800c500:	9900      	ldr	r1, [sp, #0]
 800c502:	b300      	cbz	r0, 800c546 <__d2b+0x82>
 800c504:	9a01      	ldr	r2, [sp, #4]
 800c506:	f1c0 0320 	rsb	r3, r0, #32
 800c50a:	fa02 f303 	lsl.w	r3, r2, r3
 800c50e:	430b      	orrs	r3, r1
 800c510:	40c2      	lsrs	r2, r0
 800c512:	6163      	str	r3, [r4, #20]
 800c514:	9201      	str	r2, [sp, #4]
 800c516:	9b01      	ldr	r3, [sp, #4]
 800c518:	61a3      	str	r3, [r4, #24]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	bf14      	ite	ne
 800c51e:	2202      	movne	r2, #2
 800c520:	2201      	moveq	r2, #1
 800c522:	6122      	str	r2, [r4, #16]
 800c524:	b1d5      	cbz	r5, 800c55c <__d2b+0x98>
 800c526:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c52a:	4405      	add	r5, r0
 800c52c:	f8c9 5000 	str.w	r5, [r9]
 800c530:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c534:	f8c8 0000 	str.w	r0, [r8]
 800c538:	4620      	mov	r0, r4
 800c53a:	b003      	add	sp, #12
 800c53c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c540:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c544:	e7d5      	b.n	800c4f2 <__d2b+0x2e>
 800c546:	6161      	str	r1, [r4, #20]
 800c548:	e7e5      	b.n	800c516 <__d2b+0x52>
 800c54a:	a801      	add	r0, sp, #4
 800c54c:	f7ff fd5a 	bl	800c004 <__lo0bits>
 800c550:	9b01      	ldr	r3, [sp, #4]
 800c552:	6163      	str	r3, [r4, #20]
 800c554:	2201      	movs	r2, #1
 800c556:	6122      	str	r2, [r4, #16]
 800c558:	3020      	adds	r0, #32
 800c55a:	e7e3      	b.n	800c524 <__d2b+0x60>
 800c55c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c560:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c564:	f8c9 0000 	str.w	r0, [r9]
 800c568:	6918      	ldr	r0, [r3, #16]
 800c56a:	f7ff fd2b 	bl	800bfc4 <__hi0bits>
 800c56e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c572:	e7df      	b.n	800c534 <__d2b+0x70>
 800c574:	0800cfab 	.word	0x0800cfab
 800c578:	0800d01c 	.word	0x0800d01c

0800c57c <_calloc_r>:
 800c57c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c57e:	fba1 2402 	umull	r2, r4, r1, r2
 800c582:	b94c      	cbnz	r4, 800c598 <_calloc_r+0x1c>
 800c584:	4611      	mov	r1, r2
 800c586:	9201      	str	r2, [sp, #4]
 800c588:	f7fd ffdc 	bl	800a544 <_malloc_r>
 800c58c:	9a01      	ldr	r2, [sp, #4]
 800c58e:	4605      	mov	r5, r0
 800c590:	b930      	cbnz	r0, 800c5a0 <_calloc_r+0x24>
 800c592:	4628      	mov	r0, r5
 800c594:	b003      	add	sp, #12
 800c596:	bd30      	pop	{r4, r5, pc}
 800c598:	220c      	movs	r2, #12
 800c59a:	6002      	str	r2, [r0, #0]
 800c59c:	2500      	movs	r5, #0
 800c59e:	e7f8      	b.n	800c592 <_calloc_r+0x16>
 800c5a0:	4621      	mov	r1, r4
 800c5a2:	f7fd ff5b 	bl	800a45c <memset>
 800c5a6:	e7f4      	b.n	800c592 <_calloc_r+0x16>

0800c5a8 <__sfputc_r>:
 800c5a8:	6893      	ldr	r3, [r2, #8]
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	b410      	push	{r4}
 800c5b0:	6093      	str	r3, [r2, #8]
 800c5b2:	da08      	bge.n	800c5c6 <__sfputc_r+0x1e>
 800c5b4:	6994      	ldr	r4, [r2, #24]
 800c5b6:	42a3      	cmp	r3, r4
 800c5b8:	db01      	blt.n	800c5be <__sfputc_r+0x16>
 800c5ba:	290a      	cmp	r1, #10
 800c5bc:	d103      	bne.n	800c5c6 <__sfputc_r+0x1e>
 800c5be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5c2:	f000 b98f 	b.w	800c8e4 <__swbuf_r>
 800c5c6:	6813      	ldr	r3, [r2, #0]
 800c5c8:	1c58      	adds	r0, r3, #1
 800c5ca:	6010      	str	r0, [r2, #0]
 800c5cc:	7019      	strb	r1, [r3, #0]
 800c5ce:	4608      	mov	r0, r1
 800c5d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5d4:	4770      	bx	lr

0800c5d6 <__sfputs_r>:
 800c5d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5d8:	4606      	mov	r6, r0
 800c5da:	460f      	mov	r7, r1
 800c5dc:	4614      	mov	r4, r2
 800c5de:	18d5      	adds	r5, r2, r3
 800c5e0:	42ac      	cmp	r4, r5
 800c5e2:	d101      	bne.n	800c5e8 <__sfputs_r+0x12>
 800c5e4:	2000      	movs	r0, #0
 800c5e6:	e007      	b.n	800c5f8 <__sfputs_r+0x22>
 800c5e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5ec:	463a      	mov	r2, r7
 800c5ee:	4630      	mov	r0, r6
 800c5f0:	f7ff ffda 	bl	800c5a8 <__sfputc_r>
 800c5f4:	1c43      	adds	r3, r0, #1
 800c5f6:	d1f3      	bne.n	800c5e0 <__sfputs_r+0xa>
 800c5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c5fc <_vfiprintf_r>:
 800c5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c600:	460d      	mov	r5, r1
 800c602:	b09d      	sub	sp, #116	; 0x74
 800c604:	4614      	mov	r4, r2
 800c606:	4698      	mov	r8, r3
 800c608:	4606      	mov	r6, r0
 800c60a:	b118      	cbz	r0, 800c614 <_vfiprintf_r+0x18>
 800c60c:	6983      	ldr	r3, [r0, #24]
 800c60e:	b90b      	cbnz	r3, 800c614 <_vfiprintf_r+0x18>
 800c610:	f7ff fb70 	bl	800bcf4 <__sinit>
 800c614:	4b89      	ldr	r3, [pc, #548]	; (800c83c <_vfiprintf_r+0x240>)
 800c616:	429d      	cmp	r5, r3
 800c618:	d11b      	bne.n	800c652 <_vfiprintf_r+0x56>
 800c61a:	6875      	ldr	r5, [r6, #4]
 800c61c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c61e:	07d9      	lsls	r1, r3, #31
 800c620:	d405      	bmi.n	800c62e <_vfiprintf_r+0x32>
 800c622:	89ab      	ldrh	r3, [r5, #12]
 800c624:	059a      	lsls	r2, r3, #22
 800c626:	d402      	bmi.n	800c62e <_vfiprintf_r+0x32>
 800c628:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c62a:	f7ff fc06 	bl	800be3a <__retarget_lock_acquire_recursive>
 800c62e:	89ab      	ldrh	r3, [r5, #12]
 800c630:	071b      	lsls	r3, r3, #28
 800c632:	d501      	bpl.n	800c638 <_vfiprintf_r+0x3c>
 800c634:	692b      	ldr	r3, [r5, #16]
 800c636:	b9eb      	cbnz	r3, 800c674 <_vfiprintf_r+0x78>
 800c638:	4629      	mov	r1, r5
 800c63a:	4630      	mov	r0, r6
 800c63c:	f000 f9b6 	bl	800c9ac <__swsetup_r>
 800c640:	b1c0      	cbz	r0, 800c674 <_vfiprintf_r+0x78>
 800c642:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c644:	07dc      	lsls	r4, r3, #31
 800c646:	d50e      	bpl.n	800c666 <_vfiprintf_r+0x6a>
 800c648:	f04f 30ff 	mov.w	r0, #4294967295
 800c64c:	b01d      	add	sp, #116	; 0x74
 800c64e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c652:	4b7b      	ldr	r3, [pc, #492]	; (800c840 <_vfiprintf_r+0x244>)
 800c654:	429d      	cmp	r5, r3
 800c656:	d101      	bne.n	800c65c <_vfiprintf_r+0x60>
 800c658:	68b5      	ldr	r5, [r6, #8]
 800c65a:	e7df      	b.n	800c61c <_vfiprintf_r+0x20>
 800c65c:	4b79      	ldr	r3, [pc, #484]	; (800c844 <_vfiprintf_r+0x248>)
 800c65e:	429d      	cmp	r5, r3
 800c660:	bf08      	it	eq
 800c662:	68f5      	ldreq	r5, [r6, #12]
 800c664:	e7da      	b.n	800c61c <_vfiprintf_r+0x20>
 800c666:	89ab      	ldrh	r3, [r5, #12]
 800c668:	0598      	lsls	r0, r3, #22
 800c66a:	d4ed      	bmi.n	800c648 <_vfiprintf_r+0x4c>
 800c66c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c66e:	f7ff fbe5 	bl	800be3c <__retarget_lock_release_recursive>
 800c672:	e7e9      	b.n	800c648 <_vfiprintf_r+0x4c>
 800c674:	2300      	movs	r3, #0
 800c676:	9309      	str	r3, [sp, #36]	; 0x24
 800c678:	2320      	movs	r3, #32
 800c67a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c67e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c682:	2330      	movs	r3, #48	; 0x30
 800c684:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c848 <_vfiprintf_r+0x24c>
 800c688:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c68c:	f04f 0901 	mov.w	r9, #1
 800c690:	4623      	mov	r3, r4
 800c692:	469a      	mov	sl, r3
 800c694:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c698:	b10a      	cbz	r2, 800c69e <_vfiprintf_r+0xa2>
 800c69a:	2a25      	cmp	r2, #37	; 0x25
 800c69c:	d1f9      	bne.n	800c692 <_vfiprintf_r+0x96>
 800c69e:	ebba 0b04 	subs.w	fp, sl, r4
 800c6a2:	d00b      	beq.n	800c6bc <_vfiprintf_r+0xc0>
 800c6a4:	465b      	mov	r3, fp
 800c6a6:	4622      	mov	r2, r4
 800c6a8:	4629      	mov	r1, r5
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	f7ff ff93 	bl	800c5d6 <__sfputs_r>
 800c6b0:	3001      	adds	r0, #1
 800c6b2:	f000 80aa 	beq.w	800c80a <_vfiprintf_r+0x20e>
 800c6b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6b8:	445a      	add	r2, fp
 800c6ba:	9209      	str	r2, [sp, #36]	; 0x24
 800c6bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	f000 80a2 	beq.w	800c80a <_vfiprintf_r+0x20e>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c6cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6d0:	f10a 0a01 	add.w	sl, sl, #1
 800c6d4:	9304      	str	r3, [sp, #16]
 800c6d6:	9307      	str	r3, [sp, #28]
 800c6d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c6dc:	931a      	str	r3, [sp, #104]	; 0x68
 800c6de:	4654      	mov	r4, sl
 800c6e0:	2205      	movs	r2, #5
 800c6e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6e6:	4858      	ldr	r0, [pc, #352]	; (800c848 <_vfiprintf_r+0x24c>)
 800c6e8:	f7f3 fd82 	bl	80001f0 <memchr>
 800c6ec:	9a04      	ldr	r2, [sp, #16]
 800c6ee:	b9d8      	cbnz	r0, 800c728 <_vfiprintf_r+0x12c>
 800c6f0:	06d1      	lsls	r1, r2, #27
 800c6f2:	bf44      	itt	mi
 800c6f4:	2320      	movmi	r3, #32
 800c6f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6fa:	0713      	lsls	r3, r2, #28
 800c6fc:	bf44      	itt	mi
 800c6fe:	232b      	movmi	r3, #43	; 0x2b
 800c700:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c704:	f89a 3000 	ldrb.w	r3, [sl]
 800c708:	2b2a      	cmp	r3, #42	; 0x2a
 800c70a:	d015      	beq.n	800c738 <_vfiprintf_r+0x13c>
 800c70c:	9a07      	ldr	r2, [sp, #28]
 800c70e:	4654      	mov	r4, sl
 800c710:	2000      	movs	r0, #0
 800c712:	f04f 0c0a 	mov.w	ip, #10
 800c716:	4621      	mov	r1, r4
 800c718:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c71c:	3b30      	subs	r3, #48	; 0x30
 800c71e:	2b09      	cmp	r3, #9
 800c720:	d94e      	bls.n	800c7c0 <_vfiprintf_r+0x1c4>
 800c722:	b1b0      	cbz	r0, 800c752 <_vfiprintf_r+0x156>
 800c724:	9207      	str	r2, [sp, #28]
 800c726:	e014      	b.n	800c752 <_vfiprintf_r+0x156>
 800c728:	eba0 0308 	sub.w	r3, r0, r8
 800c72c:	fa09 f303 	lsl.w	r3, r9, r3
 800c730:	4313      	orrs	r3, r2
 800c732:	9304      	str	r3, [sp, #16]
 800c734:	46a2      	mov	sl, r4
 800c736:	e7d2      	b.n	800c6de <_vfiprintf_r+0xe2>
 800c738:	9b03      	ldr	r3, [sp, #12]
 800c73a:	1d19      	adds	r1, r3, #4
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	9103      	str	r1, [sp, #12]
 800c740:	2b00      	cmp	r3, #0
 800c742:	bfbb      	ittet	lt
 800c744:	425b      	neglt	r3, r3
 800c746:	f042 0202 	orrlt.w	r2, r2, #2
 800c74a:	9307      	strge	r3, [sp, #28]
 800c74c:	9307      	strlt	r3, [sp, #28]
 800c74e:	bfb8      	it	lt
 800c750:	9204      	strlt	r2, [sp, #16]
 800c752:	7823      	ldrb	r3, [r4, #0]
 800c754:	2b2e      	cmp	r3, #46	; 0x2e
 800c756:	d10c      	bne.n	800c772 <_vfiprintf_r+0x176>
 800c758:	7863      	ldrb	r3, [r4, #1]
 800c75a:	2b2a      	cmp	r3, #42	; 0x2a
 800c75c:	d135      	bne.n	800c7ca <_vfiprintf_r+0x1ce>
 800c75e:	9b03      	ldr	r3, [sp, #12]
 800c760:	1d1a      	adds	r2, r3, #4
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	9203      	str	r2, [sp, #12]
 800c766:	2b00      	cmp	r3, #0
 800c768:	bfb8      	it	lt
 800c76a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c76e:	3402      	adds	r4, #2
 800c770:	9305      	str	r3, [sp, #20]
 800c772:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c858 <_vfiprintf_r+0x25c>
 800c776:	7821      	ldrb	r1, [r4, #0]
 800c778:	2203      	movs	r2, #3
 800c77a:	4650      	mov	r0, sl
 800c77c:	f7f3 fd38 	bl	80001f0 <memchr>
 800c780:	b140      	cbz	r0, 800c794 <_vfiprintf_r+0x198>
 800c782:	2340      	movs	r3, #64	; 0x40
 800c784:	eba0 000a 	sub.w	r0, r0, sl
 800c788:	fa03 f000 	lsl.w	r0, r3, r0
 800c78c:	9b04      	ldr	r3, [sp, #16]
 800c78e:	4303      	orrs	r3, r0
 800c790:	3401      	adds	r4, #1
 800c792:	9304      	str	r3, [sp, #16]
 800c794:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c798:	482c      	ldr	r0, [pc, #176]	; (800c84c <_vfiprintf_r+0x250>)
 800c79a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c79e:	2206      	movs	r2, #6
 800c7a0:	f7f3 fd26 	bl	80001f0 <memchr>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	d03f      	beq.n	800c828 <_vfiprintf_r+0x22c>
 800c7a8:	4b29      	ldr	r3, [pc, #164]	; (800c850 <_vfiprintf_r+0x254>)
 800c7aa:	bb1b      	cbnz	r3, 800c7f4 <_vfiprintf_r+0x1f8>
 800c7ac:	9b03      	ldr	r3, [sp, #12]
 800c7ae:	3307      	adds	r3, #7
 800c7b0:	f023 0307 	bic.w	r3, r3, #7
 800c7b4:	3308      	adds	r3, #8
 800c7b6:	9303      	str	r3, [sp, #12]
 800c7b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7ba:	443b      	add	r3, r7
 800c7bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c7be:	e767      	b.n	800c690 <_vfiprintf_r+0x94>
 800c7c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7c4:	460c      	mov	r4, r1
 800c7c6:	2001      	movs	r0, #1
 800c7c8:	e7a5      	b.n	800c716 <_vfiprintf_r+0x11a>
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	3401      	adds	r4, #1
 800c7ce:	9305      	str	r3, [sp, #20]
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	f04f 0c0a 	mov.w	ip, #10
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7dc:	3a30      	subs	r2, #48	; 0x30
 800c7de:	2a09      	cmp	r2, #9
 800c7e0:	d903      	bls.n	800c7ea <_vfiprintf_r+0x1ee>
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d0c5      	beq.n	800c772 <_vfiprintf_r+0x176>
 800c7e6:	9105      	str	r1, [sp, #20]
 800c7e8:	e7c3      	b.n	800c772 <_vfiprintf_r+0x176>
 800c7ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	e7f0      	b.n	800c7d6 <_vfiprintf_r+0x1da>
 800c7f4:	ab03      	add	r3, sp, #12
 800c7f6:	9300      	str	r3, [sp, #0]
 800c7f8:	462a      	mov	r2, r5
 800c7fa:	4b16      	ldr	r3, [pc, #88]	; (800c854 <_vfiprintf_r+0x258>)
 800c7fc:	a904      	add	r1, sp, #16
 800c7fe:	4630      	mov	r0, r6
 800c800:	f7fd ffb4 	bl	800a76c <_printf_float>
 800c804:	4607      	mov	r7, r0
 800c806:	1c78      	adds	r0, r7, #1
 800c808:	d1d6      	bne.n	800c7b8 <_vfiprintf_r+0x1bc>
 800c80a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c80c:	07d9      	lsls	r1, r3, #31
 800c80e:	d405      	bmi.n	800c81c <_vfiprintf_r+0x220>
 800c810:	89ab      	ldrh	r3, [r5, #12]
 800c812:	059a      	lsls	r2, r3, #22
 800c814:	d402      	bmi.n	800c81c <_vfiprintf_r+0x220>
 800c816:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c818:	f7ff fb10 	bl	800be3c <__retarget_lock_release_recursive>
 800c81c:	89ab      	ldrh	r3, [r5, #12]
 800c81e:	065b      	lsls	r3, r3, #25
 800c820:	f53f af12 	bmi.w	800c648 <_vfiprintf_r+0x4c>
 800c824:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c826:	e711      	b.n	800c64c <_vfiprintf_r+0x50>
 800c828:	ab03      	add	r3, sp, #12
 800c82a:	9300      	str	r3, [sp, #0]
 800c82c:	462a      	mov	r2, r5
 800c82e:	4b09      	ldr	r3, [pc, #36]	; (800c854 <_vfiprintf_r+0x258>)
 800c830:	a904      	add	r1, sp, #16
 800c832:	4630      	mov	r0, r6
 800c834:	f7fe fa3e 	bl	800acb4 <_printf_i>
 800c838:	e7e4      	b.n	800c804 <_vfiprintf_r+0x208>
 800c83a:	bf00      	nop
 800c83c:	0800cfdc 	.word	0x0800cfdc
 800c840:	0800cffc 	.word	0x0800cffc
 800c844:	0800cfbc 	.word	0x0800cfbc
 800c848:	0800d174 	.word	0x0800d174
 800c84c:	0800d17e 	.word	0x0800d17e
 800c850:	0800a76d 	.word	0x0800a76d
 800c854:	0800c5d7 	.word	0x0800c5d7
 800c858:	0800d17a 	.word	0x0800d17a

0800c85c <__sread>:
 800c85c:	b510      	push	{r4, lr}
 800c85e:	460c      	mov	r4, r1
 800c860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c864:	f000 fa9c 	bl	800cda0 <_read_r>
 800c868:	2800      	cmp	r0, #0
 800c86a:	bfab      	itete	ge
 800c86c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c86e:	89a3      	ldrhlt	r3, [r4, #12]
 800c870:	181b      	addge	r3, r3, r0
 800c872:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c876:	bfac      	ite	ge
 800c878:	6563      	strge	r3, [r4, #84]	; 0x54
 800c87a:	81a3      	strhlt	r3, [r4, #12]
 800c87c:	bd10      	pop	{r4, pc}

0800c87e <__swrite>:
 800c87e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c882:	461f      	mov	r7, r3
 800c884:	898b      	ldrh	r3, [r1, #12]
 800c886:	05db      	lsls	r3, r3, #23
 800c888:	4605      	mov	r5, r0
 800c88a:	460c      	mov	r4, r1
 800c88c:	4616      	mov	r6, r2
 800c88e:	d505      	bpl.n	800c89c <__swrite+0x1e>
 800c890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c894:	2302      	movs	r3, #2
 800c896:	2200      	movs	r2, #0
 800c898:	f000 f9f8 	bl	800cc8c <_lseek_r>
 800c89c:	89a3      	ldrh	r3, [r4, #12]
 800c89e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c8a6:	81a3      	strh	r3, [r4, #12]
 800c8a8:	4632      	mov	r2, r6
 800c8aa:	463b      	mov	r3, r7
 800c8ac:	4628      	mov	r0, r5
 800c8ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8b2:	f000 b869 	b.w	800c988 <_write_r>

0800c8b6 <__sseek>:
 800c8b6:	b510      	push	{r4, lr}
 800c8b8:	460c      	mov	r4, r1
 800c8ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8be:	f000 f9e5 	bl	800cc8c <_lseek_r>
 800c8c2:	1c43      	adds	r3, r0, #1
 800c8c4:	89a3      	ldrh	r3, [r4, #12]
 800c8c6:	bf15      	itete	ne
 800c8c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c8ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c8ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c8d2:	81a3      	strheq	r3, [r4, #12]
 800c8d4:	bf18      	it	ne
 800c8d6:	81a3      	strhne	r3, [r4, #12]
 800c8d8:	bd10      	pop	{r4, pc}

0800c8da <__sclose>:
 800c8da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8de:	f000 b8f1 	b.w	800cac4 <_close_r>
	...

0800c8e4 <__swbuf_r>:
 800c8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e6:	460e      	mov	r6, r1
 800c8e8:	4614      	mov	r4, r2
 800c8ea:	4605      	mov	r5, r0
 800c8ec:	b118      	cbz	r0, 800c8f6 <__swbuf_r+0x12>
 800c8ee:	6983      	ldr	r3, [r0, #24]
 800c8f0:	b90b      	cbnz	r3, 800c8f6 <__swbuf_r+0x12>
 800c8f2:	f7ff f9ff 	bl	800bcf4 <__sinit>
 800c8f6:	4b21      	ldr	r3, [pc, #132]	; (800c97c <__swbuf_r+0x98>)
 800c8f8:	429c      	cmp	r4, r3
 800c8fa:	d12b      	bne.n	800c954 <__swbuf_r+0x70>
 800c8fc:	686c      	ldr	r4, [r5, #4]
 800c8fe:	69a3      	ldr	r3, [r4, #24]
 800c900:	60a3      	str	r3, [r4, #8]
 800c902:	89a3      	ldrh	r3, [r4, #12]
 800c904:	071a      	lsls	r2, r3, #28
 800c906:	d52f      	bpl.n	800c968 <__swbuf_r+0x84>
 800c908:	6923      	ldr	r3, [r4, #16]
 800c90a:	b36b      	cbz	r3, 800c968 <__swbuf_r+0x84>
 800c90c:	6923      	ldr	r3, [r4, #16]
 800c90e:	6820      	ldr	r0, [r4, #0]
 800c910:	1ac0      	subs	r0, r0, r3
 800c912:	6963      	ldr	r3, [r4, #20]
 800c914:	b2f6      	uxtb	r6, r6
 800c916:	4283      	cmp	r3, r0
 800c918:	4637      	mov	r7, r6
 800c91a:	dc04      	bgt.n	800c926 <__swbuf_r+0x42>
 800c91c:	4621      	mov	r1, r4
 800c91e:	4628      	mov	r0, r5
 800c920:	f000 f966 	bl	800cbf0 <_fflush_r>
 800c924:	bb30      	cbnz	r0, 800c974 <__swbuf_r+0x90>
 800c926:	68a3      	ldr	r3, [r4, #8]
 800c928:	3b01      	subs	r3, #1
 800c92a:	60a3      	str	r3, [r4, #8]
 800c92c:	6823      	ldr	r3, [r4, #0]
 800c92e:	1c5a      	adds	r2, r3, #1
 800c930:	6022      	str	r2, [r4, #0]
 800c932:	701e      	strb	r6, [r3, #0]
 800c934:	6963      	ldr	r3, [r4, #20]
 800c936:	3001      	adds	r0, #1
 800c938:	4283      	cmp	r3, r0
 800c93a:	d004      	beq.n	800c946 <__swbuf_r+0x62>
 800c93c:	89a3      	ldrh	r3, [r4, #12]
 800c93e:	07db      	lsls	r3, r3, #31
 800c940:	d506      	bpl.n	800c950 <__swbuf_r+0x6c>
 800c942:	2e0a      	cmp	r6, #10
 800c944:	d104      	bne.n	800c950 <__swbuf_r+0x6c>
 800c946:	4621      	mov	r1, r4
 800c948:	4628      	mov	r0, r5
 800c94a:	f000 f951 	bl	800cbf0 <_fflush_r>
 800c94e:	b988      	cbnz	r0, 800c974 <__swbuf_r+0x90>
 800c950:	4638      	mov	r0, r7
 800c952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c954:	4b0a      	ldr	r3, [pc, #40]	; (800c980 <__swbuf_r+0x9c>)
 800c956:	429c      	cmp	r4, r3
 800c958:	d101      	bne.n	800c95e <__swbuf_r+0x7a>
 800c95a:	68ac      	ldr	r4, [r5, #8]
 800c95c:	e7cf      	b.n	800c8fe <__swbuf_r+0x1a>
 800c95e:	4b09      	ldr	r3, [pc, #36]	; (800c984 <__swbuf_r+0xa0>)
 800c960:	429c      	cmp	r4, r3
 800c962:	bf08      	it	eq
 800c964:	68ec      	ldreq	r4, [r5, #12]
 800c966:	e7ca      	b.n	800c8fe <__swbuf_r+0x1a>
 800c968:	4621      	mov	r1, r4
 800c96a:	4628      	mov	r0, r5
 800c96c:	f000 f81e 	bl	800c9ac <__swsetup_r>
 800c970:	2800      	cmp	r0, #0
 800c972:	d0cb      	beq.n	800c90c <__swbuf_r+0x28>
 800c974:	f04f 37ff 	mov.w	r7, #4294967295
 800c978:	e7ea      	b.n	800c950 <__swbuf_r+0x6c>
 800c97a:	bf00      	nop
 800c97c:	0800cfdc 	.word	0x0800cfdc
 800c980:	0800cffc 	.word	0x0800cffc
 800c984:	0800cfbc 	.word	0x0800cfbc

0800c988 <_write_r>:
 800c988:	b538      	push	{r3, r4, r5, lr}
 800c98a:	4d07      	ldr	r5, [pc, #28]	; (800c9a8 <_write_r+0x20>)
 800c98c:	4604      	mov	r4, r0
 800c98e:	4608      	mov	r0, r1
 800c990:	4611      	mov	r1, r2
 800c992:	2200      	movs	r2, #0
 800c994:	602a      	str	r2, [r5, #0]
 800c996:	461a      	mov	r2, r3
 800c998:	f7f4 ff99 	bl	80018ce <_write>
 800c99c:	1c43      	adds	r3, r0, #1
 800c99e:	d102      	bne.n	800c9a6 <_write_r+0x1e>
 800c9a0:	682b      	ldr	r3, [r5, #0]
 800c9a2:	b103      	cbz	r3, 800c9a6 <_write_r+0x1e>
 800c9a4:	6023      	str	r3, [r4, #0]
 800c9a6:	bd38      	pop	{r3, r4, r5, pc}
 800c9a8:	20000250 	.word	0x20000250

0800c9ac <__swsetup_r>:
 800c9ac:	4b32      	ldr	r3, [pc, #200]	; (800ca78 <__swsetup_r+0xcc>)
 800c9ae:	b570      	push	{r4, r5, r6, lr}
 800c9b0:	681d      	ldr	r5, [r3, #0]
 800c9b2:	4606      	mov	r6, r0
 800c9b4:	460c      	mov	r4, r1
 800c9b6:	b125      	cbz	r5, 800c9c2 <__swsetup_r+0x16>
 800c9b8:	69ab      	ldr	r3, [r5, #24]
 800c9ba:	b913      	cbnz	r3, 800c9c2 <__swsetup_r+0x16>
 800c9bc:	4628      	mov	r0, r5
 800c9be:	f7ff f999 	bl	800bcf4 <__sinit>
 800c9c2:	4b2e      	ldr	r3, [pc, #184]	; (800ca7c <__swsetup_r+0xd0>)
 800c9c4:	429c      	cmp	r4, r3
 800c9c6:	d10f      	bne.n	800c9e8 <__swsetup_r+0x3c>
 800c9c8:	686c      	ldr	r4, [r5, #4]
 800c9ca:	89a3      	ldrh	r3, [r4, #12]
 800c9cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c9d0:	0719      	lsls	r1, r3, #28
 800c9d2:	d42c      	bmi.n	800ca2e <__swsetup_r+0x82>
 800c9d4:	06dd      	lsls	r5, r3, #27
 800c9d6:	d411      	bmi.n	800c9fc <__swsetup_r+0x50>
 800c9d8:	2309      	movs	r3, #9
 800c9da:	6033      	str	r3, [r6, #0]
 800c9dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c9e0:	81a3      	strh	r3, [r4, #12]
 800c9e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c9e6:	e03e      	b.n	800ca66 <__swsetup_r+0xba>
 800c9e8:	4b25      	ldr	r3, [pc, #148]	; (800ca80 <__swsetup_r+0xd4>)
 800c9ea:	429c      	cmp	r4, r3
 800c9ec:	d101      	bne.n	800c9f2 <__swsetup_r+0x46>
 800c9ee:	68ac      	ldr	r4, [r5, #8]
 800c9f0:	e7eb      	b.n	800c9ca <__swsetup_r+0x1e>
 800c9f2:	4b24      	ldr	r3, [pc, #144]	; (800ca84 <__swsetup_r+0xd8>)
 800c9f4:	429c      	cmp	r4, r3
 800c9f6:	bf08      	it	eq
 800c9f8:	68ec      	ldreq	r4, [r5, #12]
 800c9fa:	e7e6      	b.n	800c9ca <__swsetup_r+0x1e>
 800c9fc:	0758      	lsls	r0, r3, #29
 800c9fe:	d512      	bpl.n	800ca26 <__swsetup_r+0x7a>
 800ca00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca02:	b141      	cbz	r1, 800ca16 <__swsetup_r+0x6a>
 800ca04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca08:	4299      	cmp	r1, r3
 800ca0a:	d002      	beq.n	800ca12 <__swsetup_r+0x66>
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7fd fd2d 	bl	800a46c <_free_r>
 800ca12:	2300      	movs	r3, #0
 800ca14:	6363      	str	r3, [r4, #52]	; 0x34
 800ca16:	89a3      	ldrh	r3, [r4, #12]
 800ca18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ca1c:	81a3      	strh	r3, [r4, #12]
 800ca1e:	2300      	movs	r3, #0
 800ca20:	6063      	str	r3, [r4, #4]
 800ca22:	6923      	ldr	r3, [r4, #16]
 800ca24:	6023      	str	r3, [r4, #0]
 800ca26:	89a3      	ldrh	r3, [r4, #12]
 800ca28:	f043 0308 	orr.w	r3, r3, #8
 800ca2c:	81a3      	strh	r3, [r4, #12]
 800ca2e:	6923      	ldr	r3, [r4, #16]
 800ca30:	b94b      	cbnz	r3, 800ca46 <__swsetup_r+0x9a>
 800ca32:	89a3      	ldrh	r3, [r4, #12]
 800ca34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ca38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca3c:	d003      	beq.n	800ca46 <__swsetup_r+0x9a>
 800ca3e:	4621      	mov	r1, r4
 800ca40:	4630      	mov	r0, r6
 800ca42:	f000 f95b 	bl	800ccfc <__smakebuf_r>
 800ca46:	89a0      	ldrh	r0, [r4, #12]
 800ca48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca4c:	f010 0301 	ands.w	r3, r0, #1
 800ca50:	d00a      	beq.n	800ca68 <__swsetup_r+0xbc>
 800ca52:	2300      	movs	r3, #0
 800ca54:	60a3      	str	r3, [r4, #8]
 800ca56:	6963      	ldr	r3, [r4, #20]
 800ca58:	425b      	negs	r3, r3
 800ca5a:	61a3      	str	r3, [r4, #24]
 800ca5c:	6923      	ldr	r3, [r4, #16]
 800ca5e:	b943      	cbnz	r3, 800ca72 <__swsetup_r+0xc6>
 800ca60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ca64:	d1ba      	bne.n	800c9dc <__swsetup_r+0x30>
 800ca66:	bd70      	pop	{r4, r5, r6, pc}
 800ca68:	0781      	lsls	r1, r0, #30
 800ca6a:	bf58      	it	pl
 800ca6c:	6963      	ldrpl	r3, [r4, #20]
 800ca6e:	60a3      	str	r3, [r4, #8]
 800ca70:	e7f4      	b.n	800ca5c <__swsetup_r+0xb0>
 800ca72:	2000      	movs	r0, #0
 800ca74:	e7f7      	b.n	800ca66 <__swsetup_r+0xba>
 800ca76:	bf00      	nop
 800ca78:	20000030 	.word	0x20000030
 800ca7c:	0800cfdc 	.word	0x0800cfdc
 800ca80:	0800cffc 	.word	0x0800cffc
 800ca84:	0800cfbc 	.word	0x0800cfbc

0800ca88 <__assert_func>:
 800ca88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca8a:	4614      	mov	r4, r2
 800ca8c:	461a      	mov	r2, r3
 800ca8e:	4b09      	ldr	r3, [pc, #36]	; (800cab4 <__assert_func+0x2c>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	4605      	mov	r5, r0
 800ca94:	68d8      	ldr	r0, [r3, #12]
 800ca96:	b14c      	cbz	r4, 800caac <__assert_func+0x24>
 800ca98:	4b07      	ldr	r3, [pc, #28]	; (800cab8 <__assert_func+0x30>)
 800ca9a:	9100      	str	r1, [sp, #0]
 800ca9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800caa0:	4906      	ldr	r1, [pc, #24]	; (800cabc <__assert_func+0x34>)
 800caa2:	462b      	mov	r3, r5
 800caa4:	f000 f8e0 	bl	800cc68 <fiprintf>
 800caa8:	f000 f999 	bl	800cdde <abort>
 800caac:	4b04      	ldr	r3, [pc, #16]	; (800cac0 <__assert_func+0x38>)
 800caae:	461c      	mov	r4, r3
 800cab0:	e7f3      	b.n	800ca9a <__assert_func+0x12>
 800cab2:	bf00      	nop
 800cab4:	20000030 	.word	0x20000030
 800cab8:	0800d185 	.word	0x0800d185
 800cabc:	0800d192 	.word	0x0800d192
 800cac0:	0800d1c0 	.word	0x0800d1c0

0800cac4 <_close_r>:
 800cac4:	b538      	push	{r3, r4, r5, lr}
 800cac6:	4d06      	ldr	r5, [pc, #24]	; (800cae0 <_close_r+0x1c>)
 800cac8:	2300      	movs	r3, #0
 800caca:	4604      	mov	r4, r0
 800cacc:	4608      	mov	r0, r1
 800cace:	602b      	str	r3, [r5, #0]
 800cad0:	f7f5 fd83 	bl	80025da <_close>
 800cad4:	1c43      	adds	r3, r0, #1
 800cad6:	d102      	bne.n	800cade <_close_r+0x1a>
 800cad8:	682b      	ldr	r3, [r5, #0]
 800cada:	b103      	cbz	r3, 800cade <_close_r+0x1a>
 800cadc:	6023      	str	r3, [r4, #0]
 800cade:	bd38      	pop	{r3, r4, r5, pc}
 800cae0:	20000250 	.word	0x20000250

0800cae4 <__sflush_r>:
 800cae4:	898a      	ldrh	r2, [r1, #12]
 800cae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caea:	4605      	mov	r5, r0
 800caec:	0710      	lsls	r0, r2, #28
 800caee:	460c      	mov	r4, r1
 800caf0:	d458      	bmi.n	800cba4 <__sflush_r+0xc0>
 800caf2:	684b      	ldr	r3, [r1, #4]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	dc05      	bgt.n	800cb04 <__sflush_r+0x20>
 800caf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	dc02      	bgt.n	800cb04 <__sflush_r+0x20>
 800cafe:	2000      	movs	r0, #0
 800cb00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb06:	2e00      	cmp	r6, #0
 800cb08:	d0f9      	beq.n	800cafe <__sflush_r+0x1a>
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cb10:	682f      	ldr	r7, [r5, #0]
 800cb12:	602b      	str	r3, [r5, #0]
 800cb14:	d032      	beq.n	800cb7c <__sflush_r+0x98>
 800cb16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cb18:	89a3      	ldrh	r3, [r4, #12]
 800cb1a:	075a      	lsls	r2, r3, #29
 800cb1c:	d505      	bpl.n	800cb2a <__sflush_r+0x46>
 800cb1e:	6863      	ldr	r3, [r4, #4]
 800cb20:	1ac0      	subs	r0, r0, r3
 800cb22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cb24:	b10b      	cbz	r3, 800cb2a <__sflush_r+0x46>
 800cb26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb28:	1ac0      	subs	r0, r0, r3
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb30:	6a21      	ldr	r1, [r4, #32]
 800cb32:	4628      	mov	r0, r5
 800cb34:	47b0      	blx	r6
 800cb36:	1c43      	adds	r3, r0, #1
 800cb38:	89a3      	ldrh	r3, [r4, #12]
 800cb3a:	d106      	bne.n	800cb4a <__sflush_r+0x66>
 800cb3c:	6829      	ldr	r1, [r5, #0]
 800cb3e:	291d      	cmp	r1, #29
 800cb40:	d82c      	bhi.n	800cb9c <__sflush_r+0xb8>
 800cb42:	4a2a      	ldr	r2, [pc, #168]	; (800cbec <__sflush_r+0x108>)
 800cb44:	40ca      	lsrs	r2, r1
 800cb46:	07d6      	lsls	r6, r2, #31
 800cb48:	d528      	bpl.n	800cb9c <__sflush_r+0xb8>
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	6062      	str	r2, [r4, #4]
 800cb4e:	04d9      	lsls	r1, r3, #19
 800cb50:	6922      	ldr	r2, [r4, #16]
 800cb52:	6022      	str	r2, [r4, #0]
 800cb54:	d504      	bpl.n	800cb60 <__sflush_r+0x7c>
 800cb56:	1c42      	adds	r2, r0, #1
 800cb58:	d101      	bne.n	800cb5e <__sflush_r+0x7a>
 800cb5a:	682b      	ldr	r3, [r5, #0]
 800cb5c:	b903      	cbnz	r3, 800cb60 <__sflush_r+0x7c>
 800cb5e:	6560      	str	r0, [r4, #84]	; 0x54
 800cb60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb62:	602f      	str	r7, [r5, #0]
 800cb64:	2900      	cmp	r1, #0
 800cb66:	d0ca      	beq.n	800cafe <__sflush_r+0x1a>
 800cb68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb6c:	4299      	cmp	r1, r3
 800cb6e:	d002      	beq.n	800cb76 <__sflush_r+0x92>
 800cb70:	4628      	mov	r0, r5
 800cb72:	f7fd fc7b 	bl	800a46c <_free_r>
 800cb76:	2000      	movs	r0, #0
 800cb78:	6360      	str	r0, [r4, #52]	; 0x34
 800cb7a:	e7c1      	b.n	800cb00 <__sflush_r+0x1c>
 800cb7c:	6a21      	ldr	r1, [r4, #32]
 800cb7e:	2301      	movs	r3, #1
 800cb80:	4628      	mov	r0, r5
 800cb82:	47b0      	blx	r6
 800cb84:	1c41      	adds	r1, r0, #1
 800cb86:	d1c7      	bne.n	800cb18 <__sflush_r+0x34>
 800cb88:	682b      	ldr	r3, [r5, #0]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d0c4      	beq.n	800cb18 <__sflush_r+0x34>
 800cb8e:	2b1d      	cmp	r3, #29
 800cb90:	d001      	beq.n	800cb96 <__sflush_r+0xb2>
 800cb92:	2b16      	cmp	r3, #22
 800cb94:	d101      	bne.n	800cb9a <__sflush_r+0xb6>
 800cb96:	602f      	str	r7, [r5, #0]
 800cb98:	e7b1      	b.n	800cafe <__sflush_r+0x1a>
 800cb9a:	89a3      	ldrh	r3, [r4, #12]
 800cb9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cba0:	81a3      	strh	r3, [r4, #12]
 800cba2:	e7ad      	b.n	800cb00 <__sflush_r+0x1c>
 800cba4:	690f      	ldr	r7, [r1, #16]
 800cba6:	2f00      	cmp	r7, #0
 800cba8:	d0a9      	beq.n	800cafe <__sflush_r+0x1a>
 800cbaa:	0793      	lsls	r3, r2, #30
 800cbac:	680e      	ldr	r6, [r1, #0]
 800cbae:	bf08      	it	eq
 800cbb0:	694b      	ldreq	r3, [r1, #20]
 800cbb2:	600f      	str	r7, [r1, #0]
 800cbb4:	bf18      	it	ne
 800cbb6:	2300      	movne	r3, #0
 800cbb8:	eba6 0807 	sub.w	r8, r6, r7
 800cbbc:	608b      	str	r3, [r1, #8]
 800cbbe:	f1b8 0f00 	cmp.w	r8, #0
 800cbc2:	dd9c      	ble.n	800cafe <__sflush_r+0x1a>
 800cbc4:	6a21      	ldr	r1, [r4, #32]
 800cbc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cbc8:	4643      	mov	r3, r8
 800cbca:	463a      	mov	r2, r7
 800cbcc:	4628      	mov	r0, r5
 800cbce:	47b0      	blx	r6
 800cbd0:	2800      	cmp	r0, #0
 800cbd2:	dc06      	bgt.n	800cbe2 <__sflush_r+0xfe>
 800cbd4:	89a3      	ldrh	r3, [r4, #12]
 800cbd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbda:	81a3      	strh	r3, [r4, #12]
 800cbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe0:	e78e      	b.n	800cb00 <__sflush_r+0x1c>
 800cbe2:	4407      	add	r7, r0
 800cbe4:	eba8 0800 	sub.w	r8, r8, r0
 800cbe8:	e7e9      	b.n	800cbbe <__sflush_r+0xda>
 800cbea:	bf00      	nop
 800cbec:	20400001 	.word	0x20400001

0800cbf0 <_fflush_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	690b      	ldr	r3, [r1, #16]
 800cbf4:	4605      	mov	r5, r0
 800cbf6:	460c      	mov	r4, r1
 800cbf8:	b913      	cbnz	r3, 800cc00 <_fflush_r+0x10>
 800cbfa:	2500      	movs	r5, #0
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	bd38      	pop	{r3, r4, r5, pc}
 800cc00:	b118      	cbz	r0, 800cc0a <_fflush_r+0x1a>
 800cc02:	6983      	ldr	r3, [r0, #24]
 800cc04:	b90b      	cbnz	r3, 800cc0a <_fflush_r+0x1a>
 800cc06:	f7ff f875 	bl	800bcf4 <__sinit>
 800cc0a:	4b14      	ldr	r3, [pc, #80]	; (800cc5c <_fflush_r+0x6c>)
 800cc0c:	429c      	cmp	r4, r3
 800cc0e:	d11b      	bne.n	800cc48 <_fflush_r+0x58>
 800cc10:	686c      	ldr	r4, [r5, #4]
 800cc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d0ef      	beq.n	800cbfa <_fflush_r+0xa>
 800cc1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cc1c:	07d0      	lsls	r0, r2, #31
 800cc1e:	d404      	bmi.n	800cc2a <_fflush_r+0x3a>
 800cc20:	0599      	lsls	r1, r3, #22
 800cc22:	d402      	bmi.n	800cc2a <_fflush_r+0x3a>
 800cc24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc26:	f7ff f908 	bl	800be3a <__retarget_lock_acquire_recursive>
 800cc2a:	4628      	mov	r0, r5
 800cc2c:	4621      	mov	r1, r4
 800cc2e:	f7ff ff59 	bl	800cae4 <__sflush_r>
 800cc32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc34:	07da      	lsls	r2, r3, #31
 800cc36:	4605      	mov	r5, r0
 800cc38:	d4e0      	bmi.n	800cbfc <_fflush_r+0xc>
 800cc3a:	89a3      	ldrh	r3, [r4, #12]
 800cc3c:	059b      	lsls	r3, r3, #22
 800cc3e:	d4dd      	bmi.n	800cbfc <_fflush_r+0xc>
 800cc40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc42:	f7ff f8fb 	bl	800be3c <__retarget_lock_release_recursive>
 800cc46:	e7d9      	b.n	800cbfc <_fflush_r+0xc>
 800cc48:	4b05      	ldr	r3, [pc, #20]	; (800cc60 <_fflush_r+0x70>)
 800cc4a:	429c      	cmp	r4, r3
 800cc4c:	d101      	bne.n	800cc52 <_fflush_r+0x62>
 800cc4e:	68ac      	ldr	r4, [r5, #8]
 800cc50:	e7df      	b.n	800cc12 <_fflush_r+0x22>
 800cc52:	4b04      	ldr	r3, [pc, #16]	; (800cc64 <_fflush_r+0x74>)
 800cc54:	429c      	cmp	r4, r3
 800cc56:	bf08      	it	eq
 800cc58:	68ec      	ldreq	r4, [r5, #12]
 800cc5a:	e7da      	b.n	800cc12 <_fflush_r+0x22>
 800cc5c:	0800cfdc 	.word	0x0800cfdc
 800cc60:	0800cffc 	.word	0x0800cffc
 800cc64:	0800cfbc 	.word	0x0800cfbc

0800cc68 <fiprintf>:
 800cc68:	b40e      	push	{r1, r2, r3}
 800cc6a:	b503      	push	{r0, r1, lr}
 800cc6c:	4601      	mov	r1, r0
 800cc6e:	ab03      	add	r3, sp, #12
 800cc70:	4805      	ldr	r0, [pc, #20]	; (800cc88 <fiprintf+0x20>)
 800cc72:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc76:	6800      	ldr	r0, [r0, #0]
 800cc78:	9301      	str	r3, [sp, #4]
 800cc7a:	f7ff fcbf 	bl	800c5fc <_vfiprintf_r>
 800cc7e:	b002      	add	sp, #8
 800cc80:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc84:	b003      	add	sp, #12
 800cc86:	4770      	bx	lr
 800cc88:	20000030 	.word	0x20000030

0800cc8c <_lseek_r>:
 800cc8c:	b538      	push	{r3, r4, r5, lr}
 800cc8e:	4d07      	ldr	r5, [pc, #28]	; (800ccac <_lseek_r+0x20>)
 800cc90:	4604      	mov	r4, r0
 800cc92:	4608      	mov	r0, r1
 800cc94:	4611      	mov	r1, r2
 800cc96:	2200      	movs	r2, #0
 800cc98:	602a      	str	r2, [r5, #0]
 800cc9a:	461a      	mov	r2, r3
 800cc9c:	f7f5 fcc4 	bl	8002628 <_lseek>
 800cca0:	1c43      	adds	r3, r0, #1
 800cca2:	d102      	bne.n	800ccaa <_lseek_r+0x1e>
 800cca4:	682b      	ldr	r3, [r5, #0]
 800cca6:	b103      	cbz	r3, 800ccaa <_lseek_r+0x1e>
 800cca8:	6023      	str	r3, [r4, #0]
 800ccaa:	bd38      	pop	{r3, r4, r5, pc}
 800ccac:	20000250 	.word	0x20000250

0800ccb0 <__swhatbuf_r>:
 800ccb0:	b570      	push	{r4, r5, r6, lr}
 800ccb2:	460e      	mov	r6, r1
 800ccb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccb8:	2900      	cmp	r1, #0
 800ccba:	b096      	sub	sp, #88	; 0x58
 800ccbc:	4614      	mov	r4, r2
 800ccbe:	461d      	mov	r5, r3
 800ccc0:	da08      	bge.n	800ccd4 <__swhatbuf_r+0x24>
 800ccc2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	602a      	str	r2, [r5, #0]
 800ccca:	061a      	lsls	r2, r3, #24
 800cccc:	d410      	bmi.n	800ccf0 <__swhatbuf_r+0x40>
 800ccce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccd2:	e00e      	b.n	800ccf2 <__swhatbuf_r+0x42>
 800ccd4:	466a      	mov	r2, sp
 800ccd6:	f000 f889 	bl	800cdec <_fstat_r>
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	dbf1      	blt.n	800ccc2 <__swhatbuf_r+0x12>
 800ccde:	9a01      	ldr	r2, [sp, #4]
 800cce0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cce4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cce8:	425a      	negs	r2, r3
 800ccea:	415a      	adcs	r2, r3
 800ccec:	602a      	str	r2, [r5, #0]
 800ccee:	e7ee      	b.n	800ccce <__swhatbuf_r+0x1e>
 800ccf0:	2340      	movs	r3, #64	; 0x40
 800ccf2:	2000      	movs	r0, #0
 800ccf4:	6023      	str	r3, [r4, #0]
 800ccf6:	b016      	add	sp, #88	; 0x58
 800ccf8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ccfc <__smakebuf_r>:
 800ccfc:	898b      	ldrh	r3, [r1, #12]
 800ccfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cd00:	079d      	lsls	r5, r3, #30
 800cd02:	4606      	mov	r6, r0
 800cd04:	460c      	mov	r4, r1
 800cd06:	d507      	bpl.n	800cd18 <__smakebuf_r+0x1c>
 800cd08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd0c:	6023      	str	r3, [r4, #0]
 800cd0e:	6123      	str	r3, [r4, #16]
 800cd10:	2301      	movs	r3, #1
 800cd12:	6163      	str	r3, [r4, #20]
 800cd14:	b002      	add	sp, #8
 800cd16:	bd70      	pop	{r4, r5, r6, pc}
 800cd18:	ab01      	add	r3, sp, #4
 800cd1a:	466a      	mov	r2, sp
 800cd1c:	f7ff ffc8 	bl	800ccb0 <__swhatbuf_r>
 800cd20:	9900      	ldr	r1, [sp, #0]
 800cd22:	4605      	mov	r5, r0
 800cd24:	4630      	mov	r0, r6
 800cd26:	f7fd fc0d 	bl	800a544 <_malloc_r>
 800cd2a:	b948      	cbnz	r0, 800cd40 <__smakebuf_r+0x44>
 800cd2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd30:	059a      	lsls	r2, r3, #22
 800cd32:	d4ef      	bmi.n	800cd14 <__smakebuf_r+0x18>
 800cd34:	f023 0303 	bic.w	r3, r3, #3
 800cd38:	f043 0302 	orr.w	r3, r3, #2
 800cd3c:	81a3      	strh	r3, [r4, #12]
 800cd3e:	e7e3      	b.n	800cd08 <__smakebuf_r+0xc>
 800cd40:	4b0d      	ldr	r3, [pc, #52]	; (800cd78 <__smakebuf_r+0x7c>)
 800cd42:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd44:	89a3      	ldrh	r3, [r4, #12]
 800cd46:	6020      	str	r0, [r4, #0]
 800cd48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd4c:	81a3      	strh	r3, [r4, #12]
 800cd4e:	9b00      	ldr	r3, [sp, #0]
 800cd50:	6163      	str	r3, [r4, #20]
 800cd52:	9b01      	ldr	r3, [sp, #4]
 800cd54:	6120      	str	r0, [r4, #16]
 800cd56:	b15b      	cbz	r3, 800cd70 <__smakebuf_r+0x74>
 800cd58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd5c:	4630      	mov	r0, r6
 800cd5e:	f000 f857 	bl	800ce10 <_isatty_r>
 800cd62:	b128      	cbz	r0, 800cd70 <__smakebuf_r+0x74>
 800cd64:	89a3      	ldrh	r3, [r4, #12]
 800cd66:	f023 0303 	bic.w	r3, r3, #3
 800cd6a:	f043 0301 	orr.w	r3, r3, #1
 800cd6e:	81a3      	strh	r3, [r4, #12]
 800cd70:	89a0      	ldrh	r0, [r4, #12]
 800cd72:	4305      	orrs	r5, r0
 800cd74:	81a5      	strh	r5, [r4, #12]
 800cd76:	e7cd      	b.n	800cd14 <__smakebuf_r+0x18>
 800cd78:	0800bc8d 	.word	0x0800bc8d

0800cd7c <__ascii_mbtowc>:
 800cd7c:	b082      	sub	sp, #8
 800cd7e:	b901      	cbnz	r1, 800cd82 <__ascii_mbtowc+0x6>
 800cd80:	a901      	add	r1, sp, #4
 800cd82:	b142      	cbz	r2, 800cd96 <__ascii_mbtowc+0x1a>
 800cd84:	b14b      	cbz	r3, 800cd9a <__ascii_mbtowc+0x1e>
 800cd86:	7813      	ldrb	r3, [r2, #0]
 800cd88:	600b      	str	r3, [r1, #0]
 800cd8a:	7812      	ldrb	r2, [r2, #0]
 800cd8c:	1e10      	subs	r0, r2, #0
 800cd8e:	bf18      	it	ne
 800cd90:	2001      	movne	r0, #1
 800cd92:	b002      	add	sp, #8
 800cd94:	4770      	bx	lr
 800cd96:	4610      	mov	r0, r2
 800cd98:	e7fb      	b.n	800cd92 <__ascii_mbtowc+0x16>
 800cd9a:	f06f 0001 	mvn.w	r0, #1
 800cd9e:	e7f8      	b.n	800cd92 <__ascii_mbtowc+0x16>

0800cda0 <_read_r>:
 800cda0:	b538      	push	{r3, r4, r5, lr}
 800cda2:	4d07      	ldr	r5, [pc, #28]	; (800cdc0 <_read_r+0x20>)
 800cda4:	4604      	mov	r4, r0
 800cda6:	4608      	mov	r0, r1
 800cda8:	4611      	mov	r1, r2
 800cdaa:	2200      	movs	r2, #0
 800cdac:	602a      	str	r2, [r5, #0]
 800cdae:	461a      	mov	r2, r3
 800cdb0:	f7f5 fbf6 	bl	80025a0 <_read>
 800cdb4:	1c43      	adds	r3, r0, #1
 800cdb6:	d102      	bne.n	800cdbe <_read_r+0x1e>
 800cdb8:	682b      	ldr	r3, [r5, #0]
 800cdba:	b103      	cbz	r3, 800cdbe <_read_r+0x1e>
 800cdbc:	6023      	str	r3, [r4, #0]
 800cdbe:	bd38      	pop	{r3, r4, r5, pc}
 800cdc0:	20000250 	.word	0x20000250

0800cdc4 <__ascii_wctomb>:
 800cdc4:	b149      	cbz	r1, 800cdda <__ascii_wctomb+0x16>
 800cdc6:	2aff      	cmp	r2, #255	; 0xff
 800cdc8:	bf85      	ittet	hi
 800cdca:	238a      	movhi	r3, #138	; 0x8a
 800cdcc:	6003      	strhi	r3, [r0, #0]
 800cdce:	700a      	strbls	r2, [r1, #0]
 800cdd0:	f04f 30ff 	movhi.w	r0, #4294967295
 800cdd4:	bf98      	it	ls
 800cdd6:	2001      	movls	r0, #1
 800cdd8:	4770      	bx	lr
 800cdda:	4608      	mov	r0, r1
 800cddc:	4770      	bx	lr

0800cdde <abort>:
 800cdde:	b508      	push	{r3, lr}
 800cde0:	2006      	movs	r0, #6
 800cde2:	f000 f84d 	bl	800ce80 <raise>
 800cde6:	2001      	movs	r0, #1
 800cde8:	f7f5 fbd0 	bl	800258c <_exit>

0800cdec <_fstat_r>:
 800cdec:	b538      	push	{r3, r4, r5, lr}
 800cdee:	4d07      	ldr	r5, [pc, #28]	; (800ce0c <_fstat_r+0x20>)
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	4604      	mov	r4, r0
 800cdf4:	4608      	mov	r0, r1
 800cdf6:	4611      	mov	r1, r2
 800cdf8:	602b      	str	r3, [r5, #0]
 800cdfa:	f7f5 fbfa 	bl	80025f2 <_fstat>
 800cdfe:	1c43      	adds	r3, r0, #1
 800ce00:	d102      	bne.n	800ce08 <_fstat_r+0x1c>
 800ce02:	682b      	ldr	r3, [r5, #0]
 800ce04:	b103      	cbz	r3, 800ce08 <_fstat_r+0x1c>
 800ce06:	6023      	str	r3, [r4, #0]
 800ce08:	bd38      	pop	{r3, r4, r5, pc}
 800ce0a:	bf00      	nop
 800ce0c:	20000250 	.word	0x20000250

0800ce10 <_isatty_r>:
 800ce10:	b538      	push	{r3, r4, r5, lr}
 800ce12:	4d06      	ldr	r5, [pc, #24]	; (800ce2c <_isatty_r+0x1c>)
 800ce14:	2300      	movs	r3, #0
 800ce16:	4604      	mov	r4, r0
 800ce18:	4608      	mov	r0, r1
 800ce1a:	602b      	str	r3, [r5, #0]
 800ce1c:	f7f5 fbf9 	bl	8002612 <_isatty>
 800ce20:	1c43      	adds	r3, r0, #1
 800ce22:	d102      	bne.n	800ce2a <_isatty_r+0x1a>
 800ce24:	682b      	ldr	r3, [r5, #0]
 800ce26:	b103      	cbz	r3, 800ce2a <_isatty_r+0x1a>
 800ce28:	6023      	str	r3, [r4, #0]
 800ce2a:	bd38      	pop	{r3, r4, r5, pc}
 800ce2c:	20000250 	.word	0x20000250

0800ce30 <_raise_r>:
 800ce30:	291f      	cmp	r1, #31
 800ce32:	b538      	push	{r3, r4, r5, lr}
 800ce34:	4604      	mov	r4, r0
 800ce36:	460d      	mov	r5, r1
 800ce38:	d904      	bls.n	800ce44 <_raise_r+0x14>
 800ce3a:	2316      	movs	r3, #22
 800ce3c:	6003      	str	r3, [r0, #0]
 800ce3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ce42:	bd38      	pop	{r3, r4, r5, pc}
 800ce44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ce46:	b112      	cbz	r2, 800ce4e <_raise_r+0x1e>
 800ce48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce4c:	b94b      	cbnz	r3, 800ce62 <_raise_r+0x32>
 800ce4e:	4620      	mov	r0, r4
 800ce50:	f000 f830 	bl	800ceb4 <_getpid_r>
 800ce54:	462a      	mov	r2, r5
 800ce56:	4601      	mov	r1, r0
 800ce58:	4620      	mov	r0, r4
 800ce5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce5e:	f000 b817 	b.w	800ce90 <_kill_r>
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d00a      	beq.n	800ce7c <_raise_r+0x4c>
 800ce66:	1c59      	adds	r1, r3, #1
 800ce68:	d103      	bne.n	800ce72 <_raise_r+0x42>
 800ce6a:	2316      	movs	r3, #22
 800ce6c:	6003      	str	r3, [r0, #0]
 800ce6e:	2001      	movs	r0, #1
 800ce70:	e7e7      	b.n	800ce42 <_raise_r+0x12>
 800ce72:	2400      	movs	r4, #0
 800ce74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ce78:	4628      	mov	r0, r5
 800ce7a:	4798      	blx	r3
 800ce7c:	2000      	movs	r0, #0
 800ce7e:	e7e0      	b.n	800ce42 <_raise_r+0x12>

0800ce80 <raise>:
 800ce80:	4b02      	ldr	r3, [pc, #8]	; (800ce8c <raise+0xc>)
 800ce82:	4601      	mov	r1, r0
 800ce84:	6818      	ldr	r0, [r3, #0]
 800ce86:	f7ff bfd3 	b.w	800ce30 <_raise_r>
 800ce8a:	bf00      	nop
 800ce8c:	20000030 	.word	0x20000030

0800ce90 <_kill_r>:
 800ce90:	b538      	push	{r3, r4, r5, lr}
 800ce92:	4d07      	ldr	r5, [pc, #28]	; (800ceb0 <_kill_r+0x20>)
 800ce94:	2300      	movs	r3, #0
 800ce96:	4604      	mov	r4, r0
 800ce98:	4608      	mov	r0, r1
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	602b      	str	r3, [r5, #0]
 800ce9e:	f7f5 fb65 	bl	800256c <_kill>
 800cea2:	1c43      	adds	r3, r0, #1
 800cea4:	d102      	bne.n	800ceac <_kill_r+0x1c>
 800cea6:	682b      	ldr	r3, [r5, #0]
 800cea8:	b103      	cbz	r3, 800ceac <_kill_r+0x1c>
 800ceaa:	6023      	str	r3, [r4, #0]
 800ceac:	bd38      	pop	{r3, r4, r5, pc}
 800ceae:	bf00      	nop
 800ceb0:	20000250 	.word	0x20000250

0800ceb4 <_getpid_r>:
 800ceb4:	f7f5 bb52 	b.w	800255c <_getpid>

0800ceb8 <_init>:
 800ceb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceba:	bf00      	nop
 800cebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cebe:	bc08      	pop	{r3}
 800cec0:	469e      	mov	lr, r3
 800cec2:	4770      	bx	lr

0800cec4 <_fini>:
 800cec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cec6:	bf00      	nop
 800cec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceca:	bc08      	pop	{r3}
 800cecc:	469e      	mov	lr, r3
 800cece:	4770      	bx	lr
