
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008414  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08008528  08008528  00009528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008754  08008754  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008754  08008754  0000a06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008754  08008754  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008754  08008754  00009754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008758  08008758  00009758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800875c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000038c0  2000006c  080087c8  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000392c  080087c8  0000a92c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd5b  00000000  00000000  0000a095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004290  00000000  00000000  00025df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  0002a080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012a9  00000000  00000000  0002b8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad3e  00000000  00000000  0002cb71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017db2  00000000  00000000  000478af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000992a1  00000000  00000000  0005f661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8902  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cc4  00000000  00000000  000f8948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000ff60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800850c 	.word	0x0800850c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800850c 	.word	0x0800850c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 800093c:	b4b0      	push	{r4, r5, r7}
 800093e:	b08f      	sub	sp, #60	@ 0x3c
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000944:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 800094a:	2307      	movs	r3, #7
 800094c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000950:	2307      	movs	r3, #7
 8000952:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000956:	2301      	movs	r3, #1
 8000958:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 800095c:	23ff      	movs	r3, #255	@ 0xff
 800095e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000962:	2364      	movs	r3, #100	@ 0x64
 8000964:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000968:	2308      	movs	r3, #8
 800096a:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	461d      	mov	r5, r3
 8000970:	f107 040c 	add.w	r4, r7, #12
 8000974:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000976:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000980:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	373c      	adds	r7, #60	@ 0x3c
 8000988:	46bd      	mov	sp, r7
 800098a:	bcb0      	pop	{r4, r5, r7}
 800098c:	4770      	bx	lr

0800098e <LoRa_reset>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6898      	ldr	r0, [r3, #8]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	899b      	ldrh	r3, [r3, #12]
 800099e:	2200      	movs	r2, #0
 80009a0:	4619      	mov	r1, r3
 80009a2:	f001 fdb7 	bl	8002514 <HAL_GPIO_WritePin>
    short_delay_ms(1);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f000 fb9e 	bl	80010e8 <short_delay_ms>
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6898      	ldr	r0, [r3, #8]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	899b      	ldrh	r3, [r3, #12]
 80009b4:	2201      	movs	r2, #1
 80009b6:	4619      	mov	r1, r3
 80009b8:	f001 fdac 	bl	8002514 <HAL_GPIO_WritePin>
    short_delay_ms(100);
 80009bc:	2064      	movs	r0, #100	@ 0x64
 80009be:	f000 fb93 	bl	80010e8 <short_delay_ms>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 80009d4:	2101      	movs	r1, #1
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f000 fa3a 	bl	8000e50 <LoRa_read>
 80009dc:	4603      	mov	r3, r0
 80009de:	73bb      	strb	r3, [r7, #14]
    data = read;
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d107      	bne.n	80009fa <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 80009ea:	7bbb      	ldrb	r3, [r7, #14]
 80009ec:	f023 0307 	bic.w	r3, r3, #7
 80009f0:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2200      	movs	r2, #0
 80009f6:	61da      	str	r2, [r3, #28]
 80009f8:	e03e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d10c      	bne.n	8000a1a <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 8000a00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a04:	f023 0307 	bic.w	r3, r3, #7
 8000a08:	b25b      	sxtb	r3, r3
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	b25b      	sxtb	r3, r3
 8000a10:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2201      	movs	r2, #1
 8000a16:	61da      	str	r2, [r3, #28]
 8000a18:	e02e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d10c      	bne.n	8000a3a <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 8000a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a24:	f023 0307 	bic.w	r3, r3, #7
 8000a28:	b25b      	sxtb	r3, r3
 8000a2a:	f043 0303 	orr.w	r3, r3, #3
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2203      	movs	r2, #3
 8000a36:	61da      	str	r2, [r3, #28]
 8000a38:	e01e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	2b05      	cmp	r3, #5
 8000a3e:	d10c      	bne.n	8000a5a <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000a40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a44:	f023 0307 	bic.w	r3, r3, #7
 8000a48:	b25b      	sxtb	r3, r3
 8000a4a:	f043 0305 	orr.w	r3, r3, #5
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2205      	movs	r2, #5
 8000a56:	61da      	str	r2, [r3, #28]
 8000a58:	e00e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	2b06      	cmp	r3, #6
 8000a5e:	d10b      	bne.n	8000a78 <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000a60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a64:	f023 0307 	bic.w	r3, r3, #7
 8000a68:	b25b      	sxtb	r3, r3
 8000a6a:	f043 0306 	orr.w	r3, r3, #6
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2206      	movs	r2, #6
 8000a76:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 fa00 	bl	8000e84 <LoRa_write>
    //HAL_Delay(10);
}
 8000a84:	bf00      	nop
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	6818      	ldr	r0, [r3, #0]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	889b      	ldrh	r3, [r3, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f001 fd34 	bl	8002514 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6998      	ldr	r0, [r3, #24]
 8000ab0:	88fa      	ldrh	r2, [r7, #6]
 8000ab2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	f002 fa3a 	bl	8002f30 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000abc:	bf00      	nop
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f002 fe3a 	bl	800373c <HAL_SPI_GetState>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d1f7      	bne.n	8000abe <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	6998      	ldr	r0, [r3, #24]
 8000ad2:	8b3a      	ldrh	r2, [r7, #24]
 8000ad4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ad8:	6839      	ldr	r1, [r7, #0]
 8000ada:	f002 fb6d 	bl	80031b8 <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ade:	bf00      	nop
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fe29 	bl	800373c <HAL_SPI_GetState>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d1f7      	bne.n	8000ae0 <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	6818      	ldr	r0, [r3, #0]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	889b      	ldrh	r3, [r3, #4]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	f001 fd0a 	bl	8002514 <HAL_GPIO_WritePin>
}
 8000b00:	bf00      	nop
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	603b      	str	r3, [r7, #0]
 8000b14:	4613      	mov	r3, r2
 8000b16:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	6818      	ldr	r0, [r3, #0]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	889b      	ldrh	r3, [r3, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	4619      	mov	r1, r3
 8000b24:	f001 fcf6 	bl	8002514 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	6998      	ldr	r0, [r3, #24]
 8000b2c:	88fa      	ldrh	r2, [r7, #6]
 8000b2e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b32:	68b9      	ldr	r1, [r7, #8]
 8000b34:	f002 f9fc 	bl	8002f30 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b38:	bf00      	nop
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f002 fdfc 	bl	800373c <HAL_SPI_GetState>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d1f7      	bne.n	8000b3a <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	6998      	ldr	r0, [r3, #24]
 8000b4e:	8b3a      	ldrh	r2, [r7, #24]
 8000b50:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b54:	6839      	ldr	r1, [r7, #0]
 8000b56:	f002 f9eb 	bl	8002f30 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b5a:	bf00      	nop
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f002 fdeb 	bl	800373c <HAL_SPI_GetState>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d1f7      	bne.n	8000b5c <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6818      	ldr	r0, [r3, #0]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	889b      	ldrh	r3, [r3, #4]
 8000b74:	2201      	movs	r2, #1
 8000b76:	4619      	mov	r1, r3
 8000b78:	f001 fccc 	bl	8002514 <HAL_GPIO_WritePin>
}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000b90:	2126      	movs	r1, #38	@ 0x26
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f000 f95c 	bl	8000e50 <LoRa_read>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000b9c:	78fb      	ldrb	r3, [r7, #3]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d004      	beq.n	8000bac <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000ba2:	7bbb      	ldrb	r3, [r7, #14]
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	73fb      	strb	r3, [r7, #15]
 8000baa:	e003      	b.n	8000bb4 <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000bac:	7bbb      	ldrb	r3, [r7, #14]
 8000bae:	f023 0308 	bic.w	r3, r3, #8
 8000bb2:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2126      	movs	r1, #38	@ 0x26
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f000 f962 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b096      	sub	sp, #88	@ 0x58
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000bd0:	4a17      	ldr	r2, [pc, #92]	@ (8000c30 <LoRa_setAutoLDO+0x68>)
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	4611      	mov	r1, r2
 8000bd8:	2250      	movs	r2, #80	@ 0x50
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f006 ff77 	bl	8007ace <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000be6:	461a      	mov	r2, r3
 8000be8:	2301      	movs	r3, #1
 8000bea:	4093      	lsls	r3, r2
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fc01 	bl	80003f4 <__aeabi_i2d>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	3358      	adds	r3, #88	@ 0x58
 8000bfc:	443b      	add	r3, r7
 8000bfe:	3b50      	subs	r3, #80	@ 0x50
 8000c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c04:	f7ff fd8a 	bl	800071c <__aeabi_ddiv>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	4610      	mov	r0, r2
 8000c0e:	4619      	mov	r1, r3
 8000c10:	f7ff fe6c 	bl	80008ec <__aeabi_d2iz>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b10      	cmp	r3, #16
 8000c18:	bfcc      	ite	gt
 8000c1a:	2301      	movgt	r3, #1
 8000c1c:	2300      	movle	r3, #0
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	4619      	mov	r1, r3
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff ffae 	bl	8000b84 <LoRa_setLowDaraRateOptimization>
}
 8000c28:	bf00      	nop
 8000c2a:	3758      	adds	r7, #88	@ 0x58
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	08008528 	.word	0x08008528

08000c34 <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	04db      	lsls	r3, r3, #19
 8000c42:	115b      	asrs	r3, r3, #5
 8000c44:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	0c1b      	lsrs	r3, r3, #16
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6818      	ldr	r0, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	889b      	ldrh	r3, [r3, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f001 fc5b 	bl	8002514 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6998      	ldr	r0, [r3, #24]
 8000c62:	f107 011b 	add.w	r1, r7, #27
 8000c66:	2364      	movs	r3, #100	@ 0x64
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f002 f961 	bl	8002f30 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6818      	ldr	r0, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	889b      	ldrh	r3, [r3, #4]
 8000c76:	2201      	movs	r2, #1
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f001 fc4b 	bl	8002514 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e002      	b.n	8000c8a <LoRa_setFrequency+0x56>
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	3301      	adds	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000c90:	dbf8      	blt.n	8000c84 <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	889b      	ldrh	r3, [r3, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f001 fc35 	bl	8002514 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6998      	ldr	r0, [r3, #24]
 8000cae:	f107 011b 	add.w	r1, r7, #27
 8000cb2:	2364      	movs	r3, #100	@ 0x64
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f002 f93b 	bl	8002f30 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6818      	ldr	r0, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	889b      	ldrh	r3, [r3, #4]
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f001 fc25 	bl	8002514 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	e002      	b.n	8000cd6 <LoRa_setFrequency+0xa2>
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000cdc:	dbf8      	blt.n	8000cd0 <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6818      	ldr	r0, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	889b      	ldrh	r3, [r3, #4]
 8000cec:	2200      	movs	r2, #0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f001 fc10 	bl	8002514 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6998      	ldr	r0, [r3, #24]
 8000cf8:	f107 011b 	add.w	r1, r7, #27
 8000cfc:	2364      	movs	r3, #100	@ 0x64
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f002 f916 	bl	8002f30 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6818      	ldr	r0, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	889b      	ldrh	r3, [r3, #4]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f001 fc00 	bl	8002514 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	e002      	b.n	8000d20 <LoRa_setFrequency+0xec>
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000d26:	dbf8      	blt.n	8000d1a <LoRa_setFrequency+0xe6>
}
 8000d28:	bf00      	nop
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b084      	sub	sp, #16
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	2b0c      	cmp	r3, #12
 8000d40:	dd01      	ble.n	8000d46 <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 8000d42:	230c      	movs	r3, #12
 8000d44:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	2b06      	cmp	r3, #6
 8000d4a:	dc01      	bgt.n	8000d50 <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8000d4c:	2307      	movs	r3, #7
 8000d4e:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000d50:	211e      	movs	r1, #30
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f87c 	bl	8000e50 <LoRa_read>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	011b      	lsls	r3, r3, #4
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 8000d70:	7bbb      	ldrb	r3, [r7, #14]
 8000d72:	461a      	mov	r2, r3
 8000d74:	211e      	movs	r1, #30
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f000 f884 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff ff23 	bl	8000bc8 <LoRa_setAutoLDO>
}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	460b      	mov	r3, r1
 8000d94:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 8000d96:	78fb      	ldrb	r3, [r7, #3]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	2109      	movs	r1, #9
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f000 f871 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8000dbc:	78fb      	ldrb	r3, [r7, #3]
 8000dbe:	2b2c      	cmp	r3, #44	@ 0x2c
 8000dc0:	d801      	bhi.n	8000dc6 <LoRa_setOCP+0x1a>
        current = 45;
 8000dc2:	232d      	movs	r3, #45	@ 0x2d
 8000dc4:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 8000dc6:	78fb      	ldrb	r3, [r7, #3]
 8000dc8:	2bf0      	cmp	r3, #240	@ 0xf0
 8000dca:	d901      	bls.n	8000dd0 <LoRa_setOCP+0x24>
        current = 240;
 8000dcc:	23f0      	movs	r3, #240	@ 0xf0
 8000dce:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 8000dd0:	78fb      	ldrb	r3, [r7, #3]
 8000dd2:	2b78      	cmp	r3, #120	@ 0x78
 8000dd4:	d809      	bhi.n	8000dea <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 8000dd6:	78fb      	ldrb	r3, [r7, #3]
 8000dd8:	3b2d      	subs	r3, #45	@ 0x2d
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <LoRa_setOCP+0x70>)
 8000ddc:	fb82 1203 	smull	r1, r2, r2, r3
 8000de0:	1052      	asrs	r2, r2, #1
 8000de2:	17db      	asrs	r3, r3, #31
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	73fb      	strb	r3, [r7, #15]
 8000de8:	e00b      	b.n	8000e02 <LoRa_setOCP+0x56>
    else if(current <= 240)
 8000dea:	78fb      	ldrb	r3, [r7, #3]
 8000dec:	2bf0      	cmp	r3, #240	@ 0xf0
 8000dee:	d808      	bhi.n	8000e02 <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 8000df0:	78fb      	ldrb	r3, [r7, #3]
 8000df2:	331e      	adds	r3, #30
 8000df4:	4a09      	ldr	r2, [pc, #36]	@ (8000e1c <LoRa_setOCP+0x70>)
 8000df6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dfa:	1092      	asrs	r2, r2, #2
 8000dfc:	17db      	asrs	r3, r3, #31
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	3320      	adds	r3, #32
 8000e06:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	210b      	movs	r1, #11
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f000 f838 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000e14:	bf00      	nop
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	66666667 	.word	0x66666667

08000e20 <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000e28:	211e      	movs	r1, #30
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 f810 	bl	8000e50 <LoRa_read>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	f043 0307 	orr.w	r3, r3, #7
 8000e3a:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 8000e3c:	7bbb      	ldrb	r3, [r7, #14]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	211e      	movs	r1, #30
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 f81e 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000e48:	bf00      	nop
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000e66:	f107 030f 	add.w	r3, r7, #15
 8000e6a:	f107 010e 	add.w	r1, r7, #14
 8000e6e:	2201      	movs	r2, #1
 8000e70:	9200      	str	r2, [sp, #0]
 8000e72:	2201      	movs	r2, #1
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff fe09 	bl	8000a8c <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af02      	add	r7, sp, #8
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	70fb      	strb	r3, [r7, #3]
 8000e90:	4613      	mov	r3, r2
 8000e92:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	73bb      	strb	r3, [r7, #14]
    data = value;
 8000e9e:	78bb      	ldrb	r3, [r7, #2]
 8000ea0:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8000ea2:	f107 030f 	add.w	r3, r7, #15
 8000ea6:	f107 010e 	add.w	r1, r7, #14
 8000eaa:	2201      	movs	r2, #1
 8000eac:	9200      	str	r2, [sp, #0]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fe29 	bl	8000b08 <LoRa_writeReg>
    //HAL_Delay(5);
}
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <LoRa_BurstWrite>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t *value      --> address of values that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b086      	sub	sp, #24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	607a      	str	r2, [r7, #4]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	460b      	mov	r3, r1
 8000ecc:	72fb      	strb	r3, [r7, #11]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	72bb      	strb	r3, [r7, #10]
    uint8_t addr;
    addr = address | 0x80;
 8000ed2:	7afb      	ldrb	r3, [r7, #11]
 8000ed4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	75fb      	strb	r3, [r7, #23]

    //NSS = 1
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6818      	ldr	r0, [r3, #0]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	889b      	ldrh	r3, [r3, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f001 fb14 	bl	8002514 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6998      	ldr	r0, [r3, #24]
 8000ef0:	f107 0117 	add.w	r1, r7, #23
 8000ef4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f002 f819 	bl	8002f30 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000efe:	bf00      	nop
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f002 fc19 	bl	800373c <HAL_SPI_GetState>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d1f7      	bne.n	8000f00 <LoRa_BurstWrite+0x42>
        ;
    //Write data in FiFo
    HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	6998      	ldr	r0, [r3, #24]
 8000f14:	7abb      	ldrb	r3, [r7, #10]
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f1c:	6879      	ldr	r1, [r7, #4]
 8000f1e:	f002 f807 	bl	8002f30 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f22:	bf00      	nop
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 fc07 	bl	800373c <HAL_SPI_GetState>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d1f7      	bne.n	8000f24 <LoRa_BurstWrite+0x66>
        ;
    //NSS = 0
    //HAL_Delay(5);
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	6818      	ldr	r0, [r3, #0]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	889b      	ldrh	r3, [r3, #4]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f001 fae8 	bl	8002514 <HAL_GPIO_WritePin>
}
 8000f44:	bf00      	nop
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

    return 1;
 8000f54:	2301      	movs	r3, #1
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr

08000f60 <LoRa_transmit>:
            uint8_t  data           --> A pointer to the data you wanna send
            uint8_t  length   --> Size of your data in Bytes
            uint16_t timeOut    --> Timeout in milliseconds
        returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	460b      	mov	r3, r1
 8000f70:	71fb      	strb	r3, [r7, #7]
 8000f72:	4613      	mov	r3, r2
 8000f74:	80bb      	strh	r3, [r7, #4]
    uint8_t read;

    int mode = _LoRa->current_mode;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	617b      	str	r3, [r7, #20]
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f7ff fd23 	bl	80009ca <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8000f84:	210e      	movs	r1, #14
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff ff62 	bl	8000e50 <LoRa_read>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	74fb      	strb	r3, [r7, #19]
    LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8000f90:	7cfb      	ldrb	r3, [r7, #19]
 8000f92:	461a      	mov	r2, r3
 8000f94:	210d      	movs	r1, #13
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ff74 	bl	8000e84 <LoRa_write>
    LoRa_write(_LoRa, RegPayloadLength, length);
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2122      	movs	r1, #34	@ 0x22
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ff6e 	bl	8000e84 <LoRa_write>
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	2100      	movs	r1, #0
 8000fae:	68f8      	ldr	r0, [r7, #12]
 8000fb0:	f7ff ff85 	bl	8000ebe <LoRa_BurstWrite>
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8000fb4:	2103      	movs	r1, #3
 8000fb6:	68f8      	ldr	r0, [r7, #12]
 8000fb8:	f7ff fd07 	bl	80009ca <LoRa_gotoMode>
    while(1){
        read = LoRa_read(_LoRa, RegIrqFlags);
 8000fbc:	2112      	movs	r1, #18
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff ff46 	bl	8000e50 <LoRa_read>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	74fb      	strb	r3, [r7, #19]
        if((read & 0x08)!=0){
 8000fc8:	7cfb      	ldrb	r3, [r7, #19]
 8000fca:	f003 0308 	and.w	r3, r3, #8
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d00a      	beq.n	8000fe8 <LoRa_transmit+0x88>
            LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8000fd2:	22ff      	movs	r2, #255	@ 0xff
 8000fd4:	2112      	movs	r1, #18
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f7ff ff54 	bl	8000e84 <LoRa_write>
            LoRa_gotoMode(_LoRa, mode);
 8000fdc:	6979      	ldr	r1, [r7, #20]
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f7ff fcf3 	bl	80009ca <LoRa_gotoMode>
            return 1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e00f      	b.n	8001008 <LoRa_transmit+0xa8>
        }
        else{
            if(--timeout==0){
 8000fe8:	88bb      	ldrh	r3, [r7, #4]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	80bb      	strh	r3, [r7, #4]
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d105      	bne.n	8001000 <LoRa_transmit+0xa0>
                LoRa_gotoMode(_LoRa, mode);
 8000ff4:	6979      	ldr	r1, [r7, #20]
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f7ff fce7 	bl	80009ca <LoRa_gotoMode>
                return 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	e003      	b.n	8001008 <LoRa_transmit+0xa8>
            }
        }
        HAL_Delay(1);
 8001000:	2001      	movs	r0, #1
 8001002:	f000 ffff 	bl	8002004 <HAL_Delay>
        read = LoRa_read(_LoRa, RegIrqFlags);
 8001006:	e7d9      	b.n	8000fbc <LoRa_transmit+0x5c>
    }
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <LoRa_startReceiving>:
        arguments   :
            LoRa*    LoRa     --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001018:	2105      	movs	r1, #5
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff fcd5 	bl	80009ca <LoRa_gotoMode>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <LoRa_receive>:
            uint8_t  data           --> A pointer to the array that you want to write bytes in it
            uint8_t  length   --> Determines how many bytes you want to read

        returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	4613      	mov	r3, r2
 8001034:	71fb      	strb	r3, [r7, #7]
    uint8_t read;
    uint8_t number_of_bytes;
    uint8_t min = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i<length; i++)
 800103a:	2300      	movs	r3, #0
 800103c:	61bb      	str	r3, [r7, #24]
 800103e:	e007      	b.n	8001050 <LoRa_receive+0x28>
        data[i]=0;
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	4413      	add	r3, r2
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<length; i++)
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	3301      	adds	r3, #1
 800104e:	61bb      	str	r3, [r7, #24]
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	429a      	cmp	r2, r3
 8001056:	dbf3      	blt.n	8001040 <LoRa_receive+0x18>

    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001058:	2101      	movs	r1, #1
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f7ff fcb5 	bl	80009ca <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegIrqFlags);
 8001060:	2112      	movs	r1, #18
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fef4 	bl	8000e50 <LoRa_read>
 8001068:	4603      	mov	r3, r0
 800106a:	74fb      	strb	r3, [r7, #19]
    if((read & 0x40) != 0){
 800106c:	7cfb      	ldrb	r3, [r7, #19]
 800106e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001072:	2b00      	cmp	r3, #0
 8001074:	d02f      	beq.n	80010d6 <LoRa_receive+0xae>
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001076:	22ff      	movs	r2, #255	@ 0xff
 8001078:	2112      	movs	r1, #18
 800107a:	68f8      	ldr	r0, [r7, #12]
 800107c:	f7ff ff02 	bl	8000e84 <LoRa_write>
        number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001080:	2113      	movs	r1, #19
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f7ff fee4 	bl	8000e50 <LoRa_read>
 8001088:	4603      	mov	r3, r0
 800108a:	74bb      	strb	r3, [r7, #18]
        read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 800108c:	2110      	movs	r1, #16
 800108e:	68f8      	ldr	r0, [r7, #12]
 8001090:	f7ff fede 	bl	8000e50 <LoRa_read>
 8001094:	4603      	mov	r3, r0
 8001096:	74fb      	strb	r3, [r7, #19]
        LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001098:	7cfb      	ldrb	r3, [r7, #19]
 800109a:	461a      	mov	r2, r3
 800109c:	210d      	movs	r1, #13
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f7ff fef0 	bl	8000e84 <LoRa_write>
        min = length >= number_of_bytes ? number_of_bytes : length;
 80010a4:	7cba      	ldrb	r2, [r7, #18]
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	4293      	cmp	r3, r2
 80010aa:	bf28      	it	cs
 80010ac:	4613      	movcs	r3, r2
 80010ae:	77fb      	strb	r3, [r7, #31]
        for(int i=0; i<min; i++)
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	e00b      	b.n	80010ce <LoRa_receive+0xa6>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	18d4      	adds	r4, r2, r3
 80010bc:	2100      	movs	r1, #0
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f7ff fec6 	bl	8000e50 <LoRa_read>
 80010c4:	4603      	mov	r3, r0
 80010c6:	7023      	strb	r3, [r4, #0]
        for(int i=0; i<min; i++)
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	3301      	adds	r3, #1
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	7ffb      	ldrb	r3, [r7, #31]
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dbef      	blt.n	80010b6 <LoRa_receive+0x8e>
    }
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80010d6:	2105      	movs	r1, #5
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f7ff fc76 	bl	80009ca <LoRa_gotoMode>
    return min;
 80010de:	7ffb      	ldrb	r3, [r7, #31]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3724      	adds	r7, #36	@ 0x24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd90      	pop	{r4, r7, pc}

080010e8 <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 80010f0:	e008      	b.n	8001104 <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 80010f2:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80010f6:	60fb      	str	r3, [r7, #12]
        while (count--);
 80010f8:	bf00      	nop
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	1e5a      	subs	r2, r3, #1
 80010fe:	60fa      	str	r2, [r7, #12]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1fa      	bne.n	80010fa <short_delay_ms+0x12>
    while (ms--) {
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	1e5a      	subs	r2, r3, #1
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f1      	bne.n	80010f2 <short_delay_ms+0xa>
    }
}
 800110e:	bf00      	nop
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr

0800111a <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ff12 	bl	8000f4c <LoRa_isvalid>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	f000 808b 	beq.w	8001246 <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001130:	2100      	movs	r1, #0
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fc49 	bl	80009ca <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 8001138:	200a      	movs	r0, #10
 800113a:	f7ff ffd5 	bl	80010e8 <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 800113e:	2101      	movs	r1, #1
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff fe85 	bl	8000e50 <LoRa_read>
 8001146:	4603      	mov	r3, r0
 8001148:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 800114a:	200a      	movs	r0, #10
 800114c:	f7ff ffcc 	bl	80010e8 <short_delay_ms>

            data = read | 0x80;
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001156:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 8001158:	7bbb      	ldrb	r3, [r7, #14]
 800115a:	461a      	mov	r2, r3
 800115c:	2101      	movs	r1, #1
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff fe90 	bl	8000e84 <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 8001164:	2064      	movs	r0, #100	@ 0x64
 8001166:	f7ff ffbf 	bl	80010e8 <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6a1b      	ldr	r3, [r3, #32]
 800116e:	4619      	mov	r1, r3
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff fd5f 	bl	8000c34 <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800117c:	4619      	mov	r1, r3
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff fe03 	bl	8000d8a <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800118a:	4619      	mov	r1, r3
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fe0d 	bl	8000dac <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 8001192:	2223      	movs	r2, #35	@ 0x23
 8001194:	210c      	movs	r1, #12
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff fe74 	bl	8000e84 <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff fe3f 	bl	8000e20 <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80011a8:	4619      	mov	r1, r3
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff fdc1 	bl	8000d32 <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80011b0:	22ff      	movs	r2, #255	@ 0xff
 80011b2:	211f      	movs	r1, #31
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fe65 	bl	8000e84 <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4413      	add	r3, r2
 80011d4:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 80011d6:	7bbb      	ldrb	r3, [r7, #14]
 80011d8:	461a      	mov	r2, r3
 80011da:	211d      	movs	r1, #29
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff fe51 	bl	8000e84 <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff fcf0 	bl	8000bc8 <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	461a      	mov	r2, r3
 80011f4:	2120      	movs	r1, #32
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fe44 	bl	8000e84 <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001200:	b2db      	uxtb	r3, r3
 8001202:	461a      	mov	r2, r3
 8001204:	2121      	movs	r1, #33	@ 0x21
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff fe3c 	bl	8000e84 <LoRa_write>
        //     data = read | 0x3F;
        //     LoRa_write(_LoRa, RegDioMapping1, data);
        // // LoRa_write(_LoRa, RegDioMapping1, 0x00);


        LoRa_write(_LoRa, RegDioMapping1, 0x00); // DIO0DIO3 = RxDone
 800120c:	2200      	movs	r2, #0
 800120e:	2140      	movs	r1, #64	@ 0x40
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fe37 	bl	8000e84 <LoRa_write>



        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001216:	2101      	movs	r1, #1
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff fbd6 	bl	80009ca <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2201      	movs	r2, #1
 8001222:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001224:	200a      	movs	r0, #10
 8001226:	f7ff ff5f 	bl	80010e8 <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 800122a:	2142      	movs	r1, #66	@ 0x42
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff fe0f 	bl	8000e50 <LoRa_read>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	2b12      	cmp	r3, #18
 800123a:	d101      	bne.n	8001240 <LoRa_init+0x126>
                return LORA_OK;
 800123c:	23c8      	movs	r3, #200	@ 0xc8
 800123e:	e004      	b.n	800124a <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 8001240:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001244:	e001      	b.n	800124a <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 8001246:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <RX_Queue_init>:
#include "queue.h"
#include "stdio.h"

QueueHandle_t rx_queue_handle = NULL;

QueueHandle_t RX_Queue_init() {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
    rx_queue_handle = xQueueCreate(RX_QUEUE_LENGTH, RX_ITEM_SIZE);
 8001258:	2200      	movs	r2, #0
 800125a:	2114      	movs	r1, #20
 800125c:	2005      	movs	r0, #5
 800125e:	f003 faec 	bl	800483a <xQueueGenericCreate>
 8001262:	4603      	mov	r3, r0
 8001264:	4a07      	ldr	r2, [pc, #28]	@ (8001284 <RX_Queue_init+0x30>)
 8001266:	6013      	str	r3, [r2, #0]
    if (rx_queue_handle != NULL) {
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <RX_Queue_init+0x30>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d002      	beq.n	8001276 <RX_Queue_init+0x22>
        return rx_queue_handle;
 8001270:	4b04      	ldr	r3, [pc, #16]	@ (8001284 <RX_Queue_init+0x30>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	e003      	b.n	800127e <RX_Queue_init+0x2a>
    }else {
        printf("RX Queue creation failed : NO MEMORY \n");
 8001276:	4804      	ldr	r0, [pc, #16]	@ (8001288 <RX_Queue_init+0x34>)
 8001278:	f006 fa70 	bl	800775c <puts>
        return NULL;
 800127c:	2300      	movs	r3, #0





 800127e:	4618      	mov	r0, r3
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000088 	.word	0x20000088
 8001288:	08008578 	.word	0x08008578

0800128c <LoRa_receive_safe>:
#include "semphr.h"
#include "stm32f1xx_hal_gpio.h"
#include "task.h"
#include "../Inc/LoRa.h"

uint8_t LoRa_receive_safe(LoRa *lora, uint8_t *data, uint8_t length, SemaphoreHandle_t lora_mutex_handle) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	4613      	mov	r3, r2
 800129a:	71fb      	strb	r3, [r7, #7]
    uint8_t bytes = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	75fb      	strb	r3, [r7, #23]
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012a4:	6838      	ldr	r0, [r7, #0]
 80012a6:	f003 fddb 	bl	8004e60 <xQueueSemaphoreTake>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d10d      	bne.n	80012cc <LoRa_receive_safe+0x40>
        bytes = LoRa_receive(lora, data, length);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	461a      	mov	r2, r3
 80012b4:	68b9      	ldr	r1, [r7, #8]
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f7ff feb6 	bl	8001028 <LoRa_receive>
 80012bc:	4603      	mov	r3, r0
 80012be:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 80012c0:	2300      	movs	r3, #0
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	6838      	ldr	r0, [r7, #0]
 80012c8:	f003 fb48 	bl	800495c <xQueueGenericSend>
    }
    return bytes;
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <xRX_Task>:

void xRX_Task(void *args) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	@ 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    RX_Task_args *task_args = (RX_Task_args *) args;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t received_bytes_array[sizeof(MeshPacket)];

    for (;;) {
        uint8_t notified = ulTaskNotifyTake(pdTRUE,portMAX_DELAY);
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012e8:	2001      	movs	r0, #1
 80012ea:	f005 f8a3 	bl	8006434 <ulTaskNotifyTake>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (notified) {
 80012f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f3      	beq.n	80012e4 <xRX_Task+0xc>
            if (LoRa_receive_safe(task_args->lora,
 80012fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fe:	6818      	ldr	r0, [r3, #0]
 8001300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f107 010c 	add.w	r1, r7, #12
 8001308:	2214      	movs	r2, #20
 800130a:	f7ff ffbf 	bl	800128c <LoRa_receive_safe>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d0e7      	beq.n	80012e4 <xRX_Task+0xc>
                received_bytes_array,
                sizeof(received_bytes_array),
                task_args->lora_mutex)) {
                if (xQueueSend(task_args->_rx_queue_handle,received_bytes_array,pdMS_TO_TICKS(2000))==pdTRUE) {
 8001314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001316:	6898      	ldr	r0, [r3, #8]
 8001318:	f107 010c 	add.w	r1, r7, #12
 800131c:	2300      	movs	r3, #0
 800131e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001322:	f003 fb1b 	bl	800495c <xQueueGenericSend>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d1db      	bne.n	80012e4 <xRX_Task+0xc>
                    printf("xRX : SENDING TO RX_QUEUE \r\n ");
 800132c:	4801      	ldr	r0, [pc, #4]	@ (8001334 <xRX_Task+0x5c>)
 800132e:	f006 f9ad 	bl	800768c <iprintf>
    for (;;) {
 8001332:	e7d7      	b.n	80012e4 <xRX_Task+0xc>
 8001334:	080085a0 	.word	0x080085a0

08001338 <routing_task>:
#include "General.h"
#include "id.h"
#include "packet.h"
#include "queue.h"

void routing_task(void *args) {
 8001338:	b5b0      	push	{r4, r5, r7, lr}
 800133a:	b08e      	sub	sp, #56	@ 0x38
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    Routing_task_args *routing_task_args = (Routing_task_args *) args;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t received_byte_array[sizeof(MeshPacket)];
    MeshPacket pkt;

    for (;;) {
        if (xQueueReceive(routing_task_args->_rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8001344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f107 0120 	add.w	r1, r7, #32
 800134c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001350:	4618      	mov	r0, r3
 8001352:	f003 fca3 	bl	8004c9c <xQueueReceive>
 8001356:	4603      	mov	r3, r0
 8001358:	2b01      	cmp	r3, #1
 800135a:	d1f3      	bne.n	8001344 <routing_task+0xc>
            memcpy(&pkt, received_byte_array, sizeof(MeshPacket));
 800135c:	f107 040c 	add.w	r4, r7, #12
 8001360:	f107 0520 	add.w	r5, r7, #32
 8001364:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001366:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001368:	682b      	ldr	r3, [r5, #0]
 800136a:	6023      	str	r3, [r4, #0]
            //TODO : get rid of this line ( just for structure phase)
            printf("ROUTER : sending to TX_QUEUE \r\n");
 800136c:	4818      	ldr	r0, [pc, #96]	@ (80013d0 <routing_task+0x98>)
 800136e:	f006 f9f5 	bl	800775c <puts>

            xQueueSend(routing_task_args->_tx_queue_handle,&pkt,portMAX_DELAY);
 8001372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001374:	6858      	ldr	r0, [r3, #4]
 8001376:	f107 010c 	add.w	r1, r7, #12
 800137a:	2300      	movs	r3, #0
 800137c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001380:	f003 faec 	bl	800495c <xQueueGenericSend>
            if (pkt.dst_id == mesh_id) {
 8001384:	7c3b      	ldrb	r3, [r7, #16]
 8001386:	461a      	mov	r2, r3
 8001388:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <routing_task+0x9c>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	429a      	cmp	r2, r3
 800138e:	d105      	bne.n	800139c <routing_task+0x64>
                handle_my_packets(&pkt);
 8001390:	f107 030c 	add.w	r3, r7, #12
 8001394:	4618      	mov	r0, r3
 8001396:	f000 f81f 	bl	80013d8 <handle_my_packets>
                continue;
 800139a:	e017      	b.n	80013cc <routing_task+0x94>
            }

            if (pkt.dst_id == BROADCAST_ADDRESS) {
 800139c:	7c3b      	ldrb	r3, [r7, #16]
 800139e:	2bff      	cmp	r3, #255	@ 0xff
 80013a0:	d105      	bne.n	80013ae <routing_task+0x76>
                handle_connections(&pkt);
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f823 	bl	80013f2 <handle_connections>
                continue;
 80013ac:	e00e      	b.n	80013cc <routing_task+0x94>
            }

            if (pkt.dst_id != mesh_id && pkt.dst_id != BROADCAST_ADDRESS) {
 80013ae:	7c3b      	ldrb	r3, [r7, #16]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <routing_task+0x9c>)
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d0c4      	beq.n	8001344 <routing_task+0xc>
 80013ba:	7c3b      	ldrb	r3, [r7, #16]
 80013bc:	2bff      	cmp	r3, #255	@ 0xff
 80013be:	d0c1      	beq.n	8001344 <routing_task+0xc>
                // i did it just for readability
                handle_forwarding(&pkt);
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f81e 	bl	8001406 <handle_forwarding>
                continue;
 80013ca:	bf00      	nop
        if (xQueueReceive(routing_task_args->_rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 80013cc:	e7ba      	b.n	8001344 <routing_task+0xc>
 80013ce:	bf00      	nop
 80013d0:	080085c0 	.word	0x080085c0
 80013d4:	20000098 	.word	0x20000098

080013d8 <handle_my_packets>:
        }
    }
}


uint8_t handle_my_packets(MeshPacket *packet) {
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    Commands command = (Commands) packet->payload[0];
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7a5b      	ldrb	r3, [r3, #9]
 80013e4:	73fb      	strb	r3, [r7, #15]
    switch (packet->payload[0]) {
        //TODO transmit to drone via uart

        default: return 1;
 80013e6:	2301      	movs	r3, #1
    }
    return 1;
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr

080013f2 <handle_connections>:

uint8_t handle_connections(MeshPacket *packet) {
 80013f2:	b480      	push	{r7}
 80013f4:	b083      	sub	sp, #12
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
    //TODO : make the routing logic for connecting

    return 1;
 80013fa:	2301      	movs	r3, #1
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <handle_forwarding>:
uint8_t handle_forwarding(MeshPacket *packet) {
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
    //TODO  : make the forwarding logic
    return 1;
 800140e:	2301      	movs	r3, #1

}
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
	...

0800141c <xTX_test_Task>:
#include "task.h"
#include "semphr.h"
#include "LoRa.h"  // your LoRa driver


void xTX_test_Task(void *args) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
    TX_TEST_Task_args *task_args = (TX_TEST_Task_args *) args;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	617b      	str	r3, [r7, #20]

    // Example test payload
    uint8_t test_payload[5] = {1, 2, 3, 4, 5};
 8001428:	4a15      	ldr	r2, [pc, #84]	@ (8001480 <xTX_test_Task+0x64>)
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001432:	6018      	str	r0, [r3, #0]
 8001434:	3304      	adds	r3, #4
 8001436:	7019      	strb	r1, [r3, #0]

    for (;;) {
        // Wait 5 seconds
        vTaskDelay(pdMS_TO_TICKS(5000));
 8001438:	f241 3088 	movw	r0, #5000	@ 0x1388
 800143c:	f004 f9d6 	bl	80057ec <vTaskDelay>

        // Send packet safely with mutex
        if (xSemaphoreTake(task_args->lora_mutex, portMAX_DELAY) == pdTRUE) {
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001448:	4618      	mov	r0, r3
 800144a:	f003 fd09 	bl	8004e60 <xQueueSemaphoreTake>
 800144e:	4603      	mov	r3, r0
 8001450:	2b01      	cmp	r3, #1
 8001452:	d1f1      	bne.n	8001438 <xTX_test_Task+0x1c>
            LoRa_transmit(task_args->lora, test_payload, sizeof(test_payload), 1000);
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	6818      	ldr	r0, [r3, #0]
 8001458:	f107 010c 	add.w	r1, r7, #12
 800145c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001460:	2205      	movs	r2, #5
 8001462:	f7ff fd7d 	bl	8000f60 <LoRa_transmit>
            HAL_GPIO_TogglePin(RECEIVING_LED_GPIO_Port, RECEIVING_LED_Pin);
 8001466:	2140      	movs	r1, #64	@ 0x40
 8001468:	4806      	ldr	r0, [pc, #24]	@ (8001484 <xTX_test_Task+0x68>)
 800146a:	f001 f86b 	bl	8002544 <HAL_GPIO_TogglePin>
            xSemaphoreGive(task_args->lora_mutex);
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	6858      	ldr	r0, [r3, #4]
 8001472:	2300      	movs	r3, #0
 8001474:	2200      	movs	r2, #0
 8001476:	2100      	movs	r1, #0
 8001478:	f003 fa70 	bl	800495c <xQueueGenericSend>
        vTaskDelay(pdMS_TO_TICKS(5000));
 800147c:	e7dc      	b.n	8001438 <xTX_test_Task+0x1c>
 800147e:	bf00      	nop
 8001480:	080085e0 	.word	0x080085e0
 8001484:	40010c00 	.word	0x40010c00

08001488 <TX_Queue_init>:

#include "packet.h"

QueueHandle_t tx_Queue_handle = NULL; //  define it exactly once

QueueHandle_t TX_Queue_init(void) {
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
    tx_Queue_handle = xQueueCreate(5, sizeof(MeshPacket));
 800148c:	2200      	movs	r2, #0
 800148e:	2114      	movs	r1, #20
 8001490:	2005      	movs	r0, #5
 8001492:	f003 f9d2 	bl	800483a <xQueueGenericCreate>
 8001496:	4603      	mov	r3, r0
 8001498:	4a06      	ldr	r2, [pc, #24]	@ (80014b4 <TX_Queue_init+0x2c>)
 800149a:	6013      	str	r3, [r2, #0]
    if (!tx_Queue_handle) {
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <TX_Queue_init+0x2c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <TX_Queue_init+0x22>
        printf("TX Queue creation failed\n");
 80014a4:	4804      	ldr	r0, [pc, #16]	@ (80014b8 <TX_Queue_init+0x30>)
 80014a6:	f006 f959 	bl	800775c <puts>
    }
    return tx_Queue_handle;
 80014aa:	4b02      	ldr	r3, [pc, #8]	@ (80014b4 <TX_Queue_init+0x2c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000008c 	.word	0x2000008c
 80014b8:	080085e8 	.word	0x080085e8

080014bc <LoRa_transmit_safe>:

#include <stdio.h>

#include "packet.h"

uint8_t LoRa_transmit_safe(LoRa *lora, uint8_t *data, uint8_t length, uint16_t timeout, SemaphoreHandle_t lora_mutex_handle) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	4611      	mov	r1, r2
 80014c8:	461a      	mov	r2, r3
 80014ca:	460b      	mov	r3, r1
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	4613      	mov	r3, r2
 80014d0:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	75fb      	strb	r3, [r7, #23]

    // Take the LoRa mutex before using the SPI and LoRa hardware
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80014d6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014da:	6a38      	ldr	r0, [r7, #32]
 80014dc:	f003 fcc0 	bl	8004e60 <xQueueSemaphoreTake>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d10d      	bne.n	8001502 <LoRa_transmit_safe+0x46>
        status = LoRa_transmit(lora, data, length, timeout);
 80014e6:	88bb      	ldrh	r3, [r7, #4]
 80014e8:	79fa      	ldrb	r2, [r7, #7]
 80014ea:	68b9      	ldr	r1, [r7, #8]
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f7ff fd37 	bl	8000f60 <LoRa_transmit>
 80014f2:	4603      	mov	r3, r0
 80014f4:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);  // Always release the mutex
 80014f6:	2300      	movs	r3, #0
 80014f8:	2200      	movs	r2, #0
 80014fa:	2100      	movs	r1, #0
 80014fc:	6a38      	ldr	r0, [r7, #32]
 80014fe:	f003 fa2d 	bl	800495c <xQueueGenericSend>
    }

    return status;
 8001502:	7dfb      	ldrb	r3, [r7, #23]
}
 8001504:	4618      	mov	r0, r3
 8001506:	3718      	adds	r7, #24
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <xTX_task>:

void xTX_task(void *args) {
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b08b      	sub	sp, #44	@ 0x2c
 8001510:	af02      	add	r7, sp, #8
 8001512:	6078      	str	r0, [r7, #4]
    TX_task_args *task_args = (TX_task_args *) args;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	61fb      	str	r3, [r7, #28]
    MeshPacket packet_from_queue;


    for (;;) {
        if (xQueueReceive(task_args->_tx_queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f107 0108 	add.w	r1, r7, #8
 8001520:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001524:	4618      	mov	r0, r3
 8001526:	f003 fbb9 	bl	8004c9c <xQueueReceive>
 800152a:	4603      	mov	r3, r0
 800152c:	2b01      	cmp	r3, #1
 800152e:	d1f3      	bne.n	8001518 <xTX_task+0xc>

            if (LoRa_transmit_safe(
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	6818      	ldr	r0, [r3, #0]
 8001534:	7c3c      	ldrb	r4, [r7, #16]
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f107 0208 	add.w	r2, r7, #8
 800153e:	f102 0109 	add.w	r1, r2, #9
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001548:	4622      	mov	r2, r4
 800154a:	f7ff ffb7 	bl	80014bc <LoRa_transmit_safe>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d0e1      	beq.n	8001518 <xTX_task+0xc>
            2000,
            task_args->_lora_mutex_handle


            )) {
                printf("xTX : SENT PACKET  \r\n");
 8001554:	4801      	ldr	r0, [pc, #4]	@ (800155c <xTX_task+0x50>)
 8001556:	f006 f901 	bl	800775c <puts>
        if (xQueueReceive(task_args->_tx_queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 800155a:	e7dd      	b.n	8001518 <xTX_task+0xc>
 800155c:	08008604 	.word	0x08008604

08001560 <flags_init>:
SemaphoreHandle_t get_flags_mutex(void) {
    return flags_mutex;
}

// Initialize the flags system
void flags_init(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 8001564:	2001      	movs	r0, #1
 8001566:	f003 f9e0 	bl	800492a <xQueueCreateMutex>
 800156a:	4603      	mov	r3, r0
 800156c:	4a06      	ldr	r2, [pc, #24]	@ (8001588 <flags_init+0x28>)
 800156e:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 8001570:	4b06      	ldr	r3, [pc, #24]	@ (800158c <flags_init+0x2c>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 8001576:	4b05      	ldr	r3, [pc, #20]	@ (800158c <flags_init+0x2c>)
 8001578:	2200      	movs	r2, #0
 800157a:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 800157c:	4b03      	ldr	r3, [pc, #12]	@ (800158c <flags_init+0x2c>)
 800157e:	2200      	movs	r2, #0
 8001580:	709a      	strb	r2, [r3, #2]
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000094 	.word	0x20000094
 800158c:	20000090 	.word	0x20000090

08001590 <get_unique_id_part>:
//
// Created by royivri on 11/8/25.
//

#include "id.h"
inline uint32_t get_unique_id_part(uint8_t index) {
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
    return *((uint32_t *)(UNIQUE_ID_BASE + (index * 4)));
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80015a2:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 80015a6:	681b      	ldr	r3, [r3, #0]

}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
	...

080015b4 <node_id_init>:



uint16_t mesh_id;

void node_id_init(void) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
    uint32_t id0 = get_unique_id_part(0);
 80015ba:	2000      	movs	r0, #0
 80015bc:	f7ff ffe8 	bl	8001590 <get_unique_id_part>
 80015c0:	60f8      	str	r0, [r7, #12]
    uint32_t id1 = get_unique_id_part(1);
 80015c2:	2001      	movs	r0, #1
 80015c4:	f7ff ffe4 	bl	8001590 <get_unique_id_part>
 80015c8:	60b8      	str	r0, [r7, #8]
    uint32_t id2 = get_unique_id_part(2);
 80015ca:	2002      	movs	r0, #2
 80015cc:	f7ff ffe0 	bl	8001590 <get_unique_id_part>
 80015d0:	6078      	str	r0, [r7, #4]

    mesh_id = (uint16_t)((id0 ^ id1 ^ id2) & 0xFFFF);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	4053      	eors	r3, r2
 80015dc:	b29a      	uxth	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	4053      	eors	r3, r2
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	4b03      	ldr	r3, [pc, #12]	@ (80015f4 <node_id_init+0x40>)
 80015e8:	801a      	strh	r2, [r3, #0]
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000098 	.word	0x20000098

080015f8 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	b29a      	uxth	r2, r3
 8001608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800160c:	68b9      	ldr	r1, [r7, #8]
 800160e:	4804      	ldr	r0, [pc, #16]	@ (8001620 <_write+0x28>)
 8001610:	f002 fc3c 	bl	8003e8c <HAL_UART_Transmit>
    return len;
 8001614:	687b      	ldr	r3, [r7, #4]
}
 8001616:	4618      	mov	r0, r3
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200000f8 	.word	0x200000f8

08001624 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8001624:	b5b0      	push	{r4, r5, r7, lr}
 8001626:	b094      	sub	sp, #80	@ 0x50
 8001628:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800162a:	f000 fcb9 	bl	8001fa0 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 800162e:	f000 f90f 	bl	8001850 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001632:	f000 f9a9 	bl	8001988 <MX_GPIO_Init>
    MX_SPI2_Init();
 8001636:	f000 f947 	bl	80018c8 <MX_SPI2_Init>
    MX_USART2_UART_Init();
 800163a:	f000 f97b 	bl	8001934 <MX_USART2_UART_Init>
    /* USER CODE BEGIN 2 */

    // init_packet_queue(); //Deprecated
    flags_init();
 800163e:	f7ff ff8f 	bl	8001560 <flags_init>
    node_id_init();
 8001642:	f7ff ffb7 	bl	80015b4 <node_id_init>
    RX_Queue_init();
 8001646:	f7ff fe05 	bl	8001254 <RX_Queue_init>
    TX_Queue_init();
 800164a:	f7ff ff1d 	bl	8001488 <TX_Queue_init>

    myLoRa = newLoRa();
 800164e:	4c61      	ldr	r4, [pc, #388]	@ (80017d4 <main+0x1b0>)
 8001650:	463b      	mov	r3, r7
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff f972 	bl	800093c <newLoRa>
 8001658:	4625      	mov	r5, r4
 800165a:	463c      	mov	r4, r7
 800165c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800165e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001660:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001664:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001668:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port = NSS_GPIO_Port;
 800166c:	4b59      	ldr	r3, [pc, #356]	@ (80017d4 <main+0x1b0>)
 800166e:	4a5a      	ldr	r2, [pc, #360]	@ (80017d8 <main+0x1b4>)
 8001670:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 8001672:	4b58      	ldr	r3, [pc, #352]	@ (80017d4 <main+0x1b0>)
 8001674:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001678:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 800167a:	4b56      	ldr	r3, [pc, #344]	@ (80017d4 <main+0x1b0>)
 800167c:	4a57      	ldr	r2, [pc, #348]	@ (80017dc <main+0x1b8>)
 800167e:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 8001680:	4b54      	ldr	r3, [pc, #336]	@ (80017d4 <main+0x1b0>)
 8001682:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001686:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 8001688:	4b52      	ldr	r3, [pc, #328]	@ (80017d4 <main+0x1b0>)
 800168a:	4a54      	ldr	r2, [pc, #336]	@ (80017dc <main+0x1b8>)
 800168c:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 800168e:	4b51      	ldr	r3, [pc, #324]	@ (80017d4 <main+0x1b0>)
 8001690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001694:	829a      	strh	r2, [r3, #20]
    myLoRa.power = POWER_17db;
 8001696:	4b4f      	ldr	r3, [pc, #316]	@ (80017d4 <main+0x1b0>)
 8001698:	22fc      	movs	r2, #252	@ 0xfc
 800169a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 800169e:	4b4d      	ldr	r3, [pc, #308]	@ (80017d4 <main+0x1b0>)
 80016a0:	4a4f      	ldr	r2, [pc, #316]	@ (80017e0 <main+0x1bc>)
 80016a2:	619a      	str	r2, [r3, #24]
    uint16_t LoRa_status = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    LoRa_reset(&myLoRa);
 80016aa:	484a      	ldr	r0, [pc, #296]	@ (80017d4 <main+0x1b0>)
 80016ac:	f7ff f96f 	bl	800098e <LoRa_reset>

    LoRa_status = LoRa_init(&myLoRa); // TODO : check status with  a warning
 80016b0:	4848      	ldr	r0, [pc, #288]	@ (80017d4 <main+0x1b0>)
 80016b2:	f7ff fd32 	bl	800111a <LoRa_init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    //STARTUP NOTES
    printf("DEVICE ID  : %x\r\n", mesh_id);
 80016bc:	4b49      	ldr	r3, [pc, #292]	@ (80017e4 <main+0x1c0>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	4849      	ldr	r0, [pc, #292]	@ (80017e8 <main+0x1c4>)
 80016c4:	f005 ffe2 	bl	800768c <iprintf>
    if (LoRa_status == 200) {
 80016c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80016cc:	2bc8      	cmp	r3, #200	@ 0xc8
 80016ce:	d103      	bne.n	80016d8 <main+0xb4>
        printf("LoRa status : OK\r\n");
 80016d0:	4846      	ldr	r0, [pc, #280]	@ (80017ec <main+0x1c8>)
 80016d2:	f006 f843 	bl	800775c <puts>
 80016d6:	e002      	b.n	80016de <main+0xba>
    } else {
        printf("LoRa status : FAILED\r\n");
 80016d8:	4845      	ldr	r0, [pc, #276]	@ (80017f0 <main+0x1cc>)
 80016da:	f006 f83f 	bl	800775c <puts>
    }


    lora_mutex_handle = xSemaphoreCreateMutex();
 80016de:	2001      	movs	r0, #1
 80016e0:	f003 f923 	bl	800492a <xQueueCreateMutex>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a43      	ldr	r2, [pc, #268]	@ (80017f4 <main+0x1d0>)
 80016e8:	6013      	str	r3, [r2, #0]
    if (lora_mutex_handle == NULL) {
 80016ea:	4b42      	ldr	r3, [pc, #264]	@ (80017f4 <main+0x1d0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d104      	bne.n	80016fc <main+0xd8>
        printf("Failed to create LoRa mutex!\n");
 80016f2:	4841      	ldr	r0, [pc, #260]	@ (80017f8 <main+0x1d4>)
 80016f4:	f006 f832 	bl	800775c <puts>
        while (1); // stop safely
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <main+0xd4>
    }

    rx_args.lora = &myLoRa;
 80016fc:	4b3f      	ldr	r3, [pc, #252]	@ (80017fc <main+0x1d8>)
 80016fe:	4a35      	ldr	r2, [pc, #212]	@ (80017d4 <main+0x1b0>)
 8001700:	601a      	str	r2, [r3, #0]
    rx_args.lora_mutex = lora_mutex_handle;
 8001702:	4b3c      	ldr	r3, [pc, #240]	@ (80017f4 <main+0x1d0>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a3d      	ldr	r2, [pc, #244]	@ (80017fc <main+0x1d8>)
 8001708:	6053      	str	r3, [r2, #4]
    rx_args._rx_queue_handle = rx_queue_handle;
 800170a:	4b3d      	ldr	r3, [pc, #244]	@ (8001800 <main+0x1dc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a3b      	ldr	r2, [pc, #236]	@ (80017fc <main+0x1d8>)
 8001710:	6093      	str	r3, [r2, #8]

    tx_TEST_args.lora = &myLoRa;
 8001712:	4b3c      	ldr	r3, [pc, #240]	@ (8001804 <main+0x1e0>)
 8001714:	4a2f      	ldr	r2, [pc, #188]	@ (80017d4 <main+0x1b0>)
 8001716:	601a      	str	r2, [r3, #0]
    tx_TEST_args.lora_mutex = lora_mutex_handle;
 8001718:	4b36      	ldr	r3, [pc, #216]	@ (80017f4 <main+0x1d0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a39      	ldr	r2, [pc, #228]	@ (8001804 <main+0x1e0>)
 800171e:	6053      	str	r3, [r2, #4]


    routing_args._tx_queue_handle = tx_Queue_handle;
 8001720:	4b39      	ldr	r3, [pc, #228]	@ (8001808 <main+0x1e4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a39      	ldr	r2, [pc, #228]	@ (800180c <main+0x1e8>)
 8001726:	6053      	str	r3, [r2, #4]
    routing_args._rx_queue_handle = rx_queue_handle;
 8001728:	4b35      	ldr	r3, [pc, #212]	@ (8001800 <main+0x1dc>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a37      	ldr	r2, [pc, #220]	@ (800180c <main+0x1e8>)
 800172e:	6013      	str	r3, [r2, #0]


    tx_args._lora_mutex_handle = lora_mutex_handle;
 8001730:	4b30      	ldr	r3, [pc, #192]	@ (80017f4 <main+0x1d0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a36      	ldr	r2, [pc, #216]	@ (8001810 <main+0x1ec>)
 8001736:	6093      	str	r3, [r2, #8]
    tx_args._tx_queue_handle = tx_Queue_handle;
 8001738:	4b33      	ldr	r3, [pc, #204]	@ (8001808 <main+0x1e4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a34      	ldr	r2, [pc, #208]	@ (8001810 <main+0x1ec>)
 800173e:	6053      	str	r3, [r2, #4]
    tx_args._lora=&myLoRa;
 8001740:	4b33      	ldr	r3, [pc, #204]	@ (8001810 <main+0x1ec>)
 8001742:	4a24      	ldr	r2, [pc, #144]	@ (80017d4 <main+0x1b0>)
 8001744:	601a      	str	r2, [r3, #0]

    LoRa_startReceiving(&myLoRa);
 8001746:	4823      	ldr	r0, [pc, #140]	@ (80017d4 <main+0x1b0>)
 8001748:	f7ff fc62 	bl	8001010 <LoRa_startReceiving>

    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize();
 800174c:	f002 fdb6 	bl	80042bc <osKernelInitialize>
    /* add queues, ... */
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001750:	4a30      	ldr	r2, [pc, #192]	@ (8001814 <main+0x1f0>)
 8001752:	2100      	movs	r1, #0
 8001754:	4830      	ldr	r0, [pc, #192]	@ (8001818 <main+0x1f4>)
 8001756:	f002 fdf9 	bl	800434c <osThreadNew>
 800175a:	4603      	mov	r3, r0
 800175c:	4a2f      	ldr	r2, [pc, #188]	@ (800181c <main+0x1f8>)
 800175e:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */


    if (is_test_mode) {
 8001760:	4b2f      	ldr	r3, [pc, #188]	@ (8001820 <main+0x1fc>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d00c      	beq.n	8001782 <main+0x15e>
        BaseType_t tx_test_status = xTaskCreate(
 8001768:	2300      	movs	r3, #0
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	2302      	movs	r3, #2
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	4b24      	ldr	r3, [pc, #144]	@ (8001804 <main+0x1e0>)
 8001772:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001776:	492b      	ldr	r1, [pc, #172]	@ (8001824 <main+0x200>)
 8001778:	482b      	ldr	r0, [pc, #172]	@ (8001828 <main+0x204>)
 800177a:	f003 fe65 	bl	8005448 <xTaskCreate>
 800177e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001780:	e023      	b.n	80017ca <main+0x1a6>
            &tx_TEST_args, // task arguments
            2, // task priority
            NULL // handle
        );
    } else {
        BaseType_t rx_status = xTaskCreate(xRX_Task, "RX_Task", 256, &rx_args, 5, &rxTaskHandle);
 8001782:	4b2a      	ldr	r3, [pc, #168]	@ (800182c <main+0x208>)
 8001784:	9301      	str	r3, [sp, #4]
 8001786:	2305      	movs	r3, #5
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	4b1c      	ldr	r3, [pc, #112]	@ (80017fc <main+0x1d8>)
 800178c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001790:	4927      	ldr	r1, [pc, #156]	@ (8001830 <main+0x20c>)
 8001792:	4828      	ldr	r0, [pc, #160]	@ (8001834 <main+0x210>)
 8001794:	f003 fe58 	bl	8005448 <xTaskCreate>
 8001798:	6438      	str	r0, [r7, #64]	@ 0x40
        BaseType_t router_status = xTaskCreate(routing_task, "Routing_Task", 256, &routing_args, 5, &routingTaskHandle);
 800179a:	4b27      	ldr	r3, [pc, #156]	@ (8001838 <main+0x214>)
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	2305      	movs	r3, #5
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <main+0x1e8>)
 80017a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017a8:	4924      	ldr	r1, [pc, #144]	@ (800183c <main+0x218>)
 80017aa:	4825      	ldr	r0, [pc, #148]	@ (8001840 <main+0x21c>)
 80017ac:	f003 fe4c 	bl	8005448 <xTaskCreate>
 80017b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        BaseType_t tx_status = xTaskCreate(xTX_task, "TX_Task", 256, &tx_args, 5, &txTaskHandle);
 80017b2:	4b24      	ldr	r3, [pc, #144]	@ (8001844 <main+0x220>)
 80017b4:	9301      	str	r3, [sp, #4]
 80017b6:	2305      	movs	r3, #5
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <main+0x1ec>)
 80017bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017c0:	4921      	ldr	r1, [pc, #132]	@ (8001848 <main+0x224>)
 80017c2:	4822      	ldr	r0, [pc, #136]	@ (800184c <main+0x228>)
 80017c4:	f003 fe40 	bl	8005448 <xTaskCreate>
 80017c8:	63b8      	str	r0, [r7, #56]	@ 0x38
    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */

    /* Start scheduler */
    osKernelStart();
 80017ca:	f002 fd99 	bl	8004300 <osKernelStart>
    /* We should never get here as control is now taken by the scheduler */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */

    while (1) {
 80017ce:	bf00      	nop
 80017d0:	e7fd      	b.n	80017ce <main+0x1aa>
 80017d2:	bf00      	nop
 80017d4:	20000148 	.word	0x20000148
 80017d8:	40010c00 	.word	0x40010c00
 80017dc:	40010800 	.word	0x40010800
 80017e0:	2000009c 	.word	0x2000009c
 80017e4:	20000098 	.word	0x20000098
 80017e8:	08008628 	.word	0x08008628
 80017ec:	0800863c 	.word	0x0800863c
 80017f0:	08008650 	.word	0x08008650
 80017f4:	20000144 	.word	0x20000144
 80017f8:	08008668 	.word	0x08008668
 80017fc:	20000174 	.word	0x20000174
 8001800:	20000088 	.word	0x20000088
 8001804:	20000180 	.word	0x20000180
 8001808:	2000008c 	.word	0x2000008c
 800180c:	20000194 	.word	0x20000194
 8001810:	20000188 	.word	0x20000188
 8001814:	080086d0 	.word	0x080086d0
 8001818:	08001af9 	.word	0x08001af9
 800181c:	20000140 	.word	0x20000140
 8001820:	200000f4 	.word	0x200000f4
 8001824:	08008688 	.word	0x08008688
 8001828:	0800141d 	.word	0x0800141d
 800182c:	2000019c 	.word	0x2000019c
 8001830:	08008698 	.word	0x08008698
 8001834:	080012d9 	.word	0x080012d9
 8001838:	200001a4 	.word	0x200001a4
 800183c:	080086a0 	.word	0x080086a0
 8001840:	08001339 	.word	0x08001339
 8001844:	200001a0 	.word	0x200001a0
 8001848:	080086b0 	.word	0x080086b0
 800184c:	0800150d 	.word	0x0800150d

08001850 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b090      	sub	sp, #64	@ 0x40
 8001854:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001856:	f107 0318 	add.w	r3, r7, #24
 800185a:	2228      	movs	r2, #40	@ 0x28
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f006 f85c 	bl	800791c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001872:	2302      	movs	r3, #2
 8001874:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001876:	2301      	movs	r3, #1
 8001878:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800187a:	2310      	movs	r3, #16
 800187c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800187e:	2300      	movs	r3, #0
 8001880:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001882:	f107 0318 	add.w	r3, r7, #24
 8001886:	4618      	mov	r0, r3
 8001888:	f000 fe8e 	bl	80025a8 <HAL_RCC_OscConfig>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <SystemClock_Config+0x46>
        Error_Handler();
 8001892:	f000 f953 	bl	8001b3c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001896:	230f      	movs	r3, #15
 8001898:	607b      	str	r3, [r7, #4]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800189a:	2300      	movs	r3, #0
 800189c:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	2100      	movs	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f001 f8fc 	bl	8002aac <HAL_RCC_ClockConfig>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <SystemClock_Config+0x6e>
        Error_Handler();
 80018ba:	f000 f93f 	bl	8001b3c <Error_Handler>
    }
}
 80018be:	bf00      	nop
 80018c0:	3740      	adds	r7, #64	@ 0x40
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <MX_SPI2_Init>:
/**
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 80018cc:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_SPI2_Init+0x64>)
 80018ce:	4a18      	ldr	r2, [pc, #96]	@ (8001930 <MX_SPI2_Init+0x68>)
 80018d0:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 80018d2:	4b16      	ldr	r3, [pc, #88]	@ (800192c <MX_SPI2_Init+0x64>)
 80018d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018d8:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018da:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_SPI2_Init+0x64>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018e0:	4b12      	ldr	r3, [pc, #72]	@ (800192c <MX_SPI2_Init+0x64>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018e6:	4b11      	ldr	r3, [pc, #68]	@ (800192c <MX_SPI2_Init+0x64>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ec:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <MX_SPI2_Init+0x64>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 80018f2:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <MX_SPI2_Init+0x64>)
 80018f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018f8:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018fa:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <MX_SPI2_Init+0x64>)
 80018fc:	2220      	movs	r2, #32
 80018fe:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001900:	4b0a      	ldr	r3, [pc, #40]	@ (800192c <MX_SPI2_Init+0x64>)
 8001902:	2200      	movs	r2, #0
 8001904:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001906:	4b09      	ldr	r3, [pc, #36]	@ (800192c <MX_SPI2_Init+0x64>)
 8001908:	2200      	movs	r2, #0
 800190a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800190c:	4b07      	ldr	r3, [pc, #28]	@ (800192c <MX_SPI2_Init+0x64>)
 800190e:	2200      	movs	r2, #0
 8001910:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi2.Init.CRCPolynomial = 10;
 8001912:	4b06      	ldr	r3, [pc, #24]	@ (800192c <MX_SPI2_Init+0x64>)
 8001914:	220a      	movs	r2, #10
 8001916:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001918:	4804      	ldr	r0, [pc, #16]	@ (800192c <MX_SPI2_Init+0x64>)
 800191a:	f001 fa85 	bl	8002e28 <HAL_SPI_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_SPI2_Init+0x60>
        Error_Handler();
 8001924:	f000 f90a 	bl	8001b3c <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	2000009c 	.word	0x2000009c
 8001930:	40003800 	.word	0x40003800

08001934 <MX_USART2_UART_Init>:
/**
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void) {
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800193a:	4a12      	ldr	r2, [pc, #72]	@ (8001984 <MX_USART2_UART_Init+0x50>)
 800193c:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800193e:	4b10      	ldr	r3, [pc, #64]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001944:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001958:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800195a:	220c      	movs	r2, #12
 800195c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800195e:	4b08      	ldr	r3, [pc, #32]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 800196a:	4805      	ldr	r0, [pc, #20]	@ (8001980 <MX_USART2_UART_Init+0x4c>)
 800196c:	f002 fa3e 	bl	8003dec <HAL_UART_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART2_UART_Init+0x46>
        Error_Handler();
 8001976:	f000 f8e1 	bl	8001b3c <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200000f8 	.word	0x200000f8
 8001984:	40004400 	.word	0x40004400

08001988 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198e:	f107 0310 	add.w	r3, r7, #16
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN MX_GPIO_Init_1 */

    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800199c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <MX_GPIO_Init+0x108>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	4a3b      	ldr	r2, [pc, #236]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019a2:	f043 0320 	orr.w	r3, r3, #32
 80019a6:	6193      	str	r3, [r2, #24]
 80019a8:	4b39      	ldr	r3, [pc, #228]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	f003 0320 	and.w	r3, r3, #32
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b4:	4b36      	ldr	r3, [pc, #216]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	4a35      	ldr	r2, [pc, #212]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019ba:	f043 0304 	orr.w	r3, r3, #4
 80019be:	6193      	str	r3, [r2, #24]
 80019c0:	4b33      	ldr	r3, [pc, #204]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019cc:	4b30      	ldr	r3, [pc, #192]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	4a2f      	ldr	r2, [pc, #188]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019d2:	f043 0308 	orr.w	r3, r3, #8
 80019d6:	6193      	str	r3, [r2, #24]
 80019d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001a90 <MX_GPIO_Init+0x108>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 80019e4:	2201      	movs	r2, #1
 80019e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019ea:	482a      	ldr	r0, [pc, #168]	@ (8001a94 <MX_GPIO_Init+0x10c>)
 80019ec:	f000 fd92 	bl	8002514 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019f6:	4828      	ldr	r0, [pc, #160]	@ (8001a98 <MX_GPIO_Init+0x110>)
 80019f8:	f000 fd8c 	bl	8002514 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin | TRANSMITING_LED_Pin | OK_LED_Pin, GPIO_PIN_RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001a02:	4824      	ldr	r0, [pc, #144]	@ (8001a94 <MX_GPIO_Init+0x10c>)
 8001a04:	f000 fd86 	bl	8002514 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
    GPIO_InitStruct.Pin = NSS_Pin | RECEIVING_LED_Pin | TRANSMITING_LED_Pin | OK_LED_Pin;
 8001a08:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 8001a0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2302      	movs	r3, #2
 8001a18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1a:	f107 0310 	add.w	r3, r7, #16
 8001a1e:	4619      	mov	r1, r3
 8001a20:	481c      	ldr	r0, [pc, #112]	@ (8001a94 <MX_GPIO_Init+0x10c>)
 8001a22:	f000 fbf3 	bl	800220c <HAL_GPIO_Init>

    /*Configure GPIO pin : RESET_Pin */
    GPIO_InitStruct.Pin = RESET_Pin;
 8001a26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2302      	movs	r3, #2
 8001a36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 0310 	add.w	r3, r7, #16
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4816      	ldr	r0, [pc, #88]	@ (8001a98 <MX_GPIO_Init+0x110>)
 8001a40:	f000 fbe4 	bl	800220c <HAL_GPIO_Init>

    /*Configure GPIO pin : DID0_Pin */
    GPIO_InitStruct.Pin = DID0_Pin;
 8001a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a4a:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <MX_GPIO_Init+0x114>)
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0310 	add.w	r3, r7, #16
 8001a56:	4619      	mov	r1, r3
 8001a58:	480f      	ldr	r0, [pc, #60]	@ (8001a98 <MX_GPIO_Init+0x110>)
 8001a5a:	f000 fbd7 	bl	800220c <HAL_GPIO_Init>

    /*Configure GPIO pin : BUTTON_Pin */
    GPIO_InitStruct.Pin = BUTTON_Pin;
 8001a5e:	2380      	movs	r3, #128	@ 0x80
 8001a60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a62:	4b0e      	ldr	r3, [pc, #56]	@ (8001a9c <MX_GPIO_Init+0x114>)
 8001a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a66:	2302      	movs	r3, #2
 8001a68:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001a6a:	f107 0310 	add.w	r3, r7, #16
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4808      	ldr	r0, [pc, #32]	@ (8001a94 <MX_GPIO_Init+0x10c>)
 8001a72:	f000 fbcb 	bl	800220c <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2105      	movs	r1, #5
 8001a7a:	2017      	movs	r0, #23
 8001a7c:	f000 fb9b 	bl	80021b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a80:	2017      	movs	r0, #23
 8001a82:	f000 fbb4 	bl	80021ee <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /* USER CODE END MX_GPIO_Init_2 */
}
 8001a86:	bf00      	nop
 8001a88:	3720      	adds	r7, #32
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40010c00 	.word	0x40010c00
 8001a98:	40010800 	.word	0x40010800
 8001a9c:	10110000 	.word	0x10110000

08001aa0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_TogglePin(RECEIVING_LED_GPIO_Port,RECEIVING_LED_Pin);
 8001aae:	2140      	movs	r1, #64	@ 0x40
 8001ab0:	480e      	ldr	r0, [pc, #56]	@ (8001aec <HAL_GPIO_EXTI_Callback+0x4c>)
 8001ab2:	f000 fd47 	bl	8002544 <HAL_GPIO_TogglePin>
    if (GPIO_Pin == DID0_Pin) {
 8001ab6:	88fb      	ldrh	r3, [r7, #6]
 8001ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001abc:	d112      	bne.n	8001ae4 <HAL_GPIO_EXTI_Callback+0x44>
        // HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, SET);
        vTaskNotifyGiveFromISR(rxTaskHandle, &xHigherPriorityTaskWoken);
 8001abe:	4b0c      	ldr	r3, [pc, #48]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x50>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f107 020c 	add.w	r2, r7, #12
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f004 fcff 	bl	80064cc <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d007      	beq.n	8001ae4 <HAL_GPIO_EXTI_Callback+0x44>
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x54>)
 8001ad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	f3bf 8f4f 	dsb	sy
 8001ae0:	f3bf 8f6f 	isb	sy
    }
}
 8001ae4:	bf00      	nop
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40010c00 	.word	0x40010c00
 8001af0:	2000019c 	.word	0x2000019c
 8001af4:	e000ed04 	.word	0xe000ed04

08001af8 <StartDefaultTask>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 5 */
    vTaskDelete(defaultTaskHandle);
 8001b00:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <StartDefaultTask+0x1c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f003 fdfd 	bl	8005704 <vTaskDelete>
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f002 fcb0 	bl	8004470 <osDelay>
 8001b10:	e7fb      	b.n	8001b0a <StartDefaultTask+0x12>
 8001b12:	bf00      	nop
 8001b14:	20000140 	.word	0x20000140

08001b18 <HAL_TIM_PeriodElapsedCallback>:
  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM3) {
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a04      	ldr	r2, [pc, #16]	@ (8001b38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d101      	bne.n	8001b2e <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 8001b2a:	f000 fa4f 	bl	8001fcc <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40000400 	.word	0x40000400

08001b3c <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b40:	b672      	cpsid	i
}
 8001b42:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <Error_Handler+0x8>

08001b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b4e:	4b18      	ldr	r3, [pc, #96]	@ (8001bb0 <HAL_MspInit+0x68>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	4a17      	ldr	r2, [pc, #92]	@ (8001bb0 <HAL_MspInit+0x68>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6193      	str	r3, [r2, #24]
 8001b5a:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_MspInit+0x68>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <HAL_MspInit+0x68>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <HAL_MspInit+0x68>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b70:	61d3      	str	r3, [r2, #28]
 8001b72:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <HAL_MspInit+0x68>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	210f      	movs	r1, #15
 8001b82:	f06f 0001 	mvn.w	r0, #1
 8001b86:	f000 fb16 	bl	80021b6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb4 <HAL_MspInit+0x6c>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <HAL_MspInit+0x6c>)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40010000 	.word	0x40010000

08001bb8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b088      	sub	sp, #32
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0310 	add.w	r3, r7, #16
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c44 <HAL_SPI_MspInit+0x8c>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d131      	bne.n	8001c3c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <HAL_SPI_MspInit+0x90>)
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8001c48 <HAL_SPI_MspInit+0x90>)
 8001bde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be2:	61d3      	str	r3, [r2, #28]
 8001be4:	4b18      	ldr	r3, [pc, #96]	@ (8001c48 <HAL_SPI_MspInit+0x90>)
 8001be6:	69db      	ldr	r3, [r3, #28]
 8001be8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf0:	4b15      	ldr	r3, [pc, #84]	@ (8001c48 <HAL_SPI_MspInit+0x90>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	4a14      	ldr	r2, [pc, #80]	@ (8001c48 <HAL_SPI_MspInit+0x90>)
 8001bf6:	f043 0308 	orr.w	r3, r3, #8
 8001bfa:	6193      	str	r3, [r2, #24]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	@ (8001c48 <HAL_SPI_MspInit+0x90>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 8001c08:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001c0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c12:	2303      	movs	r3, #3
 8001c14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c16:	f107 0310 	add.w	r3, r7, #16
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480b      	ldr	r0, [pc, #44]	@ (8001c4c <HAL_SPI_MspInit+0x94>)
 8001c1e:	f000 faf5 	bl	800220c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8001c22:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8001c30:	f107 0310 	add.w	r3, r7, #16
 8001c34:	4619      	mov	r1, r3
 8001c36:	4805      	ldr	r0, [pc, #20]	@ (8001c4c <HAL_SPI_MspInit+0x94>)
 8001c38:	f000 fae8 	bl	800220c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001c3c:	bf00      	nop
 8001c3e:	3720      	adds	r7, #32
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40003800 	.word	0x40003800
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010c00 	.word	0x40010c00

08001c50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d12f      	bne.n	8001cd0 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c70:	4b1a      	ldr	r3, [pc, #104]	@ (8001cdc <HAL_UART_MspInit+0x8c>)
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	4a19      	ldr	r2, [pc, #100]	@ (8001cdc <HAL_UART_MspInit+0x8c>)
 8001c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c7a:	61d3      	str	r3, [r2, #28]
 8001c7c:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <HAL_UART_MspInit+0x8c>)
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c88:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <HAL_UART_MspInit+0x8c>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	4a13      	ldr	r2, [pc, #76]	@ (8001cdc <HAL_UART_MspInit+0x8c>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	6193      	str	r3, [r2, #24]
 8001c94:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <HAL_UART_MspInit+0x8c>)
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cac:	f107 0310 	add.w	r3, r7, #16
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	480b      	ldr	r0, [pc, #44]	@ (8001ce0 <HAL_UART_MspInit+0x90>)
 8001cb4:	f000 faaa 	bl	800220c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cb8:	2308      	movs	r3, #8
 8001cba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc4:	f107 0310 	add.w	r3, r7, #16
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4805      	ldr	r0, [pc, #20]	@ (8001ce0 <HAL_UART_MspInit+0x90>)
 8001ccc:	f000 fa9e 	bl	800220c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001cd0:	bf00      	nop
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40004400 	.word	0x40004400
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010800 	.word	0x40010800

08001ce4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08e      	sub	sp, #56	@ 0x38
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001cfa:	4b34      	ldr	r3, [pc, #208]	@ (8001dcc <HAL_InitTick+0xe8>)
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	4a33      	ldr	r2, [pc, #204]	@ (8001dcc <HAL_InitTick+0xe8>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	61d3      	str	r3, [r2, #28]
 8001d06:	4b31      	ldr	r3, [pc, #196]	@ (8001dcc <HAL_InitTick+0xe8>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d12:	f107 0210 	add.w	r2, r7, #16
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f001 f835 	bl	8002d8c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d22:	6a3b      	ldr	r3, [r7, #32]
 8001d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d103      	bne.n	8001d34 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d2c:	f001 f806 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8001d30:	6378      	str	r0, [r7, #52]	@ 0x34
 8001d32:	e004      	b.n	8001d3e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001d34:	f001 f802 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d40:	4a23      	ldr	r2, [pc, #140]	@ (8001dd0 <HAL_InitTick+0xec>)
 8001d42:	fba2 2303 	umull	r2, r3, r2, r3
 8001d46:	0c9b      	lsrs	r3, r3, #18
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001d4c:	4b21      	ldr	r3, [pc, #132]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d4e:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <HAL_InitTick+0xf4>)
 8001d50:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001d52:	4b20      	ldr	r3, [pc, #128]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d54:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d58:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5e:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001d60:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d66:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d6c:	4b19      	ldr	r3, [pc, #100]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001d72:	4818      	ldr	r0, [pc, #96]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d74:	f001 fdfb 	bl	800396e <HAL_TIM_Base_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001d7e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d11b      	bne.n	8001dbe <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001d86:	4813      	ldr	r0, [pc, #76]	@ (8001dd4 <HAL_InitTick+0xf0>)
 8001d88:	f001 fe4a 	bl	8003a20 <HAL_TIM_Base_Start_IT>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001d92:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d111      	bne.n	8001dbe <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d9a:	201d      	movs	r0, #29
 8001d9c:	f000 fa27 	bl	80021ee <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2b0f      	cmp	r3, #15
 8001da4:	d808      	bhi.n	8001db8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001da6:	2200      	movs	r2, #0
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	201d      	movs	r0, #29
 8001dac:	f000 fa03 	bl	80021b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001db0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ddc <HAL_InitTick+0xf8>)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e002      	b.n	8001dbe <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001dbe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3738      	adds	r7, #56	@ 0x38
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	431bde83 	.word	0x431bde83
 8001dd4:	200001a8 	.word	0x200001a8
 8001dd8:	40000400 	.word	0x40000400
 8001ddc:	20000004 	.word	0x20000004

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <NMI_Handler+0x4>

08001de8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <HardFault_Handler+0x4>

08001df0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <MemManage_Handler+0x4>

08001df8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <BusFault_Handler+0x4>

08001e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <UsageFault_Handler+0x4>

08001e08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001e18:	2080      	movs	r0, #128	@ 0x80
 8001e1a:	f000 fbad 	bl	8002578 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 8001e1e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001e22:	f000 fba9 	bl	8002578 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <TIM3_IRQHandler+0x10>)
 8001e32:	f001 fe47 	bl	8003ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	200001a8 	.word	0x200001a8

08001e40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	e00a      	b.n	8001e68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e52:	f3af 8000 	nop.w
 8001e56:	4601      	mov	r1, r0
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	1c5a      	adds	r2, r3, #1
 8001e5c:	60ba      	str	r2, [r7, #8]
 8001e5e:	b2ca      	uxtb	r2, r1
 8001e60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	3301      	adds	r3, #1
 8001e66:	617b      	str	r3, [r7, #20]
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	dbf0      	blt.n	8001e52 <_read+0x12>
  }

  return len;
 8001e70:	687b      	ldr	r3, [r7, #4]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr

08001e90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ea0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr

08001eae <_isatty>:

int _isatty(int file)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eb6:	2301      	movs	r3, #1
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr

08001ec2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b085      	sub	sp, #20
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ece:	2300      	movs	r3, #0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
	...

08001edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee4:	4a14      	ldr	r2, [pc, #80]	@ (8001f38 <_sbrk+0x5c>)
 8001ee6:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <_sbrk+0x60>)
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ef0:	4b13      	ldr	r3, [pc, #76]	@ (8001f40 <_sbrk+0x64>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d102      	bne.n	8001efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <_sbrk+0x64>)
 8001efa:	4a12      	ldr	r2, [pc, #72]	@ (8001f44 <_sbrk+0x68>)
 8001efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001efe:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <_sbrk+0x64>)
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4413      	add	r3, r2
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d207      	bcs.n	8001f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f0c:	f005 fdb2 	bl	8007a74 <__errno>
 8001f10:	4603      	mov	r3, r0
 8001f12:	220c      	movs	r2, #12
 8001f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f1a:	e009      	b.n	8001f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f1c:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <_sbrk+0x64>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f22:	4b07      	ldr	r3, [pc, #28]	@ (8001f40 <_sbrk+0x64>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	4a05      	ldr	r2, [pc, #20]	@ (8001f40 <_sbrk+0x64>)
 8001f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20005000 	.word	0x20005000
 8001f3c:	00000400 	.word	0x00000400
 8001f40:	200001f0 	.word	0x200001f0
 8001f44:	20003930 	.word	0x20003930

08001f48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f54:	f7ff fff8 	bl	8001f48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f58:	480b      	ldr	r0, [pc, #44]	@ (8001f88 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f5a:	490c      	ldr	r1, [pc, #48]	@ (8001f8c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f5c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f90 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f60:	e002      	b.n	8001f68 <LoopCopyDataInit>

08001f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f66:	3304      	adds	r3, #4

08001f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f6c:	d3f9      	bcc.n	8001f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f6e:	4a09      	ldr	r2, [pc, #36]	@ (8001f94 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f70:	4c09      	ldr	r4, [pc, #36]	@ (8001f98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f74:	e001      	b.n	8001f7a <LoopFillZerobss>

08001f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f78:	3204      	adds	r2, #4

08001f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f7c:	d3fb      	bcc.n	8001f76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f7e:	f005 fd7f 	bl	8007a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f82:	f7ff fb4f 	bl	8001624 <main>
  bx lr
 8001f86:	4770      	bx	lr
  ldr r0, =_sdata
 8001f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f8c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001f90:	0800875c 	.word	0x0800875c
  ldr r2, =_sbss
 8001f94:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001f98:	2000392c 	.word	0x2000392c

08001f9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f9c:	e7fe      	b.n	8001f9c <ADC1_2_IRQHandler>
	...

08001fa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <HAL_Init+0x28>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a07      	ldr	r2, [pc, #28]	@ (8001fc8 <HAL_Init+0x28>)
 8001faa:	f043 0310 	orr.w	r3, r3, #16
 8001fae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f000 f8f5 	bl	80021a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fb6:	200f      	movs	r0, #15
 8001fb8:	f7ff fe94 	bl	8001ce4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fbc:	f7ff fdc4 	bl	8001b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40022000 	.word	0x40022000

08001fcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <HAL_IncTick+0x1c>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <HAL_IncTick+0x20>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a03      	ldr	r2, [pc, #12]	@ (8001fec <HAL_IncTick+0x20>)
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	200001f4 	.word	0x200001f4

08001ff0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff4:	4b02      	ldr	r3, [pc, #8]	@ (8002000 <HAL_GetTick+0x10>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bc80      	pop	{r7}
 8001ffe:	4770      	bx	lr
 8002000:	200001f4 	.word	0x200001f4

08002004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800200c:	f7ff fff0 	bl	8001ff0 <HAL_GetTick>
 8002010:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800201c:	d005      	beq.n	800202a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <HAL_Delay+0x44>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	461a      	mov	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800202a:	bf00      	nop
 800202c:	f7ff ffe0 	bl	8001ff0 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	429a      	cmp	r2, r3
 800203a:	d8f7      	bhi.n	800202c <HAL_Delay+0x28>
  {
  }
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000008 	.word	0x20000008

0800204c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <__NVIC_SetPriorityGrouping+0x44>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002062:	68ba      	ldr	r2, [r7, #8]
 8002064:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002068:	4013      	ands	r3, r2
 800206a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002074:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002078:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800207c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207e:	4a04      	ldr	r2, [pc, #16]	@ (8002090 <__NVIC_SetPriorityGrouping+0x44>)
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	60d3      	str	r3, [r2, #12]
}
 8002084:	bf00      	nop
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002098:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <__NVIC_GetPriorityGrouping+0x18>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	0a1b      	lsrs	r3, r3, #8
 800209e:	f003 0307 	and.w	r3, r3, #7
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	db0b      	blt.n	80020da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	f003 021f 	and.w	r2, r3, #31
 80020c8:	4906      	ldr	r1, [pc, #24]	@ (80020e4 <__NVIC_EnableIRQ+0x34>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	095b      	lsrs	r3, r3, #5
 80020d0:	2001      	movs	r0, #1
 80020d2:	fa00 f202 	lsl.w	r2, r0, r2
 80020d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr
 80020e4:	e000e100 	.word	0xe000e100

080020e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	6039      	str	r1, [r7, #0]
 80020f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	db0a      	blt.n	8002112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	490c      	ldr	r1, [pc, #48]	@ (8002134 <__NVIC_SetPriority+0x4c>)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	0112      	lsls	r2, r2, #4
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	440b      	add	r3, r1
 800210c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002110:	e00a      	b.n	8002128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	4908      	ldr	r1, [pc, #32]	@ (8002138 <__NVIC_SetPriority+0x50>)
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	3b04      	subs	r3, #4
 8002120:	0112      	lsls	r2, r2, #4
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	440b      	add	r3, r1
 8002126:	761a      	strb	r2, [r3, #24]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000e100 	.word	0xe000e100
 8002138:	e000ed00 	.word	0xe000ed00

0800213c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800213c:	b480      	push	{r7}
 800213e:	b089      	sub	sp, #36	@ 0x24
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f1c3 0307 	rsb	r3, r3, #7
 8002156:	2b04      	cmp	r3, #4
 8002158:	bf28      	it	cs
 800215a:	2304      	movcs	r3, #4
 800215c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3304      	adds	r3, #4
 8002162:	2b06      	cmp	r3, #6
 8002164:	d902      	bls.n	800216c <NVIC_EncodePriority+0x30>
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	3b03      	subs	r3, #3
 800216a:	e000      	b.n	800216e <NVIC_EncodePriority+0x32>
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43da      	mvns	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	401a      	ands	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002184:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	43d9      	mvns	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002194:	4313      	orrs	r3, r2
         );
}
 8002196:	4618      	mov	r0, r3
 8002198:	3724      	adds	r7, #36	@ 0x24
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr

080021a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f7ff ff4f 	bl	800204c <__NVIC_SetPriorityGrouping>
}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b086      	sub	sp, #24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
 80021c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c8:	f7ff ff64 	bl	8002094 <__NVIC_GetPriorityGrouping>
 80021cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	68b9      	ldr	r1, [r7, #8]
 80021d2:	6978      	ldr	r0, [r7, #20]
 80021d4:	f7ff ffb2 	bl	800213c <NVIC_EncodePriority>
 80021d8:	4602      	mov	r2, r0
 80021da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021de:	4611      	mov	r1, r2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ff81 	bl	80020e8 <__NVIC_SetPriority>
}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	4603      	mov	r3, r0
 80021f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff57 	bl	80020b0 <__NVIC_EnableIRQ>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800220c:	b480      	push	{r7}
 800220e:	b08b      	sub	sp, #44	@ 0x2c
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002216:	2300      	movs	r3, #0
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800221e:	e169      	b.n	80024f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002220:	2201      	movs	r2, #1
 8002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	69fa      	ldr	r2, [r7, #28]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	429a      	cmp	r2, r3
 800223a:	f040 8158 	bne.w	80024ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	4a9a      	ldr	r2, [pc, #616]	@ (80024ac <HAL_GPIO_Init+0x2a0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d05e      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002248:	4a98      	ldr	r2, [pc, #608]	@ (80024ac <HAL_GPIO_Init+0x2a0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d875      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 800224e:	4a98      	ldr	r2, [pc, #608]	@ (80024b0 <HAL_GPIO_Init+0x2a4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d058      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002254:	4a96      	ldr	r2, [pc, #600]	@ (80024b0 <HAL_GPIO_Init+0x2a4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d86f      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 800225a:	4a96      	ldr	r2, [pc, #600]	@ (80024b4 <HAL_GPIO_Init+0x2a8>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d052      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002260:	4a94      	ldr	r2, [pc, #592]	@ (80024b4 <HAL_GPIO_Init+0x2a8>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d869      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 8002266:	4a94      	ldr	r2, [pc, #592]	@ (80024b8 <HAL_GPIO_Init+0x2ac>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d04c      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 800226c:	4a92      	ldr	r2, [pc, #584]	@ (80024b8 <HAL_GPIO_Init+0x2ac>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d863      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 8002272:	4a92      	ldr	r2, [pc, #584]	@ (80024bc <HAL_GPIO_Init+0x2b0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d046      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002278:	4a90      	ldr	r2, [pc, #576]	@ (80024bc <HAL_GPIO_Init+0x2b0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d85d      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 800227e:	2b12      	cmp	r3, #18
 8002280:	d82a      	bhi.n	80022d8 <HAL_GPIO_Init+0xcc>
 8002282:	2b12      	cmp	r3, #18
 8002284:	d859      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 8002286:	a201      	add	r2, pc, #4	@ (adr r2, 800228c <HAL_GPIO_Init+0x80>)
 8002288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228c:	08002307 	.word	0x08002307
 8002290:	080022e1 	.word	0x080022e1
 8002294:	080022f3 	.word	0x080022f3
 8002298:	08002335 	.word	0x08002335
 800229c:	0800233b 	.word	0x0800233b
 80022a0:	0800233b 	.word	0x0800233b
 80022a4:	0800233b 	.word	0x0800233b
 80022a8:	0800233b 	.word	0x0800233b
 80022ac:	0800233b 	.word	0x0800233b
 80022b0:	0800233b 	.word	0x0800233b
 80022b4:	0800233b 	.word	0x0800233b
 80022b8:	0800233b 	.word	0x0800233b
 80022bc:	0800233b 	.word	0x0800233b
 80022c0:	0800233b 	.word	0x0800233b
 80022c4:	0800233b 	.word	0x0800233b
 80022c8:	0800233b 	.word	0x0800233b
 80022cc:	0800233b 	.word	0x0800233b
 80022d0:	080022e9 	.word	0x080022e9
 80022d4:	080022fd 	.word	0x080022fd
 80022d8:	4a79      	ldr	r2, [pc, #484]	@ (80024c0 <HAL_GPIO_Init+0x2b4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022de:	e02c      	b.n	800233a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	623b      	str	r3, [r7, #32]
          break;
 80022e6:	e029      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	3304      	adds	r3, #4
 80022ee:	623b      	str	r3, [r7, #32]
          break;
 80022f0:	e024      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	3308      	adds	r3, #8
 80022f8:	623b      	str	r3, [r7, #32]
          break;
 80022fa:	e01f      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	330c      	adds	r3, #12
 8002302:	623b      	str	r3, [r7, #32]
          break;
 8002304:	e01a      	b.n	800233c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d102      	bne.n	8002314 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800230e:	2304      	movs	r3, #4
 8002310:	623b      	str	r3, [r7, #32]
          break;
 8002312:	e013      	b.n	800233c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800231c:	2308      	movs	r3, #8
 800231e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	611a      	str	r2, [r3, #16]
          break;
 8002326:	e009      	b.n	800233c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002328:	2308      	movs	r3, #8
 800232a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69fa      	ldr	r2, [r7, #28]
 8002330:	615a      	str	r2, [r3, #20]
          break;
 8002332:	e003      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
          break;
 8002338:	e000      	b.n	800233c <HAL_GPIO_Init+0x130>
          break;
 800233a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	2bff      	cmp	r3, #255	@ 0xff
 8002340:	d801      	bhi.n	8002346 <HAL_GPIO_Init+0x13a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	e001      	b.n	800234a <HAL_GPIO_Init+0x13e>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3304      	adds	r3, #4
 800234a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	2bff      	cmp	r3, #255	@ 0xff
 8002350:	d802      	bhi.n	8002358 <HAL_GPIO_Init+0x14c>
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	e002      	b.n	800235e <HAL_GPIO_Init+0x152>
 8002358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235a:	3b08      	subs	r3, #8
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	210f      	movs	r1, #15
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	fa01 f303 	lsl.w	r3, r1, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	401a      	ands	r2, r3
 8002370:	6a39      	ldr	r1, [r7, #32]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	fa01 f303 	lsl.w	r3, r1, r3
 8002378:	431a      	orrs	r2, r3
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	f000 80b1 	beq.w	80024ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800238c:	4b4d      	ldr	r3, [pc, #308]	@ (80024c4 <HAL_GPIO_Init+0x2b8>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4a4c      	ldr	r2, [pc, #304]	@ (80024c4 <HAL_GPIO_Init+0x2b8>)
 8002392:	f043 0301 	orr.w	r3, r3, #1
 8002396:	6193      	str	r3, [r2, #24]
 8002398:	4b4a      	ldr	r3, [pc, #296]	@ (80024c4 <HAL_GPIO_Init+0x2b8>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023a4:	4a48      	ldr	r2, [pc, #288]	@ (80024c8 <HAL_GPIO_Init+0x2bc>)
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	089b      	lsrs	r3, r3, #2
 80023aa:	3302      	adds	r3, #2
 80023ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	220f      	movs	r2, #15
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	4013      	ands	r3, r2
 80023c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a40      	ldr	r2, [pc, #256]	@ (80024cc <HAL_GPIO_Init+0x2c0>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d013      	beq.n	80023f8 <HAL_GPIO_Init+0x1ec>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a3f      	ldr	r2, [pc, #252]	@ (80024d0 <HAL_GPIO_Init+0x2c4>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d00d      	beq.n	80023f4 <HAL_GPIO_Init+0x1e8>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a3e      	ldr	r2, [pc, #248]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d007      	beq.n	80023f0 <HAL_GPIO_Init+0x1e4>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a3d      	ldr	r2, [pc, #244]	@ (80024d8 <HAL_GPIO_Init+0x2cc>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d101      	bne.n	80023ec <HAL_GPIO_Init+0x1e0>
 80023e8:	2303      	movs	r3, #3
 80023ea:	e006      	b.n	80023fa <HAL_GPIO_Init+0x1ee>
 80023ec:	2304      	movs	r3, #4
 80023ee:	e004      	b.n	80023fa <HAL_GPIO_Init+0x1ee>
 80023f0:	2302      	movs	r3, #2
 80023f2:	e002      	b.n	80023fa <HAL_GPIO_Init+0x1ee>
 80023f4:	2301      	movs	r3, #1
 80023f6:	e000      	b.n	80023fa <HAL_GPIO_Init+0x1ee>
 80023f8:	2300      	movs	r3, #0
 80023fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fc:	f002 0203 	and.w	r2, r2, #3
 8002400:	0092      	lsls	r2, r2, #2
 8002402:	4093      	lsls	r3, r2
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800240a:	492f      	ldr	r1, [pc, #188]	@ (80024c8 <HAL_GPIO_Init+0x2bc>)
 800240c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240e:	089b      	lsrs	r3, r3, #2
 8002410:	3302      	adds	r3, #2
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d006      	beq.n	8002432 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002424:	4b2d      	ldr	r3, [pc, #180]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	492c      	ldr	r1, [pc, #176]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	4313      	orrs	r3, r2
 800242e:	608b      	str	r3, [r1, #8]
 8002430:	e006      	b.n	8002440 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002432:	4b2a      	ldr	r3, [pc, #168]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	43db      	mvns	r3, r3
 800243a:	4928      	ldr	r1, [pc, #160]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800243c:	4013      	ands	r3, r2
 800243e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d006      	beq.n	800245a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800244c:	4b23      	ldr	r3, [pc, #140]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	4922      	ldr	r1, [pc, #136]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	60cb      	str	r3, [r1, #12]
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800245a:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800245c:	68da      	ldr	r2, [r3, #12]
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	43db      	mvns	r3, r3
 8002462:	491e      	ldr	r1, [pc, #120]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 8002464:	4013      	ands	r3, r2
 8002466:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d006      	beq.n	8002482 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002474:	4b19      	ldr	r3, [pc, #100]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	4918      	ldr	r1, [pc, #96]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	4313      	orrs	r3, r2
 800247e:	604b      	str	r3, [r1, #4]
 8002480:	e006      	b.n	8002490 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002482:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	43db      	mvns	r3, r3
 800248a:	4914      	ldr	r1, [pc, #80]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800248c:	4013      	ands	r3, r2
 800248e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d021      	beq.n	80024e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800249c:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	490e      	ldr	r1, [pc, #56]	@ (80024dc <HAL_GPIO_Init+0x2d0>)
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	600b      	str	r3, [r1, #0]
 80024a8:	e021      	b.n	80024ee <HAL_GPIO_Init+0x2e2>
 80024aa:	bf00      	nop
 80024ac:	10320000 	.word	0x10320000
 80024b0:	10310000 	.word	0x10310000
 80024b4:	10220000 	.word	0x10220000
 80024b8:	10210000 	.word	0x10210000
 80024bc:	10120000 	.word	0x10120000
 80024c0:	10110000 	.word	0x10110000
 80024c4:	40021000 	.word	0x40021000
 80024c8:	40010000 	.word	0x40010000
 80024cc:	40010800 	.word	0x40010800
 80024d0:	40010c00 	.word	0x40010c00
 80024d4:	40011000 	.word	0x40011000
 80024d8:	40011400 	.word	0x40011400
 80024dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <HAL_GPIO_Init+0x304>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	4909      	ldr	r1, [pc, #36]	@ (8002510 <HAL_GPIO_Init+0x304>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f0:	3301      	adds	r3, #1
 80024f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fa:	fa22 f303 	lsr.w	r3, r2, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f47f ae8e 	bne.w	8002220 <HAL_GPIO_Init+0x14>
  }
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	372c      	adds	r7, #44	@ 0x2c
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr
 8002510:	40010400 	.word	0x40010400

08002514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	807b      	strh	r3, [r7, #2]
 8002520:	4613      	mov	r3, r2
 8002522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002524:	787b      	ldrb	r3, [r7, #1]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800252a:	887a      	ldrh	r2, [r7, #2]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002530:	e003      	b.n	800253a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002532:	887b      	ldrh	r3, [r7, #2]
 8002534:	041a      	lsls	r2, r3, #16
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	611a      	str	r2, [r3, #16]
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002556:	887a      	ldrh	r2, [r7, #2]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4013      	ands	r3, r2
 800255c:	041a      	lsls	r2, r3, #16
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	43d9      	mvns	r1, r3
 8002562:	887b      	ldrh	r3, [r7, #2]
 8002564:	400b      	ands	r3, r1
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	611a      	str	r2, [r3, #16]
}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr
	...

08002578 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002582:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002584:	695a      	ldr	r2, [r3, #20]
 8002586:	88fb      	ldrh	r3, [r7, #6]
 8002588:	4013      	ands	r3, r2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d006      	beq.n	800259c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800258e:	4a05      	ldr	r2, [pc, #20]	@ (80025a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002594:	88fb      	ldrh	r3, [r7, #6]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff fa82 	bl	8001aa0 <HAL_GPIO_EXTI_Callback>
  }
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40010400 	.word	0x40010400

080025a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e272      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 8087 	beq.w	80026d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025c8:	4b92      	ldr	r3, [pc, #584]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 030c 	and.w	r3, r3, #12
 80025d0:	2b04      	cmp	r3, #4
 80025d2:	d00c      	beq.n	80025ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025d4:	4b8f      	ldr	r3, [pc, #572]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d112      	bne.n	8002606 <HAL_RCC_OscConfig+0x5e>
 80025e0:	4b8c      	ldr	r3, [pc, #560]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025ec:	d10b      	bne.n	8002606 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ee:	4b89      	ldr	r3, [pc, #548]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d06c      	beq.n	80026d4 <HAL_RCC_OscConfig+0x12c>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d168      	bne.n	80026d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e24c      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800260e:	d106      	bne.n	800261e <HAL_RCC_OscConfig+0x76>
 8002610:	4b80      	ldr	r3, [pc, #512]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a7f      	ldr	r2, [pc, #508]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800261a:	6013      	str	r3, [r2, #0]
 800261c:	e02e      	b.n	800267c <HAL_RCC_OscConfig+0xd4>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10c      	bne.n	8002640 <HAL_RCC_OscConfig+0x98>
 8002626:	4b7b      	ldr	r3, [pc, #492]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a7a      	ldr	r2, [pc, #488]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800262c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	4b78      	ldr	r3, [pc, #480]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a77      	ldr	r2, [pc, #476]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002638:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	e01d      	b.n	800267c <HAL_RCC_OscConfig+0xd4>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002648:	d10c      	bne.n	8002664 <HAL_RCC_OscConfig+0xbc>
 800264a:	4b72      	ldr	r3, [pc, #456]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a71      	ldr	r2, [pc, #452]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	4b6f      	ldr	r3, [pc, #444]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a6e      	ldr	r2, [pc, #440]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800265c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002660:	6013      	str	r3, [r2, #0]
 8002662:	e00b      	b.n	800267c <HAL_RCC_OscConfig+0xd4>
 8002664:	4b6b      	ldr	r3, [pc, #428]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a6a      	ldr	r2, [pc, #424]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800266a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	4b68      	ldr	r3, [pc, #416]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a67      	ldr	r2, [pc, #412]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002676:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800267a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d013      	beq.n	80026ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002684:	f7ff fcb4 	bl	8001ff0 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800268c:	f7ff fcb0 	bl	8001ff0 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b64      	cmp	r3, #100	@ 0x64
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e200      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269e:	4b5d      	ldr	r3, [pc, #372]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0xe4>
 80026aa:	e014      	b.n	80026d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ac:	f7ff fca0 	bl	8001ff0 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b4:	f7ff fc9c 	bl	8001ff0 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b64      	cmp	r3, #100	@ 0x64
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e1ec      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026c6:	4b53      	ldr	r3, [pc, #332]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f0      	bne.n	80026b4 <HAL_RCC_OscConfig+0x10c>
 80026d2:	e000      	b.n	80026d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d063      	beq.n	80027aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f003 030c 	and.w	r3, r3, #12
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00b      	beq.n	8002706 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026ee:	4b49      	ldr	r3, [pc, #292]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d11c      	bne.n	8002734 <HAL_RCC_OscConfig+0x18c>
 80026fa:	4b46      	ldr	r3, [pc, #280]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d116      	bne.n	8002734 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002706:	4b43      	ldr	r3, [pc, #268]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d005      	beq.n	800271e <HAL_RCC_OscConfig+0x176>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d001      	beq.n	800271e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e1c0      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271e:	4b3d      	ldr	r3, [pc, #244]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	4939      	ldr	r1, [pc, #228]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800272e:	4313      	orrs	r3, r2
 8002730:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002732:	e03a      	b.n	80027aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d020      	beq.n	800277e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800273c:	4b36      	ldr	r3, [pc, #216]	@ (8002818 <HAL_RCC_OscConfig+0x270>)
 800273e:	2201      	movs	r2, #1
 8002740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002742:	f7ff fc55 	bl	8001ff0 <HAL_GetTick>
 8002746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800274a:	f7ff fc51 	bl	8001ff0 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e1a1      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800275c:	4b2d      	ldr	r3, [pc, #180]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0f0      	beq.n	800274a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002768:	4b2a      	ldr	r3, [pc, #168]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4927      	ldr	r1, [pc, #156]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 8002778:	4313      	orrs	r3, r2
 800277a:	600b      	str	r3, [r1, #0]
 800277c:	e015      	b.n	80027aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800277e:	4b26      	ldr	r3, [pc, #152]	@ (8002818 <HAL_RCC_OscConfig+0x270>)
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002784:	f7ff fc34 	bl	8001ff0 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278c:	f7ff fc30 	bl	8001ff0 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e180      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800279e:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1f0      	bne.n	800278c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d03a      	beq.n	800282c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d019      	beq.n	80027f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027be:	4b17      	ldr	r3, [pc, #92]	@ (800281c <HAL_RCC_OscConfig+0x274>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c4:	f7ff fc14 	bl	8001ff0 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027cc:	f7ff fc10 	bl	8001ff0 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e160      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027de:	4b0d      	ldr	r3, [pc, #52]	@ (8002814 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027ea:	2001      	movs	r0, #1
 80027ec:	f000 fafe 	bl	8002dec <RCC_Delay>
 80027f0:	e01c      	b.n	800282c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f2:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <HAL_RCC_OscConfig+0x274>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f8:	f7ff fbfa 	bl	8001ff0 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027fe:	e00f      	b.n	8002820 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002800:	f7ff fbf6 	bl	8001ff0 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d908      	bls.n	8002820 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e146      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
 8002812:	bf00      	nop
 8002814:	40021000 	.word	0x40021000
 8002818:	42420000 	.word	0x42420000
 800281c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002820:	4b92      	ldr	r3, [pc, #584]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1e9      	bne.n	8002800 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 80a6 	beq.w	8002986 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283a:	2300      	movs	r3, #0
 800283c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800283e:	4b8b      	ldr	r3, [pc, #556]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10d      	bne.n	8002866 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	4b88      	ldr	r3, [pc, #544]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	4a87      	ldr	r2, [pc, #540]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002854:	61d3      	str	r3, [r2, #28]
 8002856:	4b85      	ldr	r3, [pc, #532]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002862:	2301      	movs	r3, #1
 8002864:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002866:	4b82      	ldr	r3, [pc, #520]	@ (8002a70 <HAL_RCC_OscConfig+0x4c8>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800286e:	2b00      	cmp	r3, #0
 8002870:	d118      	bne.n	80028a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002872:	4b7f      	ldr	r3, [pc, #508]	@ (8002a70 <HAL_RCC_OscConfig+0x4c8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a7e      	ldr	r2, [pc, #504]	@ (8002a70 <HAL_RCC_OscConfig+0x4c8>)
 8002878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800287c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800287e:	f7ff fbb7 	bl	8001ff0 <HAL_GetTick>
 8002882:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002884:	e008      	b.n	8002898 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002886:	f7ff fbb3 	bl	8001ff0 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b64      	cmp	r3, #100	@ 0x64
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e103      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002898:	4b75      	ldr	r3, [pc, #468]	@ (8002a70 <HAL_RCC_OscConfig+0x4c8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f0      	beq.n	8002886 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d106      	bne.n	80028ba <HAL_RCC_OscConfig+0x312>
 80028ac:	4b6f      	ldr	r3, [pc, #444]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	4a6e      	ldr	r2, [pc, #440]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	6213      	str	r3, [r2, #32]
 80028b8:	e02d      	b.n	8002916 <HAL_RCC_OscConfig+0x36e>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10c      	bne.n	80028dc <HAL_RCC_OscConfig+0x334>
 80028c2:	4b6a      	ldr	r3, [pc, #424]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	4a69      	ldr	r2, [pc, #420]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028c8:	f023 0301 	bic.w	r3, r3, #1
 80028cc:	6213      	str	r3, [r2, #32]
 80028ce:	4b67      	ldr	r3, [pc, #412]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	4a66      	ldr	r2, [pc, #408]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028d4:	f023 0304 	bic.w	r3, r3, #4
 80028d8:	6213      	str	r3, [r2, #32]
 80028da:	e01c      	b.n	8002916 <HAL_RCC_OscConfig+0x36e>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	2b05      	cmp	r3, #5
 80028e2:	d10c      	bne.n	80028fe <HAL_RCC_OscConfig+0x356>
 80028e4:	4b61      	ldr	r3, [pc, #388]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	4a60      	ldr	r2, [pc, #384]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028ea:	f043 0304 	orr.w	r3, r3, #4
 80028ee:	6213      	str	r3, [r2, #32]
 80028f0:	4b5e      	ldr	r3, [pc, #376]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4a5d      	ldr	r2, [pc, #372]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6213      	str	r3, [r2, #32]
 80028fc:	e00b      	b.n	8002916 <HAL_RCC_OscConfig+0x36e>
 80028fe:	4b5b      	ldr	r3, [pc, #364]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	4a5a      	ldr	r2, [pc, #360]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002904:	f023 0301 	bic.w	r3, r3, #1
 8002908:	6213      	str	r3, [r2, #32]
 800290a:	4b58      	ldr	r3, [pc, #352]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4a57      	ldr	r2, [pc, #348]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002910:	f023 0304 	bic.w	r3, r3, #4
 8002914:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d015      	beq.n	800294a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800291e:	f7ff fb67 	bl	8001ff0 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002924:	e00a      	b.n	800293c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002926:	f7ff fb63 	bl	8001ff0 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002934:	4293      	cmp	r3, r2
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e0b1      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0ee      	beq.n	8002926 <HAL_RCC_OscConfig+0x37e>
 8002948:	e014      	b.n	8002974 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294a:	f7ff fb51 	bl	8001ff0 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002950:	e00a      	b.n	8002968 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002952:	f7ff fb4d 	bl	8001ff0 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002960:	4293      	cmp	r3, r2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e09b      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002968:	4b40      	ldr	r3, [pc, #256]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1ee      	bne.n	8002952 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002974:	7dfb      	ldrb	r3, [r7, #23]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d105      	bne.n	8002986 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800297a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002980:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002984:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8087 	beq.w	8002a9e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002990:	4b36      	ldr	r3, [pc, #216]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b08      	cmp	r3, #8
 800299a:	d061      	beq.n	8002a60 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d146      	bne.n	8002a32 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a4:	4b33      	ldr	r3, [pc, #204]	@ (8002a74 <HAL_RCC_OscConfig+0x4cc>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029aa:	f7ff fb21 	bl	8001ff0 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b2:	f7ff fb1d 	bl	8001ff0 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e06d      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c4:	4b29      	ldr	r3, [pc, #164]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f0      	bne.n	80029b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029d8:	d108      	bne.n	80029ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029da:	4b24      	ldr	r3, [pc, #144]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	4921      	ldr	r1, [pc, #132]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029ec:	4b1f      	ldr	r3, [pc, #124]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a19      	ldr	r1, [r3, #32]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	430b      	orrs	r3, r1
 80029fe:	491b      	ldr	r1, [pc, #108]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a04:	4b1b      	ldr	r3, [pc, #108]	@ (8002a74 <HAL_RCC_OscConfig+0x4cc>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0a:	f7ff faf1 	bl	8001ff0 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a12:	f7ff faed 	bl	8001ff0 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e03d      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a24:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f0      	beq.n	8002a12 <HAL_RCC_OscConfig+0x46a>
 8002a30:	e035      	b.n	8002a9e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a32:	4b10      	ldr	r3, [pc, #64]	@ (8002a74 <HAL_RCC_OscConfig+0x4cc>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7ff fada 	bl	8001ff0 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a40:	f7ff fad6 	bl	8001ff0 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e026      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f0      	bne.n	8002a40 <HAL_RCC_OscConfig+0x498>
 8002a5e:	e01e      	b.n	8002a9e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d107      	bne.n	8002a78 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e019      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40007000 	.word	0x40007000
 8002a74:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <HAL_RCC_OscConfig+0x500>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d106      	bne.n	8002a9a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d001      	beq.n	8002a9e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000

08002aac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0d0      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ac0:	4b6a      	ldr	r3, [pc, #424]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d910      	bls.n	8002af0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ace:	4b67      	ldr	r3, [pc, #412]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 0207 	bic.w	r2, r3, #7
 8002ad6:	4965      	ldr	r1, [pc, #404]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ade:	4b63      	ldr	r3, [pc, #396]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e0b8      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d020      	beq.n	8002b3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d005      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b08:	4b59      	ldr	r3, [pc, #356]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	4a58      	ldr	r2, [pc, #352]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d005      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b20:	4b53      	ldr	r3, [pc, #332]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	4a52      	ldr	r2, [pc, #328]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b26:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002b2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b2c:	4b50      	ldr	r3, [pc, #320]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	494d      	ldr	r1, [pc, #308]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d040      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d107      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b52:	4b47      	ldr	r3, [pc, #284]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d115      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e07f      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d107      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b6a:	4b41      	ldr	r3, [pc, #260]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d109      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e073      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e06b      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b8a:	4b39      	ldr	r3, [pc, #228]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f023 0203 	bic.w	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	4936      	ldr	r1, [pc, #216]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b9c:	f7ff fa28 	bl	8001ff0 <HAL_GetTick>
 8002ba0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba2:	e00a      	b.n	8002bba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba4:	f7ff fa24 	bl	8001ff0 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e053      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bba:	4b2d      	ldr	r3, [pc, #180]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 020c 	and.w	r2, r3, #12
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d1eb      	bne.n	8002ba4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bcc:	4b27      	ldr	r3, [pc, #156]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	683a      	ldr	r2, [r7, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d210      	bcs.n	8002bfc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bda:	4b24      	ldr	r3, [pc, #144]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f023 0207 	bic.w	r2, r3, #7
 8002be2:	4922      	ldr	r1, [pc, #136]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bea:	4b20      	ldr	r3, [pc, #128]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e032      	b.n	8002c62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0304 	and.w	r3, r3, #4
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d008      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c08:	4b19      	ldr	r3, [pc, #100]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	4916      	ldr	r1, [pc, #88]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d009      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c26:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	490e      	ldr	r1, [pc, #56]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c3a:	f000 f821 	bl	8002c80 <HAL_RCC_GetSysClockFreq>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_RCC_ClockConfig+0x1c4>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	490a      	ldr	r1, [pc, #40]	@ (8002c74 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4c:	5ccb      	ldrb	r3, [r1, r3]
 8002c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c52:	4a09      	ldr	r2, [pc, #36]	@ (8002c78 <HAL_RCC_ClockConfig+0x1cc>)
 8002c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c56:	4b09      	ldr	r3, [pc, #36]	@ (8002c7c <HAL_RCC_ClockConfig+0x1d0>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff f842 	bl	8001ce4 <HAL_InitTick>

  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40022000 	.word	0x40022000
 8002c70:	40021000 	.word	0x40021000
 8002c74:	080086f4 	.word	0x080086f4
 8002c78:	20000000 	.word	0x20000000
 8002c7c:	20000004 	.word	0x20000004

08002c80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d14 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d002      	beq.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x30>
 8002caa:	2b08      	cmp	r3, #8
 8002cac:	d003      	beq.n	8002cb6 <HAL_RCC_GetSysClockFreq+0x36>
 8002cae:	e027      	b.n	8002d00 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cb0:	4b19      	ldr	r3, [pc, #100]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cb2:	613b      	str	r3, [r7, #16]
      break;
 8002cb4:	e027      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	0c9b      	lsrs	r3, r3, #18
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	4a17      	ldr	r2, [pc, #92]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cc0:	5cd3      	ldrb	r3, [r2, r3]
 8002cc2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d010      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cce:	4b11      	ldr	r3, [pc, #68]	@ (8002d14 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	0c5b      	lsrs	r3, r3, #17
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	4a11      	ldr	r2, [pc, #68]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ce2:	fb03 f202 	mul.w	r2, r3, r2
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	e004      	b.n	8002cfa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cf4:	fb02 f303 	mul.w	r3, r2, r3
 8002cf8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	613b      	str	r3, [r7, #16]
      break;
 8002cfe:	e002      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d00:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d02:	613b      	str	r3, [r7, #16]
      break;
 8002d04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d06:	693b      	ldr	r3, [r7, #16]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40021000 	.word	0x40021000
 8002d18:	007a1200 	.word	0x007a1200
 8002d1c:	0800870c 	.word	0x0800870c
 8002d20:	0800871c 	.word	0x0800871c
 8002d24:	003d0900 	.word	0x003d0900

08002d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d2c:	4b02      	ldr	r3, [pc, #8]	@ (8002d38 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	20000000 	.word	0x20000000

08002d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d40:	f7ff fff2 	bl	8002d28 <HAL_RCC_GetHCLKFreq>
 8002d44:	4602      	mov	r2, r0
 8002d46:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	0a1b      	lsrs	r3, r3, #8
 8002d4c:	f003 0307 	and.w	r3, r3, #7
 8002d50:	4903      	ldr	r1, [pc, #12]	@ (8002d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d52:	5ccb      	ldrb	r3, [r1, r3]
 8002d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	08008704 	.word	0x08008704

08002d64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d68:	f7ff ffde 	bl	8002d28 <HAL_RCC_GetHCLKFreq>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	4b05      	ldr	r3, [pc, #20]	@ (8002d84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	0adb      	lsrs	r3, r3, #11
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	4903      	ldr	r1, [pc, #12]	@ (8002d88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d7a:	5ccb      	ldrb	r3, [r1, r3]
 8002d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40021000 	.word	0x40021000
 8002d88:	08008704 	.word	0x08008704

08002d8c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	220f      	movs	r2, #15
 8002d9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <HAL_RCC_GetClockConfig+0x58>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 0203 	and.w	r2, r3, #3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002da8:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <HAL_RCC_GetClockConfig+0x58>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002db4:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <HAL_RCC_GetClockConfig+0x58>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002dc0:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <HAL_RCC_GetClockConfig+0x58>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	08db      	lsrs	r3, r3, #3
 8002dc6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002dce:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <HAL_RCC_GetClockConfig+0x5c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0207 	and.w	r2, r3, #7
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr
 8002de4:	40021000 	.word	0x40021000
 8002de8:	40022000 	.word	0x40022000

08002dec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002df4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <RCC_Delay+0x34>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <RCC_Delay+0x38>)
 8002dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfe:	0a5b      	lsrs	r3, r3, #9
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	fb02 f303 	mul.w	r3, r2, r3
 8002e06:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e08:	bf00      	nop
  }
  while (Delay --);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	1e5a      	subs	r2, r3, #1
 8002e0e:	60fa      	str	r2, [r7, #12]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1f9      	bne.n	8002e08 <RCC_Delay+0x1c>
}
 8002e14:	bf00      	nop
 8002e16:	bf00      	nop
 8002e18:	3714      	adds	r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr
 8002e20:	20000000 	.word	0x20000000
 8002e24:	10624dd3 	.word	0x10624dd3

08002e28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e076      	b.n	8002f28 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d108      	bne.n	8002e54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e4a:	d009      	beq.n	8002e60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	61da      	str	r2, [r3, #28]
 8002e52:	e005      	b.n	8002e60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d106      	bne.n	8002e80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7fe fe9c 	bl	8001bb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2202      	movs	r2, #2
 8002e84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	695b      	ldr	r3, [r3, #20]
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ee4:	ea42 0103 	orr.w	r1, r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	0c1a      	lsrs	r2, r3, #16
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f002 0204 	and.w	r2, r2, #4
 8002f06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	69da      	ldr	r2, [r3, #28]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f40:	f7ff f856 	bl	8001ff0 <HAL_GetTick>
 8002f44:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002f46:	88fb      	ldrh	r3, [r7, #6]
 8002f48:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d001      	beq.n	8002f5a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002f56:	2302      	movs	r3, #2
 8002f58:	e12a      	b.n	80031b0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d002      	beq.n	8002f66 <HAL_SPI_Transmit+0x36>
 8002f60:	88fb      	ldrh	r3, [r7, #6]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e122      	b.n	80031b0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_SPI_Transmit+0x48>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e11b      	b.n	80031b0 <HAL_SPI_Transmit+0x280>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2203      	movs	r2, #3
 8002f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	88fa      	ldrh	r2, [r7, #6]
 8002f98:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	88fa      	ldrh	r2, [r7, #6]
 8002f9e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fc6:	d10f      	bne.n	8002fe8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fd6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fe6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ff2:	2b40      	cmp	r3, #64	@ 0x40
 8002ff4:	d007      	beq.n	8003006 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003004:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800300e:	d152      	bne.n	80030b6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d002      	beq.n	800301e <HAL_SPI_Transmit+0xee>
 8003018:	8b7b      	ldrh	r3, [r7, #26]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d145      	bne.n	80030aa <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	881a      	ldrh	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302e:	1c9a      	adds	r2, r3, #2
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003038:	b29b      	uxth	r3, r3
 800303a:	3b01      	subs	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003042:	e032      	b.n	80030aa <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b02      	cmp	r3, #2
 8003050:	d112      	bne.n	8003078 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003056:	881a      	ldrh	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003062:	1c9a      	adds	r2, r3, #2
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800306c:	b29b      	uxth	r3, r3
 800306e:	3b01      	subs	r3, #1
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003076:	e018      	b.n	80030aa <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003078:	f7fe ffba 	bl	8001ff0 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d803      	bhi.n	8003090 <HAL_SPI_Transmit+0x160>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800308e:	d102      	bne.n	8003096 <HAL_SPI_Transmit+0x166>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d109      	bne.n	80030aa <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e082      	b.n	80031b0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1c7      	bne.n	8003044 <HAL_SPI_Transmit+0x114>
 80030b4:	e053      	b.n	800315e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d002      	beq.n	80030c4 <HAL_SPI_Transmit+0x194>
 80030be:	8b7b      	ldrh	r3, [r7, #26]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d147      	bne.n	8003154 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	330c      	adds	r3, #12
 80030ce:	7812      	ldrb	r2, [r2, #0]
 80030d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d6:	1c5a      	adds	r2, r3, #1
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80030ea:	e033      	b.n	8003154 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d113      	bne.n	8003122 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	330c      	adds	r3, #12
 8003104:	7812      	ldrb	r2, [r2, #0]
 8003106:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003116:	b29b      	uxth	r3, r3
 8003118:	3b01      	subs	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003120:	e018      	b.n	8003154 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003122:	f7fe ff65 	bl	8001ff0 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	429a      	cmp	r2, r3
 8003130:	d803      	bhi.n	800313a <HAL_SPI_Transmit+0x20a>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003138:	d102      	bne.n	8003140 <HAL_SPI_Transmit+0x210>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d109      	bne.n	8003154 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e02d      	b.n	80031b0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003158:	b29b      	uxth	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1c6      	bne.n	80030ec <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800315e:	69fa      	ldr	r2, [r7, #28]
 8003160:	6839      	ldr	r1, [r7, #0]
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 fbd2 	bl	800390c <SPI_EndRxTxTransaction>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2220      	movs	r2, #32
 8003172:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10a      	bne.n	8003192 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2201      	movs	r2, #1
 8003196:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80031ae:	2300      	movs	r3, #0
  }
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3720      	adds	r7, #32
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af02      	add	r7, sp, #8
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	603b      	str	r3, [r7, #0]
 80031c4:	4613      	mov	r3, r2
 80031c6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d001      	beq.n	80031d8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80031d4:	2302      	movs	r3, #2
 80031d6:	e104      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031e0:	d112      	bne.n	8003208 <HAL_SPI_Receive+0x50>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10e      	bne.n	8003208 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2204      	movs	r2, #4
 80031ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80031f2:	88fa      	ldrh	r2, [r7, #6]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	4613      	mov	r3, r2
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	68b9      	ldr	r1, [r7, #8]
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 f8f3 	bl	80033ea <HAL_SPI_TransmitReceive>
 8003204:	4603      	mov	r3, r0
 8003206:	e0ec      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003208:	f7fe fef2 	bl	8001ff0 <HAL_GetTick>
 800320c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <HAL_SPI_Receive+0x62>
 8003214:	88fb      	ldrh	r3, [r7, #6]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e0e1      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <HAL_SPI_Receive+0x74>
 8003228:	2302      	movs	r3, #2
 800322a:	e0da      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2204      	movs	r2, #4
 8003238:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	88fa      	ldrh	r2, [r7, #6]
 800324c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	88fa      	ldrh	r2, [r7, #6]
 8003252:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800327a:	d10f      	bne.n	800329c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800328a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800329a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032a6:	2b40      	cmp	r3, #64	@ 0x40
 80032a8:	d007      	beq.n	80032ba <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032b8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d170      	bne.n	80033a4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80032c2:	e035      	b.n	8003330 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d115      	bne.n	80032fe <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f103 020c 	add.w	r2, r3, #12
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032de:	7812      	ldrb	r2, [r2, #0]
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032fc:	e018      	b.n	8003330 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032fe:	f7fe fe77 	bl	8001ff0 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	429a      	cmp	r2, r3
 800330c:	d803      	bhi.n	8003316 <HAL_SPI_Receive+0x15e>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003314:	d102      	bne.n	800331c <HAL_SPI_Receive+0x164>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d109      	bne.n	8003330 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e058      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003334:	b29b      	uxth	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1c4      	bne.n	80032c4 <HAL_SPI_Receive+0x10c>
 800333a:	e038      	b.n	80033ae <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d113      	bne.n	8003372 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003354:	b292      	uxth	r2, r2
 8003356:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800335c:	1c9a      	adds	r2, r3, #2
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003370:	e018      	b.n	80033a4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003372:	f7fe fe3d 	bl	8001ff0 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d803      	bhi.n	800338a <HAL_SPI_Receive+0x1d2>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003388:	d102      	bne.n	8003390 <HAL_SPI_Receive+0x1d8>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d109      	bne.n	80033a4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e01e      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1c6      	bne.n	800333c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	6839      	ldr	r1, [r7, #0]
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 fa58 	bl	8003868 <SPI_EndRxTransaction>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2220      	movs	r2, #32
 80033c2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e000      	b.n	80033e2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80033e0:	2300      	movs	r3, #0
  }
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3718      	adds	r7, #24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b08a      	sub	sp, #40	@ 0x28
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	607a      	str	r2, [r7, #4]
 80033f6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80033f8:	2301      	movs	r3, #1
 80033fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033fc:	f7fe fdf8 	bl	8001ff0 <HAL_GetTick>
 8003400:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003408:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003410:	887b      	ldrh	r3, [r7, #2]
 8003412:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003414:	7ffb      	ldrb	r3, [r7, #31]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d00c      	beq.n	8003434 <HAL_SPI_TransmitReceive+0x4a>
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003420:	d106      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d102      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x46>
 800342a:	7ffb      	ldrb	r3, [r7, #31]
 800342c:	2b04      	cmp	r3, #4
 800342e:	d001      	beq.n	8003434 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003430:	2302      	movs	r3, #2
 8003432:	e17f      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d005      	beq.n	8003446 <HAL_SPI_TransmitReceive+0x5c>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d002      	beq.n	8003446 <HAL_SPI_TransmitReceive+0x5c>
 8003440:	887b      	ldrh	r3, [r7, #2]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e174      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_SPI_TransmitReceive+0x6e>
 8003454:	2302      	movs	r3, #2
 8003456:	e16d      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b04      	cmp	r3, #4
 800346a:	d003      	beq.n	8003474 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2205      	movs	r2, #5
 8003470:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	887a      	ldrh	r2, [r7, #2]
 8003484:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	887a      	ldrh	r2, [r7, #2]
 800348a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	887a      	ldrh	r2, [r7, #2]
 8003496:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	887a      	ldrh	r2, [r7, #2]
 800349c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034b4:	2b40      	cmp	r3, #64	@ 0x40
 80034b6:	d007      	beq.n	80034c8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034d0:	d17e      	bne.n	80035d0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d002      	beq.n	80034e0 <HAL_SPI_TransmitReceive+0xf6>
 80034da:	8afb      	ldrh	r3, [r7, #22]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d16c      	bne.n	80035ba <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e4:	881a      	ldrh	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f0:	1c9a      	adds	r2, r3, #2
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003504:	e059      	b.n	80035ba <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b02      	cmp	r3, #2
 8003512:	d11b      	bne.n	800354c <HAL_SPI_TransmitReceive+0x162>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d016      	beq.n	800354c <HAL_SPI_TransmitReceive+0x162>
 800351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003520:	2b01      	cmp	r3, #1
 8003522:	d113      	bne.n	800354c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	881a      	ldrh	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	1c9a      	adds	r2, r3, #2
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800353e:	b29b      	uxth	r3, r3
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b01      	cmp	r3, #1
 8003558:	d119      	bne.n	800358e <HAL_SPI_TransmitReceive+0x1a4>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800355e:	b29b      	uxth	r3, r3
 8003560:	2b00      	cmp	r3, #0
 8003562:	d014      	beq.n	800358e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800356e:	b292      	uxth	r2, r2
 8003570:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003576:	1c9a      	adds	r2, r3, #2
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800358a:	2301      	movs	r3, #1
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800358e:	f7fe fd2f 	bl	8001ff0 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800359a:	429a      	cmp	r2, r3
 800359c:	d80d      	bhi.n	80035ba <HAL_SPI_TransmitReceive+0x1d0>
 800359e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035a4:	d009      	beq.n	80035ba <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e0bc      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035be:	b29b      	uxth	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1a0      	bne.n	8003506 <HAL_SPI_TransmitReceive+0x11c>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d19b      	bne.n	8003506 <HAL_SPI_TransmitReceive+0x11c>
 80035ce:	e082      	b.n	80036d6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d002      	beq.n	80035de <HAL_SPI_TransmitReceive+0x1f4>
 80035d8:	8afb      	ldrh	r3, [r7, #22]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d171      	bne.n	80036c2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	330c      	adds	r3, #12
 80035e8:	7812      	ldrb	r2, [r2, #0]
 80035ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f0:	1c5a      	adds	r2, r3, #1
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003604:	e05d      	b.n	80036c2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b02      	cmp	r3, #2
 8003612:	d11c      	bne.n	800364e <HAL_SPI_TransmitReceive+0x264>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003618:	b29b      	uxth	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d017      	beq.n	800364e <HAL_SPI_TransmitReceive+0x264>
 800361e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003620:	2b01      	cmp	r3, #1
 8003622:	d114      	bne.n	800364e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	330c      	adds	r3, #12
 800362e:	7812      	ldrb	r2, [r2, #0]
 8003630:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003640:	b29b      	uxth	r3, r3
 8003642:	3b01      	subs	r3, #1
 8003644:	b29a      	uxth	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800364a:	2300      	movs	r3, #0
 800364c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b01      	cmp	r3, #1
 800365a:	d119      	bne.n	8003690 <HAL_SPI_TransmitReceive+0x2a6>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d014      	beq.n	8003690 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800368c:	2301      	movs	r3, #1
 800368e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003690:	f7fe fcae 	bl	8001ff0 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800369c:	429a      	cmp	r2, r3
 800369e:	d803      	bhi.n	80036a8 <HAL_SPI_TransmitReceive+0x2be>
 80036a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036a6:	d102      	bne.n	80036ae <HAL_SPI_TransmitReceive+0x2c4>
 80036a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d109      	bne.n	80036c2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e038      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d19c      	bne.n	8003606 <HAL_SPI_TransmitReceive+0x21c>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d197      	bne.n	8003606 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036d6:	6a3a      	ldr	r2, [r7, #32]
 80036d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f916 	bl	800390c <SPI_EndRxTxTransaction>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d008      	beq.n	80036f8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2220      	movs	r2, #32
 80036ea:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e01d      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10a      	bne.n	8003716 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003700:	2300      	movs	r3, #0
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	613b      	str	r3, [r7, #16]
 8003714:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e000      	b.n	8003734 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003732:	2300      	movs	r3, #0
  }
}
 8003734:	4618      	mov	r0, r3
 8003736:	3728      	adds	r7, #40	@ 0x28
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800374a:	b2db      	uxtb	r3, r3
}
 800374c:	4618      	mov	r0, r3
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	bc80      	pop	{r7}
 8003754:	4770      	bx	lr
	...

08003758 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b088      	sub	sp, #32
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003768:	f7fe fc42 	bl	8001ff0 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	4413      	add	r3, r2
 8003776:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003778:	f7fe fc3a 	bl	8001ff0 <HAL_GetTick>
 800377c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800377e:	4b39      	ldr	r3, [pc, #228]	@ (8003864 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	015b      	lsls	r3, r3, #5
 8003784:	0d1b      	lsrs	r3, r3, #20
 8003786:	69fa      	ldr	r2, [r7, #28]
 8003788:	fb02 f303 	mul.w	r3, r2, r3
 800378c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800378e:	e054      	b.n	800383a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003796:	d050      	beq.n	800383a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003798:	f7fe fc2a 	bl	8001ff0 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	69fa      	ldr	r2, [r7, #28]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d902      	bls.n	80037ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d13d      	bne.n	800382a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037c6:	d111      	bne.n	80037ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037d0:	d004      	beq.n	80037dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037da:	d107      	bne.n	80037ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037f4:	d10f      	bne.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003814:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e017      	b.n	800385a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	3b01      	subs	r3, #1
 8003838:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	4013      	ands	r3, r2
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	429a      	cmp	r2, r3
 8003848:	bf0c      	ite	eq
 800384a:	2301      	moveq	r3, #1
 800384c:	2300      	movne	r3, #0
 800384e:	b2db      	uxtb	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	429a      	cmp	r2, r3
 8003856:	d19b      	bne.n	8003790 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3720      	adds	r7, #32
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20000000 	.word	0x20000000

08003868 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800387c:	d111      	bne.n	80038a2 <SPI_EndRxTransaction+0x3a>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003886:	d004      	beq.n	8003892 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003890:	d107      	bne.n	80038a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038aa:	d117      	bne.n	80038dc <SPI_EndRxTransaction+0x74>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038b4:	d112      	bne.n	80038dc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2200      	movs	r2, #0
 80038be:	2101      	movs	r1, #1
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f7ff ff49 	bl	8003758 <SPI_WaitFlagStateUntilTimeout>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d01a      	beq.n	8003902 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d0:	f043 0220 	orr.w	r2, r3, #32
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e013      	b.n	8003904 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	2200      	movs	r2, #0
 80038e4:	2180      	movs	r1, #128	@ 0x80
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f7ff ff36 	bl	8003758 <SPI_WaitFlagStateUntilTimeout>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d007      	beq.n	8003902 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f6:	f043 0220 	orr.w	r2, r3, #32
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e000      	b.n	8003904 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af02      	add	r7, sp, #8
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2201      	movs	r2, #1
 8003920:	2102      	movs	r1, #2
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f7ff ff18 	bl	8003758 <SPI_WaitFlagStateUntilTimeout>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d007      	beq.n	800393e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003932:	f043 0220 	orr.w	r2, r3, #32
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e013      	b.n	8003966 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2200      	movs	r2, #0
 8003946:	2180      	movs	r1, #128	@ 0x80
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f7ff ff05 	bl	8003758 <SPI_WaitFlagStateUntilTimeout>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003958:	f043 0220 	orr.w	r2, r3, #32
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e000      	b.n	8003966 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e041      	b.n	8003a04 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d106      	bne.n	800399a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f839 	bl	8003a0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2202      	movs	r2, #2
 800399e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	3304      	adds	r3, #4
 80039aa:	4619      	mov	r1, r3
 80039ac:	4610      	mov	r0, r2
 80039ae:	f000 f99d 	bl	8003cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3708      	adds	r7, #8
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr
	...

08003a20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d001      	beq.n	8003a38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e03a      	b.n	8003aae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68da      	ldr	r2, [r3, #12]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a18      	ldr	r2, [pc, #96]	@ (8003ab8 <HAL_TIM_Base_Start_IT+0x98>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d00e      	beq.n	8003a78 <HAL_TIM_Base_Start_IT+0x58>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a62:	d009      	beq.n	8003a78 <HAL_TIM_Base_Start_IT+0x58>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a14      	ldr	r2, [pc, #80]	@ (8003abc <HAL_TIM_Base_Start_IT+0x9c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d004      	beq.n	8003a78 <HAL_TIM_Base_Start_IT+0x58>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a13      	ldr	r2, [pc, #76]	@ (8003ac0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d111      	bne.n	8003a9c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d010      	beq.n	8003aac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9a:	e007      	b.n	8003aac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr
 8003ab8:	40012c00 	.word	0x40012c00
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40000800 	.word	0x40000800

08003ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d020      	beq.n	8003b28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01b      	beq.n	8003b28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f06f 0202 	mvn.w	r2, #2
 8003af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f8d1 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003b14:	e005      	b.n	8003b22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f8c4 	bl	8003ca4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 f8d3 	bl	8003cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d020      	beq.n	8003b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d01b      	beq.n	8003b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0204 	mvn.w	r2, #4
 8003b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2202      	movs	r2, #2
 8003b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f8ab 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003b60:	e005      	b.n	8003b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f89e 	bl	8003ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f8ad 	bl	8003cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d020      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d01b      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f06f 0208 	mvn.w	r2, #8
 8003b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2204      	movs	r2, #4
 8003b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f885 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003bac:	e005      	b.n	8003bba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f878 	bl	8003ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f887 	bl	8003cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d020      	beq.n	8003c0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d01b      	beq.n	8003c0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f06f 0210 	mvn.w	r2, #16
 8003bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2208      	movs	r2, #8
 8003be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f85f 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003bf8:	e005      	b.n	8003c06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f852 	bl	8003ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f861 	bl	8003cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00c      	beq.n	8003c30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d007      	beq.n	8003c30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f06f 0201 	mvn.w	r2, #1
 8003c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7fd ff74 	bl	8001b18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00c      	beq.n	8003c54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d007      	beq.n	8003c54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f8c3 	bl	8003dda <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00c      	beq.n	8003c78 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d007      	beq.n	8003c78 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f831 	bl	8003cda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f003 0320 	and.w	r3, r3, #32
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00c      	beq.n	8003c9c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f003 0320 	and.w	r3, r3, #32
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d007      	beq.n	8003c9c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f06f 0220 	mvn.w	r2, #32
 8003c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f896 	bl	8003dc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cac:	bf00      	nop
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bc80      	pop	{r7}
 8003cb4:	4770      	bx	lr

08003cb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bc80      	pop	{r7}
 8003cd8:	4770      	bx	lr

08003cda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr

08003cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a2f      	ldr	r2, [pc, #188]	@ (8003dbc <TIM_Base_SetConfig+0xd0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00b      	beq.n	8003d1c <TIM_Base_SetConfig+0x30>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0a:	d007      	beq.n	8003d1c <TIM_Base_SetConfig+0x30>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a2c      	ldr	r2, [pc, #176]	@ (8003dc0 <TIM_Base_SetConfig+0xd4>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d003      	beq.n	8003d1c <TIM_Base_SetConfig+0x30>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc4 <TIM_Base_SetConfig+0xd8>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d108      	bne.n	8003d2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a22      	ldr	r2, [pc, #136]	@ (8003dbc <TIM_Base_SetConfig+0xd0>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d00b      	beq.n	8003d4e <TIM_Base_SetConfig+0x62>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d3c:	d007      	beq.n	8003d4e <TIM_Base_SetConfig+0x62>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a1f      	ldr	r2, [pc, #124]	@ (8003dc0 <TIM_Base_SetConfig+0xd4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d003      	beq.n	8003d4e <TIM_Base_SetConfig+0x62>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a1e      	ldr	r2, [pc, #120]	@ (8003dc4 <TIM_Base_SetConfig+0xd8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d108      	bne.n	8003d60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a0d      	ldr	r2, [pc, #52]	@ (8003dbc <TIM_Base_SetConfig+0xd0>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d103      	bne.n	8003d94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d005      	beq.n	8003db2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	f023 0201 	bic.w	r2, r3, #1
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	611a      	str	r2, [r3, #16]
  }
}
 8003db2:	bf00      	nop
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr
 8003dbc:	40012c00 	.word	0x40012c00
 8003dc0:	40000400 	.word	0x40000400
 8003dc4:	40000800 	.word	0x40000800

08003dc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr

08003dda <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003de2:	bf00      	nop
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr

08003dec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e042      	b.n	8003e84 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d106      	bne.n	8003e18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7fd ff1c 	bl	8001c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2224      	movs	r2, #36	@ 0x24
 8003e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f971 	bl	8004118 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	691a      	ldr	r2, [r3, #16]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695a      	ldr	r2, [r3, #20]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2220      	movs	r2, #32
 8003e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b08a      	sub	sp, #40	@ 0x28
 8003e90:	af02      	add	r7, sp, #8
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b20      	cmp	r3, #32
 8003eaa:	d175      	bne.n	8003f98 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d002      	beq.n	8003eb8 <HAL_UART_Transmit+0x2c>
 8003eb2:	88fb      	ldrh	r3, [r7, #6]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e06e      	b.n	8003f9a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2221      	movs	r2, #33	@ 0x21
 8003ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eca:	f7fe f891 	bl	8001ff0 <HAL_GetTick>
 8003ece:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	88fa      	ldrh	r2, [r7, #6]
 8003ed4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	88fa      	ldrh	r2, [r7, #6]
 8003eda:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ee4:	d108      	bne.n	8003ef8 <HAL_UART_Transmit+0x6c>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d104      	bne.n	8003ef8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	61bb      	str	r3, [r7, #24]
 8003ef6:	e003      	b.n	8003f00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003efc:	2300      	movs	r3, #0
 8003efe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f00:	e02e      	b.n	8003f60 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2180      	movs	r1, #128	@ 0x80
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 f848 	bl	8003fa2 <UART_WaitOnFlagUntilTimeout>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e03a      	b.n	8003f9a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10b      	bne.n	8003f42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	3302      	adds	r3, #2
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	e007      	b.n	8003f52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	781a      	ldrb	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1cb      	bne.n	8003f02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2200      	movs	r2, #0
 8003f72:	2140      	movs	r1, #64	@ 0x40
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 f814 	bl	8003fa2 <UART_WaitOnFlagUntilTimeout>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d005      	beq.n	8003f8c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e006      	b.n	8003f9a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	e000      	b.n	8003f9a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003f98:	2302      	movs	r3, #2
  }
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3720      	adds	r7, #32
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b086      	sub	sp, #24
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	60f8      	str	r0, [r7, #12]
 8003faa:	60b9      	str	r1, [r7, #8]
 8003fac:	603b      	str	r3, [r7, #0]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fb2:	e03b      	b.n	800402c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fba:	d037      	beq.n	800402c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fbc:	f7fe f818 	bl	8001ff0 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	6a3a      	ldr	r2, [r7, #32]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d302      	bcc.n	8003fd2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e03a      	b.n	800404c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d023      	beq.n	800402c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b80      	cmp	r3, #128	@ 0x80
 8003fe8:	d020      	beq.n	800402c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	2b40      	cmp	r3, #64	@ 0x40
 8003fee:	d01d      	beq.n	800402c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d116      	bne.n	800402c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ffe:	2300      	movs	r3, #0
 8004000:	617b      	str	r3, [r7, #20]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f81d 	bl	8004054 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2208      	movs	r2, #8
 800401e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e00f      	b.n	800404c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	4013      	ands	r3, r2
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	429a      	cmp	r2, r3
 800403a:	bf0c      	ite	eq
 800403c:	2301      	moveq	r3, #1
 800403e:	2300      	movne	r3, #0
 8004040:	b2db      	uxtb	r3, r3
 8004042:	461a      	mov	r2, r3
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	429a      	cmp	r2, r3
 8004048:	d0b4      	beq.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004054:	b480      	push	{r7}
 8004056:	b095      	sub	sp, #84	@ 0x54
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	330c      	adds	r3, #12
 8004062:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004066:	e853 3f00 	ldrex	r3, [r3]
 800406a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800406c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004072:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	330c      	adds	r3, #12
 800407a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800407c:	643a      	str	r2, [r7, #64]	@ 0x40
 800407e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004080:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004082:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004084:	e841 2300 	strex	r3, r2, [r1]
 8004088:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800408a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1e5      	bne.n	800405c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	3314      	adds	r3, #20
 8004096:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	e853 3f00 	ldrex	r3, [r3]
 800409e:	61fb      	str	r3, [r7, #28]
   return(result);
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	f023 0301 	bic.w	r3, r3, #1
 80040a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3314      	adds	r3, #20
 80040ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040b8:	e841 2300 	strex	r3, r2, [r1]
 80040bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1e5      	bne.n	8004090 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d119      	bne.n	8004100 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	330c      	adds	r3, #12
 80040d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	e853 3f00 	ldrex	r3, [r3]
 80040da:	60bb      	str	r3, [r7, #8]
   return(result);
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	f023 0310 	bic.w	r3, r3, #16
 80040e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	330c      	adds	r3, #12
 80040ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040ec:	61ba      	str	r2, [r7, #24]
 80040ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f0:	6979      	ldr	r1, [r7, #20]
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	e841 2300 	strex	r3, r2, [r1]
 80040f8:	613b      	str	r3, [r7, #16]
   return(result);
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e5      	bne.n	80040cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800410e:	bf00      	nop
 8004110:	3754      	adds	r7, #84	@ 0x54
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr

08004118 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689a      	ldr	r2, [r3, #8]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	4313      	orrs	r3, r2
 8004146:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004152:	f023 030c 	bic.w	r3, r3, #12
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	6812      	ldr	r2, [r2, #0]
 800415a:	68b9      	ldr	r1, [r7, #8]
 800415c:	430b      	orrs	r3, r1
 800415e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699a      	ldr	r2, [r3, #24]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a2c      	ldr	r2, [pc, #176]	@ (800422c <UART_SetConfig+0x114>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d103      	bne.n	8004188 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004180:	f7fe fdf0 	bl	8002d64 <HAL_RCC_GetPCLK2Freq>
 8004184:	60f8      	str	r0, [r7, #12]
 8004186:	e002      	b.n	800418e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004188:	f7fe fdd8 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 800418c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	4613      	mov	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	009a      	lsls	r2, r3, #2
 8004198:	441a      	add	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a4:	4a22      	ldr	r2, [pc, #136]	@ (8004230 <UART_SetConfig+0x118>)
 80041a6:	fba2 2303 	umull	r2, r3, r2, r3
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	0119      	lsls	r1, r3, #4
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4613      	mov	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	009a      	lsls	r2, r3, #2
 80041b8:	441a      	add	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80041c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004230 <UART_SetConfig+0x118>)
 80041c6:	fba3 0302 	umull	r0, r3, r3, r2
 80041ca:	095b      	lsrs	r3, r3, #5
 80041cc:	2064      	movs	r0, #100	@ 0x64
 80041ce:	fb00 f303 	mul.w	r3, r0, r3
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	011b      	lsls	r3, r3, #4
 80041d6:	3332      	adds	r3, #50	@ 0x32
 80041d8:	4a15      	ldr	r2, [pc, #84]	@ (8004230 <UART_SetConfig+0x118>)
 80041da:	fba2 2303 	umull	r2, r3, r2, r3
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041e4:	4419      	add	r1, r3
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	4613      	mov	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4413      	add	r3, r2
 80041ee:	009a      	lsls	r2, r3, #2
 80041f0:	441a      	add	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80041fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004230 <UART_SetConfig+0x118>)
 80041fe:	fba3 0302 	umull	r0, r3, r3, r2
 8004202:	095b      	lsrs	r3, r3, #5
 8004204:	2064      	movs	r0, #100	@ 0x64
 8004206:	fb00 f303 	mul.w	r3, r0, r3
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	011b      	lsls	r3, r3, #4
 800420e:	3332      	adds	r3, #50	@ 0x32
 8004210:	4a07      	ldr	r2, [pc, #28]	@ (8004230 <UART_SetConfig+0x118>)
 8004212:	fba2 2303 	umull	r2, r3, r2, r3
 8004216:	095b      	lsrs	r3, r3, #5
 8004218:	f003 020f 	and.w	r2, r3, #15
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	440a      	add	r2, r1
 8004222:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004224:	bf00      	nop
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40013800 	.word	0x40013800
 8004230:	51eb851f 	.word	0x51eb851f

08004234 <__NVIC_SetPriority>:
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	4603      	mov	r3, r0
 800423c:	6039      	str	r1, [r7, #0]
 800423e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004244:	2b00      	cmp	r3, #0
 8004246:	db0a      	blt.n	800425e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	490c      	ldr	r1, [pc, #48]	@ (8004280 <__NVIC_SetPriority+0x4c>)
 800424e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004252:	0112      	lsls	r2, r2, #4
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	440b      	add	r3, r1
 8004258:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800425c:	e00a      	b.n	8004274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	b2da      	uxtb	r2, r3
 8004262:	4908      	ldr	r1, [pc, #32]	@ (8004284 <__NVIC_SetPriority+0x50>)
 8004264:	79fb      	ldrb	r3, [r7, #7]
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	3b04      	subs	r3, #4
 800426c:	0112      	lsls	r2, r2, #4
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	440b      	add	r3, r1
 8004272:	761a      	strb	r2, [r3, #24]
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	bc80      	pop	{r7}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	e000e100 	.word	0xe000e100
 8004284:	e000ed00 	.word	0xe000ed00

08004288 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800428c:	4b05      	ldr	r3, [pc, #20]	@ (80042a4 <SysTick_Handler+0x1c>)
 800428e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004290:	f001 ff42 	bl	8006118 <xTaskGetSchedulerState>
 8004294:	4603      	mov	r3, r0
 8004296:	2b01      	cmp	r3, #1
 8004298:	d001      	beq.n	800429e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800429a:	f002 fec5 	bl	8007028 <xPortSysTickHandler>
  }
}
 800429e:	bf00      	nop
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	e000e010 	.word	0xe000e010

080042a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042ac:	2100      	movs	r1, #0
 80042ae:	f06f 0004 	mvn.w	r0, #4
 80042b2:	f7ff ffbf 	bl	8004234 <__NVIC_SetPriority>
#endif
}
 80042b6:	bf00      	nop
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042c2:	f3ef 8305 	mrs	r3, IPSR
 80042c6:	603b      	str	r3, [r7, #0]
  return(result);
 80042c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042ce:	f06f 0305 	mvn.w	r3, #5
 80042d2:	607b      	str	r3, [r7, #4]
 80042d4:	e00c      	b.n	80042f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042d6:	4b09      	ldr	r3, [pc, #36]	@ (80042fc <osKernelInitialize+0x40>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d105      	bne.n	80042ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042de:	4b07      	ldr	r3, [pc, #28]	@ (80042fc <osKernelInitialize+0x40>)
 80042e0:	2201      	movs	r2, #1
 80042e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042e4:	2300      	movs	r3, #0
 80042e6:	607b      	str	r3, [r7, #4]
 80042e8:	e002      	b.n	80042f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042f0:	687b      	ldr	r3, [r7, #4]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr
 80042fc:	200001f8 	.word	0x200001f8

08004300 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004306:	f3ef 8305 	mrs	r3, IPSR
 800430a:	603b      	str	r3, [r7, #0]
  return(result);
 800430c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004312:	f06f 0305 	mvn.w	r3, #5
 8004316:	607b      	str	r3, [r7, #4]
 8004318:	e010      	b.n	800433c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800431a:	4b0b      	ldr	r3, [pc, #44]	@ (8004348 <osKernelStart+0x48>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d109      	bne.n	8004336 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004322:	f7ff ffc1 	bl	80042a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004326:	4b08      	ldr	r3, [pc, #32]	@ (8004348 <osKernelStart+0x48>)
 8004328:	2202      	movs	r2, #2
 800432a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800432c:	f001 fa94 	bl	8005858 <vTaskStartScheduler>
      stat = osOK;
 8004330:	2300      	movs	r3, #0
 8004332:	607b      	str	r3, [r7, #4]
 8004334:	e002      	b.n	800433c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004336:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800433a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800433c:	687b      	ldr	r3, [r7, #4]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	200001f8 	.word	0x200001f8

0800434c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800434c:	b580      	push	{r7, lr}
 800434e:	b08e      	sub	sp, #56	@ 0x38
 8004350:	af04      	add	r7, sp, #16
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004358:	2300      	movs	r3, #0
 800435a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800435c:	f3ef 8305 	mrs	r3, IPSR
 8004360:	617b      	str	r3, [r7, #20]
  return(result);
 8004362:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004364:	2b00      	cmp	r3, #0
 8004366:	d17e      	bne.n	8004466 <osThreadNew+0x11a>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d07b      	beq.n	8004466 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800436e:	2380      	movs	r3, #128	@ 0x80
 8004370:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004372:	2318      	movs	r3, #24
 8004374:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004376:	2300      	movs	r3, #0
 8004378:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800437a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800437e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d045      	beq.n	8004412 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d002      	beq.n	8004394 <osThreadNew+0x48>
        name = attr->name;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d008      	beq.n	80043ba <osThreadNew+0x6e>
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	2b38      	cmp	r3, #56	@ 0x38
 80043ac:	d805      	bhi.n	80043ba <osThreadNew+0x6e>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <osThreadNew+0x72>
        return (NULL);
 80043ba:	2300      	movs	r3, #0
 80043bc:	e054      	b.n	8004468 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00e      	beq.n	80043f4 <osThreadNew+0xa8>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	2ba7      	cmp	r3, #167	@ 0xa7
 80043dc:	d90a      	bls.n	80043f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d006      	beq.n	80043f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <osThreadNew+0xa8>
        mem = 1;
 80043ee:	2301      	movs	r3, #1
 80043f0:	61bb      	str	r3, [r7, #24]
 80043f2:	e010      	b.n	8004416 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10c      	bne.n	8004416 <osThreadNew+0xca>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d108      	bne.n	8004416 <osThreadNew+0xca>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d104      	bne.n	8004416 <osThreadNew+0xca>
          mem = 0;
 800440c:	2300      	movs	r3, #0
 800440e:	61bb      	str	r3, [r7, #24]
 8004410:	e001      	b.n	8004416 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d110      	bne.n	800443e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004424:	9202      	str	r2, [sp, #8]
 8004426:	9301      	str	r3, [sp, #4]
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	6a3a      	ldr	r2, [r7, #32]
 8004430:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 ffa8 	bl	8005388 <xTaskCreateStatic>
 8004438:	4603      	mov	r3, r0
 800443a:	613b      	str	r3, [r7, #16]
 800443c:	e013      	b.n	8004466 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d110      	bne.n	8004466 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	b29a      	uxth	r2, r3
 8004448:	f107 0310 	add.w	r3, r7, #16
 800444c:	9301      	str	r3, [sp, #4]
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 fff6 	bl	8005448 <xTaskCreate>
 800445c:	4603      	mov	r3, r0
 800445e:	2b01      	cmp	r3, #1
 8004460:	d001      	beq.n	8004466 <osThreadNew+0x11a>
            hTask = NULL;
 8004462:	2300      	movs	r3, #0
 8004464:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004466:	693b      	ldr	r3, [r7, #16]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3728      	adds	r7, #40	@ 0x28
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004478:	f3ef 8305 	mrs	r3, IPSR
 800447c:	60bb      	str	r3, [r7, #8]
  return(result);
 800447e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <osDelay+0x1c>
    stat = osErrorISR;
 8004484:	f06f 0305 	mvn.w	r3, #5
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	e007      	b.n	800449c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f001 f9a8 	bl	80057ec <vTaskDelay>
    }
  }

  return (stat);
 800449c:	68fb      	ldr	r3, [r7, #12]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
	...

080044a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4a06      	ldr	r2, [pc, #24]	@ (80044d0 <vApplicationGetIdleTaskMemory+0x28>)
 80044b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	4a05      	ldr	r2, [pc, #20]	@ (80044d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80044be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2280      	movs	r2, #128	@ 0x80
 80044c4:	601a      	str	r2, [r3, #0]
}
 80044c6:	bf00      	nop
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr
 80044d0:	200001fc 	.word	0x200001fc
 80044d4:	200002a4 	.word	0x200002a4

080044d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4a07      	ldr	r2, [pc, #28]	@ (8004504 <vApplicationGetTimerTaskMemory+0x2c>)
 80044e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	4a06      	ldr	r2, [pc, #24]	@ (8004508 <vApplicationGetTimerTaskMemory+0x30>)
 80044ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044f6:	601a      	str	r2, [r3, #0]
}
 80044f8:	bf00      	nop
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bc80      	pop	{r7}
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	200004a4 	.word	0x200004a4
 8004508:	2000054c 	.word	0x2000054c

0800450c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f103 0208 	add.w	r2, r3, #8
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004524:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f103 0208 	add.w	r2, r3, #8
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f103 0208 	add.w	r2, r3, #8
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr

0800454a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800454a:	b480      	push	{r7}
 800454c:	b083      	sub	sp, #12
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	bc80      	pop	{r7}
 8004560:	4770      	bx	lr

08004562 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004562:	b480      	push	{r7}
 8004564:	b085      	sub	sp, #20
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
 800456a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	601a      	str	r2, [r3, #0]
}
 800459e:	bf00      	nop
 80045a0:	3714      	adds	r7, #20
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr

080045a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045be:	d103      	bne.n	80045c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	60fb      	str	r3, [r7, #12]
 80045c6:	e00c      	b.n	80045e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	3308      	adds	r3, #8
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	e002      	b.n	80045d6 <vListInsert+0x2e>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	60fb      	str	r3, [r7, #12]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d2f6      	bcs.n	80045d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	683a      	ldr	r2, [r7, #0]
 80045f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	601a      	str	r2, [r3, #0]
}
 800460e:	bf00      	nop
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr

08004618 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6892      	ldr	r2, [r2, #8]
 800462e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6852      	ldr	r2, [r2, #4]
 8004638:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	429a      	cmp	r2, r3
 8004642:	d103      	bne.n	800464c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	1e5a      	subs	r2, r3, #1
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
}
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr
	...

0800466c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10b      	bne.n	8004698 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004684:	f383 8811 	msr	BASEPRI, r3
 8004688:	f3bf 8f6f 	isb	sy
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004692:	bf00      	nop
 8004694:	bf00      	nop
 8004696:	e7fd      	b.n	8004694 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004698:	f002 fc48 	bl	8006f2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a4:	68f9      	ldr	r1, [r7, #12]
 80046a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046a8:	fb01 f303 	mul.w	r3, r1, r3
 80046ac:	441a      	add	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c8:	3b01      	subs	r3, #1
 80046ca:	68f9      	ldr	r1, [r7, #12]
 80046cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046ce:	fb01 f303 	mul.w	r3, r1, r3
 80046d2:	441a      	add	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	22ff      	movs	r2, #255	@ 0xff
 80046dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	22ff      	movs	r2, #255	@ 0xff
 80046e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d114      	bne.n	8004718 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d01a      	beq.n	800472c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	3310      	adds	r3, #16
 80046fa:	4618      	mov	r0, r3
 80046fc:	f001 fb46 	bl	8005d8c <xTaskRemoveFromEventList>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d012      	beq.n	800472c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004706:	4b0d      	ldr	r3, [pc, #52]	@ (800473c <xQueueGenericReset+0xd0>)
 8004708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	f3bf 8f4f 	dsb	sy
 8004712:	f3bf 8f6f 	isb	sy
 8004716:	e009      	b.n	800472c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	3310      	adds	r3, #16
 800471c:	4618      	mov	r0, r3
 800471e:	f7ff fef5 	bl	800450c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	3324      	adds	r3, #36	@ 0x24
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff fef0 	bl	800450c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800472c:	f002 fc2e 	bl	8006f8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004730:	2301      	movs	r3, #1
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	e000ed04 	.word	0xe000ed04

08004740 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08e      	sub	sp, #56	@ 0x38
 8004744:	af02      	add	r7, sp, #8
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10b      	bne.n	800476c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004766:	bf00      	nop
 8004768:	bf00      	nop
 800476a:	e7fd      	b.n	8004768 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10b      	bne.n	800478a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	e7fd      	b.n	8004786 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <xQueueGenericCreateStatic+0x56>
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <xQueueGenericCreateStatic+0x5a>
 8004796:	2301      	movs	r3, #1
 8004798:	e000      	b.n	800479c <xQueueGenericCreateStatic+0x5c>
 800479a:	2300      	movs	r3, #0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10b      	bne.n	80047b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80047a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	623b      	str	r3, [r7, #32]
}
 80047b2:	bf00      	nop
 80047b4:	bf00      	nop
 80047b6:	e7fd      	b.n	80047b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d102      	bne.n	80047c4 <xQueueGenericCreateStatic+0x84>
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <xQueueGenericCreateStatic+0x88>
 80047c4:	2301      	movs	r3, #1
 80047c6:	e000      	b.n	80047ca <xQueueGenericCreateStatic+0x8a>
 80047c8:	2300      	movs	r3, #0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10b      	bne.n	80047e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80047ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d2:	f383 8811 	msr	BASEPRI, r3
 80047d6:	f3bf 8f6f 	isb	sy
 80047da:	f3bf 8f4f 	dsb	sy
 80047de:	61fb      	str	r3, [r7, #28]
}
 80047e0:	bf00      	nop
 80047e2:	bf00      	nop
 80047e4:	e7fd      	b.n	80047e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047e6:	2350      	movs	r3, #80	@ 0x50
 80047e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b50      	cmp	r3, #80	@ 0x50
 80047ee:	d00b      	beq.n	8004808 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	61bb      	str	r3, [r7, #24]
}
 8004802:	bf00      	nop
 8004804:	bf00      	nop
 8004806:	e7fd      	b.n	8004804 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004808:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800480e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00d      	beq.n	8004830 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800481c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	4613      	mov	r3, r2
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	68b9      	ldr	r1, [r7, #8]
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 f840 	bl	80048b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004832:	4618      	mov	r0, r3
 8004834:	3730      	adds	r7, #48	@ 0x30
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800483a:	b580      	push	{r7, lr}
 800483c:	b08a      	sub	sp, #40	@ 0x28
 800483e:	af02      	add	r7, sp, #8
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	4613      	mov	r3, r2
 8004846:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10b      	bne.n	8004866 <xQueueGenericCreate+0x2c>
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	613b      	str	r3, [r7, #16]
}
 8004860:	bf00      	nop
 8004862:	bf00      	nop
 8004864:	e7fd      	b.n	8004862 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	fb02 f303 	mul.w	r3, r2, r3
 800486e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	3350      	adds	r3, #80	@ 0x50
 8004874:	4618      	mov	r0, r3
 8004876:	f002 fc5b 	bl	8007130 <pvPortMalloc>
 800487a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d011      	beq.n	80048a6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	3350      	adds	r3, #80	@ 0x50
 800488a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004894:	79fa      	ldrb	r2, [r7, #7]
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	4613      	mov	r3, r2
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	68b9      	ldr	r1, [r7, #8]
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 f805 	bl	80048b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048a6:	69bb      	ldr	r3, [r7, #24]
	}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3720      	adds	r7, #32
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d103      	bne.n	80048cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	e002      	b.n	80048d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048de:	2101      	movs	r1, #1
 80048e0:	69b8      	ldr	r0, [r7, #24]
 80048e2:	f7ff fec3 	bl	800466c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	78fa      	ldrb	r2, [r7, #3]
 80048ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048ee:	bf00      	nop
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b082      	sub	sp, #8
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00e      	beq.n	8004922 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004916:	2300      	movs	r3, #0
 8004918:	2200      	movs	r2, #0
 800491a:	2100      	movs	r1, #0
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 f81d 	bl	800495c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004922:	bf00      	nop
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800492a:	b580      	push	{r7, lr}
 800492c:	b086      	sub	sp, #24
 800492e:	af00      	add	r7, sp, #0
 8004930:	4603      	mov	r3, r0
 8004932:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004934:	2301      	movs	r3, #1
 8004936:	617b      	str	r3, [r7, #20]
 8004938:	2300      	movs	r3, #0
 800493a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	461a      	mov	r2, r3
 8004940:	6939      	ldr	r1, [r7, #16]
 8004942:	6978      	ldr	r0, [r7, #20]
 8004944:	f7ff ff79 	bl	800483a <xQueueGenericCreate>
 8004948:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f7ff ffd3 	bl	80048f6 <prvInitialiseMutex>

		return xNewQueue;
 8004950:	68fb      	ldr	r3, [r7, #12]
	}
 8004952:	4618      	mov	r0, r3
 8004954:	3718      	adds	r7, #24
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b08e      	sub	sp, #56	@ 0x38
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800496a:	2300      	movs	r3, #0
 800496c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10b      	bne.n	8004990 <xQueueGenericSend+0x34>
	__asm volatile
 8004978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800498a:	bf00      	nop
 800498c:	bf00      	nop
 800498e:	e7fd      	b.n	800498c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d103      	bne.n	800499e <xQueueGenericSend+0x42>
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <xQueueGenericSend+0x46>
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <xQueueGenericSend+0x48>
 80049a2:	2300      	movs	r3, #0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10b      	bne.n	80049c0 <xQueueGenericSend+0x64>
	__asm volatile
 80049a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049ba:	bf00      	nop
 80049bc:	bf00      	nop
 80049be:	e7fd      	b.n	80049bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d103      	bne.n	80049ce <xQueueGenericSend+0x72>
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d101      	bne.n	80049d2 <xQueueGenericSend+0x76>
 80049ce:	2301      	movs	r3, #1
 80049d0:	e000      	b.n	80049d4 <xQueueGenericSend+0x78>
 80049d2:	2300      	movs	r3, #0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10b      	bne.n	80049f0 <xQueueGenericSend+0x94>
	__asm volatile
 80049d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049dc:	f383 8811 	msr	BASEPRI, r3
 80049e0:	f3bf 8f6f 	isb	sy
 80049e4:	f3bf 8f4f 	dsb	sy
 80049e8:	623b      	str	r3, [r7, #32]
}
 80049ea:	bf00      	nop
 80049ec:	bf00      	nop
 80049ee:	e7fd      	b.n	80049ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049f0:	f001 fb92 	bl	8006118 <xTaskGetSchedulerState>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d102      	bne.n	8004a00 <xQueueGenericSend+0xa4>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <xQueueGenericSend+0xa8>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e000      	b.n	8004a06 <xQueueGenericSend+0xaa>
 8004a04:	2300      	movs	r3, #0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <xQueueGenericSend+0xc6>
	__asm volatile
 8004a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	61fb      	str	r3, [r7, #28]
}
 8004a1c:	bf00      	nop
 8004a1e:	bf00      	nop
 8004a20:	e7fd      	b.n	8004a1e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a22:	f002 fa83 	bl	8006f2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d302      	bcc.n	8004a38 <xQueueGenericSend+0xdc>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d129      	bne.n	8004a8c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a38:	683a      	ldr	r2, [r7, #0]
 8004a3a:	68b9      	ldr	r1, [r7, #8]
 8004a3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a3e:	f000 fb36 	bl	80050ae <prvCopyDataToQueue>
 8004a42:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d010      	beq.n	8004a6e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	3324      	adds	r3, #36	@ 0x24
 8004a50:	4618      	mov	r0, r3
 8004a52:	f001 f99b 	bl	8005d8c <xTaskRemoveFromEventList>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d013      	beq.n	8004a84 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a5c:	4b3f      	ldr	r3, [pc, #252]	@ (8004b5c <xQueueGenericSend+0x200>)
 8004a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	e00a      	b.n	8004a84 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d007      	beq.n	8004a84 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a74:	4b39      	ldr	r3, [pc, #228]	@ (8004b5c <xQueueGenericSend+0x200>)
 8004a76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a84:	f002 fa82 	bl	8006f8c <vPortExitCritical>
				return pdPASS;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e063      	b.n	8004b54 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d103      	bne.n	8004a9a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a92:	f002 fa7b 	bl	8006f8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	e05c      	b.n	8004b54 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d106      	bne.n	8004aae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004aa0:	f107 0314 	add.w	r3, r7, #20
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f001 f9d5 	bl	8005e54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004aae:	f002 fa6d 	bl	8006f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ab2:	f000 ff41 	bl	8005938 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ab6:	f002 fa39 	bl	8006f2c <vPortEnterCritical>
 8004aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004abc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ac0:	b25b      	sxtb	r3, r3
 8004ac2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ac6:	d103      	bne.n	8004ad0 <xQueueGenericSend+0x174>
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ad6:	b25b      	sxtb	r3, r3
 8004ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004adc:	d103      	bne.n	8004ae6 <xQueueGenericSend+0x18a>
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ae6:	f002 fa51 	bl	8006f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004aea:	1d3a      	adds	r2, r7, #4
 8004aec:	f107 0314 	add.w	r3, r7, #20
 8004af0:	4611      	mov	r1, r2
 8004af2:	4618      	mov	r0, r3
 8004af4:	f001 f9c4 	bl	8005e80 <xTaskCheckForTimeOut>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d124      	bne.n	8004b48 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004afe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b00:	f000 fbcd 	bl	800529e <prvIsQueueFull>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d018      	beq.n	8004b3c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0c:	3310      	adds	r3, #16
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	4611      	mov	r1, r2
 8004b12:	4618      	mov	r0, r3
 8004b14:	f001 f8e8 	bl	8005ce8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004b18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b1a:	f000 fb58 	bl	80051ce <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004b1e:	f000 ff19 	bl	8005954 <xTaskResumeAll>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f47f af7c 	bne.w	8004a22 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b5c <xQueueGenericSend+0x200>)
 8004b2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	f3bf 8f4f 	dsb	sy
 8004b36:	f3bf 8f6f 	isb	sy
 8004b3a:	e772      	b.n	8004a22 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b3e:	f000 fb46 	bl	80051ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b42:	f000 ff07 	bl	8005954 <xTaskResumeAll>
 8004b46:	e76c      	b.n	8004a22 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b4a:	f000 fb40 	bl	80051ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b4e:	f000 ff01 	bl	8005954 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b52:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3738      	adds	r7, #56	@ 0x38
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	e000ed04 	.word	0xe000ed04

08004b60 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b090      	sub	sp, #64	@ 0x40
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10b      	bne.n	8004b90 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b7c:	f383 8811 	msr	BASEPRI, r3
 8004b80:	f3bf 8f6f 	isb	sy
 8004b84:	f3bf 8f4f 	dsb	sy
 8004b88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b8a:	bf00      	nop
 8004b8c:	bf00      	nop
 8004b8e:	e7fd      	b.n	8004b8c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d103      	bne.n	8004b9e <xQueueGenericSendFromISR+0x3e>
 8004b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d101      	bne.n	8004ba2 <xQueueGenericSendFromISR+0x42>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e000      	b.n	8004ba4 <xQueueGenericSendFromISR+0x44>
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10b      	bne.n	8004bc0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bac:	f383 8811 	msr	BASEPRI, r3
 8004bb0:	f3bf 8f6f 	isb	sy
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004bba:	bf00      	nop
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d103      	bne.n	8004bce <xQueueGenericSendFromISR+0x6e>
 8004bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d101      	bne.n	8004bd2 <xQueueGenericSendFromISR+0x72>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e000      	b.n	8004bd4 <xQueueGenericSendFromISR+0x74>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10b      	bne.n	8004bf0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bdc:	f383 8811 	msr	BASEPRI, r3
 8004be0:	f3bf 8f6f 	isb	sy
 8004be4:	f3bf 8f4f 	dsb	sy
 8004be8:	623b      	str	r3, [r7, #32]
}
 8004bea:	bf00      	nop
 8004bec:	bf00      	nop
 8004bee:	e7fd      	b.n	8004bec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bf0:	f002 fa5e 	bl	80070b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004bf4:	f3ef 8211 	mrs	r2, BASEPRI
 8004bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	61fa      	str	r2, [r7, #28]
 8004c0a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c0c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c0e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d302      	bcc.n	8004c22 <xQueueGenericSendFromISR+0xc2>
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d12f      	bne.n	8004c82 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	68b9      	ldr	r1, [r7, #8]
 8004c36:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004c38:	f000 fa39 	bl	80050ae <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004c3c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004c40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c44:	d112      	bne.n	8004c6c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d016      	beq.n	8004c7c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c50:	3324      	adds	r3, #36	@ 0x24
 8004c52:	4618      	mov	r0, r3
 8004c54:	f001 f89a 	bl	8005d8c <xTaskRemoveFromEventList>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00e      	beq.n	8004c7c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00b      	beq.n	8004c7c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	e007      	b.n	8004c7c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004c70:	3301      	adds	r3, #1
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	b25a      	sxtb	r2, r3
 8004c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004c80:	e001      	b.n	8004c86 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c88:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3740      	adds	r7, #64	@ 0x40
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08c      	sub	sp, #48	@ 0x30
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10b      	bne.n	8004cce <xQueueReceive+0x32>
	__asm volatile
 8004cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cba:	f383 8811 	msr	BASEPRI, r3
 8004cbe:	f3bf 8f6f 	isb	sy
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	623b      	str	r3, [r7, #32]
}
 8004cc8:	bf00      	nop
 8004cca:	bf00      	nop
 8004ccc:	e7fd      	b.n	8004cca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d103      	bne.n	8004cdc <xQueueReceive+0x40>
 8004cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <xQueueReceive+0x44>
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e000      	b.n	8004ce2 <xQueueReceive+0x46>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10b      	bne.n	8004cfe <xQueueReceive+0x62>
	__asm volatile
 8004ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cea:	f383 8811 	msr	BASEPRI, r3
 8004cee:	f3bf 8f6f 	isb	sy
 8004cf2:	f3bf 8f4f 	dsb	sy
 8004cf6:	61fb      	str	r3, [r7, #28]
}
 8004cf8:	bf00      	nop
 8004cfa:	bf00      	nop
 8004cfc:	e7fd      	b.n	8004cfa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cfe:	f001 fa0b 	bl	8006118 <xTaskGetSchedulerState>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <xQueueReceive+0x72>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <xQueueReceive+0x76>
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e000      	b.n	8004d14 <xQueueReceive+0x78>
 8004d12:	2300      	movs	r3, #0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10b      	bne.n	8004d30 <xQueueReceive+0x94>
	__asm volatile
 8004d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1c:	f383 8811 	msr	BASEPRI, r3
 8004d20:	f3bf 8f6f 	isb	sy
 8004d24:	f3bf 8f4f 	dsb	sy
 8004d28:	61bb      	str	r3, [r7, #24]
}
 8004d2a:	bf00      	nop
 8004d2c:	bf00      	nop
 8004d2e:	e7fd      	b.n	8004d2c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d30:	f002 f8fc 	bl	8006f2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d38:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d01f      	beq.n	8004d80 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d40:	68b9      	ldr	r1, [r7, #8]
 8004d42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d44:	f000 fa1d 	bl	8005182 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4a:	1e5a      	subs	r2, r3, #1
 8004d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d4e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00f      	beq.n	8004d78 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5a:	3310      	adds	r3, #16
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f001 f815 	bl	8005d8c <xTaskRemoveFromEventList>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d007      	beq.n	8004d78 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d68:	4b3c      	ldr	r3, [pc, #240]	@ (8004e5c <xQueueReceive+0x1c0>)
 8004d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d78:	f002 f908 	bl	8006f8c <vPortExitCritical>
				return pdPASS;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e069      	b.n	8004e54 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d103      	bne.n	8004d8e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d86:	f002 f901 	bl	8006f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e062      	b.n	8004e54 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d106      	bne.n	8004da2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d94:	f107 0310 	add.w	r3, r7, #16
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f001 f85b 	bl	8005e54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004da2:	f002 f8f3 	bl	8006f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004da6:	f000 fdc7 	bl	8005938 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004daa:	f002 f8bf 	bl	8006f2c <vPortEnterCritical>
 8004dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004db4:	b25b      	sxtb	r3, r3
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dba:	d103      	bne.n	8004dc4 <xQueueReceive+0x128>
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dca:	b25b      	sxtb	r3, r3
 8004dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dd0:	d103      	bne.n	8004dda <xQueueReceive+0x13e>
 8004dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004dda:	f002 f8d7 	bl	8006f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004dde:	1d3a      	adds	r2, r7, #4
 8004de0:	f107 0310 	add.w	r3, r7, #16
 8004de4:	4611      	mov	r1, r2
 8004de6:	4618      	mov	r0, r3
 8004de8:	f001 f84a 	bl	8005e80 <xTaskCheckForTimeOut>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d123      	bne.n	8004e3a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004df4:	f000 fa3d 	bl	8005272 <prvIsQueueEmpty>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d017      	beq.n	8004e2e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e00:	3324      	adds	r3, #36	@ 0x24
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	4611      	mov	r1, r2
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 ff6e 	bl	8005ce8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e0e:	f000 f9de 	bl	80051ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e12:	f000 fd9f 	bl	8005954 <xTaskResumeAll>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d189      	bne.n	8004d30 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004e5c <xQueueReceive+0x1c0>)
 8004e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	e780      	b.n	8004d30 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004e2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e30:	f000 f9cd 	bl	80051ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e34:	f000 fd8e 	bl	8005954 <xTaskResumeAll>
 8004e38:	e77a      	b.n	8004d30 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004e3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e3c:	f000 f9c7 	bl	80051ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e40:	f000 fd88 	bl	8005954 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e46:	f000 fa14 	bl	8005272 <prvIsQueueEmpty>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f43f af6f 	beq.w	8004d30 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e52:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3730      	adds	r7, #48	@ 0x30
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	e000ed04 	.word	0xe000ed04

08004e60 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08e      	sub	sp, #56	@ 0x38
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004e72:	2300      	movs	r3, #0
 8004e74:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10b      	bne.n	8004e94 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e80:	f383 8811 	msr	BASEPRI, r3
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	f3bf 8f4f 	dsb	sy
 8004e8c:	623b      	str	r3, [r7, #32]
}
 8004e8e:	bf00      	nop
 8004e90:	bf00      	nop
 8004e92:	e7fd      	b.n	8004e90 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00b      	beq.n	8004eb4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	61fb      	str	r3, [r7, #28]
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004eb4:	f001 f930 	bl	8006118 <xTaskGetSchedulerState>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d102      	bne.n	8004ec4 <xQueueSemaphoreTake+0x64>
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <xQueueSemaphoreTake+0x68>
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <xQueueSemaphoreTake+0x6a>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10b      	bne.n	8004ee6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed2:	f383 8811 	msr	BASEPRI, r3
 8004ed6:	f3bf 8f6f 	isb	sy
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	61bb      	str	r3, [r7, #24]
}
 8004ee0:	bf00      	nop
 8004ee2:	bf00      	nop
 8004ee4:	e7fd      	b.n	8004ee2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ee6:	f002 f821 	bl	8006f2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d024      	beq.n	8004f40 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef8:	1e5a      	subs	r2, r3, #1
 8004efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004efc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d104      	bne.n	8004f10 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004f06:	f001 fa81 	bl	800640c <pvTaskIncrementMutexHeldCount>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f0e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00f      	beq.n	8004f38 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1a:	3310      	adds	r3, #16
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 ff35 	bl	8005d8c <xTaskRemoveFromEventList>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d007      	beq.n	8004f38 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004f28:	4b54      	ldr	r3, [pc, #336]	@ (800507c <xQueueSemaphoreTake+0x21c>)
 8004f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	f3bf 8f4f 	dsb	sy
 8004f34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004f38:	f002 f828 	bl	8006f8c <vPortExitCritical>
				return pdPASS;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e098      	b.n	8005072 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d112      	bne.n	8004f6c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00b      	beq.n	8004f64 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f50:	f383 8811 	msr	BASEPRI, r3
 8004f54:	f3bf 8f6f 	isb	sy
 8004f58:	f3bf 8f4f 	dsb	sy
 8004f5c:	617b      	str	r3, [r7, #20]
}
 8004f5e:	bf00      	nop
 8004f60:	bf00      	nop
 8004f62:	e7fd      	b.n	8004f60 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004f64:	f002 f812 	bl	8006f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	e082      	b.n	8005072 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d106      	bne.n	8004f80 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f72:	f107 030c 	add.w	r3, r7, #12
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 ff6c 	bl	8005e54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f80:	f002 f804 	bl	8006f8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f84:	f000 fcd8 	bl	8005938 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f88:	f001 ffd0 	bl	8006f2c <vPortEnterCritical>
 8004f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f92:	b25b      	sxtb	r3, r3
 8004f94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f98:	d103      	bne.n	8004fa2 <xQueueSemaphoreTake+0x142>
 8004f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fa8:	b25b      	sxtb	r3, r3
 8004faa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fae:	d103      	bne.n	8004fb8 <xQueueSemaphoreTake+0x158>
 8004fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fb8:	f001 ffe8 	bl	8006f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fbc:	463a      	mov	r2, r7
 8004fbe:	f107 030c 	add.w	r3, r7, #12
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f000 ff5b 	bl	8005e80 <xTaskCheckForTimeOut>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d132      	bne.n	8005036 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fd0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004fd2:	f000 f94e 	bl	8005272 <prvIsQueueEmpty>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d026      	beq.n	800502a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d109      	bne.n	8004ff8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004fe4:	f001 ffa2 	bl	8006f2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4618      	mov	r0, r3
 8004fee:	f001 f8b1 	bl	8006154 <xTaskPriorityInherit>
 8004ff2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004ff4:	f001 ffca 	bl	8006f8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ffa:	3324      	adds	r3, #36	@ 0x24
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	4611      	mov	r1, r2
 8005000:	4618      	mov	r0, r3
 8005002:	f000 fe71 	bl	8005ce8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005006:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005008:	f000 f8e1 	bl	80051ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800500c:	f000 fca2 	bl	8005954 <xTaskResumeAll>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	f47f af67 	bne.w	8004ee6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005018:	4b18      	ldr	r3, [pc, #96]	@ (800507c <xQueueSemaphoreTake+0x21c>)
 800501a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800501e:	601a      	str	r2, [r3, #0]
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	e75d      	b.n	8004ee6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800502a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800502c:	f000 f8cf 	bl	80051ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005030:	f000 fc90 	bl	8005954 <xTaskResumeAll>
 8005034:	e757      	b.n	8004ee6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005036:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005038:	f000 f8c9 	bl	80051ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800503c:	f000 fc8a 	bl	8005954 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005040:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005042:	f000 f916 	bl	8005272 <prvIsQueueEmpty>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	f43f af4c 	beq.w	8004ee6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00d      	beq.n	8005070 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005054:	f001 ff6a 	bl	8006f2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005058:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800505a:	f000 f811 	bl	8005080 <prvGetDisinheritPriorityAfterTimeout>
 800505e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005066:	4618      	mov	r0, r3
 8005068:	f001 f94c 	bl	8006304 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800506c:	f001 ff8e 	bl	8006f8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005070:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005072:	4618      	mov	r0, r3
 8005074:	3738      	adds	r7, #56	@ 0x38
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	2b00      	cmp	r3, #0
 800508e:	d006      	beq.n	800509e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	e001      	b.n	80050a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800509e:	2300      	movs	r3, #0
 80050a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80050a2:	68fb      	ldr	r3, [r7, #12]
	}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3714      	adds	r7, #20
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bc80      	pop	{r7}
 80050ac:	4770      	bx	lr

080050ae <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b086      	sub	sp, #24
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	60f8      	str	r0, [r7, #12]
 80050b6:	60b9      	str	r1, [r7, #8]
 80050b8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80050ba:	2300      	movs	r3, #0
 80050bc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10d      	bne.n	80050e8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d14d      	bne.n	8005170 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	4618      	mov	r0, r3
 80050da:	f001 f8a3 	bl	8006224 <xTaskPriorityDisinherit>
 80050de:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	609a      	str	r2, [r3, #8]
 80050e6:	e043      	b.n	8005170 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d119      	bne.n	8005122 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6858      	ldr	r0, [r3, #4]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f6:	461a      	mov	r2, r3
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	f002 fce8 	bl	8007ace <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005106:	441a      	add	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	429a      	cmp	r2, r3
 8005116:	d32b      	bcc.n	8005170 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	605a      	str	r2, [r3, #4]
 8005120:	e026      	b.n	8005170 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	68d8      	ldr	r0, [r3, #12]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512a:	461a      	mov	r2, r3
 800512c:	68b9      	ldr	r1, [r7, #8]
 800512e:	f002 fcce 	bl	8007ace <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513a:	425b      	negs	r3, r3
 800513c:	441a      	add	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	429a      	cmp	r2, r3
 800514c:	d207      	bcs.n	800515e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	689a      	ldr	r2, [r3, #8]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005156:	425b      	negs	r3, r3
 8005158:	441a      	add	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2b02      	cmp	r3, #2
 8005162:	d105      	bne.n	8005170 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d002      	beq.n	8005170 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	3b01      	subs	r3, #1
 800516e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005178:	697b      	ldr	r3, [r7, #20]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3718      	adds	r7, #24
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b082      	sub	sp, #8
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005190:	2b00      	cmp	r3, #0
 8005192:	d018      	beq.n	80051c6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68da      	ldr	r2, [r3, #12]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519c:	441a      	add	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d303      	bcc.n	80051b6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68d9      	ldr	r1, [r3, #12]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	461a      	mov	r2, r3
 80051c0:	6838      	ldr	r0, [r7, #0]
 80051c2:	f002 fc84 	bl	8007ace <memcpy>
	}
}
 80051c6:	bf00      	nop
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b084      	sub	sp, #16
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80051d6:	f001 fea9 	bl	8006f2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051e0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80051e2:	e011      	b.n	8005208 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d012      	beq.n	8005212 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	3324      	adds	r3, #36	@ 0x24
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fdcb 	bl	8005d8c <xTaskRemoveFromEventList>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80051fc:	f000 fea4 	bl	8005f48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005200:	7bfb      	ldrb	r3, [r7, #15]
 8005202:	3b01      	subs	r3, #1
 8005204:	b2db      	uxtb	r3, r3
 8005206:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005208:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800520c:	2b00      	cmp	r3, #0
 800520e:	dce9      	bgt.n	80051e4 <prvUnlockQueue+0x16>
 8005210:	e000      	b.n	8005214 <prvUnlockQueue+0x46>
					break;
 8005212:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	22ff      	movs	r2, #255	@ 0xff
 8005218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800521c:	f001 feb6 	bl	8006f8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005220:	f001 fe84 	bl	8006f2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800522a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800522c:	e011      	b.n	8005252 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d012      	beq.n	800525c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	3310      	adds	r3, #16
 800523a:	4618      	mov	r0, r3
 800523c:	f000 fda6 	bl	8005d8c <xTaskRemoveFromEventList>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005246:	f000 fe7f 	bl	8005f48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800524a:	7bbb      	ldrb	r3, [r7, #14]
 800524c:	3b01      	subs	r3, #1
 800524e:	b2db      	uxtb	r3, r3
 8005250:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005252:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005256:	2b00      	cmp	r3, #0
 8005258:	dce9      	bgt.n	800522e <prvUnlockQueue+0x60>
 800525a:	e000      	b.n	800525e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800525c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	22ff      	movs	r2, #255	@ 0xff
 8005262:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005266:	f001 fe91 	bl	8006f8c <vPortExitCritical>
}
 800526a:	bf00      	nop
 800526c:	3710      	adds	r7, #16
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b084      	sub	sp, #16
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800527a:	f001 fe57 	bl	8006f2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005282:	2b00      	cmp	r3, #0
 8005284:	d102      	bne.n	800528c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005286:	2301      	movs	r3, #1
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	e001      	b.n	8005290 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800528c:	2300      	movs	r3, #0
 800528e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005290:	f001 fe7c 	bl	8006f8c <vPortExitCritical>

	return xReturn;
 8005294:	68fb      	ldr	r3, [r7, #12]
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052a6:	f001 fe41 	bl	8006f2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d102      	bne.n	80052bc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80052b6:	2301      	movs	r3, #1
 80052b8:	60fb      	str	r3, [r7, #12]
 80052ba:	e001      	b.n	80052c0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80052bc:	2300      	movs	r3, #0
 80052be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80052c0:	f001 fe64 	bl	8006f8c <vPortExitCritical>

	return xReturn;
 80052c4:	68fb      	ldr	r3, [r7, #12]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
	...

080052d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80052da:	2300      	movs	r3, #0
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	e014      	b.n	800530a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80052e0:	4a0e      	ldr	r2, [pc, #56]	@ (800531c <vQueueAddToRegistry+0x4c>)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d10b      	bne.n	8005304 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80052ec:	490b      	ldr	r1, [pc, #44]	@ (800531c <vQueueAddToRegistry+0x4c>)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80052f6:	4a09      	ldr	r2, [pc, #36]	@ (800531c <vQueueAddToRegistry+0x4c>)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	4413      	add	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005302:	e006      	b.n	8005312 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	3301      	adds	r3, #1
 8005308:	60fb      	str	r3, [r7, #12]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b07      	cmp	r3, #7
 800530e:	d9e7      	bls.n	80052e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005310:	bf00      	nop
 8005312:	bf00      	nop
 8005314:	3714      	adds	r7, #20
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr
 800531c:	2000094c 	.word	0x2000094c

08005320 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005330:	f001 fdfc 	bl	8006f2c <vPortEnterCritical>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800533a:	b25b      	sxtb	r3, r3
 800533c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005340:	d103      	bne.n	800534a <vQueueWaitForMessageRestricted+0x2a>
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005350:	b25b      	sxtb	r3, r3
 8005352:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005356:	d103      	bne.n	8005360 <vQueueWaitForMessageRestricted+0x40>
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005360:	f001 fe14 	bl	8006f8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005368:	2b00      	cmp	r3, #0
 800536a:	d106      	bne.n	800537a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	3324      	adds	r3, #36	@ 0x24
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	68b9      	ldr	r1, [r7, #8]
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fcdd 	bl	8005d34 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800537a:	6978      	ldr	r0, [r7, #20]
 800537c:	f7ff ff27 	bl	80051ce <prvUnlockQueue>
	}
 8005380:	bf00      	nop
 8005382:	3718      	adds	r7, #24
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08e      	sub	sp, #56	@ 0x38
 800538c:	af04      	add	r7, sp, #16
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10b      	bne.n	80053b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800539c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a0:	f383 8811 	msr	BASEPRI, r3
 80053a4:	f3bf 8f6f 	isb	sy
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	623b      	str	r3, [r7, #32]
}
 80053ae:	bf00      	nop
 80053b0:	bf00      	nop
 80053b2:	e7fd      	b.n	80053b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80053b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10b      	bne.n	80053d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80053ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053be:	f383 8811 	msr	BASEPRI, r3
 80053c2:	f3bf 8f6f 	isb	sy
 80053c6:	f3bf 8f4f 	dsb	sy
 80053ca:	61fb      	str	r3, [r7, #28]
}
 80053cc:	bf00      	nop
 80053ce:	bf00      	nop
 80053d0:	e7fd      	b.n	80053ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80053d2:	23a8      	movs	r3, #168	@ 0xa8
 80053d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	2ba8      	cmp	r3, #168	@ 0xa8
 80053da:	d00b      	beq.n	80053f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80053dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e0:	f383 8811 	msr	BASEPRI, r3
 80053e4:	f3bf 8f6f 	isb	sy
 80053e8:	f3bf 8f4f 	dsb	sy
 80053ec:	61bb      	str	r3, [r7, #24]
}
 80053ee:	bf00      	nop
 80053f0:	bf00      	nop
 80053f2:	e7fd      	b.n	80053f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80053f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80053f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d01e      	beq.n	800543a <xTaskCreateStatic+0xb2>
 80053fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d01b      	beq.n	800543a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005404:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800540a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	2202      	movs	r2, #2
 8005410:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005414:	2300      	movs	r3, #0
 8005416:	9303      	str	r3, [sp, #12]
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541a:	9302      	str	r3, [sp, #8]
 800541c:	f107 0314 	add.w	r3, r7, #20
 8005420:	9301      	str	r3, [sp, #4]
 8005422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005424:	9300      	str	r3, [sp, #0]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	68b9      	ldr	r1, [r7, #8]
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f851 	bl	80054d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005432:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005434:	f000 f8f6 	bl	8005624 <prvAddNewTaskToReadyList>
 8005438:	e001      	b.n	800543e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800543a:	2300      	movs	r3, #0
 800543c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800543e:	697b      	ldr	r3, [r7, #20]
	}
 8005440:	4618      	mov	r0, r3
 8005442:	3728      	adds	r7, #40	@ 0x28
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005448:	b580      	push	{r7, lr}
 800544a:	b08c      	sub	sp, #48	@ 0x30
 800544c:	af04      	add	r7, sp, #16
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	603b      	str	r3, [r7, #0]
 8005454:	4613      	mov	r3, r2
 8005456:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005458:	88fb      	ldrh	r3, [r7, #6]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4618      	mov	r0, r3
 800545e:	f001 fe67 	bl	8007130 <pvPortMalloc>
 8005462:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00e      	beq.n	8005488 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800546a:	20a8      	movs	r0, #168	@ 0xa8
 800546c:	f001 fe60 	bl	8007130 <pvPortMalloc>
 8005470:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	631a      	str	r2, [r3, #48]	@ 0x30
 800547e:	e005      	b.n	800548c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005480:	6978      	ldr	r0, [r7, #20]
 8005482:	f001 ff23 	bl	80072cc <vPortFree>
 8005486:	e001      	b.n	800548c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005488:	2300      	movs	r3, #0
 800548a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d017      	beq.n	80054c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800549a:	88fa      	ldrh	r2, [r7, #6]
 800549c:	2300      	movs	r3, #0
 800549e:	9303      	str	r3, [sp, #12]
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	9302      	str	r3, [sp, #8]
 80054a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a6:	9301      	str	r3, [sp, #4]
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 f80f 	bl	80054d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054b6:	69f8      	ldr	r0, [r7, #28]
 80054b8:	f000 f8b4 	bl	8005624 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80054bc:	2301      	movs	r3, #1
 80054be:	61bb      	str	r3, [r7, #24]
 80054c0:	e002      	b.n	80054c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80054c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80054c8:	69bb      	ldr	r3, [r7, #24]
	}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3720      	adds	r7, #32
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
	...

080054d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
 80054e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80054e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	461a      	mov	r2, r3
 80054ec:	21a5      	movs	r1, #165	@ 0xa5
 80054ee:	f002 fa15 	bl	800791c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80054f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054fc:	3b01      	subs	r3, #1
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	f023 0307 	bic.w	r3, r3, #7
 800550a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	f003 0307 	and.w	r3, r3, #7
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00b      	beq.n	800552e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	617b      	str	r3, [r7, #20]
}
 8005528:	bf00      	nop
 800552a:	bf00      	nop
 800552c:	e7fd      	b.n	800552a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d01f      	beq.n	8005574 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005534:	2300      	movs	r3, #0
 8005536:	61fb      	str	r3, [r7, #28]
 8005538:	e012      	b.n	8005560 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	4413      	add	r3, r2
 8005540:	7819      	ldrb	r1, [r3, #0]
 8005542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	4413      	add	r3, r2
 8005548:	3334      	adds	r3, #52	@ 0x34
 800554a:	460a      	mov	r2, r1
 800554c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	4413      	add	r3, r2
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d006      	beq.n	8005568 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	3301      	adds	r3, #1
 800555e:	61fb      	str	r3, [r7, #28]
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	2b0f      	cmp	r3, #15
 8005564:	d9e9      	bls.n	800553a <prvInitialiseNewTask+0x66>
 8005566:	e000      	b.n	800556a <prvInitialiseNewTask+0x96>
			{
				break;
 8005568:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005572:	e003      	b.n	800557c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800557c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557e:	2b37      	cmp	r3, #55	@ 0x37
 8005580:	d901      	bls.n	8005586 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005582:	2337      	movs	r3, #55	@ 0x37
 8005584:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005588:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800558a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800558c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005590:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005594:	2200      	movs	r2, #0
 8005596:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	3304      	adds	r3, #4
 800559c:	4618      	mov	r0, r3
 800559e:	f7fe ffd4 	bl	800454a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	3318      	adds	r3, #24
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fe ffcf 	bl	800454a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80055ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80055b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80055bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80055c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c4:	2200      	movs	r2, #0
 80055c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80055ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80055d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d4:	3354      	adds	r3, #84	@ 0x54
 80055d6:	224c      	movs	r2, #76	@ 0x4c
 80055d8:	2100      	movs	r1, #0
 80055da:	4618      	mov	r0, r3
 80055dc:	f002 f99e 	bl	800791c <memset>
 80055e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e2:	4a0d      	ldr	r2, [pc, #52]	@ (8005618 <prvInitialiseNewTask+0x144>)
 80055e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80055e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e8:	4a0c      	ldr	r2, [pc, #48]	@ (800561c <prvInitialiseNewTask+0x148>)
 80055ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005620 <prvInitialiseNewTask+0x14c>)
 80055f0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	68f9      	ldr	r1, [r7, #12]
 80055f6:	69b8      	ldr	r0, [r7, #24]
 80055f8:	f001 fbaa 	bl	8006d50 <pxPortInitialiseStack>
 80055fc:	4602      	mov	r2, r0
 80055fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005600:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005604:	2b00      	cmp	r3, #0
 8005606:	d002      	beq.n	800560e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800560c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800560e:	bf00      	nop
 8005610:	3720      	adds	r7, #32
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	200037e0 	.word	0x200037e0
 800561c:	20003848 	.word	0x20003848
 8005620:	200038b0 	.word	0x200038b0

08005624 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800562c:	f001 fc7e 	bl	8006f2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005630:	4b2d      	ldr	r3, [pc, #180]	@ (80056e8 <prvAddNewTaskToReadyList+0xc4>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3301      	adds	r3, #1
 8005636:	4a2c      	ldr	r2, [pc, #176]	@ (80056e8 <prvAddNewTaskToReadyList+0xc4>)
 8005638:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800563a:	4b2c      	ldr	r3, [pc, #176]	@ (80056ec <prvAddNewTaskToReadyList+0xc8>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d109      	bne.n	8005656 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005642:	4a2a      	ldr	r2, [pc, #168]	@ (80056ec <prvAddNewTaskToReadyList+0xc8>)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005648:	4b27      	ldr	r3, [pc, #156]	@ (80056e8 <prvAddNewTaskToReadyList+0xc4>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d110      	bne.n	8005672 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005650:	f000 fc9e 	bl	8005f90 <prvInitialiseTaskLists>
 8005654:	e00d      	b.n	8005672 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005656:	4b26      	ldr	r3, [pc, #152]	@ (80056f0 <prvAddNewTaskToReadyList+0xcc>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d109      	bne.n	8005672 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800565e:	4b23      	ldr	r3, [pc, #140]	@ (80056ec <prvAddNewTaskToReadyList+0xc8>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005668:	429a      	cmp	r2, r3
 800566a:	d802      	bhi.n	8005672 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800566c:	4a1f      	ldr	r2, [pc, #124]	@ (80056ec <prvAddNewTaskToReadyList+0xc8>)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005672:	4b20      	ldr	r3, [pc, #128]	@ (80056f4 <prvAddNewTaskToReadyList+0xd0>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	3301      	adds	r3, #1
 8005678:	4a1e      	ldr	r2, [pc, #120]	@ (80056f4 <prvAddNewTaskToReadyList+0xd0>)
 800567a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800567c:	4b1d      	ldr	r3, [pc, #116]	@ (80056f4 <prvAddNewTaskToReadyList+0xd0>)
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005688:	4b1b      	ldr	r3, [pc, #108]	@ (80056f8 <prvAddNewTaskToReadyList+0xd4>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	429a      	cmp	r2, r3
 800568e:	d903      	bls.n	8005698 <prvAddNewTaskToReadyList+0x74>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005694:	4a18      	ldr	r2, [pc, #96]	@ (80056f8 <prvAddNewTaskToReadyList+0xd4>)
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800569c:	4613      	mov	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4a15      	ldr	r2, [pc, #84]	@ (80056fc <prvAddNewTaskToReadyList+0xd8>)
 80056a6:	441a      	add	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3304      	adds	r3, #4
 80056ac:	4619      	mov	r1, r3
 80056ae:	4610      	mov	r0, r2
 80056b0:	f7fe ff57 	bl	8004562 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80056b4:	f001 fc6a 	bl	8006f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80056b8:	4b0d      	ldr	r3, [pc, #52]	@ (80056f0 <prvAddNewTaskToReadyList+0xcc>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00e      	beq.n	80056de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80056c0:	4b0a      	ldr	r3, [pc, #40]	@ (80056ec <prvAddNewTaskToReadyList+0xc8>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d207      	bcs.n	80056de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80056ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005700 <prvAddNewTaskToReadyList+0xdc>)
 80056d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	f3bf 8f4f 	dsb	sy
 80056da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056de:	bf00      	nop
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	20000e60 	.word	0x20000e60
 80056ec:	2000098c 	.word	0x2000098c
 80056f0:	20000e6c 	.word	0x20000e6c
 80056f4:	20000e7c 	.word	0x20000e7c
 80056f8:	20000e68 	.word	0x20000e68
 80056fc:	20000990 	.word	0x20000990
 8005700:	e000ed04 	.word	0xe000ed04

08005704 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800570c:	f001 fc0e 	bl	8006f2c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d102      	bne.n	800571c <vTaskDelete+0x18>
 8005716:	4b2d      	ldr	r3, [pc, #180]	@ (80057cc <vTaskDelete+0xc8>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	e000      	b.n	800571e <vTaskDelete+0x1a>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	3304      	adds	r3, #4
 8005724:	4618      	mov	r0, r3
 8005726:	f7fe ff77 	bl	8004618 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800572e:	2b00      	cmp	r3, #0
 8005730:	d004      	beq.n	800573c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	3318      	adds	r3, #24
 8005736:	4618      	mov	r0, r3
 8005738:	f7fe ff6e 	bl	8004618 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800573c:	4b24      	ldr	r3, [pc, #144]	@ (80057d0 <vTaskDelete+0xcc>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	3301      	adds	r3, #1
 8005742:	4a23      	ldr	r2, [pc, #140]	@ (80057d0 <vTaskDelete+0xcc>)
 8005744:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005746:	4b21      	ldr	r3, [pc, #132]	@ (80057cc <vTaskDelete+0xc8>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	429a      	cmp	r2, r3
 800574e:	d10b      	bne.n	8005768 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	3304      	adds	r3, #4
 8005754:	4619      	mov	r1, r3
 8005756:	481f      	ldr	r0, [pc, #124]	@ (80057d4 <vTaskDelete+0xd0>)
 8005758:	f7fe ff03 	bl	8004562 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800575c:	4b1e      	ldr	r3, [pc, #120]	@ (80057d8 <vTaskDelete+0xd4>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3301      	adds	r3, #1
 8005762:	4a1d      	ldr	r2, [pc, #116]	@ (80057d8 <vTaskDelete+0xd4>)
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	e009      	b.n	800577c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005768:	4b1c      	ldr	r3, [pc, #112]	@ (80057dc <vTaskDelete+0xd8>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3b01      	subs	r3, #1
 800576e:	4a1b      	ldr	r2, [pc, #108]	@ (80057dc <vTaskDelete+0xd8>)
 8005770:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 fc7a 	bl	800606c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005778:	f000 fcae 	bl	80060d8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800577c:	f001 fc06 	bl	8006f8c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005780:	4b17      	ldr	r3, [pc, #92]	@ (80057e0 <vTaskDelete+0xdc>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d01c      	beq.n	80057c2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8005788:	4b10      	ldr	r3, [pc, #64]	@ (80057cc <vTaskDelete+0xc8>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	429a      	cmp	r2, r3
 8005790:	d117      	bne.n	80057c2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8005792:	4b14      	ldr	r3, [pc, #80]	@ (80057e4 <vTaskDelete+0xe0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00b      	beq.n	80057b2 <vTaskDelete+0xae>
	__asm volatile
 800579a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579e:	f383 8811 	msr	BASEPRI, r3
 80057a2:	f3bf 8f6f 	isb	sy
 80057a6:	f3bf 8f4f 	dsb	sy
 80057aa:	60bb      	str	r3, [r7, #8]
}
 80057ac:	bf00      	nop
 80057ae:	bf00      	nop
 80057b0:	e7fd      	b.n	80057ae <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80057b2:	4b0d      	ldr	r3, [pc, #52]	@ (80057e8 <vTaskDelete+0xe4>)
 80057b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	f3bf 8f4f 	dsb	sy
 80057be:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80057c2:	bf00      	nop
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	2000098c 	.word	0x2000098c
 80057d0:	20000e7c 	.word	0x20000e7c
 80057d4:	20000e34 	.word	0x20000e34
 80057d8:	20000e48 	.word	0x20000e48
 80057dc:	20000e60 	.word	0x20000e60
 80057e0:	20000e6c 	.word	0x20000e6c
 80057e4:	20000e88 	.word	0x20000e88
 80057e8:	e000ed04 	.word	0xe000ed04

080057ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80057f4:	2300      	movs	r3, #0
 80057f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d018      	beq.n	8005830 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80057fe:	4b14      	ldr	r3, [pc, #80]	@ (8005850 <vTaskDelay+0x64>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00b      	beq.n	800581e <vTaskDelay+0x32>
	__asm volatile
 8005806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800580a:	f383 8811 	msr	BASEPRI, r3
 800580e:	f3bf 8f6f 	isb	sy
 8005812:	f3bf 8f4f 	dsb	sy
 8005816:	60bb      	str	r3, [r7, #8]
}
 8005818:	bf00      	nop
 800581a:	bf00      	nop
 800581c:	e7fd      	b.n	800581a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800581e:	f000 f88b 	bl	8005938 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005822:	2100      	movs	r1, #0
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 fee7 	bl	80065f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800582a:	f000 f893 	bl	8005954 <xTaskResumeAll>
 800582e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d107      	bne.n	8005846 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005836:	4b07      	ldr	r3, [pc, #28]	@ (8005854 <vTaskDelay+0x68>)
 8005838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800583c:	601a      	str	r2, [r3, #0]
 800583e:	f3bf 8f4f 	dsb	sy
 8005842:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005846:	bf00      	nop
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	20000e88 	.word	0x20000e88
 8005854:	e000ed04 	.word	0xe000ed04

08005858 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b08a      	sub	sp, #40	@ 0x28
 800585c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800585e:	2300      	movs	r3, #0
 8005860:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005862:	2300      	movs	r3, #0
 8005864:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005866:	463a      	mov	r2, r7
 8005868:	1d39      	adds	r1, r7, #4
 800586a:	f107 0308 	add.w	r3, r7, #8
 800586e:	4618      	mov	r0, r3
 8005870:	f7fe fe1a 	bl	80044a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005874:	6839      	ldr	r1, [r7, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	9202      	str	r2, [sp, #8]
 800587c:	9301      	str	r3, [sp, #4]
 800587e:	2300      	movs	r3, #0
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	2300      	movs	r3, #0
 8005884:	460a      	mov	r2, r1
 8005886:	4924      	ldr	r1, [pc, #144]	@ (8005918 <vTaskStartScheduler+0xc0>)
 8005888:	4824      	ldr	r0, [pc, #144]	@ (800591c <vTaskStartScheduler+0xc4>)
 800588a:	f7ff fd7d 	bl	8005388 <xTaskCreateStatic>
 800588e:	4603      	mov	r3, r0
 8005890:	4a23      	ldr	r2, [pc, #140]	@ (8005920 <vTaskStartScheduler+0xc8>)
 8005892:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005894:	4b22      	ldr	r3, [pc, #136]	@ (8005920 <vTaskStartScheduler+0xc8>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800589c:	2301      	movs	r3, #1
 800589e:	617b      	str	r3, [r7, #20]
 80058a0:	e001      	b.n	80058a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80058a2:	2300      	movs	r3, #0
 80058a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d102      	bne.n	80058b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80058ac:	f000 fef8 	bl	80066a0 <xTimerCreateTimerTask>
 80058b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d11b      	bne.n	80058f0 <vTaskStartScheduler+0x98>
	__asm volatile
 80058b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058bc:	f383 8811 	msr	BASEPRI, r3
 80058c0:	f3bf 8f6f 	isb	sy
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	613b      	str	r3, [r7, #16]
}
 80058ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058cc:	4b15      	ldr	r3, [pc, #84]	@ (8005924 <vTaskStartScheduler+0xcc>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3354      	adds	r3, #84	@ 0x54
 80058d2:	4a15      	ldr	r2, [pc, #84]	@ (8005928 <vTaskStartScheduler+0xd0>)
 80058d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80058d6:	4b15      	ldr	r3, [pc, #84]	@ (800592c <vTaskStartScheduler+0xd4>)
 80058d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80058dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058de:	4b14      	ldr	r3, [pc, #80]	@ (8005930 <vTaskStartScheduler+0xd8>)
 80058e0:	2201      	movs	r2, #1
 80058e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80058e4:	4b13      	ldr	r3, [pc, #76]	@ (8005934 <vTaskStartScheduler+0xdc>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80058ea:	f001 faad 	bl	8006e48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80058ee:	e00f      	b.n	8005910 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058f6:	d10b      	bne.n	8005910 <vTaskStartScheduler+0xb8>
	__asm volatile
 80058f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	60fb      	str	r3, [r7, #12]
}
 800590a:	bf00      	nop
 800590c:	bf00      	nop
 800590e:	e7fd      	b.n	800590c <vTaskStartScheduler+0xb4>
}
 8005910:	bf00      	nop
 8005912:	3718      	adds	r7, #24
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	080086b8 	.word	0x080086b8
 800591c:	08005f61 	.word	0x08005f61
 8005920:	20000e84 	.word	0x20000e84
 8005924:	2000098c 	.word	0x2000098c
 8005928:	2000001c 	.word	0x2000001c
 800592c:	20000e80 	.word	0x20000e80
 8005930:	20000e6c 	.word	0x20000e6c
 8005934:	20000e64 	.word	0x20000e64

08005938 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005938:	b480      	push	{r7}
 800593a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800593c:	4b04      	ldr	r3, [pc, #16]	@ (8005950 <vTaskSuspendAll+0x18>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3301      	adds	r3, #1
 8005942:	4a03      	ldr	r2, [pc, #12]	@ (8005950 <vTaskSuspendAll+0x18>)
 8005944:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005946:	bf00      	nop
 8005948:	46bd      	mov	sp, r7
 800594a:	bc80      	pop	{r7}
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	20000e88 	.word	0x20000e88

08005954 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800595e:	2300      	movs	r3, #0
 8005960:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005962:	4b42      	ldr	r3, [pc, #264]	@ (8005a6c <xTaskResumeAll+0x118>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10b      	bne.n	8005982 <xTaskResumeAll+0x2e>
	__asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	603b      	str	r3, [r7, #0]
}
 800597c:	bf00      	nop
 800597e:	bf00      	nop
 8005980:	e7fd      	b.n	800597e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005982:	f001 fad3 	bl	8006f2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005986:	4b39      	ldr	r3, [pc, #228]	@ (8005a6c <xTaskResumeAll+0x118>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3b01      	subs	r3, #1
 800598c:	4a37      	ldr	r2, [pc, #220]	@ (8005a6c <xTaskResumeAll+0x118>)
 800598e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005990:	4b36      	ldr	r3, [pc, #216]	@ (8005a6c <xTaskResumeAll+0x118>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d162      	bne.n	8005a5e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005998:	4b35      	ldr	r3, [pc, #212]	@ (8005a70 <xTaskResumeAll+0x11c>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d05e      	beq.n	8005a5e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059a0:	e02f      	b.n	8005a02 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059a2:	4b34      	ldr	r3, [pc, #208]	@ (8005a74 <xTaskResumeAll+0x120>)
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3318      	adds	r3, #24
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe fe32 	bl	8004618 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	3304      	adds	r3, #4
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7fe fe2d 	bl	8004618 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c2:	4b2d      	ldr	r3, [pc, #180]	@ (8005a78 <xTaskResumeAll+0x124>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d903      	bls.n	80059d2 <xTaskResumeAll+0x7e>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ce:	4a2a      	ldr	r2, [pc, #168]	@ (8005a78 <xTaskResumeAll+0x124>)
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059d6:	4613      	mov	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	4413      	add	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	4a27      	ldr	r2, [pc, #156]	@ (8005a7c <xTaskResumeAll+0x128>)
 80059e0:	441a      	add	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	3304      	adds	r3, #4
 80059e6:	4619      	mov	r1, r3
 80059e8:	4610      	mov	r0, r2
 80059ea:	f7fe fdba 	bl	8004562 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f2:	4b23      	ldr	r3, [pc, #140]	@ (8005a80 <xTaskResumeAll+0x12c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d302      	bcc.n	8005a02 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80059fc:	4b21      	ldr	r3, [pc, #132]	@ (8005a84 <xTaskResumeAll+0x130>)
 80059fe:	2201      	movs	r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a02:	4b1c      	ldr	r3, [pc, #112]	@ (8005a74 <xTaskResumeAll+0x120>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1cb      	bne.n	80059a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d001      	beq.n	8005a14 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a10:	f000 fb62 	bl	80060d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a14:	4b1c      	ldr	r3, [pc, #112]	@ (8005a88 <xTaskResumeAll+0x134>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d010      	beq.n	8005a42 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a20:	f000 f844 	bl	8005aac <xTaskIncrementTick>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d002      	beq.n	8005a30 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005a2a:	4b16      	ldr	r3, [pc, #88]	@ (8005a84 <xTaskResumeAll+0x130>)
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	3b01      	subs	r3, #1
 8005a34:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1f1      	bne.n	8005a20 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005a3c:	4b12      	ldr	r3, [pc, #72]	@ (8005a88 <xTaskResumeAll+0x134>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a42:	4b10      	ldr	r3, [pc, #64]	@ (8005a84 <xTaskResumeAll+0x130>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d009      	beq.n	8005a5e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8005a8c <xTaskResumeAll+0x138>)
 8005a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a54:	601a      	str	r2, [r3, #0]
 8005a56:	f3bf 8f4f 	dsb	sy
 8005a5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a5e:	f001 fa95 	bl	8006f8c <vPortExitCritical>

	return xAlreadyYielded;
 8005a62:	68bb      	ldr	r3, [r7, #8]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	20000e88 	.word	0x20000e88
 8005a70:	20000e60 	.word	0x20000e60
 8005a74:	20000e20 	.word	0x20000e20
 8005a78:	20000e68 	.word	0x20000e68
 8005a7c:	20000990 	.word	0x20000990
 8005a80:	2000098c 	.word	0x2000098c
 8005a84:	20000e74 	.word	0x20000e74
 8005a88:	20000e70 	.word	0x20000e70
 8005a8c:	e000ed04 	.word	0xe000ed04

08005a90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005a96:	4b04      	ldr	r3, [pc, #16]	@ (8005aa8 <xTaskGetTickCount+0x18>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005a9c:	687b      	ldr	r3, [r7, #4]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	370c      	adds	r7, #12
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bc80      	pop	{r7}
 8005aa6:	4770      	bx	lr
 8005aa8:	20000e64 	.word	0x20000e64

08005aac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ab6:	4b4f      	ldr	r3, [pc, #316]	@ (8005bf4 <xTaskIncrementTick+0x148>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f040 8090 	bne.w	8005be0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ac0:	4b4d      	ldr	r3, [pc, #308]	@ (8005bf8 <xTaskIncrementTick+0x14c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ac8:	4a4b      	ldr	r2, [pc, #300]	@ (8005bf8 <xTaskIncrementTick+0x14c>)
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d121      	bne.n	8005b18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ad4:	4b49      	ldr	r3, [pc, #292]	@ (8005bfc <xTaskIncrementTick+0x150>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00b      	beq.n	8005af6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae2:	f383 8811 	msr	BASEPRI, r3
 8005ae6:	f3bf 8f6f 	isb	sy
 8005aea:	f3bf 8f4f 	dsb	sy
 8005aee:	603b      	str	r3, [r7, #0]
}
 8005af0:	bf00      	nop
 8005af2:	bf00      	nop
 8005af4:	e7fd      	b.n	8005af2 <xTaskIncrementTick+0x46>
 8005af6:	4b41      	ldr	r3, [pc, #260]	@ (8005bfc <xTaskIncrementTick+0x150>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60fb      	str	r3, [r7, #12]
 8005afc:	4b40      	ldr	r3, [pc, #256]	@ (8005c00 <xTaskIncrementTick+0x154>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a3e      	ldr	r2, [pc, #248]	@ (8005bfc <xTaskIncrementTick+0x150>)
 8005b02:	6013      	str	r3, [r2, #0]
 8005b04:	4a3e      	ldr	r2, [pc, #248]	@ (8005c00 <xTaskIncrementTick+0x154>)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6013      	str	r3, [r2, #0]
 8005b0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c04 <xTaskIncrementTick+0x158>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	4a3c      	ldr	r2, [pc, #240]	@ (8005c04 <xTaskIncrementTick+0x158>)
 8005b12:	6013      	str	r3, [r2, #0]
 8005b14:	f000 fae0 	bl	80060d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b18:	4b3b      	ldr	r3, [pc, #236]	@ (8005c08 <xTaskIncrementTick+0x15c>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d349      	bcc.n	8005bb6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b22:	4b36      	ldr	r3, [pc, #216]	@ (8005bfc <xTaskIncrementTick+0x150>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b2c:	4b36      	ldr	r3, [pc, #216]	@ (8005c08 <xTaskIncrementTick+0x15c>)
 8005b2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b32:	601a      	str	r2, [r3, #0]
					break;
 8005b34:	e03f      	b.n	8005bb6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b36:	4b31      	ldr	r3, [pc, #196]	@ (8005bfc <xTaskIncrementTick+0x150>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d203      	bcs.n	8005b56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b4e:	4a2e      	ldr	r2, [pc, #184]	@ (8005c08 <xTaskIncrementTick+0x15c>)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b54:	e02f      	b.n	8005bb6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7fe fd5c 	bl	8004618 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d004      	beq.n	8005b72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	3318      	adds	r3, #24
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fe fd53 	bl	8004618 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b76:	4b25      	ldr	r3, [pc, #148]	@ (8005c0c <xTaskIncrementTick+0x160>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d903      	bls.n	8005b86 <xTaskIncrementTick+0xda>
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b82:	4a22      	ldr	r2, [pc, #136]	@ (8005c0c <xTaskIncrementTick+0x160>)
 8005b84:	6013      	str	r3, [r2, #0]
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4a1f      	ldr	r2, [pc, #124]	@ (8005c10 <xTaskIncrementTick+0x164>)
 8005b94:	441a      	add	r2, r3
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	f7fe fce0 	bl	8004562 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8005c14 <xTaskIncrementTick+0x168>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d3b8      	bcc.n	8005b22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bb4:	e7b5      	b.n	8005b22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005bb6:	4b17      	ldr	r3, [pc, #92]	@ (8005c14 <xTaskIncrementTick+0x168>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bbc:	4914      	ldr	r1, [pc, #80]	@ (8005c10 <xTaskIncrementTick+0x164>)
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d901      	bls.n	8005bd2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005bd2:	4b11      	ldr	r3, [pc, #68]	@ (8005c18 <xTaskIncrementTick+0x16c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d007      	beq.n	8005bea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
 8005bde:	e004      	b.n	8005bea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005be0:	4b0e      	ldr	r3, [pc, #56]	@ (8005c1c <xTaskIncrementTick+0x170>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	3301      	adds	r3, #1
 8005be6:	4a0d      	ldr	r2, [pc, #52]	@ (8005c1c <xTaskIncrementTick+0x170>)
 8005be8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005bea:	697b      	ldr	r3, [r7, #20]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20000e88 	.word	0x20000e88
 8005bf8:	20000e64 	.word	0x20000e64
 8005bfc:	20000e18 	.word	0x20000e18
 8005c00:	20000e1c 	.word	0x20000e1c
 8005c04:	20000e78 	.word	0x20000e78
 8005c08:	20000e80 	.word	0x20000e80
 8005c0c:	20000e68 	.word	0x20000e68
 8005c10:	20000990 	.word	0x20000990
 8005c14:	2000098c 	.word	0x2000098c
 8005c18:	20000e74 	.word	0x20000e74
 8005c1c:	20000e70 	.word	0x20000e70

08005c20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c26:	4b2a      	ldr	r3, [pc, #168]	@ (8005cd0 <vTaskSwitchContext+0xb0>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c2e:	4b29      	ldr	r3, [pc, #164]	@ (8005cd4 <vTaskSwitchContext+0xb4>)
 8005c30:	2201      	movs	r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c34:	e047      	b.n	8005cc6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005c36:	4b27      	ldr	r3, [pc, #156]	@ (8005cd4 <vTaskSwitchContext+0xb4>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c3c:	4b26      	ldr	r3, [pc, #152]	@ (8005cd8 <vTaskSwitchContext+0xb8>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	60fb      	str	r3, [r7, #12]
 8005c42:	e011      	b.n	8005c68 <vTaskSwitchContext+0x48>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10b      	bne.n	8005c62 <vTaskSwitchContext+0x42>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	607b      	str	r3, [r7, #4]
}
 8005c5c:	bf00      	nop
 8005c5e:	bf00      	nop
 8005c60:	e7fd      	b.n	8005c5e <vTaskSwitchContext+0x3e>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	3b01      	subs	r3, #1
 8005c66:	60fb      	str	r3, [r7, #12]
 8005c68:	491c      	ldr	r1, [pc, #112]	@ (8005cdc <vTaskSwitchContext+0xbc>)
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4413      	add	r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0e3      	beq.n	8005c44 <vTaskSwitchContext+0x24>
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4a15      	ldr	r2, [pc, #84]	@ (8005cdc <vTaskSwitchContext+0xbc>)
 8005c88:	4413      	add	r3, r2
 8005c8a:	60bb      	str	r3, [r7, #8]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	605a      	str	r2, [r3, #4]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d104      	bne.n	8005cac <vTaskSwitchContext+0x8c>
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	605a      	str	r2, [r3, #4]
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8005ce0 <vTaskSwitchContext+0xc0>)
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	4a08      	ldr	r2, [pc, #32]	@ (8005cd8 <vTaskSwitchContext+0xb8>)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005cbc:	4b08      	ldr	r3, [pc, #32]	@ (8005ce0 <vTaskSwitchContext+0xc0>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3354      	adds	r3, #84	@ 0x54
 8005cc2:	4a08      	ldr	r2, [pc, #32]	@ (8005ce4 <vTaskSwitchContext+0xc4>)
 8005cc4:	6013      	str	r3, [r2, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bc80      	pop	{r7}
 8005cce:	4770      	bx	lr
 8005cd0:	20000e88 	.word	0x20000e88
 8005cd4:	20000e74 	.word	0x20000e74
 8005cd8:	20000e68 	.word	0x20000e68
 8005cdc:	20000990 	.word	0x20000990
 8005ce0:	2000098c 	.word	0x2000098c
 8005ce4:	2000001c 	.word	0x2000001c

08005ce8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d10b      	bne.n	8005d10 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	60fb      	str	r3, [r7, #12]
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d10:	4b07      	ldr	r3, [pc, #28]	@ (8005d30 <vTaskPlaceOnEventList+0x48>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3318      	adds	r3, #24
 8005d16:	4619      	mov	r1, r3
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7fe fc45 	bl	80045a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005d1e:	2101      	movs	r1, #1
 8005d20:	6838      	ldr	r0, [r7, #0]
 8005d22:	f000 fc69 	bl	80065f8 <prvAddCurrentTaskToDelayedList>
}
 8005d26:	bf00      	nop
 8005d28:	3710      	adds	r7, #16
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	2000098c 	.word	0x2000098c

08005d34 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10b      	bne.n	8005d5e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	617b      	str	r3, [r7, #20]
}
 8005d58:	bf00      	nop
 8005d5a:	bf00      	nop
 8005d5c:	e7fd      	b.n	8005d5a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d88 <vTaskPlaceOnEventListRestricted+0x54>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3318      	adds	r3, #24
 8005d64:	4619      	mov	r1, r3
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f7fe fbfb 	bl	8004562 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d002      	beq.n	8005d78 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005d72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005d76:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005d78:	6879      	ldr	r1, [r7, #4]
 8005d7a:	68b8      	ldr	r0, [r7, #8]
 8005d7c:	f000 fc3c 	bl	80065f8 <prvAddCurrentTaskToDelayedList>
	}
 8005d80:	bf00      	nop
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	2000098c 	.word	0x2000098c

08005d8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b086      	sub	sp, #24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10b      	bne.n	8005dba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	60fb      	str	r3, [r7, #12]
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	e7fd      	b.n	8005db6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	3318      	adds	r3, #24
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fe fc2a 	bl	8004618 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e3c <xTaskRemoveFromEventList+0xb0>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d11d      	bne.n	8005e08 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	3304      	adds	r3, #4
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fe fc21 	bl	8004618 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dda:	4b19      	ldr	r3, [pc, #100]	@ (8005e40 <xTaskRemoveFromEventList+0xb4>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d903      	bls.n	8005dea <xTaskRemoveFromEventList+0x5e>
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de6:	4a16      	ldr	r2, [pc, #88]	@ (8005e40 <xTaskRemoveFromEventList+0xb4>)
 8005de8:	6013      	str	r3, [r2, #0]
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dee:	4613      	mov	r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	4413      	add	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4a13      	ldr	r2, [pc, #76]	@ (8005e44 <xTaskRemoveFromEventList+0xb8>)
 8005df8:	441a      	add	r2, r3
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4610      	mov	r0, r2
 8005e02:	f7fe fbae 	bl	8004562 <vListInsertEnd>
 8005e06:	e005      	b.n	8005e14 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	3318      	adds	r3, #24
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	480e      	ldr	r0, [pc, #56]	@ (8005e48 <xTaskRemoveFromEventList+0xbc>)
 8005e10:	f7fe fba7 	bl	8004562 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e18:	4b0c      	ldr	r3, [pc, #48]	@ (8005e4c <xTaskRemoveFromEventList+0xc0>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d905      	bls.n	8005e2e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e22:	2301      	movs	r3, #1
 8005e24:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e26:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <xTaskRemoveFromEventList+0xc4>)
 8005e28:	2201      	movs	r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]
 8005e2c:	e001      	b.n	8005e32 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e32:	697b      	ldr	r3, [r7, #20]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3718      	adds	r7, #24
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20000e88 	.word	0x20000e88
 8005e40:	20000e68 	.word	0x20000e68
 8005e44:	20000990 	.word	0x20000990
 8005e48:	20000e20 	.word	0x20000e20
 8005e4c:	2000098c 	.word	0x2000098c
 8005e50:	20000e74 	.word	0x20000e74

08005e54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e5c:	4b06      	ldr	r3, [pc, #24]	@ (8005e78 <vTaskInternalSetTimeOutState+0x24>)
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005e64:	4b05      	ldr	r3, [pc, #20]	@ (8005e7c <vTaskInternalSetTimeOutState+0x28>)
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	605a      	str	r2, [r3, #4]
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bc80      	pop	{r7}
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	20000e78 	.word	0x20000e78
 8005e7c:	20000e64 	.word	0x20000e64

08005e80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b088      	sub	sp, #32
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10b      	bne.n	8005ea8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e94:	f383 8811 	msr	BASEPRI, r3
 8005e98:	f3bf 8f6f 	isb	sy
 8005e9c:	f3bf 8f4f 	dsb	sy
 8005ea0:	613b      	str	r3, [r7, #16]
}
 8005ea2:	bf00      	nop
 8005ea4:	bf00      	nop
 8005ea6:	e7fd      	b.n	8005ea4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10b      	bne.n	8005ec6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb2:	f383 8811 	msr	BASEPRI, r3
 8005eb6:	f3bf 8f6f 	isb	sy
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	60fb      	str	r3, [r7, #12]
}
 8005ec0:	bf00      	nop
 8005ec2:	bf00      	nop
 8005ec4:	e7fd      	b.n	8005ec2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005ec6:	f001 f831 	bl	8006f2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005eca:	4b1d      	ldr	r3, [pc, #116]	@ (8005f40 <xTaskCheckForTimeOut+0xc0>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ee2:	d102      	bne.n	8005eea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	61fb      	str	r3, [r7, #28]
 8005ee8:	e023      	b.n	8005f32 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	4b15      	ldr	r3, [pc, #84]	@ (8005f44 <xTaskCheckForTimeOut+0xc4>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d007      	beq.n	8005f06 <xTaskCheckForTimeOut+0x86>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d302      	bcc.n	8005f06 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005f00:	2301      	movs	r3, #1
 8005f02:	61fb      	str	r3, [r7, #28]
 8005f04:	e015      	b.n	8005f32 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d20b      	bcs.n	8005f28 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	1ad2      	subs	r2, r2, r3
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7ff ff99 	bl	8005e54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005f22:	2300      	movs	r3, #0
 8005f24:	61fb      	str	r3, [r7, #28]
 8005f26:	e004      	b.n	8005f32 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005f32:	f001 f82b 	bl	8006f8c <vPortExitCritical>

	return xReturn;
 8005f36:	69fb      	ldr	r3, [r7, #28]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3720      	adds	r7, #32
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20000e64 	.word	0x20000e64
 8005f44:	20000e78 	.word	0x20000e78

08005f48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f4c:	4b03      	ldr	r3, [pc, #12]	@ (8005f5c <vTaskMissedYield+0x14>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
}
 8005f52:	bf00      	nop
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bc80      	pop	{r7}
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20000e74 	.word	0x20000e74

08005f60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005f68:	f000 f852 	bl	8006010 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f6c:	4b06      	ldr	r3, [pc, #24]	@ (8005f88 <prvIdleTask+0x28>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d9f9      	bls.n	8005f68 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005f74:	4b05      	ldr	r3, [pc, #20]	@ (8005f8c <prvIdleTask+0x2c>)
 8005f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005f84:	e7f0      	b.n	8005f68 <prvIdleTask+0x8>
 8005f86:	bf00      	nop
 8005f88:	20000990 	.word	0x20000990
 8005f8c:	e000ed04 	.word	0xe000ed04

08005f90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f96:	2300      	movs	r3, #0
 8005f98:	607b      	str	r3, [r7, #4]
 8005f9a:	e00c      	b.n	8005fb6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4a12      	ldr	r2, [pc, #72]	@ (8005ff0 <prvInitialiseTaskLists+0x60>)
 8005fa8:	4413      	add	r3, r2
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe faae 	bl	800450c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	607b      	str	r3, [r7, #4]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b37      	cmp	r3, #55	@ 0x37
 8005fba:	d9ef      	bls.n	8005f9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005fbc:	480d      	ldr	r0, [pc, #52]	@ (8005ff4 <prvInitialiseTaskLists+0x64>)
 8005fbe:	f7fe faa5 	bl	800450c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005fc2:	480d      	ldr	r0, [pc, #52]	@ (8005ff8 <prvInitialiseTaskLists+0x68>)
 8005fc4:	f7fe faa2 	bl	800450c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005fc8:	480c      	ldr	r0, [pc, #48]	@ (8005ffc <prvInitialiseTaskLists+0x6c>)
 8005fca:	f7fe fa9f 	bl	800450c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005fce:	480c      	ldr	r0, [pc, #48]	@ (8006000 <prvInitialiseTaskLists+0x70>)
 8005fd0:	f7fe fa9c 	bl	800450c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005fd4:	480b      	ldr	r0, [pc, #44]	@ (8006004 <prvInitialiseTaskLists+0x74>)
 8005fd6:	f7fe fa99 	bl	800450c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005fda:	4b0b      	ldr	r3, [pc, #44]	@ (8006008 <prvInitialiseTaskLists+0x78>)
 8005fdc:	4a05      	ldr	r2, [pc, #20]	@ (8005ff4 <prvInitialiseTaskLists+0x64>)
 8005fde:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800600c <prvInitialiseTaskLists+0x7c>)
 8005fe2:	4a05      	ldr	r2, [pc, #20]	@ (8005ff8 <prvInitialiseTaskLists+0x68>)
 8005fe4:	601a      	str	r2, [r3, #0]
}
 8005fe6:	bf00      	nop
 8005fe8:	3708      	adds	r7, #8
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20000990 	.word	0x20000990
 8005ff4:	20000df0 	.word	0x20000df0
 8005ff8:	20000e04 	.word	0x20000e04
 8005ffc:	20000e20 	.word	0x20000e20
 8006000:	20000e34 	.word	0x20000e34
 8006004:	20000e4c 	.word	0x20000e4c
 8006008:	20000e18 	.word	0x20000e18
 800600c:	20000e1c 	.word	0x20000e1c

08006010 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006016:	e019      	b.n	800604c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006018:	f000 ff88 	bl	8006f2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800601c:	4b10      	ldr	r3, [pc, #64]	@ (8006060 <prvCheckTasksWaitingTermination+0x50>)
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	3304      	adds	r3, #4
 8006028:	4618      	mov	r0, r3
 800602a:	f7fe faf5 	bl	8004618 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <prvCheckTasksWaitingTermination+0x54>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	3b01      	subs	r3, #1
 8006034:	4a0b      	ldr	r2, [pc, #44]	@ (8006064 <prvCheckTasksWaitingTermination+0x54>)
 8006036:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006038:	4b0b      	ldr	r3, [pc, #44]	@ (8006068 <prvCheckTasksWaitingTermination+0x58>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3b01      	subs	r3, #1
 800603e:	4a0a      	ldr	r2, [pc, #40]	@ (8006068 <prvCheckTasksWaitingTermination+0x58>)
 8006040:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006042:	f000 ffa3 	bl	8006f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f810 	bl	800606c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800604c:	4b06      	ldr	r3, [pc, #24]	@ (8006068 <prvCheckTasksWaitingTermination+0x58>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1e1      	bne.n	8006018 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006054:	bf00      	nop
 8006056:	bf00      	nop
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	20000e34 	.word	0x20000e34
 8006064:	20000e60 	.word	0x20000e60
 8006068:	20000e48 	.word	0x20000e48

0800606c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3354      	adds	r3, #84	@ 0x54
 8006078:	4618      	mov	r0, r3
 800607a:	f001 fc67 	bl	800794c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006084:	2b00      	cmp	r3, #0
 8006086:	d108      	bne.n	800609a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800608c:	4618      	mov	r0, r3
 800608e:	f001 f91d 	bl	80072cc <vPortFree>
				vPortFree( pxTCB );
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f001 f91a 	bl	80072cc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006098:	e019      	b.n	80060ce <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d103      	bne.n	80060ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f001 f911 	bl	80072cc <vPortFree>
	}
 80060aa:	e010      	b.n	80060ce <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d00b      	beq.n	80060ce <prvDeleteTCB+0x62>
	__asm volatile
 80060b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	60fb      	str	r3, [r7, #12]
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	e7fd      	b.n	80060ca <prvDeleteTCB+0x5e>
	}
 80060ce:	bf00      	nop
 80060d0:	3710      	adds	r7, #16
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
	...

080060d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060de:	4b0c      	ldr	r3, [pc, #48]	@ (8006110 <prvResetNextTaskUnblockTime+0x38>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d104      	bne.n	80060f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80060e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006114 <prvResetNextTaskUnblockTime+0x3c>)
 80060ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80060ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80060f0:	e008      	b.n	8006104 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060f2:	4b07      	ldr	r3, [pc, #28]	@ (8006110 <prvResetNextTaskUnblockTime+0x38>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	4a04      	ldr	r2, [pc, #16]	@ (8006114 <prvResetNextTaskUnblockTime+0x3c>)
 8006102:	6013      	str	r3, [r2, #0]
}
 8006104:	bf00      	nop
 8006106:	370c      	adds	r7, #12
 8006108:	46bd      	mov	sp, r7
 800610a:	bc80      	pop	{r7}
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	20000e18 	.word	0x20000e18
 8006114:	20000e80 	.word	0x20000e80

08006118 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800611e:	4b0b      	ldr	r3, [pc, #44]	@ (800614c <xTaskGetSchedulerState+0x34>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d102      	bne.n	800612c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006126:	2301      	movs	r3, #1
 8006128:	607b      	str	r3, [r7, #4]
 800612a:	e008      	b.n	800613e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800612c:	4b08      	ldr	r3, [pc, #32]	@ (8006150 <xTaskGetSchedulerState+0x38>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d102      	bne.n	800613a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006134:	2302      	movs	r3, #2
 8006136:	607b      	str	r3, [r7, #4]
 8006138:	e001      	b.n	800613e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800613a:	2300      	movs	r3, #0
 800613c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800613e:	687b      	ldr	r3, [r7, #4]
	}
 8006140:	4618      	mov	r0, r3
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	20000e6c 	.word	0x20000e6c
 8006150:	20000e88 	.word	0x20000e88

08006154 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d051      	beq.n	800620e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800616e:	4b2a      	ldr	r3, [pc, #168]	@ (8006218 <xTaskPriorityInherit+0xc4>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006174:	429a      	cmp	r2, r3
 8006176:	d241      	bcs.n	80061fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	2b00      	cmp	r3, #0
 800617e:	db06      	blt.n	800618e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006180:	4b25      	ldr	r3, [pc, #148]	@ (8006218 <xTaskPriorityInherit+0xc4>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006186:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	6959      	ldr	r1, [r3, #20]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006196:	4613      	mov	r3, r2
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	4413      	add	r3, r2
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	4a1f      	ldr	r2, [pc, #124]	@ (800621c <xTaskPriorityInherit+0xc8>)
 80061a0:	4413      	add	r3, r2
 80061a2:	4299      	cmp	r1, r3
 80061a4:	d122      	bne.n	80061ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	3304      	adds	r3, #4
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fe fa34 	bl	8004618 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80061b0:	4b19      	ldr	r3, [pc, #100]	@ (8006218 <xTaskPriorityInherit+0xc4>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061be:	4b18      	ldr	r3, [pc, #96]	@ (8006220 <xTaskPriorityInherit+0xcc>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d903      	bls.n	80061ce <xTaskPriorityInherit+0x7a>
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ca:	4a15      	ldr	r2, [pc, #84]	@ (8006220 <xTaskPriorityInherit+0xcc>)
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061d2:	4613      	mov	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4a10      	ldr	r2, [pc, #64]	@ (800621c <xTaskPriorityInherit+0xc8>)
 80061dc:	441a      	add	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	3304      	adds	r3, #4
 80061e2:	4619      	mov	r1, r3
 80061e4:	4610      	mov	r0, r2
 80061e6:	f7fe f9bc 	bl	8004562 <vListInsertEnd>
 80061ea:	e004      	b.n	80061f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80061ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006218 <xTaskPriorityInherit+0xc4>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80061f6:	2301      	movs	r3, #1
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	e008      	b.n	800620e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006200:	4b05      	ldr	r3, [pc, #20]	@ (8006218 <xTaskPriorityInherit+0xc4>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006206:	429a      	cmp	r2, r3
 8006208:	d201      	bcs.n	800620e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800620a:	2301      	movs	r3, #1
 800620c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800620e:	68fb      	ldr	r3, [r7, #12]
	}
 8006210:	4618      	mov	r0, r3
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	2000098c 	.word	0x2000098c
 800621c:	20000990 	.word	0x20000990
 8006220:	20000e68 	.word	0x20000e68

08006224 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006230:	2300      	movs	r3, #0
 8006232:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d058      	beq.n	80062ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800623a:	4b2f      	ldr	r3, [pc, #188]	@ (80062f8 <xTaskPriorityDisinherit+0xd4>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	429a      	cmp	r2, r3
 8006242:	d00b      	beq.n	800625c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	60fb      	str	r3, [r7, #12]
}
 8006256:	bf00      	nop
 8006258:	bf00      	nop
 800625a:	e7fd      	b.n	8006258 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10b      	bne.n	800627c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	60bb      	str	r3, [r7, #8]
}
 8006276:	bf00      	nop
 8006278:	bf00      	nop
 800627a:	e7fd      	b.n	8006278 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006280:	1e5a      	subs	r2, r3, #1
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800628e:	429a      	cmp	r2, r3
 8006290:	d02c      	beq.n	80062ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006296:	2b00      	cmp	r3, #0
 8006298:	d128      	bne.n	80062ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	3304      	adds	r3, #4
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fe f9ba 	bl	8004618 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062bc:	4b0f      	ldr	r3, [pc, #60]	@ (80062fc <xTaskPriorityDisinherit+0xd8>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d903      	bls.n	80062cc <xTaskPriorityDisinherit+0xa8>
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c8:	4a0c      	ldr	r2, [pc, #48]	@ (80062fc <xTaskPriorityDisinherit+0xd8>)
 80062ca:	6013      	str	r3, [r2, #0]
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d0:	4613      	mov	r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	4413      	add	r3, r2
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	4a09      	ldr	r2, [pc, #36]	@ (8006300 <xTaskPriorityDisinherit+0xdc>)
 80062da:	441a      	add	r2, r3
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	3304      	adds	r3, #4
 80062e0:	4619      	mov	r1, r3
 80062e2:	4610      	mov	r0, r2
 80062e4:	f7fe f93d 	bl	8004562 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80062e8:	2301      	movs	r3, #1
 80062ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80062ec:	697b      	ldr	r3, [r7, #20]
	}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	2000098c 	.word	0x2000098c
 80062fc:	20000e68 	.word	0x20000e68
 8006300:	20000990 	.word	0x20000990

08006304 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006304:	b580      	push	{r7, lr}
 8006306:	b088      	sub	sp, #32
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006312:	2301      	movs	r3, #1
 8006314:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d06c      	beq.n	80063f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10b      	bne.n	800633c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	60fb      	str	r3, [r7, #12]
}
 8006336:	bf00      	nop
 8006338:	bf00      	nop
 800633a:	e7fd      	b.n	8006338 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006340:	683a      	ldr	r2, [r7, #0]
 8006342:	429a      	cmp	r2, r3
 8006344:	d902      	bls.n	800634c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	61fb      	str	r3, [r7, #28]
 800634a:	e002      	b.n	8006352 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006350:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006356:	69fa      	ldr	r2, [r7, #28]
 8006358:	429a      	cmp	r2, r3
 800635a:	d04c      	beq.n	80063f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	429a      	cmp	r2, r3
 8006364:	d147      	bne.n	80063f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006366:	4b26      	ldr	r3, [pc, #152]	@ (8006400 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	429a      	cmp	r2, r3
 800636e:	d10b      	bne.n	8006388 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006374:	f383 8811 	msr	BASEPRI, r3
 8006378:	f3bf 8f6f 	isb	sy
 800637c:	f3bf 8f4f 	dsb	sy
 8006380:	60bb      	str	r3, [r7, #8]
}
 8006382:	bf00      	nop
 8006384:	bf00      	nop
 8006386:	e7fd      	b.n	8006384 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800638c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	2b00      	cmp	r3, #0
 800639a:	db04      	blt.n	80063a6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	6959      	ldr	r1, [r3, #20]
 80063aa:	693a      	ldr	r2, [r7, #16]
 80063ac:	4613      	mov	r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4a13      	ldr	r2, [pc, #76]	@ (8006404 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80063b6:	4413      	add	r3, r2
 80063b8:	4299      	cmp	r1, r3
 80063ba:	d11c      	bne.n	80063f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	3304      	adds	r3, #4
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7fe f929 	bl	8004618 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006408 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d903      	bls.n	80063da <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d6:	4a0c      	ldr	r2, [pc, #48]	@ (8006408 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063de:	4613      	mov	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4a07      	ldr	r2, [pc, #28]	@ (8006404 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80063e8:	441a      	add	r2, r3
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	3304      	adds	r3, #4
 80063ee:	4619      	mov	r1, r3
 80063f0:	4610      	mov	r0, r2
 80063f2:	f7fe f8b6 	bl	8004562 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80063f6:	bf00      	nop
 80063f8:	3720      	adds	r7, #32
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	2000098c 	.word	0x2000098c
 8006404:	20000990 	.word	0x20000990
 8006408:	20000e68 	.word	0x20000e68

0800640c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006410:	4b07      	ldr	r3, [pc, #28]	@ (8006430 <pvTaskIncrementMutexHeldCount+0x24>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d004      	beq.n	8006422 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006418:	4b05      	ldr	r3, [pc, #20]	@ (8006430 <pvTaskIncrementMutexHeldCount+0x24>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800641e:	3201      	adds	r2, #1
 8006420:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006422:	4b03      	ldr	r3, [pc, #12]	@ (8006430 <pvTaskIncrementMutexHeldCount+0x24>)
 8006424:	681b      	ldr	r3, [r3, #0]
	}
 8006426:	4618      	mov	r0, r3
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	2000098c 	.word	0x2000098c

08006434 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800643e:	f000 fd75 	bl	8006f2c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006442:	4b20      	ldr	r3, [pc, #128]	@ (80064c4 <ulTaskNotifyTake+0x90>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d113      	bne.n	8006476 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800644e:	4b1d      	ldr	r3, [pc, #116]	@ (80064c4 <ulTaskNotifyTake+0x90>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00b      	beq.n	8006476 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800645e:	2101      	movs	r1, #1
 8006460:	6838      	ldr	r0, [r7, #0]
 8006462:	f000 f8c9 	bl	80065f8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006466:	4b18      	ldr	r3, [pc, #96]	@ (80064c8 <ulTaskNotifyTake+0x94>)
 8006468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006476:	f000 fd89 	bl	8006f8c <vPortExitCritical>

		taskENTER_CRITICAL();
 800647a:	f000 fd57 	bl	8006f2c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800647e:	4b11      	ldr	r3, [pc, #68]	@ (80064c4 <ulTaskNotifyTake+0x90>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006486:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00e      	beq.n	80064ac <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d005      	beq.n	80064a0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006494:	4b0b      	ldr	r3, [pc, #44]	@ (80064c4 <ulTaskNotifyTake+0x90>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2200      	movs	r2, #0
 800649a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800649e:	e005      	b.n	80064ac <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80064a0:	4b08      	ldr	r3, [pc, #32]	@ (80064c4 <ulTaskNotifyTake+0x90>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	3a01      	subs	r2, #1
 80064a8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064ac:	4b05      	ldr	r3, [pc, #20]	@ (80064c4 <ulTaskNotifyTake+0x90>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80064b6:	f000 fd69 	bl	8006f8c <vPortExitCritical>

		return ulReturn;
 80064ba:	68fb      	ldr	r3, [r7, #12]
	}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	2000098c 	.word	0x2000098c
 80064c8:	e000ed04 	.word	0xe000ed04

080064cc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b08a      	sub	sp, #40	@ 0x28
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d10b      	bne.n	80064f4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80064dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e0:	f383 8811 	msr	BASEPRI, r3
 80064e4:	f3bf 8f6f 	isb	sy
 80064e8:	f3bf 8f4f 	dsb	sy
 80064ec:	61bb      	str	r3, [r7, #24]
}
 80064ee:	bf00      	nop
 80064f0:	bf00      	nop
 80064f2:	e7fd      	b.n	80064f0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064f4:	f000 fddc 	bl	80070b0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 80064fc:	f3ef 8211 	mrs	r2, BASEPRI
 8006500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006504:	f383 8811 	msr	BASEPRI, r3
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	617a      	str	r2, [r7, #20]
 8006512:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006514:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006516:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800651e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006522:	2202      	movs	r2, #2
 8006524:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006532:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006536:	7ffb      	ldrb	r3, [r7, #31]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d147      	bne.n	80065cc <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00b      	beq.n	800655c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	60fb      	str	r3, [r7, #12]
}
 8006556:	bf00      	nop
 8006558:	bf00      	nop
 800655a:	e7fd      	b.n	8006558 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800655c:	4b20      	ldr	r3, [pc, #128]	@ (80065e0 <vTaskNotifyGiveFromISR+0x114>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d11d      	bne.n	80065a0 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006566:	3304      	adds	r3, #4
 8006568:	4618      	mov	r0, r3
 800656a:	f7fe f855 	bl	8004618 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800656e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006570:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006572:	4b1c      	ldr	r3, [pc, #112]	@ (80065e4 <vTaskNotifyGiveFromISR+0x118>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	429a      	cmp	r2, r3
 8006578:	d903      	bls.n	8006582 <vTaskNotifyGiveFromISR+0xb6>
 800657a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657e:	4a19      	ldr	r2, [pc, #100]	@ (80065e4 <vTaskNotifyGiveFromISR+0x118>)
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006586:	4613      	mov	r3, r2
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4413      	add	r3, r2
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	4a16      	ldr	r2, [pc, #88]	@ (80065e8 <vTaskNotifyGiveFromISR+0x11c>)
 8006590:	441a      	add	r2, r3
 8006592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006594:	3304      	adds	r3, #4
 8006596:	4619      	mov	r1, r3
 8006598:	4610      	mov	r0, r2
 800659a:	f7fd ffe2 	bl	8004562 <vListInsertEnd>
 800659e:	e005      	b.n	80065ac <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	3318      	adds	r3, #24
 80065a4:	4619      	mov	r1, r3
 80065a6:	4811      	ldr	r0, [pc, #68]	@ (80065ec <vTaskNotifyGiveFromISR+0x120>)
 80065a8:	f7fd ffdb 	bl	8004562 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b0:	4b0f      	ldr	r3, [pc, #60]	@ (80065f0 <vTaskNotifyGiveFromISR+0x124>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d908      	bls.n	80065cc <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	2201      	movs	r2, #1
 80065c4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80065c6:	4b0b      	ldr	r3, [pc, #44]	@ (80065f4 <vTaskNotifyGiveFromISR+0x128>)
 80065c8:	2201      	movs	r2, #1
 80065ca:	601a      	str	r2, [r3, #0]
 80065cc:	6a3b      	ldr	r3, [r7, #32]
 80065ce:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f383 8811 	msr	BASEPRI, r3
}
 80065d6:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80065d8:	bf00      	nop
 80065da:	3728      	adds	r7, #40	@ 0x28
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	20000e88 	.word	0x20000e88
 80065e4:	20000e68 	.word	0x20000e68
 80065e8:	20000990 	.word	0x20000990
 80065ec:	20000e20 	.word	0x20000e20
 80065f0:	2000098c 	.word	0x2000098c
 80065f4:	20000e74 	.word	0x20000e74

080065f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006602:	4b21      	ldr	r3, [pc, #132]	@ (8006688 <prvAddCurrentTaskToDelayedList+0x90>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006608:	4b20      	ldr	r3, [pc, #128]	@ (800668c <prvAddCurrentTaskToDelayedList+0x94>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3304      	adds	r3, #4
 800660e:	4618      	mov	r0, r3
 8006610:	f7fe f802 	bl	8004618 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800661a:	d10a      	bne.n	8006632 <prvAddCurrentTaskToDelayedList+0x3a>
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d007      	beq.n	8006632 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006622:	4b1a      	ldr	r3, [pc, #104]	@ (800668c <prvAddCurrentTaskToDelayedList+0x94>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3304      	adds	r3, #4
 8006628:	4619      	mov	r1, r3
 800662a:	4819      	ldr	r0, [pc, #100]	@ (8006690 <prvAddCurrentTaskToDelayedList+0x98>)
 800662c:	f7fd ff99 	bl	8004562 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006630:	e026      	b.n	8006680 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4413      	add	r3, r2
 8006638:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800663a:	4b14      	ldr	r3, [pc, #80]	@ (800668c <prvAddCurrentTaskToDelayedList+0x94>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	429a      	cmp	r2, r3
 8006648:	d209      	bcs.n	800665e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800664a:	4b12      	ldr	r3, [pc, #72]	@ (8006694 <prvAddCurrentTaskToDelayedList+0x9c>)
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	4b0f      	ldr	r3, [pc, #60]	@ (800668c <prvAddCurrentTaskToDelayedList+0x94>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	3304      	adds	r3, #4
 8006654:	4619      	mov	r1, r3
 8006656:	4610      	mov	r0, r2
 8006658:	f7fd ffa6 	bl	80045a8 <vListInsert>
}
 800665c:	e010      	b.n	8006680 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800665e:	4b0e      	ldr	r3, [pc, #56]	@ (8006698 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <prvAddCurrentTaskToDelayedList+0x94>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3304      	adds	r3, #4
 8006668:	4619      	mov	r1, r3
 800666a:	4610      	mov	r0, r2
 800666c:	f7fd ff9c 	bl	80045a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006670:	4b0a      	ldr	r3, [pc, #40]	@ (800669c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68ba      	ldr	r2, [r7, #8]
 8006676:	429a      	cmp	r2, r3
 8006678:	d202      	bcs.n	8006680 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800667a:	4a08      	ldr	r2, [pc, #32]	@ (800669c <prvAddCurrentTaskToDelayedList+0xa4>)
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	6013      	str	r3, [r2, #0]
}
 8006680:	bf00      	nop
 8006682:	3710      	adds	r7, #16
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	20000e64 	.word	0x20000e64
 800668c:	2000098c 	.word	0x2000098c
 8006690:	20000e4c 	.word	0x20000e4c
 8006694:	20000e1c 	.word	0x20000e1c
 8006698:	20000e18 	.word	0x20000e18
 800669c:	20000e80 	.word	0x20000e80

080066a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08a      	sub	sp, #40	@ 0x28
 80066a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80066a6:	2300      	movs	r3, #0
 80066a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80066aa:	f000 fb11 	bl	8006cd0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80066ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006724 <xTimerCreateTimerTask+0x84>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d021      	beq.n	80066fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80066be:	1d3a      	adds	r2, r7, #4
 80066c0:	f107 0108 	add.w	r1, r7, #8
 80066c4:	f107 030c 	add.w	r3, r7, #12
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7fd ff05 	bl	80044d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80066ce:	6879      	ldr	r1, [r7, #4]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	9202      	str	r2, [sp, #8]
 80066d6:	9301      	str	r3, [sp, #4]
 80066d8:	2302      	movs	r3, #2
 80066da:	9300      	str	r3, [sp, #0]
 80066dc:	2300      	movs	r3, #0
 80066de:	460a      	mov	r2, r1
 80066e0:	4911      	ldr	r1, [pc, #68]	@ (8006728 <xTimerCreateTimerTask+0x88>)
 80066e2:	4812      	ldr	r0, [pc, #72]	@ (800672c <xTimerCreateTimerTask+0x8c>)
 80066e4:	f7fe fe50 	bl	8005388 <xTaskCreateStatic>
 80066e8:	4603      	mov	r3, r0
 80066ea:	4a11      	ldr	r2, [pc, #68]	@ (8006730 <xTimerCreateTimerTask+0x90>)
 80066ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80066ee:	4b10      	ldr	r3, [pc, #64]	@ (8006730 <xTimerCreateTimerTask+0x90>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d001      	beq.n	80066fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80066f6:	2301      	movs	r3, #1
 80066f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10b      	bne.n	8006718 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	613b      	str	r3, [r7, #16]
}
 8006712:	bf00      	nop
 8006714:	bf00      	nop
 8006716:	e7fd      	b.n	8006714 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006718:	697b      	ldr	r3, [r7, #20]
}
 800671a:	4618      	mov	r0, r3
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	20000ebc 	.word	0x20000ebc
 8006728:	080086c0 	.word	0x080086c0
 800672c:	0800686d 	.word	0x0800686d
 8006730:	20000ec0 	.word	0x20000ec0

08006734 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b08a      	sub	sp, #40	@ 0x28
 8006738:	af00      	add	r7, sp, #0
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	607a      	str	r2, [r7, #4]
 8006740:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006742:	2300      	movs	r3, #0
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10b      	bne.n	8006764 <xTimerGenericCommand+0x30>
	__asm volatile
 800674c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006750:	f383 8811 	msr	BASEPRI, r3
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	623b      	str	r3, [r7, #32]
}
 800675e:	bf00      	nop
 8006760:	bf00      	nop
 8006762:	e7fd      	b.n	8006760 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006764:	4b19      	ldr	r3, [pc, #100]	@ (80067cc <xTimerGenericCommand+0x98>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d02a      	beq.n	80067c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	2b05      	cmp	r3, #5
 800677c:	dc18      	bgt.n	80067b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800677e:	f7ff fccb 	bl	8006118 <xTaskGetSchedulerState>
 8006782:	4603      	mov	r3, r0
 8006784:	2b02      	cmp	r3, #2
 8006786:	d109      	bne.n	800679c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006788:	4b10      	ldr	r3, [pc, #64]	@ (80067cc <xTimerGenericCommand+0x98>)
 800678a:	6818      	ldr	r0, [r3, #0]
 800678c:	f107 0110 	add.w	r1, r7, #16
 8006790:	2300      	movs	r3, #0
 8006792:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006794:	f7fe f8e2 	bl	800495c <xQueueGenericSend>
 8006798:	6278      	str	r0, [r7, #36]	@ 0x24
 800679a:	e012      	b.n	80067c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800679c:	4b0b      	ldr	r3, [pc, #44]	@ (80067cc <xTimerGenericCommand+0x98>)
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	f107 0110 	add.w	r1, r7, #16
 80067a4:	2300      	movs	r3, #0
 80067a6:	2200      	movs	r2, #0
 80067a8:	f7fe f8d8 	bl	800495c <xQueueGenericSend>
 80067ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80067ae:	e008      	b.n	80067c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80067b0:	4b06      	ldr	r3, [pc, #24]	@ (80067cc <xTimerGenericCommand+0x98>)
 80067b2:	6818      	ldr	r0, [r3, #0]
 80067b4:	f107 0110 	add.w	r1, r7, #16
 80067b8:	2300      	movs	r3, #0
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	f7fe f9d0 	bl	8004b60 <xQueueGenericSendFromISR>
 80067c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80067c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3728      	adds	r7, #40	@ 0x28
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	20000ebc 	.word	0x20000ebc

080067d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067da:	4b23      	ldr	r3, [pc, #140]	@ (8006868 <prvProcessExpiredTimer+0x98>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	3304      	adds	r3, #4
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7fd ff15 	bl	8004618 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d023      	beq.n	8006844 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	699a      	ldr	r2, [r3, #24]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	18d1      	adds	r1, r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	683a      	ldr	r2, [r7, #0]
 8006808:	6978      	ldr	r0, [r7, #20]
 800680a:	f000 f8d3 	bl	80069b4 <prvInsertTimerInActiveList>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d020      	beq.n	8006856 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006814:	2300      	movs	r3, #0
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	2300      	movs	r3, #0
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	2100      	movs	r1, #0
 800681e:	6978      	ldr	r0, [r7, #20]
 8006820:	f7ff ff88 	bl	8006734 <xTimerGenericCommand>
 8006824:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d114      	bne.n	8006856 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800682c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006830:	f383 8811 	msr	BASEPRI, r3
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	60fb      	str	r3, [r7, #12]
}
 800683e:	bf00      	nop
 8006840:	bf00      	nop
 8006842:	e7fd      	b.n	8006840 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800684a:	f023 0301 	bic.w	r3, r3, #1
 800684e:	b2da      	uxtb	r2, r3
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	6978      	ldr	r0, [r7, #20]
 800685c:	4798      	blx	r3
}
 800685e:	bf00      	nop
 8006860:	3718      	adds	r7, #24
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	20000eb4 	.word	0x20000eb4

0800686c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006874:	f107 0308 	add.w	r3, r7, #8
 8006878:	4618      	mov	r0, r3
 800687a:	f000 f859 	bl	8006930 <prvGetNextExpireTime>
 800687e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	4619      	mov	r1, r3
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f000 f805 	bl	8006894 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800688a:	f000 f8d5 	bl	8006a38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800688e:	bf00      	nop
 8006890:	e7f0      	b.n	8006874 <prvTimerTask+0x8>
	...

08006894 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800689e:	f7ff f84b 	bl	8005938 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80068a2:	f107 0308 	add.w	r3, r7, #8
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 f864 	bl	8006974 <prvSampleTimeNow>
 80068ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d130      	bne.n	8006916 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10a      	bne.n	80068d0 <prvProcessTimerOrBlockTask+0x3c>
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d806      	bhi.n	80068d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80068c2:	f7ff f847 	bl	8005954 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80068c6:	68f9      	ldr	r1, [r7, #12]
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f7ff ff81 	bl	80067d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80068ce:	e024      	b.n	800691a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d008      	beq.n	80068e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80068d6:	4b13      	ldr	r3, [pc, #76]	@ (8006924 <prvProcessTimerOrBlockTask+0x90>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <prvProcessTimerOrBlockTask+0x50>
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <prvProcessTimerOrBlockTask+0x52>
 80068e4:	2300      	movs	r3, #0
 80068e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80068e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006928 <prvProcessTimerOrBlockTask+0x94>)
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	4619      	mov	r1, r3
 80068f6:	f7fe fd13 	bl	8005320 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80068fa:	f7ff f82b 	bl	8005954 <xTaskResumeAll>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006904:	4b09      	ldr	r3, [pc, #36]	@ (800692c <prvProcessTimerOrBlockTask+0x98>)
 8006906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800690a:	601a      	str	r2, [r3, #0]
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	f3bf 8f6f 	isb	sy
}
 8006914:	e001      	b.n	800691a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006916:	f7ff f81d 	bl	8005954 <xTaskResumeAll>
}
 800691a:	bf00      	nop
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	20000eb8 	.word	0x20000eb8
 8006928:	20000ebc 	.word	0x20000ebc
 800692c:	e000ed04 	.word	0xe000ed04

08006930 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006938:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <prvGetNextExpireTime+0x40>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <prvGetNextExpireTime+0x16>
 8006942:	2201      	movs	r2, #1
 8006944:	e000      	b.n	8006948 <prvGetNextExpireTime+0x18>
 8006946:	2200      	movs	r2, #0
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d105      	bne.n	8006960 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006954:	4b06      	ldr	r3, [pc, #24]	@ (8006970 <prvGetNextExpireTime+0x40>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	60fb      	str	r3, [r7, #12]
 800695e:	e001      	b.n	8006964 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006960:	2300      	movs	r3, #0
 8006962:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006964:	68fb      	ldr	r3, [r7, #12]
}
 8006966:	4618      	mov	r0, r3
 8006968:	3714      	adds	r7, #20
 800696a:	46bd      	mov	sp, r7
 800696c:	bc80      	pop	{r7}
 800696e:	4770      	bx	lr
 8006970:	20000eb4 	.word	0x20000eb4

08006974 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800697c:	f7ff f888 	bl	8005a90 <xTaskGetTickCount>
 8006980:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006982:	4b0b      	ldr	r3, [pc, #44]	@ (80069b0 <prvSampleTimeNow+0x3c>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	429a      	cmp	r2, r3
 800698a:	d205      	bcs.n	8006998 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800698c:	f000 f93a 	bl	8006c04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	601a      	str	r2, [r3, #0]
 8006996:	e002      	b.n	800699e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800699e:	4a04      	ldr	r2, [pc, #16]	@ (80069b0 <prvSampleTimeNow+0x3c>)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80069a4:	68fb      	ldr	r3, [r7, #12]
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	20000ec4 	.word	0x20000ec4

080069b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b086      	sub	sp, #24
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
 80069c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80069c2:	2300      	movs	r3, #0
 80069c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d812      	bhi.n	8006a00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	1ad2      	subs	r2, r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d302      	bcc.n	80069ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80069e8:	2301      	movs	r3, #1
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	e01b      	b.n	8006a26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80069ee:	4b10      	ldr	r3, [pc, #64]	@ (8006a30 <prvInsertTimerInActiveList+0x7c>)
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	3304      	adds	r3, #4
 80069f6:	4619      	mov	r1, r3
 80069f8:	4610      	mov	r0, r2
 80069fa:	f7fd fdd5 	bl	80045a8 <vListInsert>
 80069fe:	e012      	b.n	8006a26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d206      	bcs.n	8006a16 <prvInsertTimerInActiveList+0x62>
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d302      	bcc.n	8006a16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a10:	2301      	movs	r3, #1
 8006a12:	617b      	str	r3, [r7, #20]
 8006a14:	e007      	b.n	8006a26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a16:	4b07      	ldr	r3, [pc, #28]	@ (8006a34 <prvInsertTimerInActiveList+0x80>)
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	3304      	adds	r3, #4
 8006a1e:	4619      	mov	r1, r3
 8006a20:	4610      	mov	r0, r2
 8006a22:	f7fd fdc1 	bl	80045a8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006a26:	697b      	ldr	r3, [r7, #20]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3718      	adds	r7, #24
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	20000eb8 	.word	0x20000eb8
 8006a34:	20000eb4 	.word	0x20000eb4

08006a38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b08e      	sub	sp, #56	@ 0x38
 8006a3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a3e:	e0ce      	b.n	8006bde <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	da19      	bge.n	8006a7a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006a46:	1d3b      	adds	r3, r7, #4
 8006a48:	3304      	adds	r3, #4
 8006a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10b      	bne.n	8006a6a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	61fb      	str	r3, [r7, #28]
}
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop
 8006a68:	e7fd      	b.n	8006a66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a70:	6850      	ldr	r0, [r2, #4]
 8006a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a74:	6892      	ldr	r2, [r2, #8]
 8006a76:	4611      	mov	r1, r2
 8006a78:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f2c0 80ae 	blt.w	8006bde <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a88:	695b      	ldr	r3, [r3, #20]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d004      	beq.n	8006a98 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a90:	3304      	adds	r3, #4
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7fd fdc0 	bl	8004618 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a98:	463b      	mov	r3, r7
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7ff ff6a 	bl	8006974 <prvSampleTimeNow>
 8006aa0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b09      	cmp	r3, #9
 8006aa6:	f200 8097 	bhi.w	8006bd8 <prvProcessReceivedCommands+0x1a0>
 8006aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8006ab0 <prvProcessReceivedCommands+0x78>)
 8006aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab0:	08006ad9 	.word	0x08006ad9
 8006ab4:	08006ad9 	.word	0x08006ad9
 8006ab8:	08006ad9 	.word	0x08006ad9
 8006abc:	08006b4f 	.word	0x08006b4f
 8006ac0:	08006b63 	.word	0x08006b63
 8006ac4:	08006baf 	.word	0x08006baf
 8006ac8:	08006ad9 	.word	0x08006ad9
 8006acc:	08006ad9 	.word	0x08006ad9
 8006ad0:	08006b4f 	.word	0x08006b4f
 8006ad4:	08006b63 	.word	0x08006b63
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ada:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ade:	f043 0301 	orr.w	r3, r3, #1
 8006ae2:	b2da      	uxtb	r2, r3
 8006ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	18d1      	adds	r1, r2, r3
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006af6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006af8:	f7ff ff5c 	bl	80069b4 <prvInsertTimerInActiveList>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d06c      	beq.n	8006bdc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d061      	beq.n	8006bdc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	441a      	add	r2, r3
 8006b20:	2300      	movs	r3, #0
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	2300      	movs	r3, #0
 8006b26:	2100      	movs	r1, #0
 8006b28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b2a:	f7ff fe03 	bl	8006734 <xTimerGenericCommand>
 8006b2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b30:	6a3b      	ldr	r3, [r7, #32]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d152      	bne.n	8006bdc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3a:	f383 8811 	msr	BASEPRI, r3
 8006b3e:	f3bf 8f6f 	isb	sy
 8006b42:	f3bf 8f4f 	dsb	sy
 8006b46:	61bb      	str	r3, [r7, #24]
}
 8006b48:	bf00      	nop
 8006b4a:	bf00      	nop
 8006b4c:	e7fd      	b.n	8006b4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b54:	f023 0301 	bic.w	r3, r3, #1
 8006b58:	b2da      	uxtb	r2, r3
 8006b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006b60:	e03d      	b.n	8006bde <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b68:	f043 0301 	orr.w	r3, r3, #1
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10b      	bne.n	8006b9a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	617b      	str	r3, [r7, #20]
}
 8006b94:	bf00      	nop
 8006b96:	bf00      	nop
 8006b98:	e7fd      	b.n	8006b96 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9c:	699a      	ldr	r2, [r3, #24]
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	18d1      	adds	r1, r2, r3
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ba8:	f7ff ff04 	bl	80069b4 <prvInsertTimerInActiveList>
					break;
 8006bac:	e017      	b.n	8006bde <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d103      	bne.n	8006bc4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006bbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bbe:	f000 fb85 	bl	80072cc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006bc2:	e00c      	b.n	8006bde <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bca:	f023 0301 	bic.w	r3, r3, #1
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006bd6:	e002      	b.n	8006bde <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006bd8:	bf00      	nop
 8006bda:	e000      	b.n	8006bde <prvProcessReceivedCommands+0x1a6>
					break;
 8006bdc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bde:	4b08      	ldr	r3, [pc, #32]	@ (8006c00 <prvProcessReceivedCommands+0x1c8>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	1d39      	adds	r1, r7, #4
 8006be4:	2200      	movs	r2, #0
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7fe f858 	bl	8004c9c <xQueueReceive>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f47f af26 	bne.w	8006a40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006bf4:	bf00      	nop
 8006bf6:	bf00      	nop
 8006bf8:	3730      	adds	r7, #48	@ 0x30
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	20000ebc 	.word	0x20000ebc

08006c04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b088      	sub	sp, #32
 8006c08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c0a:	e049      	b.n	8006ca0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8006cc8 <prvSwitchTimerLists+0xc4>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c16:	4b2c      	ldr	r3, [pc, #176]	@ (8006cc8 <prvSwitchTimerLists+0xc4>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	3304      	adds	r3, #4
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7fd fcf7 	bl	8004618 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c38:	f003 0304 	and.w	r3, r3, #4
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d02f      	beq.n	8006ca0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	4413      	add	r3, r2
 8006c48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d90e      	bls.n	8006c70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	68ba      	ldr	r2, [r7, #8]
 8006c56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8006cc8 <prvSwitchTimerLists+0xc4>)
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	3304      	adds	r3, #4
 8006c66:	4619      	mov	r1, r3
 8006c68:	4610      	mov	r0, r2
 8006c6a:	f7fd fc9d 	bl	80045a8 <vListInsert>
 8006c6e:	e017      	b.n	8006ca0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c70:	2300      	movs	r3, #0
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	2300      	movs	r3, #0
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	2100      	movs	r1, #0
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f7ff fd5a 	bl	8006734 <xTimerGenericCommand>
 8006c80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d10b      	bne.n	8006ca0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8c:	f383 8811 	msr	BASEPRI, r3
 8006c90:	f3bf 8f6f 	isb	sy
 8006c94:	f3bf 8f4f 	dsb	sy
 8006c98:	603b      	str	r3, [r7, #0]
}
 8006c9a:	bf00      	nop
 8006c9c:	bf00      	nop
 8006c9e:	e7fd      	b.n	8006c9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ca0:	4b09      	ldr	r3, [pc, #36]	@ (8006cc8 <prvSwitchTimerLists+0xc4>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1b0      	bne.n	8006c0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006caa:	4b07      	ldr	r3, [pc, #28]	@ (8006cc8 <prvSwitchTimerLists+0xc4>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cb0:	4b06      	ldr	r3, [pc, #24]	@ (8006ccc <prvSwitchTimerLists+0xc8>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a04      	ldr	r2, [pc, #16]	@ (8006cc8 <prvSwitchTimerLists+0xc4>)
 8006cb6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006cb8:	4a04      	ldr	r2, [pc, #16]	@ (8006ccc <prvSwitchTimerLists+0xc8>)
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	6013      	str	r3, [r2, #0]
}
 8006cbe:	bf00      	nop
 8006cc0:	3718      	adds	r7, #24
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20000eb4 	.word	0x20000eb4
 8006ccc:	20000eb8 	.word	0x20000eb8

08006cd0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cd6:	f000 f929 	bl	8006f2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cda:	4b15      	ldr	r3, [pc, #84]	@ (8006d30 <prvCheckForValidListAndQueue+0x60>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d120      	bne.n	8006d24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ce2:	4814      	ldr	r0, [pc, #80]	@ (8006d34 <prvCheckForValidListAndQueue+0x64>)
 8006ce4:	f7fd fc12 	bl	800450c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ce8:	4813      	ldr	r0, [pc, #76]	@ (8006d38 <prvCheckForValidListAndQueue+0x68>)
 8006cea:	f7fd fc0f 	bl	800450c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006cee:	4b13      	ldr	r3, [pc, #76]	@ (8006d3c <prvCheckForValidListAndQueue+0x6c>)
 8006cf0:	4a10      	ldr	r2, [pc, #64]	@ (8006d34 <prvCheckForValidListAndQueue+0x64>)
 8006cf2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006cf4:	4b12      	ldr	r3, [pc, #72]	@ (8006d40 <prvCheckForValidListAndQueue+0x70>)
 8006cf6:	4a10      	ldr	r2, [pc, #64]	@ (8006d38 <prvCheckForValidListAndQueue+0x68>)
 8006cf8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	4b11      	ldr	r3, [pc, #68]	@ (8006d44 <prvCheckForValidListAndQueue+0x74>)
 8006d00:	4a11      	ldr	r2, [pc, #68]	@ (8006d48 <prvCheckForValidListAndQueue+0x78>)
 8006d02:	2110      	movs	r1, #16
 8006d04:	200a      	movs	r0, #10
 8006d06:	f7fd fd1b 	bl	8004740 <xQueueGenericCreateStatic>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	4a08      	ldr	r2, [pc, #32]	@ (8006d30 <prvCheckForValidListAndQueue+0x60>)
 8006d0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d10:	4b07      	ldr	r3, [pc, #28]	@ (8006d30 <prvCheckForValidListAndQueue+0x60>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d005      	beq.n	8006d24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d18:	4b05      	ldr	r3, [pc, #20]	@ (8006d30 <prvCheckForValidListAndQueue+0x60>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	490b      	ldr	r1, [pc, #44]	@ (8006d4c <prvCheckForValidListAndQueue+0x7c>)
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fe fad6 	bl	80052d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d24:	f000 f932 	bl	8006f8c <vPortExitCritical>
}
 8006d28:	bf00      	nop
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20000ebc 	.word	0x20000ebc
 8006d34:	20000e8c 	.word	0x20000e8c
 8006d38:	20000ea0 	.word	0x20000ea0
 8006d3c:	20000eb4 	.word	0x20000eb4
 8006d40:	20000eb8 	.word	0x20000eb8
 8006d44:	20000f68 	.word	0x20000f68
 8006d48:	20000ec8 	.word	0x20000ec8
 8006d4c:	080086c8 	.word	0x080086c8

08006d50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	3b04      	subs	r3, #4
 8006d60:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006d68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	3b04      	subs	r3, #4
 8006d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f023 0201 	bic.w	r2, r3, #1
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3b04      	subs	r3, #4
 8006d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d80:	4a08      	ldr	r2, [pc, #32]	@ (8006da4 <pxPortInitialiseStack+0x54>)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	3b14      	subs	r3, #20
 8006d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	3b20      	subs	r3, #32
 8006d96:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d98:	68fb      	ldr	r3, [r7, #12]
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3714      	adds	r7, #20
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bc80      	pop	{r7}
 8006da2:	4770      	bx	lr
 8006da4:	08006da9 	.word	0x08006da9

08006da8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006dae:	2300      	movs	r3, #0
 8006db0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006db2:	4b12      	ldr	r3, [pc, #72]	@ (8006dfc <prvTaskExitError+0x54>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006dba:	d00b      	beq.n	8006dd4 <prvTaskExitError+0x2c>
	__asm volatile
 8006dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	60fb      	str	r3, [r7, #12]
}
 8006dce:	bf00      	nop
 8006dd0:	bf00      	nop
 8006dd2:	e7fd      	b.n	8006dd0 <prvTaskExitError+0x28>
	__asm volatile
 8006dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd8:	f383 8811 	msr	BASEPRI, r3
 8006ddc:	f3bf 8f6f 	isb	sy
 8006de0:	f3bf 8f4f 	dsb	sy
 8006de4:	60bb      	str	r3, [r7, #8]
}
 8006de6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006de8:	bf00      	nop
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0fc      	beq.n	8006dea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	3714      	adds	r7, #20
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bc80      	pop	{r7}
 8006dfa:	4770      	bx	lr
 8006dfc:	2000000c 	.word	0x2000000c

08006e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e00:	4b07      	ldr	r3, [pc, #28]	@ (8006e20 <pxCurrentTCBConst2>)
 8006e02:	6819      	ldr	r1, [r3, #0]
 8006e04:	6808      	ldr	r0, [r1, #0]
 8006e06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006e0a:	f380 8809 	msr	PSP, r0
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f04f 0000 	mov.w	r0, #0
 8006e16:	f380 8811 	msr	BASEPRI, r0
 8006e1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006e1e:	4770      	bx	lr

08006e20 <pxCurrentTCBConst2>:
 8006e20:	2000098c 	.word	0x2000098c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e24:	bf00      	nop
 8006e26:	bf00      	nop

08006e28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006e28:	4806      	ldr	r0, [pc, #24]	@ (8006e44 <prvPortStartFirstTask+0x1c>)
 8006e2a:	6800      	ldr	r0, [r0, #0]
 8006e2c:	6800      	ldr	r0, [r0, #0]
 8006e2e:	f380 8808 	msr	MSP, r0
 8006e32:	b662      	cpsie	i
 8006e34:	b661      	cpsie	f
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	df00      	svc	0
 8006e40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e42:	bf00      	nop
 8006e44:	e000ed08 	.word	0xe000ed08

08006e48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e4e:	4b32      	ldr	r3, [pc, #200]	@ (8006f18 <xPortStartScheduler+0xd0>)
 8006e50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	22ff      	movs	r2, #255	@ 0xff
 8006e5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e68:	78fb      	ldrb	r3, [r7, #3]
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	4b2a      	ldr	r3, [pc, #168]	@ (8006f1c <xPortStartScheduler+0xd4>)
 8006e74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e76:	4b2a      	ldr	r3, [pc, #168]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006e78:	2207      	movs	r2, #7
 8006e7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e7c:	e009      	b.n	8006e92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006e7e:	4b28      	ldr	r3, [pc, #160]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	4a26      	ldr	r2, [pc, #152]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006e86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e88:	78fb      	ldrb	r3, [r7, #3]
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	005b      	lsls	r3, r3, #1
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e92:	78fb      	ldrb	r3, [r7, #3]
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e9a:	2b80      	cmp	r3, #128	@ 0x80
 8006e9c:	d0ef      	beq.n	8006e7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e9e:	4b20      	ldr	r3, [pc, #128]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f1c3 0307 	rsb	r3, r3, #7
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d00b      	beq.n	8006ec2 <xPortStartScheduler+0x7a>
	__asm volatile
 8006eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	60bb      	str	r3, [r7, #8]
}
 8006ebc:	bf00      	nop
 8006ebe:	bf00      	nop
 8006ec0:	e7fd      	b.n	8006ebe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ec2:	4b17      	ldr	r3, [pc, #92]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	021b      	lsls	r3, r3, #8
 8006ec8:	4a15      	ldr	r2, [pc, #84]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006eca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ecc:	4b14      	ldr	r3, [pc, #80]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ed4:	4a12      	ldr	r2, [pc, #72]	@ (8006f20 <xPortStartScheduler+0xd8>)
 8006ed6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ee0:	4b10      	ldr	r3, [pc, #64]	@ (8006f24 <xPortStartScheduler+0xdc>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a0f      	ldr	r2, [pc, #60]	@ (8006f24 <xPortStartScheduler+0xdc>)
 8006ee6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006eea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006eec:	4b0d      	ldr	r3, [pc, #52]	@ (8006f24 <xPortStartScheduler+0xdc>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8006f24 <xPortStartScheduler+0xdc>)
 8006ef2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006ef6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006ef8:	f000 f8b8 	bl	800706c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006efc:	4b0a      	ldr	r3, [pc, #40]	@ (8006f28 <xPortStartScheduler+0xe0>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f02:	f7ff ff91 	bl	8006e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f06:	f7fe fe8b 	bl	8005c20 <vTaskSwitchContext>
	prvTaskExitError();
 8006f0a:	f7ff ff4d 	bl	8006da8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	e000e400 	.word	0xe000e400
 8006f1c:	20000fb8 	.word	0x20000fb8
 8006f20:	20000fbc 	.word	0x20000fbc
 8006f24:	e000ed20 	.word	0xe000ed20
 8006f28:	2000000c 	.word	0x2000000c

08006f2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	607b      	str	r3, [r7, #4]
}
 8006f44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f46:	4b0f      	ldr	r3, [pc, #60]	@ (8006f84 <vPortEnterCritical+0x58>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8006f84 <vPortEnterCritical+0x58>)
 8006f4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f50:	4b0c      	ldr	r3, [pc, #48]	@ (8006f84 <vPortEnterCritical+0x58>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d110      	bne.n	8006f7a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006f58:	4b0b      	ldr	r3, [pc, #44]	@ (8006f88 <vPortEnterCritical+0x5c>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00b      	beq.n	8006f7a <vPortEnterCritical+0x4e>
	__asm volatile
 8006f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f66:	f383 8811 	msr	BASEPRI, r3
 8006f6a:	f3bf 8f6f 	isb	sy
 8006f6e:	f3bf 8f4f 	dsb	sy
 8006f72:	603b      	str	r3, [r7, #0]
}
 8006f74:	bf00      	nop
 8006f76:	bf00      	nop
 8006f78:	e7fd      	b.n	8006f76 <vPortEnterCritical+0x4a>
	}
}
 8006f7a:	bf00      	nop
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bc80      	pop	{r7}
 8006f82:	4770      	bx	lr
 8006f84:	2000000c 	.word	0x2000000c
 8006f88:	e000ed04 	.word	0xe000ed04

08006f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f92:	4b12      	ldr	r3, [pc, #72]	@ (8006fdc <vPortExitCritical+0x50>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10b      	bne.n	8006fb2 <vPortExitCritical+0x26>
	__asm volatile
 8006f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9e:	f383 8811 	msr	BASEPRI, r3
 8006fa2:	f3bf 8f6f 	isb	sy
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	607b      	str	r3, [r7, #4]
}
 8006fac:	bf00      	nop
 8006fae:	bf00      	nop
 8006fb0:	e7fd      	b.n	8006fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fdc <vPortExitCritical+0x50>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	4a08      	ldr	r2, [pc, #32]	@ (8006fdc <vPortExitCritical+0x50>)
 8006fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006fbc:	4b07      	ldr	r3, [pc, #28]	@ (8006fdc <vPortExitCritical+0x50>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d105      	bne.n	8006fd0 <vPortExitCritical+0x44>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	f383 8811 	msr	BASEPRI, r3
}
 8006fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bc80      	pop	{r7}
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	2000000c 	.word	0x2000000c

08006fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006fe0:	f3ef 8009 	mrs	r0, PSP
 8006fe4:	f3bf 8f6f 	isb	sy
 8006fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8007020 <pxCurrentTCBConst>)
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006ff0:	6010      	str	r0, [r2, #0]
 8006ff2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006ff6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006ffa:	f380 8811 	msr	BASEPRI, r0
 8006ffe:	f7fe fe0f 	bl	8005c20 <vTaskSwitchContext>
 8007002:	f04f 0000 	mov.w	r0, #0
 8007006:	f380 8811 	msr	BASEPRI, r0
 800700a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800700e:	6819      	ldr	r1, [r3, #0]
 8007010:	6808      	ldr	r0, [r1, #0]
 8007012:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007016:	f380 8809 	msr	PSP, r0
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	4770      	bx	lr

08007020 <pxCurrentTCBConst>:
 8007020:	2000098c 	.word	0x2000098c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007024:	bf00      	nop
 8007026:	bf00      	nop

08007028 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	607b      	str	r3, [r7, #4]
}
 8007040:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007042:	f7fe fd33 	bl	8005aac <xTaskIncrementTick>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d003      	beq.n	8007054 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800704c:	4b06      	ldr	r3, [pc, #24]	@ (8007068 <xPortSysTickHandler+0x40>)
 800704e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007052:	601a      	str	r2, [r3, #0]
 8007054:	2300      	movs	r3, #0
 8007056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	f383 8811 	msr	BASEPRI, r3
}
 800705e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007060:	bf00      	nop
 8007062:	3708      	adds	r7, #8
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	e000ed04 	.word	0xe000ed04

0800706c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800706c:	b480      	push	{r7}
 800706e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007070:	4b0a      	ldr	r3, [pc, #40]	@ (800709c <vPortSetupTimerInterrupt+0x30>)
 8007072:	2200      	movs	r2, #0
 8007074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007076:	4b0a      	ldr	r3, [pc, #40]	@ (80070a0 <vPortSetupTimerInterrupt+0x34>)
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800707c:	4b09      	ldr	r3, [pc, #36]	@ (80070a4 <vPortSetupTimerInterrupt+0x38>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a09      	ldr	r2, [pc, #36]	@ (80070a8 <vPortSetupTimerInterrupt+0x3c>)
 8007082:	fba2 2303 	umull	r2, r3, r2, r3
 8007086:	099b      	lsrs	r3, r3, #6
 8007088:	4a08      	ldr	r2, [pc, #32]	@ (80070ac <vPortSetupTimerInterrupt+0x40>)
 800708a:	3b01      	subs	r3, #1
 800708c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800708e:	4b03      	ldr	r3, [pc, #12]	@ (800709c <vPortSetupTimerInterrupt+0x30>)
 8007090:	2207      	movs	r2, #7
 8007092:	601a      	str	r2, [r3, #0]
}
 8007094:	bf00      	nop
 8007096:	46bd      	mov	sp, r7
 8007098:	bc80      	pop	{r7}
 800709a:	4770      	bx	lr
 800709c:	e000e010 	.word	0xe000e010
 80070a0:	e000e018 	.word	0xe000e018
 80070a4:	20000000 	.word	0x20000000
 80070a8:	10624dd3 	.word	0x10624dd3
 80070ac:	e000e014 	.word	0xe000e014

080070b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80070b6:	f3ef 8305 	mrs	r3, IPSR
 80070ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2b0f      	cmp	r3, #15
 80070c0:	d915      	bls.n	80070ee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80070c2:	4a17      	ldr	r2, [pc, #92]	@ (8007120 <vPortValidateInterruptPriority+0x70>)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	4413      	add	r3, r2
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80070cc:	4b15      	ldr	r3, [pc, #84]	@ (8007124 <vPortValidateInterruptPriority+0x74>)
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	7afa      	ldrb	r2, [r7, #11]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d20b      	bcs.n	80070ee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80070d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070da:	f383 8811 	msr	BASEPRI, r3
 80070de:	f3bf 8f6f 	isb	sy
 80070e2:	f3bf 8f4f 	dsb	sy
 80070e6:	607b      	str	r3, [r7, #4]
}
 80070e8:	bf00      	nop
 80070ea:	bf00      	nop
 80070ec:	e7fd      	b.n	80070ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80070ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007128 <vPortValidateInterruptPriority+0x78>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80070f6:	4b0d      	ldr	r3, [pc, #52]	@ (800712c <vPortValidateInterruptPriority+0x7c>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d90b      	bls.n	8007116 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80070fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007102:	f383 8811 	msr	BASEPRI, r3
 8007106:	f3bf 8f6f 	isb	sy
 800710a:	f3bf 8f4f 	dsb	sy
 800710e:	603b      	str	r3, [r7, #0]
}
 8007110:	bf00      	nop
 8007112:	bf00      	nop
 8007114:	e7fd      	b.n	8007112 <vPortValidateInterruptPriority+0x62>
	}
 8007116:	bf00      	nop
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	bc80      	pop	{r7}
 800711e:	4770      	bx	lr
 8007120:	e000e3f0 	.word	0xe000e3f0
 8007124:	20000fb8 	.word	0x20000fb8
 8007128:	e000ed0c 	.word	0xe000ed0c
 800712c:	20000fbc 	.word	0x20000fbc

08007130 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08a      	sub	sp, #40	@ 0x28
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007138:	2300      	movs	r3, #0
 800713a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800713c:	f7fe fbfc 	bl	8005938 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007140:	4b5c      	ldr	r3, [pc, #368]	@ (80072b4 <pvPortMalloc+0x184>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d101      	bne.n	800714c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007148:	f000 f924 	bl	8007394 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800714c:	4b5a      	ldr	r3, [pc, #360]	@ (80072b8 <pvPortMalloc+0x188>)
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4013      	ands	r3, r2
 8007154:	2b00      	cmp	r3, #0
 8007156:	f040 8095 	bne.w	8007284 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d01e      	beq.n	800719e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007160:	2208      	movs	r2, #8
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4413      	add	r3, r2
 8007166:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f003 0307 	and.w	r3, r3, #7
 800716e:	2b00      	cmp	r3, #0
 8007170:	d015      	beq.n	800719e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f023 0307 	bic.w	r3, r3, #7
 8007178:	3308      	adds	r3, #8
 800717a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00b      	beq.n	800719e <pvPortMalloc+0x6e>
	__asm volatile
 8007186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	617b      	str	r3, [r7, #20]
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	e7fd      	b.n	800719a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d06f      	beq.n	8007284 <pvPortMalloc+0x154>
 80071a4:	4b45      	ldr	r3, [pc, #276]	@ (80072bc <pvPortMalloc+0x18c>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d86a      	bhi.n	8007284 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80071ae:	4b44      	ldr	r3, [pc, #272]	@ (80072c0 <pvPortMalloc+0x190>)
 80071b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80071b2:	4b43      	ldr	r3, [pc, #268]	@ (80072c0 <pvPortMalloc+0x190>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071b8:	e004      	b.n	80071c4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d903      	bls.n	80071d6 <pvPortMalloc+0xa6>
 80071ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1f1      	bne.n	80071ba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80071d6:	4b37      	ldr	r3, [pc, #220]	@ (80072b4 <pvPortMalloc+0x184>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071dc:	429a      	cmp	r2, r3
 80071de:	d051      	beq.n	8007284 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80071e0:	6a3b      	ldr	r3, [r7, #32]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2208      	movs	r2, #8
 80071e6:	4413      	add	r3, r2
 80071e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	6a3b      	ldr	r3, [r7, #32]
 80071f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	685a      	ldr	r2, [r3, #4]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	1ad2      	subs	r2, r2, r3
 80071fa:	2308      	movs	r3, #8
 80071fc:	005b      	lsls	r3, r3, #1
 80071fe:	429a      	cmp	r2, r3
 8007200:	d920      	bls.n	8007244 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4413      	add	r3, r2
 8007208:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	f003 0307 	and.w	r3, r3, #7
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00b      	beq.n	800722c <pvPortMalloc+0xfc>
	__asm volatile
 8007214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007218:	f383 8811 	msr	BASEPRI, r3
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	f3bf 8f4f 	dsb	sy
 8007224:	613b      	str	r3, [r7, #16]
}
 8007226:	bf00      	nop
 8007228:	bf00      	nop
 800722a:	e7fd      	b.n	8007228 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800722c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	1ad2      	subs	r2, r2, r3
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800723e:	69b8      	ldr	r0, [r7, #24]
 8007240:	f000 f90a 	bl	8007458 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007244:	4b1d      	ldr	r3, [pc, #116]	@ (80072bc <pvPortMalloc+0x18c>)
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	4a1b      	ldr	r2, [pc, #108]	@ (80072bc <pvPortMalloc+0x18c>)
 8007250:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007252:	4b1a      	ldr	r3, [pc, #104]	@ (80072bc <pvPortMalloc+0x18c>)
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	4b1b      	ldr	r3, [pc, #108]	@ (80072c4 <pvPortMalloc+0x194>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	429a      	cmp	r2, r3
 800725c:	d203      	bcs.n	8007266 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800725e:	4b17      	ldr	r3, [pc, #92]	@ (80072bc <pvPortMalloc+0x18c>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a18      	ldr	r2, [pc, #96]	@ (80072c4 <pvPortMalloc+0x194>)
 8007264:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	685a      	ldr	r2, [r3, #4]
 800726a:	4b13      	ldr	r3, [pc, #76]	@ (80072b8 <pvPortMalloc+0x188>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	431a      	orrs	r2, r3
 8007270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007272:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007276:	2200      	movs	r2, #0
 8007278:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800727a:	4b13      	ldr	r3, [pc, #76]	@ (80072c8 <pvPortMalloc+0x198>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	3301      	adds	r3, #1
 8007280:	4a11      	ldr	r2, [pc, #68]	@ (80072c8 <pvPortMalloc+0x198>)
 8007282:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007284:	f7fe fb66 	bl	8005954 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	f003 0307 	and.w	r3, r3, #7
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00b      	beq.n	80072aa <pvPortMalloc+0x17a>
	__asm volatile
 8007292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007296:	f383 8811 	msr	BASEPRI, r3
 800729a:	f3bf 8f6f 	isb	sy
 800729e:	f3bf 8f4f 	dsb	sy
 80072a2:	60fb      	str	r3, [r7, #12]
}
 80072a4:	bf00      	nop
 80072a6:	bf00      	nop
 80072a8:	e7fd      	b.n	80072a6 <pvPortMalloc+0x176>
	return pvReturn;
 80072aa:	69fb      	ldr	r3, [r7, #28]
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3728      	adds	r7, #40	@ 0x28
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	200037c8 	.word	0x200037c8
 80072b8:	200037dc 	.word	0x200037dc
 80072bc:	200037cc 	.word	0x200037cc
 80072c0:	200037c0 	.word	0x200037c0
 80072c4:	200037d0 	.word	0x200037d0
 80072c8:	200037d4 	.word	0x200037d4

080072cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b086      	sub	sp, #24
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d04f      	beq.n	800737e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80072de:	2308      	movs	r3, #8
 80072e0:	425b      	negs	r3, r3
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	4413      	add	r3, r2
 80072e6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	4b25      	ldr	r3, [pc, #148]	@ (8007388 <vPortFree+0xbc>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4013      	ands	r3, r2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d10b      	bne.n	8007312 <vPortFree+0x46>
	__asm volatile
 80072fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072fe:	f383 8811 	msr	BASEPRI, r3
 8007302:	f3bf 8f6f 	isb	sy
 8007306:	f3bf 8f4f 	dsb	sy
 800730a:	60fb      	str	r3, [r7, #12]
}
 800730c:	bf00      	nop
 800730e:	bf00      	nop
 8007310:	e7fd      	b.n	800730e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00b      	beq.n	8007332 <vPortFree+0x66>
	__asm volatile
 800731a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731e:	f383 8811 	msr	BASEPRI, r3
 8007322:	f3bf 8f6f 	isb	sy
 8007326:	f3bf 8f4f 	dsb	sy
 800732a:	60bb      	str	r3, [r7, #8]
}
 800732c:	bf00      	nop
 800732e:	bf00      	nop
 8007330:	e7fd      	b.n	800732e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	4b14      	ldr	r3, [pc, #80]	@ (8007388 <vPortFree+0xbc>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4013      	ands	r3, r2
 800733c:	2b00      	cmp	r3, #0
 800733e:	d01e      	beq.n	800737e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d11a      	bne.n	800737e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	4b0e      	ldr	r3, [pc, #56]	@ (8007388 <vPortFree+0xbc>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	43db      	mvns	r3, r3
 8007352:	401a      	ands	r2, r3
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007358:	f7fe faee 	bl	8005938 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	4b0a      	ldr	r3, [pc, #40]	@ (800738c <vPortFree+0xc0>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4413      	add	r3, r2
 8007366:	4a09      	ldr	r2, [pc, #36]	@ (800738c <vPortFree+0xc0>)
 8007368:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800736a:	6938      	ldr	r0, [r7, #16]
 800736c:	f000 f874 	bl	8007458 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007370:	4b07      	ldr	r3, [pc, #28]	@ (8007390 <vPortFree+0xc4>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3301      	adds	r3, #1
 8007376:	4a06      	ldr	r2, [pc, #24]	@ (8007390 <vPortFree+0xc4>)
 8007378:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800737a:	f7fe faeb 	bl	8005954 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800737e:	bf00      	nop
 8007380:	3718      	adds	r7, #24
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	200037dc 	.word	0x200037dc
 800738c:	200037cc 	.word	0x200037cc
 8007390:	200037d8 	.word	0x200037d8

08007394 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800739a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800739e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80073a0:	4b27      	ldr	r3, [pc, #156]	@ (8007440 <prvHeapInit+0xac>)
 80073a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f003 0307 	and.w	r3, r3, #7
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00c      	beq.n	80073c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	3307      	adds	r3, #7
 80073b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f023 0307 	bic.w	r3, r3, #7
 80073ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007440 <prvHeapInit+0xac>)
 80073c4:	4413      	add	r3, r2
 80073c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80073cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007444 <prvHeapInit+0xb0>)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80073d2:	4b1c      	ldr	r3, [pc, #112]	@ (8007444 <prvHeapInit+0xb0>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	4413      	add	r3, r2
 80073de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80073e0:	2208      	movs	r2, #8
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	1a9b      	subs	r3, r3, r2
 80073e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f023 0307 	bic.w	r3, r3, #7
 80073ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	4a15      	ldr	r2, [pc, #84]	@ (8007448 <prvHeapInit+0xb4>)
 80073f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80073f6:	4b14      	ldr	r3, [pc, #80]	@ (8007448 <prvHeapInit+0xb4>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2200      	movs	r2, #0
 80073fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80073fe:	4b12      	ldr	r3, [pc, #72]	@ (8007448 <prvHeapInit+0xb4>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2200      	movs	r2, #0
 8007404:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	1ad2      	subs	r2, r2, r3
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007414:	4b0c      	ldr	r3, [pc, #48]	@ (8007448 <prvHeapInit+0xb4>)
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	4a0a      	ldr	r2, [pc, #40]	@ (800744c <prvHeapInit+0xb8>)
 8007422:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	4a09      	ldr	r2, [pc, #36]	@ (8007450 <prvHeapInit+0xbc>)
 800742a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800742c:	4b09      	ldr	r3, [pc, #36]	@ (8007454 <prvHeapInit+0xc0>)
 800742e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007432:	601a      	str	r2, [r3, #0]
}
 8007434:	bf00      	nop
 8007436:	3714      	adds	r7, #20
 8007438:	46bd      	mov	sp, r7
 800743a:	bc80      	pop	{r7}
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	20000fc0 	.word	0x20000fc0
 8007444:	200037c0 	.word	0x200037c0
 8007448:	200037c8 	.word	0x200037c8
 800744c:	200037d0 	.word	0x200037d0
 8007450:	200037cc 	.word	0x200037cc
 8007454:	200037dc 	.word	0x200037dc

08007458 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007460:	4b27      	ldr	r3, [pc, #156]	@ (8007500 <prvInsertBlockIntoFreeList+0xa8>)
 8007462:	60fb      	str	r3, [r7, #12]
 8007464:	e002      	b.n	800746c <prvInsertBlockIntoFreeList+0x14>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	60fb      	str	r3, [r7, #12]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	429a      	cmp	r2, r3
 8007474:	d8f7      	bhi.n	8007466 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	68ba      	ldr	r2, [r7, #8]
 8007480:	4413      	add	r3, r2
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	429a      	cmp	r2, r3
 8007486:	d108      	bne.n	800749a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	441a      	add	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	441a      	add	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d118      	bne.n	80074e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	4b14      	ldr	r3, [pc, #80]	@ (8007504 <prvInsertBlockIntoFreeList+0xac>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d00d      	beq.n	80074d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	441a      	add	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	e008      	b.n	80074e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80074d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007504 <prvInsertBlockIntoFreeList+0xac>)
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	e003      	b.n	80074e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d002      	beq.n	80074f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074f6:	bf00      	nop
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bc80      	pop	{r7}
 80074fe:	4770      	bx	lr
 8007500:	200037c0 	.word	0x200037c0
 8007504:	200037c8 	.word	0x200037c8

08007508 <std>:
 8007508:	2300      	movs	r3, #0
 800750a:	b510      	push	{r4, lr}
 800750c:	4604      	mov	r4, r0
 800750e:	e9c0 3300 	strd	r3, r3, [r0]
 8007512:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007516:	6083      	str	r3, [r0, #8]
 8007518:	8181      	strh	r1, [r0, #12]
 800751a:	6643      	str	r3, [r0, #100]	@ 0x64
 800751c:	81c2      	strh	r2, [r0, #14]
 800751e:	6183      	str	r3, [r0, #24]
 8007520:	4619      	mov	r1, r3
 8007522:	2208      	movs	r2, #8
 8007524:	305c      	adds	r0, #92	@ 0x5c
 8007526:	f000 f9f9 	bl	800791c <memset>
 800752a:	4b0d      	ldr	r3, [pc, #52]	@ (8007560 <std+0x58>)
 800752c:	6224      	str	r4, [r4, #32]
 800752e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007530:	4b0c      	ldr	r3, [pc, #48]	@ (8007564 <std+0x5c>)
 8007532:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007534:	4b0c      	ldr	r3, [pc, #48]	@ (8007568 <std+0x60>)
 8007536:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007538:	4b0c      	ldr	r3, [pc, #48]	@ (800756c <std+0x64>)
 800753a:	6323      	str	r3, [r4, #48]	@ 0x30
 800753c:	4b0c      	ldr	r3, [pc, #48]	@ (8007570 <std+0x68>)
 800753e:	429c      	cmp	r4, r3
 8007540:	d006      	beq.n	8007550 <std+0x48>
 8007542:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007546:	4294      	cmp	r4, r2
 8007548:	d002      	beq.n	8007550 <std+0x48>
 800754a:	33d0      	adds	r3, #208	@ 0xd0
 800754c:	429c      	cmp	r4, r3
 800754e:	d105      	bne.n	800755c <std+0x54>
 8007550:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007558:	f000 bab6 	b.w	8007ac8 <__retarget_lock_init_recursive>
 800755c:	bd10      	pop	{r4, pc}
 800755e:	bf00      	nop
 8007560:	0800776d 	.word	0x0800776d
 8007564:	0800778f 	.word	0x0800778f
 8007568:	080077c7 	.word	0x080077c7
 800756c:	080077eb 	.word	0x080077eb
 8007570:	200037e0 	.word	0x200037e0

08007574 <stdio_exit_handler>:
 8007574:	4a02      	ldr	r2, [pc, #8]	@ (8007580 <stdio_exit_handler+0xc>)
 8007576:	4903      	ldr	r1, [pc, #12]	@ (8007584 <stdio_exit_handler+0x10>)
 8007578:	4803      	ldr	r0, [pc, #12]	@ (8007588 <stdio_exit_handler+0x14>)
 800757a:	f000 b869 	b.w	8007650 <_fwalk_sglue>
 800757e:	bf00      	nop
 8007580:	20000010 	.word	0x20000010
 8007584:	08008379 	.word	0x08008379
 8007588:	20000020 	.word	0x20000020

0800758c <cleanup_stdio>:
 800758c:	6841      	ldr	r1, [r0, #4]
 800758e:	4b0c      	ldr	r3, [pc, #48]	@ (80075c0 <cleanup_stdio+0x34>)
 8007590:	b510      	push	{r4, lr}
 8007592:	4299      	cmp	r1, r3
 8007594:	4604      	mov	r4, r0
 8007596:	d001      	beq.n	800759c <cleanup_stdio+0x10>
 8007598:	f000 feee 	bl	8008378 <_fflush_r>
 800759c:	68a1      	ldr	r1, [r4, #8]
 800759e:	4b09      	ldr	r3, [pc, #36]	@ (80075c4 <cleanup_stdio+0x38>)
 80075a0:	4299      	cmp	r1, r3
 80075a2:	d002      	beq.n	80075aa <cleanup_stdio+0x1e>
 80075a4:	4620      	mov	r0, r4
 80075a6:	f000 fee7 	bl	8008378 <_fflush_r>
 80075aa:	68e1      	ldr	r1, [r4, #12]
 80075ac:	4b06      	ldr	r3, [pc, #24]	@ (80075c8 <cleanup_stdio+0x3c>)
 80075ae:	4299      	cmp	r1, r3
 80075b0:	d004      	beq.n	80075bc <cleanup_stdio+0x30>
 80075b2:	4620      	mov	r0, r4
 80075b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075b8:	f000 bede 	b.w	8008378 <_fflush_r>
 80075bc:	bd10      	pop	{r4, pc}
 80075be:	bf00      	nop
 80075c0:	200037e0 	.word	0x200037e0
 80075c4:	20003848 	.word	0x20003848
 80075c8:	200038b0 	.word	0x200038b0

080075cc <global_stdio_init.part.0>:
 80075cc:	b510      	push	{r4, lr}
 80075ce:	4b0b      	ldr	r3, [pc, #44]	@ (80075fc <global_stdio_init.part.0+0x30>)
 80075d0:	4c0b      	ldr	r4, [pc, #44]	@ (8007600 <global_stdio_init.part.0+0x34>)
 80075d2:	4a0c      	ldr	r2, [pc, #48]	@ (8007604 <global_stdio_init.part.0+0x38>)
 80075d4:	4620      	mov	r0, r4
 80075d6:	601a      	str	r2, [r3, #0]
 80075d8:	2104      	movs	r1, #4
 80075da:	2200      	movs	r2, #0
 80075dc:	f7ff ff94 	bl	8007508 <std>
 80075e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80075e4:	2201      	movs	r2, #1
 80075e6:	2109      	movs	r1, #9
 80075e8:	f7ff ff8e 	bl	8007508 <std>
 80075ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80075f0:	2202      	movs	r2, #2
 80075f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075f6:	2112      	movs	r1, #18
 80075f8:	f7ff bf86 	b.w	8007508 <std>
 80075fc:	20003918 	.word	0x20003918
 8007600:	200037e0 	.word	0x200037e0
 8007604:	08007575 	.word	0x08007575

08007608 <__sfp_lock_acquire>:
 8007608:	4801      	ldr	r0, [pc, #4]	@ (8007610 <__sfp_lock_acquire+0x8>)
 800760a:	f000 ba5e 	b.w	8007aca <__retarget_lock_acquire_recursive>
 800760e:	bf00      	nop
 8007610:	20003921 	.word	0x20003921

08007614 <__sfp_lock_release>:
 8007614:	4801      	ldr	r0, [pc, #4]	@ (800761c <__sfp_lock_release+0x8>)
 8007616:	f000 ba59 	b.w	8007acc <__retarget_lock_release_recursive>
 800761a:	bf00      	nop
 800761c:	20003921 	.word	0x20003921

08007620 <__sinit>:
 8007620:	b510      	push	{r4, lr}
 8007622:	4604      	mov	r4, r0
 8007624:	f7ff fff0 	bl	8007608 <__sfp_lock_acquire>
 8007628:	6a23      	ldr	r3, [r4, #32]
 800762a:	b11b      	cbz	r3, 8007634 <__sinit+0x14>
 800762c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007630:	f7ff bff0 	b.w	8007614 <__sfp_lock_release>
 8007634:	4b04      	ldr	r3, [pc, #16]	@ (8007648 <__sinit+0x28>)
 8007636:	6223      	str	r3, [r4, #32]
 8007638:	4b04      	ldr	r3, [pc, #16]	@ (800764c <__sinit+0x2c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1f5      	bne.n	800762c <__sinit+0xc>
 8007640:	f7ff ffc4 	bl	80075cc <global_stdio_init.part.0>
 8007644:	e7f2      	b.n	800762c <__sinit+0xc>
 8007646:	bf00      	nop
 8007648:	0800758d 	.word	0x0800758d
 800764c:	20003918 	.word	0x20003918

08007650 <_fwalk_sglue>:
 8007650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007654:	4607      	mov	r7, r0
 8007656:	4688      	mov	r8, r1
 8007658:	4614      	mov	r4, r2
 800765a:	2600      	movs	r6, #0
 800765c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007660:	f1b9 0901 	subs.w	r9, r9, #1
 8007664:	d505      	bpl.n	8007672 <_fwalk_sglue+0x22>
 8007666:	6824      	ldr	r4, [r4, #0]
 8007668:	2c00      	cmp	r4, #0
 800766a:	d1f7      	bne.n	800765c <_fwalk_sglue+0xc>
 800766c:	4630      	mov	r0, r6
 800766e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007672:	89ab      	ldrh	r3, [r5, #12]
 8007674:	2b01      	cmp	r3, #1
 8007676:	d907      	bls.n	8007688 <_fwalk_sglue+0x38>
 8007678:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800767c:	3301      	adds	r3, #1
 800767e:	d003      	beq.n	8007688 <_fwalk_sglue+0x38>
 8007680:	4629      	mov	r1, r5
 8007682:	4638      	mov	r0, r7
 8007684:	47c0      	blx	r8
 8007686:	4306      	orrs	r6, r0
 8007688:	3568      	adds	r5, #104	@ 0x68
 800768a:	e7e9      	b.n	8007660 <_fwalk_sglue+0x10>

0800768c <iprintf>:
 800768c:	b40f      	push	{r0, r1, r2, r3}
 800768e:	b507      	push	{r0, r1, r2, lr}
 8007690:	4906      	ldr	r1, [pc, #24]	@ (80076ac <iprintf+0x20>)
 8007692:	ab04      	add	r3, sp, #16
 8007694:	6808      	ldr	r0, [r1, #0]
 8007696:	f853 2b04 	ldr.w	r2, [r3], #4
 800769a:	6881      	ldr	r1, [r0, #8]
 800769c:	9301      	str	r3, [sp, #4]
 800769e:	f000 fb43 	bl	8007d28 <_vfiprintf_r>
 80076a2:	b003      	add	sp, #12
 80076a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80076a8:	b004      	add	sp, #16
 80076aa:	4770      	bx	lr
 80076ac:	2000001c 	.word	0x2000001c

080076b0 <_puts_r>:
 80076b0:	6a03      	ldr	r3, [r0, #32]
 80076b2:	b570      	push	{r4, r5, r6, lr}
 80076b4:	4605      	mov	r5, r0
 80076b6:	460e      	mov	r6, r1
 80076b8:	6884      	ldr	r4, [r0, #8]
 80076ba:	b90b      	cbnz	r3, 80076c0 <_puts_r+0x10>
 80076bc:	f7ff ffb0 	bl	8007620 <__sinit>
 80076c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076c2:	07db      	lsls	r3, r3, #31
 80076c4:	d405      	bmi.n	80076d2 <_puts_r+0x22>
 80076c6:	89a3      	ldrh	r3, [r4, #12]
 80076c8:	0598      	lsls	r0, r3, #22
 80076ca:	d402      	bmi.n	80076d2 <_puts_r+0x22>
 80076cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076ce:	f000 f9fc 	bl	8007aca <__retarget_lock_acquire_recursive>
 80076d2:	89a3      	ldrh	r3, [r4, #12]
 80076d4:	0719      	lsls	r1, r3, #28
 80076d6:	d502      	bpl.n	80076de <_puts_r+0x2e>
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d135      	bne.n	800774a <_puts_r+0x9a>
 80076de:	4621      	mov	r1, r4
 80076e0:	4628      	mov	r0, r5
 80076e2:	f000 f8c5 	bl	8007870 <__swsetup_r>
 80076e6:	b380      	cbz	r0, 800774a <_puts_r+0x9a>
 80076e8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80076ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076ee:	07da      	lsls	r2, r3, #31
 80076f0:	d405      	bmi.n	80076fe <_puts_r+0x4e>
 80076f2:	89a3      	ldrh	r3, [r4, #12]
 80076f4:	059b      	lsls	r3, r3, #22
 80076f6:	d402      	bmi.n	80076fe <_puts_r+0x4e>
 80076f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076fa:	f000 f9e7 	bl	8007acc <__retarget_lock_release_recursive>
 80076fe:	4628      	mov	r0, r5
 8007700:	bd70      	pop	{r4, r5, r6, pc}
 8007702:	2b00      	cmp	r3, #0
 8007704:	da04      	bge.n	8007710 <_puts_r+0x60>
 8007706:	69a2      	ldr	r2, [r4, #24]
 8007708:	429a      	cmp	r2, r3
 800770a:	dc17      	bgt.n	800773c <_puts_r+0x8c>
 800770c:	290a      	cmp	r1, #10
 800770e:	d015      	beq.n	800773c <_puts_r+0x8c>
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	6022      	str	r2, [r4, #0]
 8007716:	7019      	strb	r1, [r3, #0]
 8007718:	68a3      	ldr	r3, [r4, #8]
 800771a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800771e:	3b01      	subs	r3, #1
 8007720:	60a3      	str	r3, [r4, #8]
 8007722:	2900      	cmp	r1, #0
 8007724:	d1ed      	bne.n	8007702 <_puts_r+0x52>
 8007726:	2b00      	cmp	r3, #0
 8007728:	da11      	bge.n	800774e <_puts_r+0x9e>
 800772a:	4622      	mov	r2, r4
 800772c:	210a      	movs	r1, #10
 800772e:	4628      	mov	r0, r5
 8007730:	f000 f85f 	bl	80077f2 <__swbuf_r>
 8007734:	3001      	adds	r0, #1
 8007736:	d0d7      	beq.n	80076e8 <_puts_r+0x38>
 8007738:	250a      	movs	r5, #10
 800773a:	e7d7      	b.n	80076ec <_puts_r+0x3c>
 800773c:	4622      	mov	r2, r4
 800773e:	4628      	mov	r0, r5
 8007740:	f000 f857 	bl	80077f2 <__swbuf_r>
 8007744:	3001      	adds	r0, #1
 8007746:	d1e7      	bne.n	8007718 <_puts_r+0x68>
 8007748:	e7ce      	b.n	80076e8 <_puts_r+0x38>
 800774a:	3e01      	subs	r6, #1
 800774c:	e7e4      	b.n	8007718 <_puts_r+0x68>
 800774e:	6823      	ldr	r3, [r4, #0]
 8007750:	1c5a      	adds	r2, r3, #1
 8007752:	6022      	str	r2, [r4, #0]
 8007754:	220a      	movs	r2, #10
 8007756:	701a      	strb	r2, [r3, #0]
 8007758:	e7ee      	b.n	8007738 <_puts_r+0x88>
	...

0800775c <puts>:
 800775c:	4b02      	ldr	r3, [pc, #8]	@ (8007768 <puts+0xc>)
 800775e:	4601      	mov	r1, r0
 8007760:	6818      	ldr	r0, [r3, #0]
 8007762:	f7ff bfa5 	b.w	80076b0 <_puts_r>
 8007766:	bf00      	nop
 8007768:	2000001c 	.word	0x2000001c

0800776c <__sread>:
 800776c:	b510      	push	{r4, lr}
 800776e:	460c      	mov	r4, r1
 8007770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007774:	f000 f95a 	bl	8007a2c <_read_r>
 8007778:	2800      	cmp	r0, #0
 800777a:	bfab      	itete	ge
 800777c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800777e:	89a3      	ldrhlt	r3, [r4, #12]
 8007780:	181b      	addge	r3, r3, r0
 8007782:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007786:	bfac      	ite	ge
 8007788:	6563      	strge	r3, [r4, #84]	@ 0x54
 800778a:	81a3      	strhlt	r3, [r4, #12]
 800778c:	bd10      	pop	{r4, pc}

0800778e <__swrite>:
 800778e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007792:	461f      	mov	r7, r3
 8007794:	898b      	ldrh	r3, [r1, #12]
 8007796:	4605      	mov	r5, r0
 8007798:	05db      	lsls	r3, r3, #23
 800779a:	460c      	mov	r4, r1
 800779c:	4616      	mov	r6, r2
 800779e:	d505      	bpl.n	80077ac <__swrite+0x1e>
 80077a0:	2302      	movs	r3, #2
 80077a2:	2200      	movs	r2, #0
 80077a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077a8:	f000 f92e 	bl	8007a08 <_lseek_r>
 80077ac:	89a3      	ldrh	r3, [r4, #12]
 80077ae:	4632      	mov	r2, r6
 80077b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077b4:	81a3      	strh	r3, [r4, #12]
 80077b6:	4628      	mov	r0, r5
 80077b8:	463b      	mov	r3, r7
 80077ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077c2:	f000 b945 	b.w	8007a50 <_write_r>

080077c6 <__sseek>:
 80077c6:	b510      	push	{r4, lr}
 80077c8:	460c      	mov	r4, r1
 80077ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077ce:	f000 f91b 	bl	8007a08 <_lseek_r>
 80077d2:	1c43      	adds	r3, r0, #1
 80077d4:	89a3      	ldrh	r3, [r4, #12]
 80077d6:	bf15      	itete	ne
 80077d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80077da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80077de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80077e2:	81a3      	strheq	r3, [r4, #12]
 80077e4:	bf18      	it	ne
 80077e6:	81a3      	strhne	r3, [r4, #12]
 80077e8:	bd10      	pop	{r4, pc}

080077ea <__sclose>:
 80077ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077ee:	f000 b89d 	b.w	800792c <_close_r>

080077f2 <__swbuf_r>:
 80077f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077f4:	460e      	mov	r6, r1
 80077f6:	4614      	mov	r4, r2
 80077f8:	4605      	mov	r5, r0
 80077fa:	b118      	cbz	r0, 8007804 <__swbuf_r+0x12>
 80077fc:	6a03      	ldr	r3, [r0, #32]
 80077fe:	b90b      	cbnz	r3, 8007804 <__swbuf_r+0x12>
 8007800:	f7ff ff0e 	bl	8007620 <__sinit>
 8007804:	69a3      	ldr	r3, [r4, #24]
 8007806:	60a3      	str	r3, [r4, #8]
 8007808:	89a3      	ldrh	r3, [r4, #12]
 800780a:	071a      	lsls	r2, r3, #28
 800780c:	d501      	bpl.n	8007812 <__swbuf_r+0x20>
 800780e:	6923      	ldr	r3, [r4, #16]
 8007810:	b943      	cbnz	r3, 8007824 <__swbuf_r+0x32>
 8007812:	4621      	mov	r1, r4
 8007814:	4628      	mov	r0, r5
 8007816:	f000 f82b 	bl	8007870 <__swsetup_r>
 800781a:	b118      	cbz	r0, 8007824 <__swbuf_r+0x32>
 800781c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007820:	4638      	mov	r0, r7
 8007822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007824:	6823      	ldr	r3, [r4, #0]
 8007826:	6922      	ldr	r2, [r4, #16]
 8007828:	b2f6      	uxtb	r6, r6
 800782a:	1a98      	subs	r0, r3, r2
 800782c:	6963      	ldr	r3, [r4, #20]
 800782e:	4637      	mov	r7, r6
 8007830:	4283      	cmp	r3, r0
 8007832:	dc05      	bgt.n	8007840 <__swbuf_r+0x4e>
 8007834:	4621      	mov	r1, r4
 8007836:	4628      	mov	r0, r5
 8007838:	f000 fd9e 	bl	8008378 <_fflush_r>
 800783c:	2800      	cmp	r0, #0
 800783e:	d1ed      	bne.n	800781c <__swbuf_r+0x2a>
 8007840:	68a3      	ldr	r3, [r4, #8]
 8007842:	3b01      	subs	r3, #1
 8007844:	60a3      	str	r3, [r4, #8]
 8007846:	6823      	ldr	r3, [r4, #0]
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	6022      	str	r2, [r4, #0]
 800784c:	701e      	strb	r6, [r3, #0]
 800784e:	6962      	ldr	r2, [r4, #20]
 8007850:	1c43      	adds	r3, r0, #1
 8007852:	429a      	cmp	r2, r3
 8007854:	d004      	beq.n	8007860 <__swbuf_r+0x6e>
 8007856:	89a3      	ldrh	r3, [r4, #12]
 8007858:	07db      	lsls	r3, r3, #31
 800785a:	d5e1      	bpl.n	8007820 <__swbuf_r+0x2e>
 800785c:	2e0a      	cmp	r6, #10
 800785e:	d1df      	bne.n	8007820 <__swbuf_r+0x2e>
 8007860:	4621      	mov	r1, r4
 8007862:	4628      	mov	r0, r5
 8007864:	f000 fd88 	bl	8008378 <_fflush_r>
 8007868:	2800      	cmp	r0, #0
 800786a:	d0d9      	beq.n	8007820 <__swbuf_r+0x2e>
 800786c:	e7d6      	b.n	800781c <__swbuf_r+0x2a>
	...

08007870 <__swsetup_r>:
 8007870:	b538      	push	{r3, r4, r5, lr}
 8007872:	4b29      	ldr	r3, [pc, #164]	@ (8007918 <__swsetup_r+0xa8>)
 8007874:	4605      	mov	r5, r0
 8007876:	6818      	ldr	r0, [r3, #0]
 8007878:	460c      	mov	r4, r1
 800787a:	b118      	cbz	r0, 8007884 <__swsetup_r+0x14>
 800787c:	6a03      	ldr	r3, [r0, #32]
 800787e:	b90b      	cbnz	r3, 8007884 <__swsetup_r+0x14>
 8007880:	f7ff fece 	bl	8007620 <__sinit>
 8007884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007888:	0719      	lsls	r1, r3, #28
 800788a:	d422      	bmi.n	80078d2 <__swsetup_r+0x62>
 800788c:	06da      	lsls	r2, r3, #27
 800788e:	d407      	bmi.n	80078a0 <__swsetup_r+0x30>
 8007890:	2209      	movs	r2, #9
 8007892:	602a      	str	r2, [r5, #0]
 8007894:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007898:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800789c:	81a3      	strh	r3, [r4, #12]
 800789e:	e033      	b.n	8007908 <__swsetup_r+0x98>
 80078a0:	0758      	lsls	r0, r3, #29
 80078a2:	d512      	bpl.n	80078ca <__swsetup_r+0x5a>
 80078a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078a6:	b141      	cbz	r1, 80078ba <__swsetup_r+0x4a>
 80078a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078ac:	4299      	cmp	r1, r3
 80078ae:	d002      	beq.n	80078b6 <__swsetup_r+0x46>
 80078b0:	4628      	mov	r0, r5
 80078b2:	f000 f91b 	bl	8007aec <_free_r>
 80078b6:	2300      	movs	r3, #0
 80078b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80078c0:	81a3      	strh	r3, [r4, #12]
 80078c2:	2300      	movs	r3, #0
 80078c4:	6063      	str	r3, [r4, #4]
 80078c6:	6923      	ldr	r3, [r4, #16]
 80078c8:	6023      	str	r3, [r4, #0]
 80078ca:	89a3      	ldrh	r3, [r4, #12]
 80078cc:	f043 0308 	orr.w	r3, r3, #8
 80078d0:	81a3      	strh	r3, [r4, #12]
 80078d2:	6923      	ldr	r3, [r4, #16]
 80078d4:	b94b      	cbnz	r3, 80078ea <__swsetup_r+0x7a>
 80078d6:	89a3      	ldrh	r3, [r4, #12]
 80078d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80078dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078e0:	d003      	beq.n	80078ea <__swsetup_r+0x7a>
 80078e2:	4621      	mov	r1, r4
 80078e4:	4628      	mov	r0, r5
 80078e6:	f000 fd94 	bl	8008412 <__smakebuf_r>
 80078ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ee:	f013 0201 	ands.w	r2, r3, #1
 80078f2:	d00a      	beq.n	800790a <__swsetup_r+0x9a>
 80078f4:	2200      	movs	r2, #0
 80078f6:	60a2      	str	r2, [r4, #8]
 80078f8:	6962      	ldr	r2, [r4, #20]
 80078fa:	4252      	negs	r2, r2
 80078fc:	61a2      	str	r2, [r4, #24]
 80078fe:	6922      	ldr	r2, [r4, #16]
 8007900:	b942      	cbnz	r2, 8007914 <__swsetup_r+0xa4>
 8007902:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007906:	d1c5      	bne.n	8007894 <__swsetup_r+0x24>
 8007908:	bd38      	pop	{r3, r4, r5, pc}
 800790a:	0799      	lsls	r1, r3, #30
 800790c:	bf58      	it	pl
 800790e:	6962      	ldrpl	r2, [r4, #20]
 8007910:	60a2      	str	r2, [r4, #8]
 8007912:	e7f4      	b.n	80078fe <__swsetup_r+0x8e>
 8007914:	2000      	movs	r0, #0
 8007916:	e7f7      	b.n	8007908 <__swsetup_r+0x98>
 8007918:	2000001c 	.word	0x2000001c

0800791c <memset>:
 800791c:	4603      	mov	r3, r0
 800791e:	4402      	add	r2, r0
 8007920:	4293      	cmp	r3, r2
 8007922:	d100      	bne.n	8007926 <memset+0xa>
 8007924:	4770      	bx	lr
 8007926:	f803 1b01 	strb.w	r1, [r3], #1
 800792a:	e7f9      	b.n	8007920 <memset+0x4>

0800792c <_close_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	2300      	movs	r3, #0
 8007930:	4d05      	ldr	r5, [pc, #20]	@ (8007948 <_close_r+0x1c>)
 8007932:	4604      	mov	r4, r0
 8007934:	4608      	mov	r0, r1
 8007936:	602b      	str	r3, [r5, #0]
 8007938:	f7fa fa9f 	bl	8001e7a <_close>
 800793c:	1c43      	adds	r3, r0, #1
 800793e:	d102      	bne.n	8007946 <_close_r+0x1a>
 8007940:	682b      	ldr	r3, [r5, #0]
 8007942:	b103      	cbz	r3, 8007946 <_close_r+0x1a>
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	bd38      	pop	{r3, r4, r5, pc}
 8007948:	2000391c 	.word	0x2000391c

0800794c <_reclaim_reent>:
 800794c:	4b2d      	ldr	r3, [pc, #180]	@ (8007a04 <_reclaim_reent+0xb8>)
 800794e:	b570      	push	{r4, r5, r6, lr}
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4604      	mov	r4, r0
 8007954:	4283      	cmp	r3, r0
 8007956:	d053      	beq.n	8007a00 <_reclaim_reent+0xb4>
 8007958:	69c3      	ldr	r3, [r0, #28]
 800795a:	b31b      	cbz	r3, 80079a4 <_reclaim_reent+0x58>
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	b163      	cbz	r3, 800797a <_reclaim_reent+0x2e>
 8007960:	2500      	movs	r5, #0
 8007962:	69e3      	ldr	r3, [r4, #28]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	5959      	ldr	r1, [r3, r5]
 8007968:	b9b1      	cbnz	r1, 8007998 <_reclaim_reent+0x4c>
 800796a:	3504      	adds	r5, #4
 800796c:	2d80      	cmp	r5, #128	@ 0x80
 800796e:	d1f8      	bne.n	8007962 <_reclaim_reent+0x16>
 8007970:	69e3      	ldr	r3, [r4, #28]
 8007972:	4620      	mov	r0, r4
 8007974:	68d9      	ldr	r1, [r3, #12]
 8007976:	f000 f8b9 	bl	8007aec <_free_r>
 800797a:	69e3      	ldr	r3, [r4, #28]
 800797c:	6819      	ldr	r1, [r3, #0]
 800797e:	b111      	cbz	r1, 8007986 <_reclaim_reent+0x3a>
 8007980:	4620      	mov	r0, r4
 8007982:	f000 f8b3 	bl	8007aec <_free_r>
 8007986:	69e3      	ldr	r3, [r4, #28]
 8007988:	689d      	ldr	r5, [r3, #8]
 800798a:	b15d      	cbz	r5, 80079a4 <_reclaim_reent+0x58>
 800798c:	4629      	mov	r1, r5
 800798e:	4620      	mov	r0, r4
 8007990:	682d      	ldr	r5, [r5, #0]
 8007992:	f000 f8ab 	bl	8007aec <_free_r>
 8007996:	e7f8      	b.n	800798a <_reclaim_reent+0x3e>
 8007998:	680e      	ldr	r6, [r1, #0]
 800799a:	4620      	mov	r0, r4
 800799c:	f000 f8a6 	bl	8007aec <_free_r>
 80079a0:	4631      	mov	r1, r6
 80079a2:	e7e1      	b.n	8007968 <_reclaim_reent+0x1c>
 80079a4:	6961      	ldr	r1, [r4, #20]
 80079a6:	b111      	cbz	r1, 80079ae <_reclaim_reent+0x62>
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 f89f 	bl	8007aec <_free_r>
 80079ae:	69e1      	ldr	r1, [r4, #28]
 80079b0:	b111      	cbz	r1, 80079b8 <_reclaim_reent+0x6c>
 80079b2:	4620      	mov	r0, r4
 80079b4:	f000 f89a 	bl	8007aec <_free_r>
 80079b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80079ba:	b111      	cbz	r1, 80079c2 <_reclaim_reent+0x76>
 80079bc:	4620      	mov	r0, r4
 80079be:	f000 f895 	bl	8007aec <_free_r>
 80079c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079c4:	b111      	cbz	r1, 80079cc <_reclaim_reent+0x80>
 80079c6:	4620      	mov	r0, r4
 80079c8:	f000 f890 	bl	8007aec <_free_r>
 80079cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80079ce:	b111      	cbz	r1, 80079d6 <_reclaim_reent+0x8a>
 80079d0:	4620      	mov	r0, r4
 80079d2:	f000 f88b 	bl	8007aec <_free_r>
 80079d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80079d8:	b111      	cbz	r1, 80079e0 <_reclaim_reent+0x94>
 80079da:	4620      	mov	r0, r4
 80079dc:	f000 f886 	bl	8007aec <_free_r>
 80079e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80079e2:	b111      	cbz	r1, 80079ea <_reclaim_reent+0x9e>
 80079e4:	4620      	mov	r0, r4
 80079e6:	f000 f881 	bl	8007aec <_free_r>
 80079ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80079ec:	b111      	cbz	r1, 80079f4 <_reclaim_reent+0xa8>
 80079ee:	4620      	mov	r0, r4
 80079f0:	f000 f87c 	bl	8007aec <_free_r>
 80079f4:	6a23      	ldr	r3, [r4, #32]
 80079f6:	b11b      	cbz	r3, 8007a00 <_reclaim_reent+0xb4>
 80079f8:	4620      	mov	r0, r4
 80079fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80079fe:	4718      	bx	r3
 8007a00:	bd70      	pop	{r4, r5, r6, pc}
 8007a02:	bf00      	nop
 8007a04:	2000001c 	.word	0x2000001c

08007a08 <_lseek_r>:
 8007a08:	b538      	push	{r3, r4, r5, lr}
 8007a0a:	4604      	mov	r4, r0
 8007a0c:	4608      	mov	r0, r1
 8007a0e:	4611      	mov	r1, r2
 8007a10:	2200      	movs	r2, #0
 8007a12:	4d05      	ldr	r5, [pc, #20]	@ (8007a28 <_lseek_r+0x20>)
 8007a14:	602a      	str	r2, [r5, #0]
 8007a16:	461a      	mov	r2, r3
 8007a18:	f7fa fa53 	bl	8001ec2 <_lseek>
 8007a1c:	1c43      	adds	r3, r0, #1
 8007a1e:	d102      	bne.n	8007a26 <_lseek_r+0x1e>
 8007a20:	682b      	ldr	r3, [r5, #0]
 8007a22:	b103      	cbz	r3, 8007a26 <_lseek_r+0x1e>
 8007a24:	6023      	str	r3, [r4, #0]
 8007a26:	bd38      	pop	{r3, r4, r5, pc}
 8007a28:	2000391c 	.word	0x2000391c

08007a2c <_read_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4604      	mov	r4, r0
 8007a30:	4608      	mov	r0, r1
 8007a32:	4611      	mov	r1, r2
 8007a34:	2200      	movs	r2, #0
 8007a36:	4d05      	ldr	r5, [pc, #20]	@ (8007a4c <_read_r+0x20>)
 8007a38:	602a      	str	r2, [r5, #0]
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	f7fa fa00 	bl	8001e40 <_read>
 8007a40:	1c43      	adds	r3, r0, #1
 8007a42:	d102      	bne.n	8007a4a <_read_r+0x1e>
 8007a44:	682b      	ldr	r3, [r5, #0]
 8007a46:	b103      	cbz	r3, 8007a4a <_read_r+0x1e>
 8007a48:	6023      	str	r3, [r4, #0]
 8007a4a:	bd38      	pop	{r3, r4, r5, pc}
 8007a4c:	2000391c 	.word	0x2000391c

08007a50 <_write_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	4604      	mov	r4, r0
 8007a54:	4608      	mov	r0, r1
 8007a56:	4611      	mov	r1, r2
 8007a58:	2200      	movs	r2, #0
 8007a5a:	4d05      	ldr	r5, [pc, #20]	@ (8007a70 <_write_r+0x20>)
 8007a5c:	602a      	str	r2, [r5, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f7f9 fdca 	bl	80015f8 <_write>
 8007a64:	1c43      	adds	r3, r0, #1
 8007a66:	d102      	bne.n	8007a6e <_write_r+0x1e>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	b103      	cbz	r3, 8007a6e <_write_r+0x1e>
 8007a6c:	6023      	str	r3, [r4, #0]
 8007a6e:	bd38      	pop	{r3, r4, r5, pc}
 8007a70:	2000391c 	.word	0x2000391c

08007a74 <__errno>:
 8007a74:	4b01      	ldr	r3, [pc, #4]	@ (8007a7c <__errno+0x8>)
 8007a76:	6818      	ldr	r0, [r3, #0]
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	2000001c 	.word	0x2000001c

08007a80 <__libc_init_array>:
 8007a80:	b570      	push	{r4, r5, r6, lr}
 8007a82:	2600      	movs	r6, #0
 8007a84:	4d0c      	ldr	r5, [pc, #48]	@ (8007ab8 <__libc_init_array+0x38>)
 8007a86:	4c0d      	ldr	r4, [pc, #52]	@ (8007abc <__libc_init_array+0x3c>)
 8007a88:	1b64      	subs	r4, r4, r5
 8007a8a:	10a4      	asrs	r4, r4, #2
 8007a8c:	42a6      	cmp	r6, r4
 8007a8e:	d109      	bne.n	8007aa4 <__libc_init_array+0x24>
 8007a90:	f000 fd3c 	bl	800850c <_init>
 8007a94:	2600      	movs	r6, #0
 8007a96:	4d0a      	ldr	r5, [pc, #40]	@ (8007ac0 <__libc_init_array+0x40>)
 8007a98:	4c0a      	ldr	r4, [pc, #40]	@ (8007ac4 <__libc_init_array+0x44>)
 8007a9a:	1b64      	subs	r4, r4, r5
 8007a9c:	10a4      	asrs	r4, r4, #2
 8007a9e:	42a6      	cmp	r6, r4
 8007aa0:	d105      	bne.n	8007aae <__libc_init_array+0x2e>
 8007aa2:	bd70      	pop	{r4, r5, r6, pc}
 8007aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aa8:	4798      	blx	r3
 8007aaa:	3601      	adds	r6, #1
 8007aac:	e7ee      	b.n	8007a8c <__libc_init_array+0xc>
 8007aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ab2:	4798      	blx	r3
 8007ab4:	3601      	adds	r6, #1
 8007ab6:	e7f2      	b.n	8007a9e <__libc_init_array+0x1e>
 8007ab8:	08008754 	.word	0x08008754
 8007abc:	08008754 	.word	0x08008754
 8007ac0:	08008754 	.word	0x08008754
 8007ac4:	08008758 	.word	0x08008758

08007ac8 <__retarget_lock_init_recursive>:
 8007ac8:	4770      	bx	lr

08007aca <__retarget_lock_acquire_recursive>:
 8007aca:	4770      	bx	lr

08007acc <__retarget_lock_release_recursive>:
 8007acc:	4770      	bx	lr

08007ace <memcpy>:
 8007ace:	440a      	add	r2, r1
 8007ad0:	4291      	cmp	r1, r2
 8007ad2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007ad6:	d100      	bne.n	8007ada <memcpy+0xc>
 8007ad8:	4770      	bx	lr
 8007ada:	b510      	push	{r4, lr}
 8007adc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ae0:	4291      	cmp	r1, r2
 8007ae2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ae6:	d1f9      	bne.n	8007adc <memcpy+0xe>
 8007ae8:	bd10      	pop	{r4, pc}
	...

08007aec <_free_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	4605      	mov	r5, r0
 8007af0:	2900      	cmp	r1, #0
 8007af2:	d040      	beq.n	8007b76 <_free_r+0x8a>
 8007af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007af8:	1f0c      	subs	r4, r1, #4
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	bfb8      	it	lt
 8007afe:	18e4      	addlt	r4, r4, r3
 8007b00:	f000 f8de 	bl	8007cc0 <__malloc_lock>
 8007b04:	4a1c      	ldr	r2, [pc, #112]	@ (8007b78 <_free_r+0x8c>)
 8007b06:	6813      	ldr	r3, [r2, #0]
 8007b08:	b933      	cbnz	r3, 8007b18 <_free_r+0x2c>
 8007b0a:	6063      	str	r3, [r4, #4]
 8007b0c:	6014      	str	r4, [r2, #0]
 8007b0e:	4628      	mov	r0, r5
 8007b10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b14:	f000 b8da 	b.w	8007ccc <__malloc_unlock>
 8007b18:	42a3      	cmp	r3, r4
 8007b1a:	d908      	bls.n	8007b2e <_free_r+0x42>
 8007b1c:	6820      	ldr	r0, [r4, #0]
 8007b1e:	1821      	adds	r1, r4, r0
 8007b20:	428b      	cmp	r3, r1
 8007b22:	bf01      	itttt	eq
 8007b24:	6819      	ldreq	r1, [r3, #0]
 8007b26:	685b      	ldreq	r3, [r3, #4]
 8007b28:	1809      	addeq	r1, r1, r0
 8007b2a:	6021      	streq	r1, [r4, #0]
 8007b2c:	e7ed      	b.n	8007b0a <_free_r+0x1e>
 8007b2e:	461a      	mov	r2, r3
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	b10b      	cbz	r3, 8007b38 <_free_r+0x4c>
 8007b34:	42a3      	cmp	r3, r4
 8007b36:	d9fa      	bls.n	8007b2e <_free_r+0x42>
 8007b38:	6811      	ldr	r1, [r2, #0]
 8007b3a:	1850      	adds	r0, r2, r1
 8007b3c:	42a0      	cmp	r0, r4
 8007b3e:	d10b      	bne.n	8007b58 <_free_r+0x6c>
 8007b40:	6820      	ldr	r0, [r4, #0]
 8007b42:	4401      	add	r1, r0
 8007b44:	1850      	adds	r0, r2, r1
 8007b46:	4283      	cmp	r3, r0
 8007b48:	6011      	str	r1, [r2, #0]
 8007b4a:	d1e0      	bne.n	8007b0e <_free_r+0x22>
 8007b4c:	6818      	ldr	r0, [r3, #0]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	4408      	add	r0, r1
 8007b52:	6010      	str	r0, [r2, #0]
 8007b54:	6053      	str	r3, [r2, #4]
 8007b56:	e7da      	b.n	8007b0e <_free_r+0x22>
 8007b58:	d902      	bls.n	8007b60 <_free_r+0x74>
 8007b5a:	230c      	movs	r3, #12
 8007b5c:	602b      	str	r3, [r5, #0]
 8007b5e:	e7d6      	b.n	8007b0e <_free_r+0x22>
 8007b60:	6820      	ldr	r0, [r4, #0]
 8007b62:	1821      	adds	r1, r4, r0
 8007b64:	428b      	cmp	r3, r1
 8007b66:	bf01      	itttt	eq
 8007b68:	6819      	ldreq	r1, [r3, #0]
 8007b6a:	685b      	ldreq	r3, [r3, #4]
 8007b6c:	1809      	addeq	r1, r1, r0
 8007b6e:	6021      	streq	r1, [r4, #0]
 8007b70:	6063      	str	r3, [r4, #4]
 8007b72:	6054      	str	r4, [r2, #4]
 8007b74:	e7cb      	b.n	8007b0e <_free_r+0x22>
 8007b76:	bd38      	pop	{r3, r4, r5, pc}
 8007b78:	20003928 	.word	0x20003928

08007b7c <sbrk_aligned>:
 8007b7c:	b570      	push	{r4, r5, r6, lr}
 8007b7e:	4e0f      	ldr	r6, [pc, #60]	@ (8007bbc <sbrk_aligned+0x40>)
 8007b80:	460c      	mov	r4, r1
 8007b82:	6831      	ldr	r1, [r6, #0]
 8007b84:	4605      	mov	r5, r0
 8007b86:	b911      	cbnz	r1, 8007b8e <sbrk_aligned+0x12>
 8007b88:	f000 fca2 	bl	80084d0 <_sbrk_r>
 8007b8c:	6030      	str	r0, [r6, #0]
 8007b8e:	4621      	mov	r1, r4
 8007b90:	4628      	mov	r0, r5
 8007b92:	f000 fc9d 	bl	80084d0 <_sbrk_r>
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	d103      	bne.n	8007ba2 <sbrk_aligned+0x26>
 8007b9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	bd70      	pop	{r4, r5, r6, pc}
 8007ba2:	1cc4      	adds	r4, r0, #3
 8007ba4:	f024 0403 	bic.w	r4, r4, #3
 8007ba8:	42a0      	cmp	r0, r4
 8007baa:	d0f8      	beq.n	8007b9e <sbrk_aligned+0x22>
 8007bac:	1a21      	subs	r1, r4, r0
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f000 fc8e 	bl	80084d0 <_sbrk_r>
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	d1f2      	bne.n	8007b9e <sbrk_aligned+0x22>
 8007bb8:	e7ef      	b.n	8007b9a <sbrk_aligned+0x1e>
 8007bba:	bf00      	nop
 8007bbc:	20003924 	.word	0x20003924

08007bc0 <_malloc_r>:
 8007bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bc4:	1ccd      	adds	r5, r1, #3
 8007bc6:	f025 0503 	bic.w	r5, r5, #3
 8007bca:	3508      	adds	r5, #8
 8007bcc:	2d0c      	cmp	r5, #12
 8007bce:	bf38      	it	cc
 8007bd0:	250c      	movcc	r5, #12
 8007bd2:	2d00      	cmp	r5, #0
 8007bd4:	4606      	mov	r6, r0
 8007bd6:	db01      	blt.n	8007bdc <_malloc_r+0x1c>
 8007bd8:	42a9      	cmp	r1, r5
 8007bda:	d904      	bls.n	8007be6 <_malloc_r+0x26>
 8007bdc:	230c      	movs	r3, #12
 8007bde:	6033      	str	r3, [r6, #0]
 8007be0:	2000      	movs	r0, #0
 8007be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007be6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007cbc <_malloc_r+0xfc>
 8007bea:	f000 f869 	bl	8007cc0 <__malloc_lock>
 8007bee:	f8d8 3000 	ldr.w	r3, [r8]
 8007bf2:	461c      	mov	r4, r3
 8007bf4:	bb44      	cbnz	r4, 8007c48 <_malloc_r+0x88>
 8007bf6:	4629      	mov	r1, r5
 8007bf8:	4630      	mov	r0, r6
 8007bfa:	f7ff ffbf 	bl	8007b7c <sbrk_aligned>
 8007bfe:	1c43      	adds	r3, r0, #1
 8007c00:	4604      	mov	r4, r0
 8007c02:	d158      	bne.n	8007cb6 <_malloc_r+0xf6>
 8007c04:	f8d8 4000 	ldr.w	r4, [r8]
 8007c08:	4627      	mov	r7, r4
 8007c0a:	2f00      	cmp	r7, #0
 8007c0c:	d143      	bne.n	8007c96 <_malloc_r+0xd6>
 8007c0e:	2c00      	cmp	r4, #0
 8007c10:	d04b      	beq.n	8007caa <_malloc_r+0xea>
 8007c12:	6823      	ldr	r3, [r4, #0]
 8007c14:	4639      	mov	r1, r7
 8007c16:	4630      	mov	r0, r6
 8007c18:	eb04 0903 	add.w	r9, r4, r3
 8007c1c:	f000 fc58 	bl	80084d0 <_sbrk_r>
 8007c20:	4581      	cmp	r9, r0
 8007c22:	d142      	bne.n	8007caa <_malloc_r+0xea>
 8007c24:	6821      	ldr	r1, [r4, #0]
 8007c26:	4630      	mov	r0, r6
 8007c28:	1a6d      	subs	r5, r5, r1
 8007c2a:	4629      	mov	r1, r5
 8007c2c:	f7ff ffa6 	bl	8007b7c <sbrk_aligned>
 8007c30:	3001      	adds	r0, #1
 8007c32:	d03a      	beq.n	8007caa <_malloc_r+0xea>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	442b      	add	r3, r5
 8007c38:	6023      	str	r3, [r4, #0]
 8007c3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	bb62      	cbnz	r2, 8007c9c <_malloc_r+0xdc>
 8007c42:	f8c8 7000 	str.w	r7, [r8]
 8007c46:	e00f      	b.n	8007c68 <_malloc_r+0xa8>
 8007c48:	6822      	ldr	r2, [r4, #0]
 8007c4a:	1b52      	subs	r2, r2, r5
 8007c4c:	d420      	bmi.n	8007c90 <_malloc_r+0xd0>
 8007c4e:	2a0b      	cmp	r2, #11
 8007c50:	d917      	bls.n	8007c82 <_malloc_r+0xc2>
 8007c52:	1961      	adds	r1, r4, r5
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	6025      	str	r5, [r4, #0]
 8007c58:	bf18      	it	ne
 8007c5a:	6059      	strne	r1, [r3, #4]
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	bf08      	it	eq
 8007c60:	f8c8 1000 	streq.w	r1, [r8]
 8007c64:	5162      	str	r2, [r4, r5]
 8007c66:	604b      	str	r3, [r1, #4]
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f000 f82f 	bl	8007ccc <__malloc_unlock>
 8007c6e:	f104 000b 	add.w	r0, r4, #11
 8007c72:	1d23      	adds	r3, r4, #4
 8007c74:	f020 0007 	bic.w	r0, r0, #7
 8007c78:	1ac2      	subs	r2, r0, r3
 8007c7a:	bf1c      	itt	ne
 8007c7c:	1a1b      	subne	r3, r3, r0
 8007c7e:	50a3      	strne	r3, [r4, r2]
 8007c80:	e7af      	b.n	8007be2 <_malloc_r+0x22>
 8007c82:	6862      	ldr	r2, [r4, #4]
 8007c84:	42a3      	cmp	r3, r4
 8007c86:	bf0c      	ite	eq
 8007c88:	f8c8 2000 	streq.w	r2, [r8]
 8007c8c:	605a      	strne	r2, [r3, #4]
 8007c8e:	e7eb      	b.n	8007c68 <_malloc_r+0xa8>
 8007c90:	4623      	mov	r3, r4
 8007c92:	6864      	ldr	r4, [r4, #4]
 8007c94:	e7ae      	b.n	8007bf4 <_malloc_r+0x34>
 8007c96:	463c      	mov	r4, r7
 8007c98:	687f      	ldr	r7, [r7, #4]
 8007c9a:	e7b6      	b.n	8007c0a <_malloc_r+0x4a>
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	42a3      	cmp	r3, r4
 8007ca2:	d1fb      	bne.n	8007c9c <_malloc_r+0xdc>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	6053      	str	r3, [r2, #4]
 8007ca8:	e7de      	b.n	8007c68 <_malloc_r+0xa8>
 8007caa:	230c      	movs	r3, #12
 8007cac:	4630      	mov	r0, r6
 8007cae:	6033      	str	r3, [r6, #0]
 8007cb0:	f000 f80c 	bl	8007ccc <__malloc_unlock>
 8007cb4:	e794      	b.n	8007be0 <_malloc_r+0x20>
 8007cb6:	6005      	str	r5, [r0, #0]
 8007cb8:	e7d6      	b.n	8007c68 <_malloc_r+0xa8>
 8007cba:	bf00      	nop
 8007cbc:	20003928 	.word	0x20003928

08007cc0 <__malloc_lock>:
 8007cc0:	4801      	ldr	r0, [pc, #4]	@ (8007cc8 <__malloc_lock+0x8>)
 8007cc2:	f7ff bf02 	b.w	8007aca <__retarget_lock_acquire_recursive>
 8007cc6:	bf00      	nop
 8007cc8:	20003920 	.word	0x20003920

08007ccc <__malloc_unlock>:
 8007ccc:	4801      	ldr	r0, [pc, #4]	@ (8007cd4 <__malloc_unlock+0x8>)
 8007cce:	f7ff befd 	b.w	8007acc <__retarget_lock_release_recursive>
 8007cd2:	bf00      	nop
 8007cd4:	20003920 	.word	0x20003920

08007cd8 <__sfputc_r>:
 8007cd8:	6893      	ldr	r3, [r2, #8]
 8007cda:	b410      	push	{r4}
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	6093      	str	r3, [r2, #8]
 8007ce2:	da07      	bge.n	8007cf4 <__sfputc_r+0x1c>
 8007ce4:	6994      	ldr	r4, [r2, #24]
 8007ce6:	42a3      	cmp	r3, r4
 8007ce8:	db01      	blt.n	8007cee <__sfputc_r+0x16>
 8007cea:	290a      	cmp	r1, #10
 8007cec:	d102      	bne.n	8007cf4 <__sfputc_r+0x1c>
 8007cee:	bc10      	pop	{r4}
 8007cf0:	f7ff bd7f 	b.w	80077f2 <__swbuf_r>
 8007cf4:	6813      	ldr	r3, [r2, #0]
 8007cf6:	1c58      	adds	r0, r3, #1
 8007cf8:	6010      	str	r0, [r2, #0]
 8007cfa:	7019      	strb	r1, [r3, #0]
 8007cfc:	4608      	mov	r0, r1
 8007cfe:	bc10      	pop	{r4}
 8007d00:	4770      	bx	lr

08007d02 <__sfputs_r>:
 8007d02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d04:	4606      	mov	r6, r0
 8007d06:	460f      	mov	r7, r1
 8007d08:	4614      	mov	r4, r2
 8007d0a:	18d5      	adds	r5, r2, r3
 8007d0c:	42ac      	cmp	r4, r5
 8007d0e:	d101      	bne.n	8007d14 <__sfputs_r+0x12>
 8007d10:	2000      	movs	r0, #0
 8007d12:	e007      	b.n	8007d24 <__sfputs_r+0x22>
 8007d14:	463a      	mov	r2, r7
 8007d16:	4630      	mov	r0, r6
 8007d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d1c:	f7ff ffdc 	bl	8007cd8 <__sfputc_r>
 8007d20:	1c43      	adds	r3, r0, #1
 8007d22:	d1f3      	bne.n	8007d0c <__sfputs_r+0xa>
 8007d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d28 <_vfiprintf_r>:
 8007d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d2c:	460d      	mov	r5, r1
 8007d2e:	4614      	mov	r4, r2
 8007d30:	4698      	mov	r8, r3
 8007d32:	4606      	mov	r6, r0
 8007d34:	b09d      	sub	sp, #116	@ 0x74
 8007d36:	b118      	cbz	r0, 8007d40 <_vfiprintf_r+0x18>
 8007d38:	6a03      	ldr	r3, [r0, #32]
 8007d3a:	b90b      	cbnz	r3, 8007d40 <_vfiprintf_r+0x18>
 8007d3c:	f7ff fc70 	bl	8007620 <__sinit>
 8007d40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d42:	07d9      	lsls	r1, r3, #31
 8007d44:	d405      	bmi.n	8007d52 <_vfiprintf_r+0x2a>
 8007d46:	89ab      	ldrh	r3, [r5, #12]
 8007d48:	059a      	lsls	r2, r3, #22
 8007d4a:	d402      	bmi.n	8007d52 <_vfiprintf_r+0x2a>
 8007d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d4e:	f7ff febc 	bl	8007aca <__retarget_lock_acquire_recursive>
 8007d52:	89ab      	ldrh	r3, [r5, #12]
 8007d54:	071b      	lsls	r3, r3, #28
 8007d56:	d501      	bpl.n	8007d5c <_vfiprintf_r+0x34>
 8007d58:	692b      	ldr	r3, [r5, #16]
 8007d5a:	b99b      	cbnz	r3, 8007d84 <_vfiprintf_r+0x5c>
 8007d5c:	4629      	mov	r1, r5
 8007d5e:	4630      	mov	r0, r6
 8007d60:	f7ff fd86 	bl	8007870 <__swsetup_r>
 8007d64:	b170      	cbz	r0, 8007d84 <_vfiprintf_r+0x5c>
 8007d66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d68:	07dc      	lsls	r4, r3, #31
 8007d6a:	d504      	bpl.n	8007d76 <_vfiprintf_r+0x4e>
 8007d6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d70:	b01d      	add	sp, #116	@ 0x74
 8007d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d76:	89ab      	ldrh	r3, [r5, #12]
 8007d78:	0598      	lsls	r0, r3, #22
 8007d7a:	d4f7      	bmi.n	8007d6c <_vfiprintf_r+0x44>
 8007d7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d7e:	f7ff fea5 	bl	8007acc <__retarget_lock_release_recursive>
 8007d82:	e7f3      	b.n	8007d6c <_vfiprintf_r+0x44>
 8007d84:	2300      	movs	r3, #0
 8007d86:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d88:	2320      	movs	r3, #32
 8007d8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d8e:	2330      	movs	r3, #48	@ 0x30
 8007d90:	f04f 0901 	mov.w	r9, #1
 8007d94:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d98:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007f44 <_vfiprintf_r+0x21c>
 8007d9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007da0:	4623      	mov	r3, r4
 8007da2:	469a      	mov	sl, r3
 8007da4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007da8:	b10a      	cbz	r2, 8007dae <_vfiprintf_r+0x86>
 8007daa:	2a25      	cmp	r2, #37	@ 0x25
 8007dac:	d1f9      	bne.n	8007da2 <_vfiprintf_r+0x7a>
 8007dae:	ebba 0b04 	subs.w	fp, sl, r4
 8007db2:	d00b      	beq.n	8007dcc <_vfiprintf_r+0xa4>
 8007db4:	465b      	mov	r3, fp
 8007db6:	4622      	mov	r2, r4
 8007db8:	4629      	mov	r1, r5
 8007dba:	4630      	mov	r0, r6
 8007dbc:	f7ff ffa1 	bl	8007d02 <__sfputs_r>
 8007dc0:	3001      	adds	r0, #1
 8007dc2:	f000 80a7 	beq.w	8007f14 <_vfiprintf_r+0x1ec>
 8007dc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dc8:	445a      	add	r2, fp
 8007dca:	9209      	str	r2, [sp, #36]	@ 0x24
 8007dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 809f 	beq.w	8007f14 <_vfiprintf_r+0x1ec>
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ddc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007de0:	f10a 0a01 	add.w	sl, sl, #1
 8007de4:	9304      	str	r3, [sp, #16]
 8007de6:	9307      	str	r3, [sp, #28]
 8007de8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dec:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dee:	4654      	mov	r4, sl
 8007df0:	2205      	movs	r2, #5
 8007df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007df6:	4853      	ldr	r0, [pc, #332]	@ (8007f44 <_vfiprintf_r+0x21c>)
 8007df8:	f000 fb7a 	bl	80084f0 <memchr>
 8007dfc:	9a04      	ldr	r2, [sp, #16]
 8007dfe:	b9d8      	cbnz	r0, 8007e38 <_vfiprintf_r+0x110>
 8007e00:	06d1      	lsls	r1, r2, #27
 8007e02:	bf44      	itt	mi
 8007e04:	2320      	movmi	r3, #32
 8007e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e0a:	0713      	lsls	r3, r2, #28
 8007e0c:	bf44      	itt	mi
 8007e0e:	232b      	movmi	r3, #43	@ 0x2b
 8007e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e14:	f89a 3000 	ldrb.w	r3, [sl]
 8007e18:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e1a:	d015      	beq.n	8007e48 <_vfiprintf_r+0x120>
 8007e1c:	4654      	mov	r4, sl
 8007e1e:	2000      	movs	r0, #0
 8007e20:	f04f 0c0a 	mov.w	ip, #10
 8007e24:	9a07      	ldr	r2, [sp, #28]
 8007e26:	4621      	mov	r1, r4
 8007e28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e2c:	3b30      	subs	r3, #48	@ 0x30
 8007e2e:	2b09      	cmp	r3, #9
 8007e30:	d94b      	bls.n	8007eca <_vfiprintf_r+0x1a2>
 8007e32:	b1b0      	cbz	r0, 8007e62 <_vfiprintf_r+0x13a>
 8007e34:	9207      	str	r2, [sp, #28]
 8007e36:	e014      	b.n	8007e62 <_vfiprintf_r+0x13a>
 8007e38:	eba0 0308 	sub.w	r3, r0, r8
 8007e3c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e40:	4313      	orrs	r3, r2
 8007e42:	46a2      	mov	sl, r4
 8007e44:	9304      	str	r3, [sp, #16]
 8007e46:	e7d2      	b.n	8007dee <_vfiprintf_r+0xc6>
 8007e48:	9b03      	ldr	r3, [sp, #12]
 8007e4a:	1d19      	adds	r1, r3, #4
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	9103      	str	r1, [sp, #12]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	bfbb      	ittet	lt
 8007e54:	425b      	neglt	r3, r3
 8007e56:	f042 0202 	orrlt.w	r2, r2, #2
 8007e5a:	9307      	strge	r3, [sp, #28]
 8007e5c:	9307      	strlt	r3, [sp, #28]
 8007e5e:	bfb8      	it	lt
 8007e60:	9204      	strlt	r2, [sp, #16]
 8007e62:	7823      	ldrb	r3, [r4, #0]
 8007e64:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e66:	d10a      	bne.n	8007e7e <_vfiprintf_r+0x156>
 8007e68:	7863      	ldrb	r3, [r4, #1]
 8007e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e6c:	d132      	bne.n	8007ed4 <_vfiprintf_r+0x1ac>
 8007e6e:	9b03      	ldr	r3, [sp, #12]
 8007e70:	3402      	adds	r4, #2
 8007e72:	1d1a      	adds	r2, r3, #4
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	9203      	str	r2, [sp, #12]
 8007e78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e7c:	9305      	str	r3, [sp, #20]
 8007e7e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007f48 <_vfiprintf_r+0x220>
 8007e82:	2203      	movs	r2, #3
 8007e84:	4650      	mov	r0, sl
 8007e86:	7821      	ldrb	r1, [r4, #0]
 8007e88:	f000 fb32 	bl	80084f0 <memchr>
 8007e8c:	b138      	cbz	r0, 8007e9e <_vfiprintf_r+0x176>
 8007e8e:	2240      	movs	r2, #64	@ 0x40
 8007e90:	9b04      	ldr	r3, [sp, #16]
 8007e92:	eba0 000a 	sub.w	r0, r0, sl
 8007e96:	4082      	lsls	r2, r0
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	3401      	adds	r4, #1
 8007e9c:	9304      	str	r3, [sp, #16]
 8007e9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ea2:	2206      	movs	r2, #6
 8007ea4:	4829      	ldr	r0, [pc, #164]	@ (8007f4c <_vfiprintf_r+0x224>)
 8007ea6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007eaa:	f000 fb21 	bl	80084f0 <memchr>
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	d03f      	beq.n	8007f32 <_vfiprintf_r+0x20a>
 8007eb2:	4b27      	ldr	r3, [pc, #156]	@ (8007f50 <_vfiprintf_r+0x228>)
 8007eb4:	bb1b      	cbnz	r3, 8007efe <_vfiprintf_r+0x1d6>
 8007eb6:	9b03      	ldr	r3, [sp, #12]
 8007eb8:	3307      	adds	r3, #7
 8007eba:	f023 0307 	bic.w	r3, r3, #7
 8007ebe:	3308      	adds	r3, #8
 8007ec0:	9303      	str	r3, [sp, #12]
 8007ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ec4:	443b      	add	r3, r7
 8007ec6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ec8:	e76a      	b.n	8007da0 <_vfiprintf_r+0x78>
 8007eca:	460c      	mov	r4, r1
 8007ecc:	2001      	movs	r0, #1
 8007ece:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ed2:	e7a8      	b.n	8007e26 <_vfiprintf_r+0xfe>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	f04f 0c0a 	mov.w	ip, #10
 8007eda:	4619      	mov	r1, r3
 8007edc:	3401      	adds	r4, #1
 8007ede:	9305      	str	r3, [sp, #20]
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ee6:	3a30      	subs	r2, #48	@ 0x30
 8007ee8:	2a09      	cmp	r2, #9
 8007eea:	d903      	bls.n	8007ef4 <_vfiprintf_r+0x1cc>
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d0c6      	beq.n	8007e7e <_vfiprintf_r+0x156>
 8007ef0:	9105      	str	r1, [sp, #20]
 8007ef2:	e7c4      	b.n	8007e7e <_vfiprintf_r+0x156>
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007efc:	e7f0      	b.n	8007ee0 <_vfiprintf_r+0x1b8>
 8007efe:	ab03      	add	r3, sp, #12
 8007f00:	9300      	str	r3, [sp, #0]
 8007f02:	462a      	mov	r2, r5
 8007f04:	4630      	mov	r0, r6
 8007f06:	4b13      	ldr	r3, [pc, #76]	@ (8007f54 <_vfiprintf_r+0x22c>)
 8007f08:	a904      	add	r1, sp, #16
 8007f0a:	f3af 8000 	nop.w
 8007f0e:	4607      	mov	r7, r0
 8007f10:	1c78      	adds	r0, r7, #1
 8007f12:	d1d6      	bne.n	8007ec2 <_vfiprintf_r+0x19a>
 8007f14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f16:	07d9      	lsls	r1, r3, #31
 8007f18:	d405      	bmi.n	8007f26 <_vfiprintf_r+0x1fe>
 8007f1a:	89ab      	ldrh	r3, [r5, #12]
 8007f1c:	059a      	lsls	r2, r3, #22
 8007f1e:	d402      	bmi.n	8007f26 <_vfiprintf_r+0x1fe>
 8007f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f22:	f7ff fdd3 	bl	8007acc <__retarget_lock_release_recursive>
 8007f26:	89ab      	ldrh	r3, [r5, #12]
 8007f28:	065b      	lsls	r3, r3, #25
 8007f2a:	f53f af1f 	bmi.w	8007d6c <_vfiprintf_r+0x44>
 8007f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f30:	e71e      	b.n	8007d70 <_vfiprintf_r+0x48>
 8007f32:	ab03      	add	r3, sp, #12
 8007f34:	9300      	str	r3, [sp, #0]
 8007f36:	462a      	mov	r2, r5
 8007f38:	4630      	mov	r0, r6
 8007f3a:	4b06      	ldr	r3, [pc, #24]	@ (8007f54 <_vfiprintf_r+0x22c>)
 8007f3c:	a904      	add	r1, sp, #16
 8007f3e:	f000 f87d 	bl	800803c <_printf_i>
 8007f42:	e7e4      	b.n	8007f0e <_vfiprintf_r+0x1e6>
 8007f44:	0800871e 	.word	0x0800871e
 8007f48:	08008724 	.word	0x08008724
 8007f4c:	08008728 	.word	0x08008728
 8007f50:	00000000 	.word	0x00000000
 8007f54:	08007d03 	.word	0x08007d03

08007f58 <_printf_common>:
 8007f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f5c:	4616      	mov	r6, r2
 8007f5e:	4698      	mov	r8, r3
 8007f60:	688a      	ldr	r2, [r1, #8]
 8007f62:	690b      	ldr	r3, [r1, #16]
 8007f64:	4607      	mov	r7, r0
 8007f66:	4293      	cmp	r3, r2
 8007f68:	bfb8      	it	lt
 8007f6a:	4613      	movlt	r3, r2
 8007f6c:	6033      	str	r3, [r6, #0]
 8007f6e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f72:	460c      	mov	r4, r1
 8007f74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f78:	b10a      	cbz	r2, 8007f7e <_printf_common+0x26>
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	6033      	str	r3, [r6, #0]
 8007f7e:	6823      	ldr	r3, [r4, #0]
 8007f80:	0699      	lsls	r1, r3, #26
 8007f82:	bf42      	ittt	mi
 8007f84:	6833      	ldrmi	r3, [r6, #0]
 8007f86:	3302      	addmi	r3, #2
 8007f88:	6033      	strmi	r3, [r6, #0]
 8007f8a:	6825      	ldr	r5, [r4, #0]
 8007f8c:	f015 0506 	ands.w	r5, r5, #6
 8007f90:	d106      	bne.n	8007fa0 <_printf_common+0x48>
 8007f92:	f104 0a19 	add.w	sl, r4, #25
 8007f96:	68e3      	ldr	r3, [r4, #12]
 8007f98:	6832      	ldr	r2, [r6, #0]
 8007f9a:	1a9b      	subs	r3, r3, r2
 8007f9c:	42ab      	cmp	r3, r5
 8007f9e:	dc2b      	bgt.n	8007ff8 <_printf_common+0xa0>
 8007fa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007fa4:	6822      	ldr	r2, [r4, #0]
 8007fa6:	3b00      	subs	r3, #0
 8007fa8:	bf18      	it	ne
 8007faa:	2301      	movne	r3, #1
 8007fac:	0692      	lsls	r2, r2, #26
 8007fae:	d430      	bmi.n	8008012 <_printf_common+0xba>
 8007fb0:	4641      	mov	r1, r8
 8007fb2:	4638      	mov	r0, r7
 8007fb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007fb8:	47c8      	blx	r9
 8007fba:	3001      	adds	r0, #1
 8007fbc:	d023      	beq.n	8008006 <_printf_common+0xae>
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	6922      	ldr	r2, [r4, #16]
 8007fc2:	f003 0306 	and.w	r3, r3, #6
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	bf14      	ite	ne
 8007fca:	2500      	movne	r5, #0
 8007fcc:	6833      	ldreq	r3, [r6, #0]
 8007fce:	f04f 0600 	mov.w	r6, #0
 8007fd2:	bf08      	it	eq
 8007fd4:	68e5      	ldreq	r5, [r4, #12]
 8007fd6:	f104 041a 	add.w	r4, r4, #26
 8007fda:	bf08      	it	eq
 8007fdc:	1aed      	subeq	r5, r5, r3
 8007fde:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007fe2:	bf08      	it	eq
 8007fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	bfc4      	itt	gt
 8007fec:	1a9b      	subgt	r3, r3, r2
 8007fee:	18ed      	addgt	r5, r5, r3
 8007ff0:	42b5      	cmp	r5, r6
 8007ff2:	d11a      	bne.n	800802a <_printf_common+0xd2>
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	e008      	b.n	800800a <_printf_common+0xb2>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	4652      	mov	r2, sl
 8007ffc:	4641      	mov	r1, r8
 8007ffe:	4638      	mov	r0, r7
 8008000:	47c8      	blx	r9
 8008002:	3001      	adds	r0, #1
 8008004:	d103      	bne.n	800800e <_printf_common+0xb6>
 8008006:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800800a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800800e:	3501      	adds	r5, #1
 8008010:	e7c1      	b.n	8007f96 <_printf_common+0x3e>
 8008012:	2030      	movs	r0, #48	@ 0x30
 8008014:	18e1      	adds	r1, r4, r3
 8008016:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008020:	4422      	add	r2, r4
 8008022:	3302      	adds	r3, #2
 8008024:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008028:	e7c2      	b.n	8007fb0 <_printf_common+0x58>
 800802a:	2301      	movs	r3, #1
 800802c:	4622      	mov	r2, r4
 800802e:	4641      	mov	r1, r8
 8008030:	4638      	mov	r0, r7
 8008032:	47c8      	blx	r9
 8008034:	3001      	adds	r0, #1
 8008036:	d0e6      	beq.n	8008006 <_printf_common+0xae>
 8008038:	3601      	adds	r6, #1
 800803a:	e7d9      	b.n	8007ff0 <_printf_common+0x98>

0800803c <_printf_i>:
 800803c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008040:	7e0f      	ldrb	r7, [r1, #24]
 8008042:	4691      	mov	r9, r2
 8008044:	2f78      	cmp	r7, #120	@ 0x78
 8008046:	4680      	mov	r8, r0
 8008048:	460c      	mov	r4, r1
 800804a:	469a      	mov	sl, r3
 800804c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800804e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008052:	d807      	bhi.n	8008064 <_printf_i+0x28>
 8008054:	2f62      	cmp	r7, #98	@ 0x62
 8008056:	d80a      	bhi.n	800806e <_printf_i+0x32>
 8008058:	2f00      	cmp	r7, #0
 800805a:	f000 80d1 	beq.w	8008200 <_printf_i+0x1c4>
 800805e:	2f58      	cmp	r7, #88	@ 0x58
 8008060:	f000 80b8 	beq.w	80081d4 <_printf_i+0x198>
 8008064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008068:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800806c:	e03a      	b.n	80080e4 <_printf_i+0xa8>
 800806e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008072:	2b15      	cmp	r3, #21
 8008074:	d8f6      	bhi.n	8008064 <_printf_i+0x28>
 8008076:	a101      	add	r1, pc, #4	@ (adr r1, 800807c <_printf_i+0x40>)
 8008078:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800807c:	080080d5 	.word	0x080080d5
 8008080:	080080e9 	.word	0x080080e9
 8008084:	08008065 	.word	0x08008065
 8008088:	08008065 	.word	0x08008065
 800808c:	08008065 	.word	0x08008065
 8008090:	08008065 	.word	0x08008065
 8008094:	080080e9 	.word	0x080080e9
 8008098:	08008065 	.word	0x08008065
 800809c:	08008065 	.word	0x08008065
 80080a0:	08008065 	.word	0x08008065
 80080a4:	08008065 	.word	0x08008065
 80080a8:	080081e7 	.word	0x080081e7
 80080ac:	08008113 	.word	0x08008113
 80080b0:	080081a1 	.word	0x080081a1
 80080b4:	08008065 	.word	0x08008065
 80080b8:	08008065 	.word	0x08008065
 80080bc:	08008209 	.word	0x08008209
 80080c0:	08008065 	.word	0x08008065
 80080c4:	08008113 	.word	0x08008113
 80080c8:	08008065 	.word	0x08008065
 80080cc:	08008065 	.word	0x08008065
 80080d0:	080081a9 	.word	0x080081a9
 80080d4:	6833      	ldr	r3, [r6, #0]
 80080d6:	1d1a      	adds	r2, r3, #4
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6032      	str	r2, [r6, #0]
 80080dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080e4:	2301      	movs	r3, #1
 80080e6:	e09c      	b.n	8008222 <_printf_i+0x1e6>
 80080e8:	6833      	ldr	r3, [r6, #0]
 80080ea:	6820      	ldr	r0, [r4, #0]
 80080ec:	1d19      	adds	r1, r3, #4
 80080ee:	6031      	str	r1, [r6, #0]
 80080f0:	0606      	lsls	r6, r0, #24
 80080f2:	d501      	bpl.n	80080f8 <_printf_i+0xbc>
 80080f4:	681d      	ldr	r5, [r3, #0]
 80080f6:	e003      	b.n	8008100 <_printf_i+0xc4>
 80080f8:	0645      	lsls	r5, r0, #25
 80080fa:	d5fb      	bpl.n	80080f4 <_printf_i+0xb8>
 80080fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008100:	2d00      	cmp	r5, #0
 8008102:	da03      	bge.n	800810c <_printf_i+0xd0>
 8008104:	232d      	movs	r3, #45	@ 0x2d
 8008106:	426d      	negs	r5, r5
 8008108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800810c:	230a      	movs	r3, #10
 800810e:	4858      	ldr	r0, [pc, #352]	@ (8008270 <_printf_i+0x234>)
 8008110:	e011      	b.n	8008136 <_printf_i+0xfa>
 8008112:	6821      	ldr	r1, [r4, #0]
 8008114:	6833      	ldr	r3, [r6, #0]
 8008116:	0608      	lsls	r0, r1, #24
 8008118:	f853 5b04 	ldr.w	r5, [r3], #4
 800811c:	d402      	bmi.n	8008124 <_printf_i+0xe8>
 800811e:	0649      	lsls	r1, r1, #25
 8008120:	bf48      	it	mi
 8008122:	b2ad      	uxthmi	r5, r5
 8008124:	2f6f      	cmp	r7, #111	@ 0x6f
 8008126:	6033      	str	r3, [r6, #0]
 8008128:	bf14      	ite	ne
 800812a:	230a      	movne	r3, #10
 800812c:	2308      	moveq	r3, #8
 800812e:	4850      	ldr	r0, [pc, #320]	@ (8008270 <_printf_i+0x234>)
 8008130:	2100      	movs	r1, #0
 8008132:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008136:	6866      	ldr	r6, [r4, #4]
 8008138:	2e00      	cmp	r6, #0
 800813a:	60a6      	str	r6, [r4, #8]
 800813c:	db05      	blt.n	800814a <_printf_i+0x10e>
 800813e:	6821      	ldr	r1, [r4, #0]
 8008140:	432e      	orrs	r6, r5
 8008142:	f021 0104 	bic.w	r1, r1, #4
 8008146:	6021      	str	r1, [r4, #0]
 8008148:	d04b      	beq.n	80081e2 <_printf_i+0x1a6>
 800814a:	4616      	mov	r6, r2
 800814c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008150:	fb03 5711 	mls	r7, r3, r1, r5
 8008154:	5dc7      	ldrb	r7, [r0, r7]
 8008156:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800815a:	462f      	mov	r7, r5
 800815c:	42bb      	cmp	r3, r7
 800815e:	460d      	mov	r5, r1
 8008160:	d9f4      	bls.n	800814c <_printf_i+0x110>
 8008162:	2b08      	cmp	r3, #8
 8008164:	d10b      	bne.n	800817e <_printf_i+0x142>
 8008166:	6823      	ldr	r3, [r4, #0]
 8008168:	07df      	lsls	r7, r3, #31
 800816a:	d508      	bpl.n	800817e <_printf_i+0x142>
 800816c:	6923      	ldr	r3, [r4, #16]
 800816e:	6861      	ldr	r1, [r4, #4]
 8008170:	4299      	cmp	r1, r3
 8008172:	bfde      	ittt	le
 8008174:	2330      	movle	r3, #48	@ 0x30
 8008176:	f806 3c01 	strble.w	r3, [r6, #-1]
 800817a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800817e:	1b92      	subs	r2, r2, r6
 8008180:	6122      	str	r2, [r4, #16]
 8008182:	464b      	mov	r3, r9
 8008184:	4621      	mov	r1, r4
 8008186:	4640      	mov	r0, r8
 8008188:	f8cd a000 	str.w	sl, [sp]
 800818c:	aa03      	add	r2, sp, #12
 800818e:	f7ff fee3 	bl	8007f58 <_printf_common>
 8008192:	3001      	adds	r0, #1
 8008194:	d14a      	bne.n	800822c <_printf_i+0x1f0>
 8008196:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800819a:	b004      	add	sp, #16
 800819c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a0:	6823      	ldr	r3, [r4, #0]
 80081a2:	f043 0320 	orr.w	r3, r3, #32
 80081a6:	6023      	str	r3, [r4, #0]
 80081a8:	2778      	movs	r7, #120	@ 0x78
 80081aa:	4832      	ldr	r0, [pc, #200]	@ (8008274 <_printf_i+0x238>)
 80081ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80081b0:	6823      	ldr	r3, [r4, #0]
 80081b2:	6831      	ldr	r1, [r6, #0]
 80081b4:	061f      	lsls	r7, r3, #24
 80081b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80081ba:	d402      	bmi.n	80081c2 <_printf_i+0x186>
 80081bc:	065f      	lsls	r7, r3, #25
 80081be:	bf48      	it	mi
 80081c0:	b2ad      	uxthmi	r5, r5
 80081c2:	6031      	str	r1, [r6, #0]
 80081c4:	07d9      	lsls	r1, r3, #31
 80081c6:	bf44      	itt	mi
 80081c8:	f043 0320 	orrmi.w	r3, r3, #32
 80081cc:	6023      	strmi	r3, [r4, #0]
 80081ce:	b11d      	cbz	r5, 80081d8 <_printf_i+0x19c>
 80081d0:	2310      	movs	r3, #16
 80081d2:	e7ad      	b.n	8008130 <_printf_i+0xf4>
 80081d4:	4826      	ldr	r0, [pc, #152]	@ (8008270 <_printf_i+0x234>)
 80081d6:	e7e9      	b.n	80081ac <_printf_i+0x170>
 80081d8:	6823      	ldr	r3, [r4, #0]
 80081da:	f023 0320 	bic.w	r3, r3, #32
 80081de:	6023      	str	r3, [r4, #0]
 80081e0:	e7f6      	b.n	80081d0 <_printf_i+0x194>
 80081e2:	4616      	mov	r6, r2
 80081e4:	e7bd      	b.n	8008162 <_printf_i+0x126>
 80081e6:	6833      	ldr	r3, [r6, #0]
 80081e8:	6825      	ldr	r5, [r4, #0]
 80081ea:	1d18      	adds	r0, r3, #4
 80081ec:	6961      	ldr	r1, [r4, #20]
 80081ee:	6030      	str	r0, [r6, #0]
 80081f0:	062e      	lsls	r6, r5, #24
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	d501      	bpl.n	80081fa <_printf_i+0x1be>
 80081f6:	6019      	str	r1, [r3, #0]
 80081f8:	e002      	b.n	8008200 <_printf_i+0x1c4>
 80081fa:	0668      	lsls	r0, r5, #25
 80081fc:	d5fb      	bpl.n	80081f6 <_printf_i+0x1ba>
 80081fe:	8019      	strh	r1, [r3, #0]
 8008200:	2300      	movs	r3, #0
 8008202:	4616      	mov	r6, r2
 8008204:	6123      	str	r3, [r4, #16]
 8008206:	e7bc      	b.n	8008182 <_printf_i+0x146>
 8008208:	6833      	ldr	r3, [r6, #0]
 800820a:	2100      	movs	r1, #0
 800820c:	1d1a      	adds	r2, r3, #4
 800820e:	6032      	str	r2, [r6, #0]
 8008210:	681e      	ldr	r6, [r3, #0]
 8008212:	6862      	ldr	r2, [r4, #4]
 8008214:	4630      	mov	r0, r6
 8008216:	f000 f96b 	bl	80084f0 <memchr>
 800821a:	b108      	cbz	r0, 8008220 <_printf_i+0x1e4>
 800821c:	1b80      	subs	r0, r0, r6
 800821e:	6060      	str	r0, [r4, #4]
 8008220:	6863      	ldr	r3, [r4, #4]
 8008222:	6123      	str	r3, [r4, #16]
 8008224:	2300      	movs	r3, #0
 8008226:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800822a:	e7aa      	b.n	8008182 <_printf_i+0x146>
 800822c:	4632      	mov	r2, r6
 800822e:	4649      	mov	r1, r9
 8008230:	4640      	mov	r0, r8
 8008232:	6923      	ldr	r3, [r4, #16]
 8008234:	47d0      	blx	sl
 8008236:	3001      	adds	r0, #1
 8008238:	d0ad      	beq.n	8008196 <_printf_i+0x15a>
 800823a:	6823      	ldr	r3, [r4, #0]
 800823c:	079b      	lsls	r3, r3, #30
 800823e:	d413      	bmi.n	8008268 <_printf_i+0x22c>
 8008240:	68e0      	ldr	r0, [r4, #12]
 8008242:	9b03      	ldr	r3, [sp, #12]
 8008244:	4298      	cmp	r0, r3
 8008246:	bfb8      	it	lt
 8008248:	4618      	movlt	r0, r3
 800824a:	e7a6      	b.n	800819a <_printf_i+0x15e>
 800824c:	2301      	movs	r3, #1
 800824e:	4632      	mov	r2, r6
 8008250:	4649      	mov	r1, r9
 8008252:	4640      	mov	r0, r8
 8008254:	47d0      	blx	sl
 8008256:	3001      	adds	r0, #1
 8008258:	d09d      	beq.n	8008196 <_printf_i+0x15a>
 800825a:	3501      	adds	r5, #1
 800825c:	68e3      	ldr	r3, [r4, #12]
 800825e:	9903      	ldr	r1, [sp, #12]
 8008260:	1a5b      	subs	r3, r3, r1
 8008262:	42ab      	cmp	r3, r5
 8008264:	dcf2      	bgt.n	800824c <_printf_i+0x210>
 8008266:	e7eb      	b.n	8008240 <_printf_i+0x204>
 8008268:	2500      	movs	r5, #0
 800826a:	f104 0619 	add.w	r6, r4, #25
 800826e:	e7f5      	b.n	800825c <_printf_i+0x220>
 8008270:	0800872f 	.word	0x0800872f
 8008274:	08008740 	.word	0x08008740

08008278 <__sflush_r>:
 8008278:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800827c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827e:	0716      	lsls	r6, r2, #28
 8008280:	4605      	mov	r5, r0
 8008282:	460c      	mov	r4, r1
 8008284:	d454      	bmi.n	8008330 <__sflush_r+0xb8>
 8008286:	684b      	ldr	r3, [r1, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	dc02      	bgt.n	8008292 <__sflush_r+0x1a>
 800828c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800828e:	2b00      	cmp	r3, #0
 8008290:	dd48      	ble.n	8008324 <__sflush_r+0xac>
 8008292:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008294:	2e00      	cmp	r6, #0
 8008296:	d045      	beq.n	8008324 <__sflush_r+0xac>
 8008298:	2300      	movs	r3, #0
 800829a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800829e:	682f      	ldr	r7, [r5, #0]
 80082a0:	6a21      	ldr	r1, [r4, #32]
 80082a2:	602b      	str	r3, [r5, #0]
 80082a4:	d030      	beq.n	8008308 <__sflush_r+0x90>
 80082a6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	0759      	lsls	r1, r3, #29
 80082ac:	d505      	bpl.n	80082ba <__sflush_r+0x42>
 80082ae:	6863      	ldr	r3, [r4, #4]
 80082b0:	1ad2      	subs	r2, r2, r3
 80082b2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80082b4:	b10b      	cbz	r3, 80082ba <__sflush_r+0x42>
 80082b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80082b8:	1ad2      	subs	r2, r2, r3
 80082ba:	2300      	movs	r3, #0
 80082bc:	4628      	mov	r0, r5
 80082be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80082c0:	6a21      	ldr	r1, [r4, #32]
 80082c2:	47b0      	blx	r6
 80082c4:	1c43      	adds	r3, r0, #1
 80082c6:	89a3      	ldrh	r3, [r4, #12]
 80082c8:	d106      	bne.n	80082d8 <__sflush_r+0x60>
 80082ca:	6829      	ldr	r1, [r5, #0]
 80082cc:	291d      	cmp	r1, #29
 80082ce:	d82b      	bhi.n	8008328 <__sflush_r+0xb0>
 80082d0:	4a28      	ldr	r2, [pc, #160]	@ (8008374 <__sflush_r+0xfc>)
 80082d2:	40ca      	lsrs	r2, r1
 80082d4:	07d6      	lsls	r6, r2, #31
 80082d6:	d527      	bpl.n	8008328 <__sflush_r+0xb0>
 80082d8:	2200      	movs	r2, #0
 80082da:	6062      	str	r2, [r4, #4]
 80082dc:	6922      	ldr	r2, [r4, #16]
 80082de:	04d9      	lsls	r1, r3, #19
 80082e0:	6022      	str	r2, [r4, #0]
 80082e2:	d504      	bpl.n	80082ee <__sflush_r+0x76>
 80082e4:	1c42      	adds	r2, r0, #1
 80082e6:	d101      	bne.n	80082ec <__sflush_r+0x74>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	b903      	cbnz	r3, 80082ee <__sflush_r+0x76>
 80082ec:	6560      	str	r0, [r4, #84]	@ 0x54
 80082ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082f0:	602f      	str	r7, [r5, #0]
 80082f2:	b1b9      	cbz	r1, 8008324 <__sflush_r+0xac>
 80082f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082f8:	4299      	cmp	r1, r3
 80082fa:	d002      	beq.n	8008302 <__sflush_r+0x8a>
 80082fc:	4628      	mov	r0, r5
 80082fe:	f7ff fbf5 	bl	8007aec <_free_r>
 8008302:	2300      	movs	r3, #0
 8008304:	6363      	str	r3, [r4, #52]	@ 0x34
 8008306:	e00d      	b.n	8008324 <__sflush_r+0xac>
 8008308:	2301      	movs	r3, #1
 800830a:	4628      	mov	r0, r5
 800830c:	47b0      	blx	r6
 800830e:	4602      	mov	r2, r0
 8008310:	1c50      	adds	r0, r2, #1
 8008312:	d1c9      	bne.n	80082a8 <__sflush_r+0x30>
 8008314:	682b      	ldr	r3, [r5, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d0c6      	beq.n	80082a8 <__sflush_r+0x30>
 800831a:	2b1d      	cmp	r3, #29
 800831c:	d001      	beq.n	8008322 <__sflush_r+0xaa>
 800831e:	2b16      	cmp	r3, #22
 8008320:	d11d      	bne.n	800835e <__sflush_r+0xe6>
 8008322:	602f      	str	r7, [r5, #0]
 8008324:	2000      	movs	r0, #0
 8008326:	e021      	b.n	800836c <__sflush_r+0xf4>
 8008328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800832c:	b21b      	sxth	r3, r3
 800832e:	e01a      	b.n	8008366 <__sflush_r+0xee>
 8008330:	690f      	ldr	r7, [r1, #16]
 8008332:	2f00      	cmp	r7, #0
 8008334:	d0f6      	beq.n	8008324 <__sflush_r+0xac>
 8008336:	0793      	lsls	r3, r2, #30
 8008338:	bf18      	it	ne
 800833a:	2300      	movne	r3, #0
 800833c:	680e      	ldr	r6, [r1, #0]
 800833e:	bf08      	it	eq
 8008340:	694b      	ldreq	r3, [r1, #20]
 8008342:	1bf6      	subs	r6, r6, r7
 8008344:	600f      	str	r7, [r1, #0]
 8008346:	608b      	str	r3, [r1, #8]
 8008348:	2e00      	cmp	r6, #0
 800834a:	ddeb      	ble.n	8008324 <__sflush_r+0xac>
 800834c:	4633      	mov	r3, r6
 800834e:	463a      	mov	r2, r7
 8008350:	4628      	mov	r0, r5
 8008352:	6a21      	ldr	r1, [r4, #32]
 8008354:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008358:	47e0      	blx	ip
 800835a:	2800      	cmp	r0, #0
 800835c:	dc07      	bgt.n	800836e <__sflush_r+0xf6>
 800835e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008366:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800836a:	81a3      	strh	r3, [r4, #12]
 800836c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800836e:	4407      	add	r7, r0
 8008370:	1a36      	subs	r6, r6, r0
 8008372:	e7e9      	b.n	8008348 <__sflush_r+0xd0>
 8008374:	20400001 	.word	0x20400001

08008378 <_fflush_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	690b      	ldr	r3, [r1, #16]
 800837c:	4605      	mov	r5, r0
 800837e:	460c      	mov	r4, r1
 8008380:	b913      	cbnz	r3, 8008388 <_fflush_r+0x10>
 8008382:	2500      	movs	r5, #0
 8008384:	4628      	mov	r0, r5
 8008386:	bd38      	pop	{r3, r4, r5, pc}
 8008388:	b118      	cbz	r0, 8008392 <_fflush_r+0x1a>
 800838a:	6a03      	ldr	r3, [r0, #32]
 800838c:	b90b      	cbnz	r3, 8008392 <_fflush_r+0x1a>
 800838e:	f7ff f947 	bl	8007620 <__sinit>
 8008392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d0f3      	beq.n	8008382 <_fflush_r+0xa>
 800839a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800839c:	07d0      	lsls	r0, r2, #31
 800839e:	d404      	bmi.n	80083aa <_fflush_r+0x32>
 80083a0:	0599      	lsls	r1, r3, #22
 80083a2:	d402      	bmi.n	80083aa <_fflush_r+0x32>
 80083a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083a6:	f7ff fb90 	bl	8007aca <__retarget_lock_acquire_recursive>
 80083aa:	4628      	mov	r0, r5
 80083ac:	4621      	mov	r1, r4
 80083ae:	f7ff ff63 	bl	8008278 <__sflush_r>
 80083b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083b4:	4605      	mov	r5, r0
 80083b6:	07da      	lsls	r2, r3, #31
 80083b8:	d4e4      	bmi.n	8008384 <_fflush_r+0xc>
 80083ba:	89a3      	ldrh	r3, [r4, #12]
 80083bc:	059b      	lsls	r3, r3, #22
 80083be:	d4e1      	bmi.n	8008384 <_fflush_r+0xc>
 80083c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083c2:	f7ff fb83 	bl	8007acc <__retarget_lock_release_recursive>
 80083c6:	e7dd      	b.n	8008384 <_fflush_r+0xc>

080083c8 <__swhatbuf_r>:
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	460c      	mov	r4, r1
 80083cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083d0:	4615      	mov	r5, r2
 80083d2:	2900      	cmp	r1, #0
 80083d4:	461e      	mov	r6, r3
 80083d6:	b096      	sub	sp, #88	@ 0x58
 80083d8:	da0c      	bge.n	80083f4 <__swhatbuf_r+0x2c>
 80083da:	89a3      	ldrh	r3, [r4, #12]
 80083dc:	2100      	movs	r1, #0
 80083de:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80083e2:	bf14      	ite	ne
 80083e4:	2340      	movne	r3, #64	@ 0x40
 80083e6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80083ea:	2000      	movs	r0, #0
 80083ec:	6031      	str	r1, [r6, #0]
 80083ee:	602b      	str	r3, [r5, #0]
 80083f0:	b016      	add	sp, #88	@ 0x58
 80083f2:	bd70      	pop	{r4, r5, r6, pc}
 80083f4:	466a      	mov	r2, sp
 80083f6:	f000 f849 	bl	800848c <_fstat_r>
 80083fa:	2800      	cmp	r0, #0
 80083fc:	dbed      	blt.n	80083da <__swhatbuf_r+0x12>
 80083fe:	9901      	ldr	r1, [sp, #4]
 8008400:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008404:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008408:	4259      	negs	r1, r3
 800840a:	4159      	adcs	r1, r3
 800840c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008410:	e7eb      	b.n	80083ea <__swhatbuf_r+0x22>

08008412 <__smakebuf_r>:
 8008412:	898b      	ldrh	r3, [r1, #12]
 8008414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008416:	079d      	lsls	r5, r3, #30
 8008418:	4606      	mov	r6, r0
 800841a:	460c      	mov	r4, r1
 800841c:	d507      	bpl.n	800842e <__smakebuf_r+0x1c>
 800841e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	6123      	str	r3, [r4, #16]
 8008426:	2301      	movs	r3, #1
 8008428:	6163      	str	r3, [r4, #20]
 800842a:	b003      	add	sp, #12
 800842c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800842e:	466a      	mov	r2, sp
 8008430:	ab01      	add	r3, sp, #4
 8008432:	f7ff ffc9 	bl	80083c8 <__swhatbuf_r>
 8008436:	9f00      	ldr	r7, [sp, #0]
 8008438:	4605      	mov	r5, r0
 800843a:	4639      	mov	r1, r7
 800843c:	4630      	mov	r0, r6
 800843e:	f7ff fbbf 	bl	8007bc0 <_malloc_r>
 8008442:	b948      	cbnz	r0, 8008458 <__smakebuf_r+0x46>
 8008444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008448:	059a      	lsls	r2, r3, #22
 800844a:	d4ee      	bmi.n	800842a <__smakebuf_r+0x18>
 800844c:	f023 0303 	bic.w	r3, r3, #3
 8008450:	f043 0302 	orr.w	r3, r3, #2
 8008454:	81a3      	strh	r3, [r4, #12]
 8008456:	e7e2      	b.n	800841e <__smakebuf_r+0xc>
 8008458:	89a3      	ldrh	r3, [r4, #12]
 800845a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800845e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008462:	81a3      	strh	r3, [r4, #12]
 8008464:	9b01      	ldr	r3, [sp, #4]
 8008466:	6020      	str	r0, [r4, #0]
 8008468:	b15b      	cbz	r3, 8008482 <__smakebuf_r+0x70>
 800846a:	4630      	mov	r0, r6
 800846c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008470:	f000 f81e 	bl	80084b0 <_isatty_r>
 8008474:	b128      	cbz	r0, 8008482 <__smakebuf_r+0x70>
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	f023 0303 	bic.w	r3, r3, #3
 800847c:	f043 0301 	orr.w	r3, r3, #1
 8008480:	81a3      	strh	r3, [r4, #12]
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	431d      	orrs	r5, r3
 8008486:	81a5      	strh	r5, [r4, #12]
 8008488:	e7cf      	b.n	800842a <__smakebuf_r+0x18>
	...

0800848c <_fstat_r>:
 800848c:	b538      	push	{r3, r4, r5, lr}
 800848e:	2300      	movs	r3, #0
 8008490:	4d06      	ldr	r5, [pc, #24]	@ (80084ac <_fstat_r+0x20>)
 8008492:	4604      	mov	r4, r0
 8008494:	4608      	mov	r0, r1
 8008496:	4611      	mov	r1, r2
 8008498:	602b      	str	r3, [r5, #0]
 800849a:	f7f9 fcf9 	bl	8001e90 <_fstat>
 800849e:	1c43      	adds	r3, r0, #1
 80084a0:	d102      	bne.n	80084a8 <_fstat_r+0x1c>
 80084a2:	682b      	ldr	r3, [r5, #0]
 80084a4:	b103      	cbz	r3, 80084a8 <_fstat_r+0x1c>
 80084a6:	6023      	str	r3, [r4, #0]
 80084a8:	bd38      	pop	{r3, r4, r5, pc}
 80084aa:	bf00      	nop
 80084ac:	2000391c 	.word	0x2000391c

080084b0 <_isatty_r>:
 80084b0:	b538      	push	{r3, r4, r5, lr}
 80084b2:	2300      	movs	r3, #0
 80084b4:	4d05      	ldr	r5, [pc, #20]	@ (80084cc <_isatty_r+0x1c>)
 80084b6:	4604      	mov	r4, r0
 80084b8:	4608      	mov	r0, r1
 80084ba:	602b      	str	r3, [r5, #0]
 80084bc:	f7f9 fcf7 	bl	8001eae <_isatty>
 80084c0:	1c43      	adds	r3, r0, #1
 80084c2:	d102      	bne.n	80084ca <_isatty_r+0x1a>
 80084c4:	682b      	ldr	r3, [r5, #0]
 80084c6:	b103      	cbz	r3, 80084ca <_isatty_r+0x1a>
 80084c8:	6023      	str	r3, [r4, #0]
 80084ca:	bd38      	pop	{r3, r4, r5, pc}
 80084cc:	2000391c 	.word	0x2000391c

080084d0 <_sbrk_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	2300      	movs	r3, #0
 80084d4:	4d05      	ldr	r5, [pc, #20]	@ (80084ec <_sbrk_r+0x1c>)
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	602b      	str	r3, [r5, #0]
 80084dc:	f7f9 fcfe 	bl	8001edc <_sbrk>
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	d102      	bne.n	80084ea <_sbrk_r+0x1a>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b103      	cbz	r3, 80084ea <_sbrk_r+0x1a>
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	2000391c 	.word	0x2000391c

080084f0 <memchr>:
 80084f0:	4603      	mov	r3, r0
 80084f2:	b510      	push	{r4, lr}
 80084f4:	b2c9      	uxtb	r1, r1
 80084f6:	4402      	add	r2, r0
 80084f8:	4293      	cmp	r3, r2
 80084fa:	4618      	mov	r0, r3
 80084fc:	d101      	bne.n	8008502 <memchr+0x12>
 80084fe:	2000      	movs	r0, #0
 8008500:	e003      	b.n	800850a <memchr+0x1a>
 8008502:	7804      	ldrb	r4, [r0, #0]
 8008504:	3301      	adds	r3, #1
 8008506:	428c      	cmp	r4, r1
 8008508:	d1f6      	bne.n	80084f8 <memchr+0x8>
 800850a:	bd10      	pop	{r4, pc}

0800850c <_init>:
 800850c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850e:	bf00      	nop
 8008510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008512:	bc08      	pop	{r3}
 8008514:	469e      	mov	lr, r3
 8008516:	4770      	bx	lr

08008518 <_fini>:
 8008518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851a:	bf00      	nop
 800851c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800851e:	bc08      	pop	{r3}
 8008520:	469e      	mov	lr, r3
 8008522:	4770      	bx	lr
