<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element FDRAM
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "292168";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sysid.control_slave
   {
      datum baseAddress
      {
         value = "292160";
         type = "String";
      }
   }
   element fdclk
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element fdcpy_busy
   {
      datum _sortIndex
      {
         value = "59";
         type = "int";
      }
   }
   element fdcpy_emunit
   {
      datum _sortIndex
      {
         value = "52";
         type = "int";
      }
   }
   element fdcpy_error
   {
      datum _sortIndex
      {
         value = "60";
         type = "int";
      }
   }
   element fdcpy_fdmode
   {
      datum _sortIndex
      {
         value = "49";
         type = "int";
      }
   }
   element fdcpy_head
   {
      datum _sortIndex
      {
         value = "54";
         type = "int";
      }
   }
   element fdcpy_mfm
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
   }
   element fdcpy_rddisk
   {
      datum _sortIndex
      {
         value = "58";
         type = "int";
      }
   }
   element fdcpy_recarib
   {
      datum _sortIndex
      {
         value = "55";
         type = "int";
      }
   }
   element fdcpy_seek
   {
      datum _sortIndex
      {
         value = "56";
         type = "int";
      }
   }
   element fdcpy_track
   {
      datum _sortIndex
      {
         value = "53";
         type = "int";
      }
   }
   element fdcpy_unit
   {
      datum _sortIndex
      {
         value = "51";
         type = "int";
      }
   }
   element fdcpy_wrdisk
   {
      datum _sortIndex
      {
         value = "57";
         type = "int";
      }
   }
   element nios2_qsys_0.jtag_debug_module
   {
      datum baseAddress
      {
         value = "288768";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element kbfifo
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
   }
   element mainmem
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element model
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element nios2_qsys_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element nvsram
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element kbfifo.out
   {
      datum baseAddress
      {
         value = "292176";
         type = "String";
      }
   }
   element kbfifo.out_csr
   {
      datum baseAddress
      {
         value = "291328";
         type = "String";
      }
   }
   element pio_FDEBUSY
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
   }
   element pio_FDEJECT
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
   }
   element pio_FDEMUEN
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
   }
   element pio_FDINDISK
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
   }
   element pio_FDMODEIN
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element pio_FDMODEOUT
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
   }
   element pio_FDMODESET
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
   }
   element pio_FDMOTOR
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
   }
   element pio_FDRAMADDR
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element pio_FDRAMBUSY
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element pio_FDRAMRD
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element pio_FDRAMWR
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element pio_FDSEL0
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element pio_FDSEL1
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
   }
   element pio_FDWPROT
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
   }
   element pio_FDWROTE
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
   }
   element pio_INITDONE
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element pio_NVSAVE
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element pio_SASIACK
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element pio_SASIBSY
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element pio_SASICD
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element pio_SASIIN
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element pio_SASIIO
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element pio_SASIMSG
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element pio_SASIOUT
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element pio_SASIREQ
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element pio_SASIRST
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element pio_SASISEL
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element pio_SDCS
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element pio_SPIHS
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element ramclk
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
   }
   element pio_FDSEL0.s1
   {
      datum baseAddress
      {
         value = "291856";
         type = "String";
      }
   }
   element pio_FDWPROT.s1
   {
      datum baseAddress
      {
         value = "291776";
         type = "String";
      }
   }
   element fdcpy_rddisk.s1
   {
      datum baseAddress
      {
         value = "291456";
         type = "String";
      }
   }
   element pio_SASIACK.s1
   {
      datum baseAddress
      {
         value = "292064";
         type = "String";
      }
   }
   element fdcpy_emunit.s1
   {
      datum baseAddress
      {
         value = "291552";
         type = "String";
      }
   }
   element pio_SASIMSG.s1
   {
      datum baseAddress
      {
         value = "292016";
         type = "String";
      }
   }
   element pio_SASIOUT.s1
   {
      datum baseAddress
      {
         value = "292128";
         type = "String";
      }
   }
   element fdcpy_seek.s1
   {
      datum baseAddress
      {
         value = "291488";
         type = "String";
      }
   }
   element fdcpy_mfm.s1
   {
      datum baseAddress
      {
         value = "291584";
         type = "String";
      }
   }
   element nvsram.s1
   {
      datum baseAddress
      {
         value = "262144";
         type = "String";
      }
   }
   element pio_FDMOTOR.s1
   {
      datum baseAddress
      {
         value = "291616";
         type = "String";
      }
   }
   element fdcpy_unit.s1
   {
      datum baseAddress
      {
         value = "291568";
         type = "String";
      }
   }
   element pio_SASISEL.s1
   {
      datum baseAddress
      {
         value = "292112";
         type = "String";
      }
   }
   element pio_SASIIO.s1
   {
      datum baseAddress
      {
         value = "292048";
         type = "String";
      }
   }
   element txt_cursorC.s1
   {
      datum baseAddress
      {
         value = "291760";
         type = "String";
      }
   }
   element pio_FDRAMWR.s1
   {
      datum baseAddress
      {
         value = "291680";
         type = "String";
      }
   }
   element model.s1
   {
      datum baseAddress
      {
         value = "291968";
         type = "String";
      }
   }
   element mainmem.s1
   {
      datum baseAddress
      {
         value = "131072";
         type = "String";
      }
   }
   element pio_FDRAMRD.s1
   {
      datum baseAddress
      {
         value = "291696";
         type = "String";
      }
   }
   element pio_FDRAMADDR.s1
   {
      datum baseAddress
      {
         value = "291904";
         type = "String";
      }
   }
   element fdcpy_track.s1
   {
      datum baseAddress
      {
         value = "291536";
         type = "String";
      }
   }
   element pio_SPIHS.s1
   {
      datum baseAddress
      {
         value = "291984";
         type = "String";
      }
   }
   element pio_FDMODEIN.s1
   {
      datum baseAddress
      {
         value = "291888";
         type = "String";
      }
   }
   element pio_NVSAVE.s1
   {
      datum baseAddress
      {
         value = "291936";
         type = "String";
      }
   }
   element vram.s1
   {
      datum baseAddress
      {
         value = "278528";
         type = "String";
      }
   }
   element pio_SASIIN.s1
   {
      datum baseAddress
      {
         value = "292144";
         type = "String";
      }
   }
   element pio_INITDONE.s1
   {
      datum baseAddress
      {
         value = "291920";
         type = "String";
      }
   }
   element FDRAM.s1
   {
      datum baseAddress
      {
         value = "290816";
         type = "String";
      }
   }
   element pio_FDEJECT.s1
   {
      datum baseAddress
      {
         value = "291824";
         type = "String";
      }
   }
   element fdcpy_wrdisk.s1
   {
      datum baseAddress
      {
         value = "291472";
         type = "String";
      }
   }
   element pio_SASICD.s1
   {
      datum baseAddress
      {
         value = "292032";
         type = "String";
      }
   }
   element pio_SASIBSY.s1
   {
      datum baseAddress
      {
         value = "292096";
         type = "String";
      }
   }
   element fdcpy_recarib.s1
   {
      datum baseAddress
      {
         value = "291504";
         type = "String";
      }
   }
   element pio_FDMODESET.s1
   {
      datum baseAddress
      {
         value = "291632";
         type = "String";
      }
   }
   element txt_cursorL.s1
   {
      datum baseAddress
      {
         value = "291744";
         type = "String";
      }
   }
   element fdcpy_error.s1
   {
      datum baseAddress
      {
         value = "291424";
         type = "String";
      }
   }
   element pio_FDEBUSY.s1
   {
      datum baseAddress
      {
         value = "291664";
         type = "String";
      }
   }
   element pio_FDSEL1.s1
   {
      datum baseAddress
      {
         value = "291840";
         type = "String";
      }
   }
   element txt_cursoren.s1
   {
      datum baseAddress
      {
         value = "291728";
         type = "String";
      }
   }
   element fdcpy_fdmode.s1
   {
      datum baseAddress
      {
         value = "291600";
         type = "String";
      }
   }
   element pio_SASIRST.s1
   {
      datum baseAddress
      {
         value = "292000";
         type = "String";
      }
   }
   element fdcpy_head.s1
   {
      datum baseAddress
      {
         value = "291520";
         type = "String";
      }
   }
   element pio_FDWROTE.s1
   {
      datum baseAddress
      {
         value = "291872";
         type = "String";
      }
   }
   element pio_SDCS.s1
   {
      datum baseAddress
      {
         value = "291952";
         type = "String";
      }
   }
   element pio_FDEMUEN.s1
   {
      datum baseAddress
      {
         value = "291712";
         type = "String";
      }
   }
   element pio_FDINDISK.s1
   {
      datum baseAddress
      {
         value = "291808";
         type = "String";
      }
   }
   element fdcpy_busy.s1
   {
      datum baseAddress
      {
         value = "291440";
         type = "String";
      }
   }
   element pio_FDRAMBUSY.s1
   {
      datum baseAddress
      {
         value = "291648";
         type = "String";
      }
   }
   element pio_SASIREQ.s1
   {
      datum baseAddress
      {
         value = "292080";
         type = "String";
      }
   }
   element pio_FDMODEOUT.s1
   {
      datum baseAddress
      {
         value = "291792";
         type = "String";
      }
   }
   element spi_fast.spi_control_port
   {
      datum baseAddress
      {
         value = "291360";
         type = "String";
      }
   }
   element spi_slow.spi_control_port
   {
      datum baseAddress
      {
         value = "291392";
         type = "String";
      }
   }
   element spi_fast
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element spi_slow
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element sysclk
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element txt_cursorC
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element txt_cursorL
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element txt_cursoren
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element vclk
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element vram
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CEBA4F23C7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="spi_sdcard_slow"
   internal="spi_slow.external"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="spi_sdcard_fast"
   internal="spi_fast.external"
   type="conduit"
   dir="end" />
 <interface
   name="sasidin"
   internal="pio_SASIIN.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasidout"
   internal="pio_SASIOUT.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasisel"
   internal="pio_SASISEL.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasibsy"
   internal="pio_SASIBSY.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasireq"
   internal="pio_SASIREQ.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasiack"
   internal="pio_SASIACK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasiio"
   internal="pio_SASIIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasicd"
   internal="pio_SASICD.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasimsg"
   internal="pio_SASIMSG.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sasirst"
   internal="pio_SASIRST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="spihs"
   internal="pio_SPIHS.external_connection"
   type="conduit"
   dir="end" />
 <interface name="vram" internal="vram.s2" type="avalon" dir="end" />
 <interface name="vclk" internal="vclk.clk_in" type="clock" dir="end" />
 <interface
   name="model"
   internal="model.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sdcs"
   internal="pio_SDCS.external_connection"
   type="conduit"
   dir="end" />
 <interface name="nvsram" internal="nvsram.s2" type="avalon" dir="end" />
 <interface name="sysclk" internal="sysclk.clk_in" type="clock" dir="end" />
 <interface
   name="nvsave"
   internal="pio_NVSAVE.external_connection"
   type="conduit"
   dir="end" />
 <interface name="fdclk" internal="fdclk.clk_in" type="clock" dir="end" />
 <interface
   name="initdone"
   internal="pio_INITDONE.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdramaddr"
   internal="pio_FDRAMADDR.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdmodein"
   internal="pio_FDMODEIN.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdwrote"
   internal="pio_FDWROTE.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdsel0"
   internal="pio_FDSEL0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdsel1"
   internal="pio_FDSEL1.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdeject"
   internal="pio_FDEJECT.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdindisk"
   internal="pio_FDINDISK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdmodeout"
   internal="pio_FDMODEOUT.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdwprot"
   internal="pio_FDWPROT.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="curc"
   internal="txt_cursorC.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="curl"
   internal="txt_cursorL.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="curen"
   internal="txt_cursoren.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdemuen"
   internal="pio_FDEMUEN.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdramrd"
   internal="pio_FDRAMRD.external_connection"
   type="conduit"
   dir="end" />
 <interface name="fdram" internal="FDRAM.s2" type="avalon" dir="end" />
 <interface name="kbfifoin" internal="kbfifo.in" type="avalon" dir="end" />
 <interface
   name="fdramwr"
   internal="pio_FDRAMWR.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdebusy"
   internal="pio_FDEBUSY.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdrambusy"
   internal="pio_FDRAMBUSY.external_connection"
   type="conduit"
   dir="end" />
 <interface name="ramclk" internal="ramclk.clk_in" type="clock" dir="end" />
 <interface
   name="fdmodeset"
   internal="pio_FDMODESET.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdmotor"
   internal="pio_FDMOTOR.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_fdmode"
   internal="fdcpy_fdmode.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_mfm"
   internal="fdcpy_mfm.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_unit"
   internal="fdcpy_unit.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_emunit"
   internal="fdcpy_emunit.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_track"
   internal="fdcpy_track.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_head"
   internal="fdcpy_head.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_recarib"
   internal="fdcpy_recarib.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_seek"
   internal="fdcpy_seek.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_wrdisk"
   internal="fdcpy_wrdisk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_rddisk"
   internal="fdcpy_rddisk.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_busy"
   internal="fdcpy_busy.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fdcpy_error"
   internal="fdcpy_error.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.1" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="60000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="mainmem">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="98304" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_mainmem</parameter>
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_nios2_qsys"
   version="13.1"
   enabled="1"
   name="nios2_qsys_0">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="mainmem.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="mainmem.s1" />
  <parameter name="breakSlave">nios2_qsys_0.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="19" />
  <parameter name="dataAddrWidth" value="19" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='mainmem.s1' start='0x20000' end='0x38000' /><slave name='nios2_qsys_0.jtag_debug_module' start='0x46800' end='0x47000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='mainmem.s1' start='0x20000' end='0x38000' /><slave name='nvsram.s1' start='0x40000' end='0x44000' /><slave name='vram.s1' start='0x44000' end='0x46000' /><slave name='nios2_qsys_0.jtag_debug_module' start='0x46800' end='0x47000' /><slave name='FDRAM.s1' start='0x47000' end='0x47200' /><slave name='kbfifo.out_csr' start='0x47200' end='0x47220' /><slave name='spi_fast.spi_control_port' start='0x47220' end='0x47240' /><slave name='spi_slow.spi_control_port' start='0x47240' end='0x47260' /><slave name='fdcpy_error.s1' start='0x47260' end='0x47270' /><slave name='fdcpy_busy.s1' start='0x47270' end='0x47280' /><slave name='fdcpy_rddisk.s1' start='0x47280' end='0x47290' /><slave name='fdcpy_wrdisk.s1' start='0x47290' end='0x472A0' /><slave name='fdcpy_seek.s1' start='0x472A0' end='0x472B0' /><slave name='fdcpy_recarib.s1' start='0x472B0' end='0x472C0' /><slave name='fdcpy_head.s1' start='0x472C0' end='0x472D0' /><slave name='fdcpy_track.s1' start='0x472D0' end='0x472E0' /><slave name='fdcpy_emunit.s1' start='0x472E0' end='0x472F0' /><slave name='fdcpy_unit.s1' start='0x472F0' end='0x47300' /><slave name='fdcpy_mfm.s1' start='0x47300' end='0x47310' /><slave name='fdcpy_fdmode.s1' start='0x47310' end='0x47320' /><slave name='pio_FDMOTOR.s1' start='0x47320' end='0x47330' /><slave name='pio_FDMODESET.s1' start='0x47330' end='0x47340' /><slave name='pio_FDRAMBUSY.s1' start='0x47340' end='0x47350' /><slave name='pio_FDEBUSY.s1' start='0x47350' end='0x47360' /><slave name='pio_FDRAMWR.s1' start='0x47360' end='0x47370' /><slave name='pio_FDRAMRD.s1' start='0x47370' end='0x47380' /><slave name='pio_FDEMUEN.s1' start='0x47380' end='0x47390' /><slave name='txt_cursoren.s1' start='0x47390' end='0x473A0' /><slave name='txt_cursorL.s1' start='0x473A0' end='0x473B0' /><slave name='txt_cursorC.s1' start='0x473B0' end='0x473C0' /><slave name='pio_FDWPROT.s1' start='0x473C0' end='0x473D0' /><slave name='pio_FDMODEOUT.s1' start='0x473D0' end='0x473E0' /><slave name='pio_FDINDISK.s1' start='0x473E0' end='0x473F0' /><slave name='pio_FDEJECT.s1' start='0x473F0' end='0x47400' /><slave name='pio_FDSEL1.s1' start='0x47400' end='0x47410' /><slave name='pio_FDSEL0.s1' start='0x47410' end='0x47420' /><slave name='pio_FDWROTE.s1' start='0x47420' end='0x47430' /><slave name='pio_FDMODEIN.s1' start='0x47430' end='0x47440' /><slave name='pio_FDRAMADDR.s1' start='0x47440' end='0x47450' /><slave name='pio_INITDONE.s1' start='0x47450' end='0x47460' /><slave name='pio_NVSAVE.s1' start='0x47460' end='0x47470' /><slave name='pio_SDCS.s1' start='0x47470' end='0x47480' /><slave name='model.s1' start='0x47480' end='0x47490' /><slave name='pio_SPIHS.s1' start='0x47490' end='0x474A0' /><slave name='pio_SASIRST.s1' start='0x474A0' end='0x474B0' /><slave name='pio_SASIMSG.s1' start='0x474B0' end='0x474C0' /><slave name='pio_SASICD.s1' start='0x474C0' end='0x474D0' /><slave name='pio_SASIIO.s1' start='0x474D0' end='0x474E0' /><slave name='pio_SASIACK.s1' start='0x474E0' end='0x474F0' /><slave name='pio_SASIREQ.s1' start='0x474F0' end='0x47500' /><slave name='pio_SASIBSY.s1' start='0x47500' end='0x47510' /><slave name='pio_SASISEL.s1' start='0x47510' end='0x47520' /><slave name='pio_SASIOUT.s1' start='0x47520' end='0x47530' /><slave name='pio_SASIIN.s1' start='0x47530' end='0x47540' /><slave name='sysid.control_slave' start='0x47540' end='0x47548' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x47548' end='0x47550' /><slave name='kbfifo.out' start='0x47550' end='0x47554' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="60000000" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="internalIrqMaskSystemInfo" value="1535" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.1"
   enabled="1"
   name="jtag_uart_0">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_avalon_spi" version="13.1" enabled="1" name="spi_slow">
  <parameter name="clockPhase" value="1" />
  <parameter name="clockPolarity" value="1" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="150000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="inputClockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="13.1"
   enabled="1"
   name="sysid">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="60000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
 </module>
 <module kind="altera_avalon_spi" version="13.1" enabled="1" name="spi_fast">
  <parameter name="clockPhase" value="1" />
  <parameter name="clockPolarity" value="1" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="20000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="inputClockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_SASIIN">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASIOUT">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASISEL">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASIBSY">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASIREQ">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASIACK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_SASIIO">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_SASICD">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASIMSG">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_SASIRST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_SPIHS">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="vram">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="8" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName" value="$${FILENAME}_vram" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module kind="clock_source" version="13.1" enabled="1" name="vclk">
  <parameter name="clockFrequency" value="80000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="model">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_SDCS">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="1" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="nvsram">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="16" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName">H:\FPGA\diskemu.v2\sramdefault.hex</parameter>
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16384" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName" value="$${FILENAME}_nvsram" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module kind="clock_source" version="13.1" enabled="1" name="sysclk">
  <parameter name="clockFrequency" value="10000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_NVSAVE">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="clock_source" version="13.1" enabled="1" name="fdclk">
  <parameter name="clockFrequency" value="30000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_INITDONE">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDRAMADDR">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDMODEIN">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDWROTE">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_FDSEL0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="1" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_FDSEL1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="2" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDEJECT">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDINDISK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDMODEOUT">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDWPROT">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="txt_cursorC">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="txt_cursorL">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="6" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="txt_cursoren">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDEMUEN">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDRAMRD">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="FDRAM">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="16" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="512" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName" value="$${FILENAME}_FDRAM" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module kind="altera_avalon_fifo" version="13.1" enabled="1" name="kbfifo">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="true" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="true" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="false" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDRAMWR">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDEBUSY">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDRAMBUSY">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="clock_source" version="13.1" enabled="1" name="ramclk">
  <parameter name="clockFrequency" value="10000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDMODESET">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="pio_FDMOTOR">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_fdmode">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="30000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="fdcpy_mfm">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="fdcpy_unit">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_emunit">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_track">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="fdcpy_head">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_recarib">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="fdcpy_seek">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_wrdisk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_rddisk">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="fdcpy_busy">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="fdcpy_error">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="60000000" />
 </module>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.instruction_master"
   end="nios2_qsys_0.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00046800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="nios2_qsys_0.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00046800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="mainmem.clk1" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="nios2_qsys_0.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="jtag_uart_0.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="spi_slow.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047548" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="spi_slow.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="mainmem.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="spi_slow.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="sysid.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047540" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.instruction_master"
   end="mainmem.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="nios2_qsys_0.reset_n" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="mainmem.reset1" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="spi_slow.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="jtag_uart_0.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="spi_fast.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="spi_fast.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="mainmem.reset1" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="nios2_qsys_0.reset_n" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="spi_slow.reset" />
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="sysid.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="spi_fast.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="spi_fast.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="spi_fast.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIIN.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIIN.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIIN.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIIN.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047530" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIOUT.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIOUT.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIOUT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047520" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIOUT.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASISEL.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIBSY.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIREQ.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIACK.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIIO.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASICD.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIMSG.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SASIRST.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIRST.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIMSG.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASICD.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIIO.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIACK.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIREQ.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASISEL.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047510" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIBSY.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047500" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASIBSY.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SASISEL.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASISEL.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIBSY.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIREQ.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIACK.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIREQ.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000474f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIACK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000474e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000474d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASICD.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000474c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIMSG.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000474b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SASIRST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000474a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIRST.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIMSG.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASICD.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SASIIO.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="pio_SASISEL.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SPIHS.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SPIHS.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SPIHS.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SPIHS.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047490" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="vram.clk1" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="vram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00044000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="vram.reset1" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="vram.reset1" />
 <connection kind="clock" version="13.1" start="vclk.clk" end="vram.clk2" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="vclk.clk_in_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="vclk.clk_in_reset" />
 <connection kind="reset" version="13.1" start="vclk.clk_reset" end="vram.reset2" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="model.clk" />
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="model.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="model.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="model.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047480" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_SDCS.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_SDCS.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_SDCS.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047470" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_SDCS.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="nvsram.clk1" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="nvsram.reset1" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="nvsram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="nvsram.reset1" />
 <connection
   kind="reset"
   version="13.1"
   start="sysclk.clk_reset"
   end="nvsram.reset2" />
 <connection kind="clock" version="13.1" start="sysclk.clk" end="nvsram.clk2" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sysclk.clk_in_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="sysclk.clk_in_reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_NVSAVE.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_NVSAVE.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_NVSAVE.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_NVSAVE.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047460" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="pio_NVSAVE.irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdclk.clk_in_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdclk.clk_in_reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_INITDONE.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_INITDONE.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_INITDONE.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_INITDONE.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047450" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDRAMADDR.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDRAMADDR.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDRAMADDR.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047440" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDRAMADDR.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDMODEIN.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDMODEIN.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDMODEIN.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDMODEIN.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047430" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDWROTE.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDWROTE.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDWROTE.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047420" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDWROTE.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDSEL0.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDSEL0.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDSEL0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047410" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDSEL0.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDSEL1.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDSEL1.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDSEL1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDSEL1.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDEJECT.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDEJECT.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDEJECT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000473f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDEJECT.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="pio_FDEJECT.irq">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDINDISK.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDINDISK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000473e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDINDISK.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDINDISK.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDMODEOUT.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDMODEOUT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000473d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDMODEOUT.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDMODEOUT.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDWPROT.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDWPROT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000473c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDWPROT.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDWPROT.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="txt_cursorC.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="txt_cursorC.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="txt_cursorC.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000473b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="txt_cursorC.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="txt_cursorL.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="txt_cursorL.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="txt_cursorL.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000473a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="txt_cursorL.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="txt_cursoren.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="txt_cursoren.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="txt_cursoren.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="txt_cursoren.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047390" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDEMUEN.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDEMUEN.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDEMUEN.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047380" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDEMUEN.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDRAMRD.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDRAMRD.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDRAMRD.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047370" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDRAMRD.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="FDRAM.reset1" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="FDRAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="FDRAM.reset1" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="FDRAM.clk1" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="kbfifo.clk_out" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="kbfifo.reset_in" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="kbfifo.reset_out" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="kbfifo.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="kbfifo.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047550" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="kbfifo.out_irq">
  <parameter name="irqNumber" value="10" />
 </connection>
 <connection kind="clock" version="13.1" start="sysclk.clk" end="kbfifo.clk_in" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDRAMWR.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDRAMWR.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDRAMWR.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDRAMWR.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047360" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDEBUSY.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDEBUSY.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDEBUSY.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDEBUSY.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDRAMBUSY.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDRAMBUSY.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDRAMBUSY.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDRAMBUSY.reset" />
 <connection kind="clock" version="13.1" start="ramclk.clk" end="FDRAM.clk2" />
 <connection
   kind="reset"
   version="13.1"
   start="ramclk.clk_reset"
   end="FDRAM.reset2" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="ramclk.clk_in_reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDMODESET.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDMODESET.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDMODESET.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDMODESET.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_FDMOTOR.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="pio_FDMOTOR.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="pio_FDMOTOR.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="pio_FDMOTOR.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="pio_FDMOTOR.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection kind="clock" version="13.1" start="fdclk.clk" end="fdcpy_fdmode.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_fdmode.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_fdmode.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_fdmode.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_fdmode.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_mfm.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_mfm.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_mfm.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_mfm.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_unit.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_unit.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000472f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_unit.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_unit.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_emunit.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_emunit.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000472e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_emunit.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_emunit.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_track.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_track.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000472d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_track.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_track.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_head.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_head.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000472c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_head.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_recarib.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_recarib.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000472b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_recarib.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_seek.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_seek.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000472a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_seek.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_head.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_recarib.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_seek.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_wrdisk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047290" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_wrdisk.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_wrdisk.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_wrdisk.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_rddisk.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_rddisk.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_rddisk.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_rddisk.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_busy.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_busy.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047270" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_busy.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_busy.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="fdcpy_busy.irq">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="fdcpy_error.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2_qsys_0.data_master"
   end="fdcpy_error.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00047260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2_qsys_0.jtag_debug_module_reset"
   end="fdcpy_error.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="fdclk.clk_reset"
   end="fdcpy_error.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2_qsys_0.d_irq"
   end="fdcpy_error.irq">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_mfm.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_unit.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_emunit.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_track.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_head.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_recarib.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_seek.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_wrdisk.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_rddisk.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_busy.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="fdcpy_error.clk" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
</system>
