

================================================================
== Vivado HLS Report for 'Loop_Row_DCT_Loop_pr'
================================================================
* Date:           Wed May 26 18:13:48 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  121|  121|  121|  121|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop     |  120|  120|        15|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   12|   12|         6|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|    145|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     127|     16|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     737|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     864|    297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dct_mac_muladd_16dEe_U6   |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_U8   |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_U9   |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_U10  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16eOg_U7   |dct_mac_muladd_16eOg  | i0 + i1 * i2 |
    |dct_mul_mul_16s_1cud_U3   |dct_mul_mul_16s_1cud  |    i0 * i1   |
    |dct_mul_mul_16s_1cud_U4   |dct_mul_mul_16s_1cud  |    i0 * i1   |
    |dct_mul_mul_16s_1cud_U5   |dct_mul_mul_16s_1cud  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |Loop_Row_DCT_Loopbkb  |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total              |                      |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_175_p2              |     +    |      0|  0|  13|           4|           1|
    |k_fu_204_p2              |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_424_p2           |     +    |      0|  0|  29|          29|          29|
    |tmp4_fu_420_p2           |     +    |      0|  0|  36|          29|          29|
    |tmp_3_i_fu_428_p2        |     +    |      0|  0|  29|          29|          29|
    |tmp_5_fu_219_p2          |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_169_p2            |   icmp   |      0|  0|   2|           4|           5|
    |tmp_i_fu_198_p2          |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 145|         114|         112|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |i_0_i_reg_147            |   9|          2|    4|          8|
    |k_i_reg_158              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_10_i_reg_551  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_11_i_reg_556  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_15_i_reg_571  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_16_i_reg_576  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_19_i_reg_591  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_20_i_reg_596  |  16|   0|   16|          0|
    |buf_2d_in_addr_reg_517             |   3|   0|    3|          0|
    |i_0_i_reg_147                      |   4|   0|    4|          0|
    |i_reg_507                          |   4|   0|    4|          0|
    |k_i_reg_158                        |   4|   0|    4|          0|
    |tmp2_reg_641                       |  29|   0|   29|          0|
    |tmp3_reg_646                       |  29|   0|   29|          0|
    |tmp4_reg_651                       |  29|   0|   29|          0|
    |tmp6_reg_636                       |  29|   0|   29|          0|
    |tmp_10_i_reg_551                   |  16|   0|   16|          0|
    |tmp_11_i_reg_556                   |  16|   0|   16|          0|
    |tmp_12_i_reg_561                   |  16|   0|   16|          0|
    |tmp_13_i_reg_566                   |  16|   0|   16|          0|
    |tmp_15_i_reg_571                   |  16|   0|   16|          0|
    |tmp_16_i_reg_576                   |  16|   0|   16|          0|
    |tmp_17_i_reg_581                   |  16|   0|   16|          0|
    |tmp_18_cast_reg_512                |   4|   0|    8|          4|
    |tmp_18_i_reg_586                   |  16|   0|   16|          0|
    |tmp_19_i_reg_591                   |  16|   0|   16|          0|
    |tmp_1_reg_611                      |  15|   0|   15|          0|
    |tmp_20_i_reg_596                   |  16|   0|   16|          0|
    |tmp_21_i_reg_601                   |  16|   0|   16|          0|
    |tmp_22_i_reg_606                   |  16|   0|   16|          0|
    |tmp_24_i_reg_616                   |  16|   0|   16|          0|
    |tmp_49_reg_541                     |  16|   0|   16|          0|
    |tmp_50_reg_546                     |  16|   0|   16|          0|
    |tmp_5_i_reg_656                    |  16|   0|   16|          0|
    |tmp_5_reg_531                      |   8|   0|    8|          0|
    |tmp_8_2_i_reg_626                  |  29|   0|   29|          0|
    |tmp_8_4_i_reg_631                  |  29|   0|   29|          0|
    |tmp_8_i_reg_621                    |  29|   0|   29|          0|
    |tmp_i_reg_522                      |   1|   0|    1|          0|
    |tmp_5_reg_531                      |  64|  32|    8|          0|
    |tmp_i_reg_522                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 737|  64|  622|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|buf_2d_in_address0     | out |    3|  ap_memory |       buf_2d_in      |     array    |
|buf_2d_in_ce0          | out |    1|  ap_memory |       buf_2d_in      |     array    |
|buf_2d_in_q0           |  in |  128|  ap_memory |       buf_2d_in      |     array    |
|row_outbuf_i_address0  | out |    6|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_we0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_d0        | out |   16|  ap_memory |     row_outbuf_i     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

