{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.642587",
   "Default View_TopLeft":"-121,-59",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port GPIO -pg 1 -lvl 7 -x 2110 -y 80 -defaultsOSRD
preplace port ddr_clk -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port SPI_04828 -pg 1 -lvl 7 -x 2110 -y 20 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port sysref_in_0 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port adc1_clk_0 -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace port vin1_01_0 -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace port vout00_0 -pg 1 -lvl 7 -x 2110 -y 680 -defaultsOSRD
preplace port dac0_clk_0 -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_spi_04828_csn -pg 1 -lvl 7 -x 2110 -y 320 -defaultsOSRD
preplace port port-id_spi_04828_clk -pg 1 -lvl 7 -x 2110 -y 280 -defaultsOSRD
preplace port port-id_spi_04828_sdio -pg 1 -lvl 7 -x 2110 -y 300 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1580 -y 290 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1100 -y 320 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1580 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -x 740 -y 250 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 740 -y 420 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1580 -y 950 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 5 -x 1580 -y 700 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 740 -y 760 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 6 -x 1990 -y 870 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 420 -y 760 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 1 -x 150 -y 750 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 150 -y 850 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 6 -x 1990 -y 610 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 4 -x 1100 -y 560 -defaultsOSRD
preplace netloc ARESETN_1 1 3 2 910 100 N
preplace netloc clk_wiz_0_clk_out1 1 3 2 930 700 1260
preplace netloc clk_wiz_0_locked 1 3 2 940 710 1250
preplace netloc clk_wiz_1_clk_out1 1 3 3 950 780 1280 870 1890
preplace netloc clk_wiz_1_locked 1 3 3 N 770 1270 880 NJ
preplace netloc util_ds_buf_1_BUFGCE_O 1 2 1 N 760
preplace netloc util_ds_buf_2_IBUF_OUT 1 1 1 NJ 750
preplace netloc xlconstant_0_dout 1 1 1 280J 770n
preplace netloc zynq_ultra_ps_e_0_emio_spi0_m_o 1 5 2 NJ 300 NJ
preplace netloc zynq_ultra_ps_e_0_emio_spi0_sclk_o 1 5 2 NJ 280 NJ
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_o_n 1 5 2 NJ 320 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 2 4 560 350 920 480 1260 420 1880
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 2 4 570 490 NJ 490 NJ 490 1890
preplace netloc adc1_clk_0_1 1 0 5 NJ 630 NJ 630 NJ 630 NJ 630 NJ
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 80 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1250 60n
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1280 340n
preplace netloc dac0_clk_0_1 1 0 5 NJ 650 NJ 650 NJ 650 NJ 650 NJ
preplace netloc dds_compiler_0_M_AXIS_DATA 1 4 1 1250J 550n
preplace netloc sys_clk_1 1 0 1 NJ 750
preplace netloc sysref_in_0_1 1 0 5 NJ 690 NJ 690 NJ 690 NJ 690 NJ
preplace netloc usp_rf_data_converter_0_m10_axis 1 5 1 1880 600n
preplace netloc usp_rf_data_converter_0_vout00 1 5 2 NJ 680 NJ
preplace netloc vin1_01_0_1 1 0 5 NJ 670 NJ 670 NJ 670 NJ 670 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 3 3 920 160 NJ 160 1890
levelinfo -pg 1 0 150 420 740 1100 1580 1990 2110
pagesize -pg 1 -db -bbox -sgen -130 0 2260 1020
"
}
0
