Simulator report for finallock
Wed Jun 19 18:43:57 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 167 nodes    ;
; Simulation Coverage         ;      64.67 % ;
; Total Number of Transitions ; 751          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-------------------------------+---------------+
; Option                                                                                     ; Setting                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------+---------------+
; Simulation mode                                                                            ; Functional                    ; Timing        ;
; Start time                                                                                 ; 0 ns                          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                          ;               ;
; Vector input source                                                                        ; finallock(right_password).vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                            ; On            ;
; Check outputs                                                                              ; Off                           ; Off           ;
; Report simulation coverage                                                                 ; On                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                           ; Off           ;
; Detect glitches                                                                            ; Off                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                          ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.67 % ;
; Total nodes checked                                 ; 167          ;
; Total output ports checked                          ; 167          ;
; Total output ports with complete 1/0-value coverage ; 108          ;
; Total output ports with no 1/0-value coverage       ; 43           ;
; Total output ports with no 1-value coverage         ; 43           ;
; Total output ports with no 0-value coverage         ; 59           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |finallock|comb~0                                                                       ; |finallock|comb~0                                                                       ; out0             ;
; |finallock|comb~1                                                                       ; |finallock|comb~1                                                                       ; out0             ;
; |finallock|pswdin[0]                                                                    ; |finallock|pswdin[0]                                                                    ; out              ;
; |finallock|pswdin[1]                                                                    ; |finallock|pswdin[1]                                                                    ; out              ;
; |finallock|pswdin[2]                                                                    ; |finallock|pswdin[2]                                                                    ; out              ;
; |finallock|pswdin[3]                                                                    ; |finallock|pswdin[3]                                                                    ; out              ;
; |finallock|rw                                                                           ; |finallock|rw                                                                           ; out              ;
; |finallock|SIPO:comb_11|out~2                                                           ; |finallock|SIPO:comb_11|out~2                                                           ; out              ;
; |finallock|SIPO:comb_6|out~0                                                            ; |finallock|SIPO:comb_6|out~0                                                            ; out              ;
; |finallock|SIPO:comb_6|out~1                                                            ; |finallock|SIPO:comb_6|out~1                                                            ; out              ;
; |finallock|SIPO:comb_6|out~2                                                            ; |finallock|SIPO:comb_6|out~2                                                            ; out              ;
; |finallock|SIPO:comb_6|out~3                                                            ; |finallock|SIPO:comb_6|out~3                                                            ; out              ;
; |finallock|comperetor:comb_5|outcomp~0                                                  ; |finallock|comperetor:comb_5|outcomp~0                                                  ; out0             ;
; |finallock|comperetor:comb_5|outcomp~1                                                  ; |finallock|comperetor:comb_5|outcomp~1                                                  ; out0             ;
; |finallock|comperetor:comb_5|outcomp~2                                                  ; |finallock|comperetor:comb_5|outcomp~2                                                  ; out0             ;
; |finallock|comperetor:comb_5|outcomp~3                                                  ; |finallock|comperetor:comb_5|outcomp~3                                                  ; out0             ;
; |finallock|comperetor:comb_5|outcomp~4                                                  ; |finallock|comperetor:comb_5|outcomp~4                                                  ; out0             ;
; |finallock|comperetor:comb_5|outcomp~5                                                  ; |finallock|comperetor:comb_5|outcomp~5                                                  ; out0             ;
; |finallock|comperetor:comb_5|outcomp                                                    ; |finallock|comperetor:comb_5|outcomp                                                    ; out0             ;
; |finallock|datastorage:comb_4|out[2]                                                    ; |finallock|datastorage:comb_4|out[2]                                                    ; regout           ;
; |finallock|datastorage:comb_4|out[1]                                                    ; |finallock|datastorage:comb_4|out[1]                                                    ; regout           ;
; |finallock|datastorage:comb_4|out[0]                                                    ; |finallock|datastorage:comb_4|out[0]                                                    ; regout           ;
; |finallock|datastorage:comb_4|b[2]                                                      ; |finallock|datastorage:comb_4|b[2]                                                      ; regout           ;
; |finallock|datastorage:comb_4|b[1]                                                      ; |finallock|datastorage:comb_4|b[1]                                                      ; regout           ;
; |finallock|numpannel:comb_3|clkout~0                                                    ; |finallock|numpannel:comb_3|clkout~0                                                    ; out0             ;
; |finallock|numpannel:comb_3|clkout~1                                                    ; |finallock|numpannel:comb_3|clkout~1                                                    ; out0             ;
; |finallock|numpannel:comb_3|clkout                                                      ; |finallock|numpannel:comb_3|clkout                                                      ; out0             ;
; |finallock|rtl~0                                                                        ; |finallock|rtl~0                                                                        ; out0             ;
; |finallock|rtl~1                                                                        ; |finallock|rtl~1                                                                        ; out0             ;
; |finallock|rtl~2                                                                        ; |finallock|rtl~2                                                                        ; out0             ;
; |finallock|rtl~3                                                                        ; |finallock|rtl~3                                                                        ; out0             ;
; |finallock|datastorage:comb_4|ste~20                                                    ; |finallock|datastorage:comb_4|ste~20                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~22                                                    ; |finallock|datastorage:comb_4|ste~22                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~24                                                    ; |finallock|datastorage:comb_4|ste~24                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~25                                                    ; |finallock|datastorage:comb_4|ste~25                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~26                                                    ; |finallock|datastorage:comb_4|ste~26                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~29                                                    ; |finallock|datastorage:comb_4|ste~29                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~32                                                    ; |finallock|datastorage:comb_4|ste~32                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~33                                                    ; |finallock|datastorage:comb_4|ste~33                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~36                                                    ; |finallock|datastorage:comb_4|ste~36                                                    ; out0             ;
; |finallock|datastorage:comb_4|ste~37                                                    ; |finallock|datastorage:comb_4|ste~37                                                    ; out0             ;
; |finallock|datastorage:comb_4|ste~38                                                    ; |finallock|datastorage:comb_4|ste~38                                                    ; out0             ;
; |finallock|datastorage:comb_4|ste~39                                                    ; |finallock|datastorage:comb_4|ste~39                                                    ; out0             ;
; |finallock|datastorage:comb_4|Add0~0                                                    ; |finallock|datastorage:comb_4|Add0~0                                                    ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~1              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~1              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~3              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~3              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~5              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~5              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~6              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~6              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~7              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~7              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~8              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~8              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~9              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~9              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~11             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~11             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~13             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~13             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~14             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~14             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~15             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~15             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~16             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~16             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~17             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~17             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~1              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~1              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~3              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~3              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~5              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~5              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~6              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~6              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~7              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~7              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~8              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~8              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~9              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~9              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~11             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~11             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~13             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~13             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~14             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~14             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~15             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~15             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~16             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~16             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~17             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~17             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]~1 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]   ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~1              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~1              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~3              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~3              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~5              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~5              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~6              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~6              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~7              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~7              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~8              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~8              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~9              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~9              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~11             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~11             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~13             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~13             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~14             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~14             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~15             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~15             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~16             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~16             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~17             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~17             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|result_node[0]~1 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|result_node[0]   ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~1              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~1              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~3              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~3              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~5              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~5              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~6              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~6              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~7              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~7              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~8              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~8              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~9              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~9              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~11             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~11             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~13             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~13             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~14             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~14             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~15             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~15             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~16             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~16             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~17             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~17             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]~1 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]   ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |finallock|buzzer~0                                                                     ; |finallock|buzzer~0                                                                     ; out0             ;
; |finallock|buzzer                                                                       ; |finallock|buzzer                                                                       ; pin_out          ;
; |finallock|SIPO:comb_11|out~1                                                           ; |finallock|SIPO:comb_11|out~1                                                           ; out              ;
; |finallock|SIPO:comb_11|out[1]                                                          ; |finallock|SIPO:comb_11|out[1]                                                          ; regout           ;
; |finallock|SIPO:comb_11|out[2]                                                          ; |finallock|SIPO:comb_11|out[2]                                                          ; regout           ;
; |finallock|datastorage:comb_4|out[3]                                                    ; |finallock|datastorage:comb_4|out[3]                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~1                                                     ; |finallock|datastorage:comb_4|ste~1                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~21                                                    ; |finallock|datastorage:comb_4|ste~21                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~2                                                     ; |finallock|datastorage:comb_4|ste~2                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~3                                                     ; |finallock|datastorage:comb_4|ste~3                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~23                                                    ; |finallock|datastorage:comb_4|ste~23                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~4                                                     ; |finallock|datastorage:comb_4|ste~4                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~6                                                     ; |finallock|datastorage:comb_4|ste~6                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~7                                                     ; |finallock|datastorage:comb_4|ste~7                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~27                                                    ; |finallock|datastorage:comb_4|ste~27                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~10                                                    ; |finallock|datastorage:comb_4|ste~10                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~30                                                    ; |finallock|datastorage:comb_4|ste~30                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~11                                                    ; |finallock|datastorage:comb_4|ste~11                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~31                                                    ; |finallock|datastorage:comb_4|ste~31                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~12                                                    ; |finallock|datastorage:comb_4|ste~12                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~13                                                    ; |finallock|datastorage:comb_4|ste~13                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~15                                                    ; |finallock|datastorage:comb_4|ste~15                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~35                                                    ; |finallock|datastorage:comb_4|ste~35                                                    ; out              ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~1 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]   ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |finallock|lock~0                                                                       ; |finallock|lock~0                                                                       ; out0             ;
; |finallock|lock~1                                                                       ; |finallock|lock~1                                                                       ; out0             ;
; |finallock|lock~2                                                                       ; |finallock|lock~2                                                                       ; out0             ;
; |finallock|buzzer~0                                                                     ; |finallock|buzzer~0                                                                     ; out0             ;
; |finallock|lock                                                                         ; |finallock|lock                                                                         ; pin_out          ;
; |finallock|buzzer                                                                       ; |finallock|buzzer                                                                       ; pin_out          ;
; |finallock|SIPO:comb_11|out~1                                                           ; |finallock|SIPO:comb_11|out~1                                                           ; out              ;
; |finallock|SIPO:comb_11|out[0]                                                          ; |finallock|SIPO:comb_11|out[0]                                                          ; regout           ;
; |finallock|SIPO:comb_11|out[1]                                                          ; |finallock|SIPO:comb_11|out[1]                                                          ; regout           ;
; |finallock|SIPO:comb_11|out[2]                                                          ; |finallock|SIPO:comb_11|out[2]                                                          ; regout           ;
; |finallock|SIPO:comb_6|out[0]                                                           ; |finallock|SIPO:comb_6|out[0]                                                           ; regout           ;
; |finallock|SIPO:comb_6|out[1]                                                           ; |finallock|SIPO:comb_6|out[1]                                                           ; regout           ;
; |finallock|SIPO:comb_6|out[2]                                                           ; |finallock|SIPO:comb_6|out[2]                                                           ; regout           ;
; |finallock|SIPO:comb_6|out[3]                                                           ; |finallock|SIPO:comb_6|out[3]                                                           ; regout           ;
; |finallock|datastorage:comb_4|out[3]                                                    ; |finallock|datastorage:comb_4|out[3]                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~0                                                     ; |finallock|datastorage:comb_4|ste~0                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~1                                                     ; |finallock|datastorage:comb_4|ste~1                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~21                                                    ; |finallock|datastorage:comb_4|ste~21                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~2                                                     ; |finallock|datastorage:comb_4|ste~2                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~3                                                     ; |finallock|datastorage:comb_4|ste~3                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~23                                                    ; |finallock|datastorage:comb_4|ste~23                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~4                                                     ; |finallock|datastorage:comb_4|ste~4                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~5                                                     ; |finallock|datastorage:comb_4|ste~5                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~6                                                     ; |finallock|datastorage:comb_4|ste~6                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~7                                                     ; |finallock|datastorage:comb_4|ste~7                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~27                                                    ; |finallock|datastorage:comb_4|ste~27                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~8                                                     ; |finallock|datastorage:comb_4|ste~8                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~28                                                    ; |finallock|datastorage:comb_4|ste~28                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~9                                                     ; |finallock|datastorage:comb_4|ste~9                                                     ; regout           ;
; |finallock|datastorage:comb_4|ste~10                                                    ; |finallock|datastorage:comb_4|ste~10                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~30                                                    ; |finallock|datastorage:comb_4|ste~30                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~11                                                    ; |finallock|datastorage:comb_4|ste~11                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~31                                                    ; |finallock|datastorage:comb_4|ste~31                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~12                                                    ; |finallock|datastorage:comb_4|ste~12                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~13                                                    ; |finallock|datastorage:comb_4|ste~13                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~14                                                    ; |finallock|datastorage:comb_4|ste~14                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~34                                                    ; |finallock|datastorage:comb_4|ste~34                                                    ; out              ;
; |finallock|datastorage:comb_4|ste~15                                                    ; |finallock|datastorage:comb_4|ste~15                                                    ; regout           ;
; |finallock|datastorage:comb_4|ste~35                                                    ; |finallock|datastorage:comb_4|ste~35                                                    ; out              ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~1 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]   ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_2|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~2              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~2              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~4              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~4              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~10             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~10             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~12             ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_1|mux_umc:auto_generated|_~12             ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~0              ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|_~0              ; out0             ;
; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; |finallock|datastorage:comb_4|lpm_mux:ste_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Jun 19 18:43:57 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off finallock -c finallock
Info: Using vector source file "D:/my projects/passlock/finallock/finallock(right_password).vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of finallock(right_password).vwf called finallock.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 9.8 ns on register "|finallock|datastorage:comb_4|ste~0"
Warning: Found clock-sensitive change during active clock edge at time 29.4 ns on register "|finallock|datastorage:comb_4|ste~5"
Warning: Found clock-sensitive change during active clock edge at time 49.7 ns on register "|finallock|datastorage:comb_4|ste~8"
Warning: Found clock-sensitive change during active clock edge at time 49.7 ns on register "|finallock|datastorage:comb_4|ste~9"
Warning: Found clock-sensitive change during active clock edge at time 69.8 ns on register "|finallock|datastorage:comb_4|ste~14"
Warning: Found clock-sensitive change during active clock edge at time 109.43 ns on register "|finallock|SIPO:comb_6|out[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.67 %
Info: Number of transitions in simulation is 751
Info: Vector file finallock(right_password).vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Wed Jun 19 18:43:57 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


