Analysis & Synthesis report for rom
Tue Mar 18 18:31:00 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated
 15. Parameter Settings for User Entity Instance: ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "controller:controller"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 18 18:31:00 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; rom                                         ;
; Top-level Entity Name              ; cpuC                                        ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 261                                         ;
;     Total combinational functions  ; 243                                         ;
;     Dedicated logic registers      ; 42                                          ;
; Total registers                    ; 42                                          ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; cpuC               ; rom                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------+---------+
; rom.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; E:/QuartusPrime/Computer and Network Technology/Ex3/rom.hex                        ;         ;
; cpurom.v                         ; yes             ; User Wizard-Generated File            ; E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v                       ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v                          ;         ;
; addrGen.v                        ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/addrGen.v                      ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/regfile.v                      ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v                          ;         ;
; flag.v                           ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/flag.v                         ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/mux2.v                         ;         ;
; mux1.v                           ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/mux1.v                         ;         ;
; controller.v                     ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v                   ;         ;
; cpuC.v                           ; yes             ; User Verilog HDL File                 ; E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_km91.tdf           ; yes             ; Auto-Generated Megafunction           ; E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf         ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 261       ;
;                                             ;           ;
; Total combinational functions               ; 243       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 92        ;
;     -- 3 input functions                    ; 64        ;
;     -- <=2 input functions                  ; 87        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 140       ;
;     -- arithmetic mode                      ; 103       ;
;                                             ;           ;
; Total registers                             ; 42        ;
;     -- Dedicated logic registers            ; 42        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 50        ;
; Total fan-out                               ; 973       ;
; Average fan-out                             ; 2.94      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
; |cpuC                                        ; 243 (0)             ; 42 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 19   ; 0            ; |cpuC                                                                                            ; cpuC            ; work         ;
;    |ROM:ROM|                                 ; 8 (0)               ; 8 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|ROM:ROM                                                                                    ; ROM             ; work         ;
;       |addrGen:addrGen|                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|ROM:ROM|addrGen:addrGen                                                                    ; addrGen         ; work         ;
;       |cpurom:cpu_rom_inst|                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|ROM:ROM|cpurom:cpu_rom_inst                                                                ; cpurom          ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_km91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated ; altsyncram_km91 ; work         ;
;    |alu:alu|                                 ; 186 (186)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|alu:alu                                                                                    ; alu             ; work         ;
;    |controller:controller|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|controller:controller                                                                      ; controller      ; work         ;
;    |flag:flag|                               ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|flag:flag                                                                                  ; flag            ; work         ;
;    |regfile:regfile|                         ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpuC|regfile:regfile                                                                            ; regfile         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; rom.hex ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |cpuC|ROM:ROM|cpurom:cpu_rom_inst ; cpurom.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; alu:alu|s[0]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[1]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[2]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[3]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[4]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[5]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[6]                                        ; alu:alu|Mux18                   ; yes                    ;
; alu:alu|s[7]                                        ; alu:alu|Mux18                   ; yes                    ;
; controller:controller|alucs[1]                      ; controller:controller|LessThan1 ; yes                    ;
; controller:controller|alucs[0]                      ; controller:controller|LessThan1 ; yes                    ;
; controller:controller|alucs[2]                      ; controller:controller|LessThan1 ; yes                    ;
; alu:alu|carry_out                                   ; alu:alu|Mux9                    ; yes                    ;
; controller:controller|flagwrite                     ; controller:controller|LessThan1 ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; regfile:regfile|rf[0][0]               ; 2       ;
; regfile:regfile|rf[1][4]               ; 2       ;
; regfile:regfile|rf[0][3]               ; 2       ;
; regfile:regfile|rf[1][2]               ; 2       ;
; regfile:regfile|rf[1][1]               ; 2       ;
; regfile:regfile|rf[0][1]               ; 2       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpuC|regfile:regfile|Mux7  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpuC|regfile:regfile|Mux15 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cpuC|alu:alu|Mux11         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpuC|alu:alu|Mux15         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpuC|alu:alu|Mux5          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpuC|alu:alu|Mux10         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; rom.hex              ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_km91      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; redges ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 42                          ;
;     CLR               ; 9                           ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 32                          ;
; cycloneiii_lcell_comb ; 243                         ;
;     arith             ; 103                         ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 41                          ;
;     normal            ; 140                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 92                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 8.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Mar 18 18:30:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpurom.v
    Info (12023): Found entity 1: cpurom File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addrgen.v
    Info (12023): Found entity 1: addrGen File: E:/QuartusPrime/Computer and Network Technology/Ex3/addrGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.v
    Info (12023): Found entity 1: ROM_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/ROM_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom2.v
    Info (12023): Found entity 1: ROM2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/ROM2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom2_tb.v
    Info (12023): Found entity 1: ROM2_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/ROM2_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpurom2.v
    Info (12023): Found entity 1: cpurom2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: E:/QuartusPrime/Computer and Network Technology/Ex3/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.v
    Info (12023): Found entity 1: regfile_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/regfile_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regfile2.v
    Info (12023): Found entity 1: regfile2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/regfile2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile2_tb.v
    Info (12023): Found entity 1: regfile2_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/regfile2_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: alu_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu2.v
    Info (12023): Found entity 1: alu2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu2_tb.v
    Info (12023): Found entity 1: alu2_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu2_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpuram.v
    Info (12023): Found entity 1: cpuram File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file addrdatagen.v
    Info (12023): Found entity 1: addrDataGen File: E:/QuartusPrime/Computer and Network Technology/Ex3/addrDataGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: E:/QuartusPrime/Computer and Network Technology/Ex3/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.v
    Info (12023): Found entity 1: RAM_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/RAM_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpuram2.v
    Info (12023): Found entity 1: cpuram2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file addrdatagen2.v
    Info (12023): Found entity 1: addrDataGen2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/addrDataGen2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: RAM2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/RAM2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram2_tb.v
    Info (12023): Found entity 1: RAM2_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/RAM2_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file flag.v
    Info (12023): Found entity 1: flag File: E:/QuartusPrime/Computer and Network Technology/Ex3/flag.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpua.v
    Info (12023): Found entity 1: cpuA File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpua_tb.v
    Info (12023): Found entity 1: cpuA_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuA_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file flag_tb.v
    Info (12023): Found entity 1: flag_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/flag_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: E:/QuartusPrime/Computer and Network Technology/Ex3/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_tb.v
    Info (12023): Found entity 1: mux2_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/mux2_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux1.v
    Info (12023): Found entity 1: mux1 File: E:/QuartusPrime/Computer and Network Technology/Ex3/mux1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpub.v
    Info (12023): Found entity 1: cpuB File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpub_tb.v
    Info (12023): Found entity 1: cpuB_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuB_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpuc.v
    Info (12023): Found entity 1: cpuC File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpuc_tb.v
    Info (12023): Found entity 1: cpuC_tb File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at cpuC.v(96): created implicit net for "redges" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 96
Info (12127): Elaborating entity "cpuC" for the top level hierarchy
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:muxscrB" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 39
Info (12128): Elaborating entity "mux1" for hierarchy "mux1:muxnd" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 45
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 62
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 71
Warning (10230): Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 31
Warning (10230): Verilog HDL assignment warning at alu.v(35): truncated value with size 32 to match size of target (8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 35
Warning (10270): Verilog HDL Case Statement warning at alu.v(9): incomplete case statement has no default case item File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable "s", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable "carry_out", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "carry_out" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[0]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[1]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[2]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[3]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[4]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[5]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[6]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (10041): Inferred latch for "s[7]" at alu.v(8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
Info (12128): Elaborating entity "flag" for hierarchy "flag:flag" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 80
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 89
Info (12128): Elaborating entity "addrGen" for hierarchy "ROM:ROM|addrGen:addrGen" File: E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v Line: 24
Warning (10230): Verilog HDL assignment warning at addrGen.v(10): truncated value with size 32 to match size of target (8) File: E:/QuartusPrime/Computer and Network Technology/Ex3/addrGen.v Line: 10
Info (12128): Elaborating entity "cpurom" for hierarchy "ROM:ROM|cpurom:cpu_rom_inst" File: E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v Line: 82
Info (12133): Instantiated megafunction "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_km91.tdf
    Info (12023): Found entity 1: altsyncram_km91 File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_km91" for hierarchy "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated" File: e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable "regwrite", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable "selscrB", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable "redges", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable "memtoreg", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable "alucs", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable "flagwrite", which holds its previous value in one or more paths through the always construct File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "flagwrite" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "alucs[0]" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "alucs[1]" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "alucs[2]" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "memtoreg" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "redges" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "selscrB" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Info (10041): Inferred latch for "regwrite" at controller.v(10) File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[0]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 35
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[1]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 56
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[2]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 77
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[3]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 98
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[4]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 119
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[5]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 140
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[6]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 161
        Warning (14320): Synthesized away node "ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[7]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 182
Warning (13012): Latch alu:alu|s[0] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[1] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[2] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[3] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[4] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[5] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[6] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch alu:alu|s[7] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch controller:controller|alucs[1] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[13] File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 32
Warning (13012): Latch controller:controller|alucs[0] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[12] File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 32
Warning (13012): Latch controller:controller|alucs[2] has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[14] File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 32
Warning (13012): Latch alu:alu|carry_out has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:controller|alucs[2] File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 10
Warning (13012): Latch controller:controller|flagwrite has unsafe behavior File: E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|q_a[13] File: E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf Line: 32
Info (13000): Registers with preset signals will power-up high File: E:/QuartusPrime/Computer and Network Technology/Ex3/regfile.v Line: 35
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "memData[0]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[1]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[2]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[3]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[4]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[5]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[6]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
    Warning (15610): No output dependent on input pin "memData[7]" File: E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v Line: 8
Info (21057): Implemented 296 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 269 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Tue Mar 18 18:31:00 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:23


