Warning (10268): Verilog HDL information at vtc.v(27): always construct contains both blocking and non-blocking assignments File: C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v Line: 27
