<profile>

<section name = "Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V'" level="0">
<item name = "Date">Thu Mar 13 13:04:02 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20">?, ?, 11, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 880, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 108, -</column>
<column name="Register">-, -, 608, 96, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln150_1_fu_373_p2">+, 0, 0, 75, 68, 1</column>
<column name="add_ln150_fu_391_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln151_1_fu_707_p2">+, 0, 0, 43, 36, 1</column>
<column name="add_ln151_fu_470_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln152_1_fu_693_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln152_fu_542_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln153_fu_687_p2">+, 0, 0, 9, 2, 1</column>
<column name="empty_50_fu_681_p2">+, 0, 0, 19, 12, 12</column>
<column name="empty_55_fu_600_p2">+, 0, 0, 40, 33, 33</column>
<column name="empty_56_fu_629_p2">+, 0, 0, 54, 47, 47</column>
<column name="empty_57_fu_644_p2">+, 0, 0, 64, 64, 64</column>
<column name="tmp6_fu_639_p2">+, 0, 0, 64, 64, 64</column>
<column name="and_ln150_1_fu_452_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln150_fu_522_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln151_fu_528_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op124_readreq_state3">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_10343_fu_410_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="first_iter_10_mid1_fu_490_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="first_iter_8_fu_590_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="first_iter_9346_fu_422_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="first_iter_9_mid1_fu_568_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="icmp_ln150_fu_368_p2">icmp, 0, 0, 75, 68, 68</column>
<column name="icmp_ln151_fu_397_p2">icmp, 0, 0, 43, 36, 36</column>
<column name="icmp_ln152_fu_446_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln153_fu_440_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="empty_53_fu_548_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_54_fu_554_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln150_1_fu_428_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln150_fu_416_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln151_1_fu_504_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln151_2_fu_516_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln151_fu_476_p2">or, 0, 0, 2, 1, 1</column>
<column name="first_iter_9_mid2_fu_574_p3">select, 0, 0, 2, 1, 1</column>
<column name="kc_mid2_fu_560_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln150_1_fu_458_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln150_fu_402_p3">select, 0, 0, 31, 1, 1</column>
<column name="select_ln151_1_fu_496_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln151_2_fu_534_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln151_3_fu_713_p3">select, 0, 0, 34, 1, 1</column>
<column name="select_ln151_fu_482_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln152_1_fu_699_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln152_fu_582_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln150_fu_434_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln151_fu_510_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ic2_fu_132">9, 2, 31, 62</column>
<column name="indvar_flatten113_fu_128">9, 2, 4, 8</column>
<column name="indvar_flatten129_fu_136">9, 2, 36, 72</column>
<column name="indvar_flatten158_fu_144">9, 2, 68, 136</column>
<column name="kc_fu_120">9, 2, 2, 4</column>
<column name="kr_fu_124">9, 2, 2, 4</column>
<column name="mem1_blk_n_AR">9, 2, 1, 2</column>
<column name="mem1_blk_n_R">9, 2, 1, 2</column>
<column name="oc2_fu_140">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bitcast_ln155_reg_886">32, 0, 32, 0</column>
<column name="empty_50_reg_881">12, 0, 12, 0</column>
<column name="first_iter_8_reg_871">1, 0, 1, 0</column>
<column name="first_iter_9_mid2_reg_863">1, 0, 1, 0</column>
<column name="ic2_fu_132">31, 0, 31, 0</column>
<column name="indvar_flatten113_fu_128">4, 0, 4, 0</column>
<column name="indvar_flatten129_fu_136">36, 0, 36, 0</column>
<column name="indvar_flatten158_fu_144">68, 0, 68, 0</column>
<column name="kc_fu_120">2, 0, 2, 0</column>
<column name="kc_mid2_reg_859">2, 0, 2, 0</column>
<column name="kr_fu_124">2, 0, 2, 0</column>
<column name="mem1_addr_reg_875">64, 0, 64, 0</column>
<column name="oc2_fu_140">31, 0, 31, 0</column>
<column name="p_cast44_cast_reg_836">38, 0, 64, 26</column>
<column name="select_ln151_1_reg_855">1, 0, 1, 0</column>
<column name="select_ln152_reg_867">2, 0, 2, 0</column>
<column name="zext_ln104_cast_reg_841">32, 0, 33, 1</column>
<column name="zext_ln150_cast_reg_846">35, 0, 64, 29</column>
<column name="empty_50_reg_881">64, 32, 12, 0</column>
<column name="kc_mid2_reg_859">64, 32, 2, 0</column>
<column name="select_ln152_reg_867">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V, return value</column>
<column name="m_axi_mem1_AWVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWADDR">out, 64, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWLEN">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWSIZE">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWBURST">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWLOCK">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWCACHE">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWPROT">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWQOS">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWREGION">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WDATA">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WSTRB">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WLAST">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARADDR">out, 64, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARLEN">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARSIZE">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARBURST">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARLOCK">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARCACHE">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARPROT">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARQOS">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARREGION">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RVALID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RREADY">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RDATA">in, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RLAST">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RFIFONUM">in, 9, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RUSER">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RRESP">in, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BVALID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BREADY">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BRESP">in, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BUSER">in, 1, m_axi, mem1, pointer</column>
<column name="mul_ln131_1">in, 68, ap_none, mul_ln131_1, scalar</column>
<column name="localW_address0">out, 12, ap_memory, localW, array</column>
<column name="localW_ce0">out, 1, ap_memory, localW, array</column>
<column name="localW_we0">out, 1, ap_memory, localW, array</column>
<column name="localW_d0">out, 32, ap_memory, localW, array</column>
<column name="localW_1_address0">out, 12, ap_memory, localW_1, array</column>
<column name="localW_1_ce0">out, 1, ap_memory, localW_1, array</column>
<column name="localW_1_we0">out, 1, ap_memory, localW_1, array</column>
<column name="localW_1_d0">out, 32, ap_memory, localW_1, array</column>
<column name="localW_2_address0">out, 12, ap_memory, localW_2, array</column>
<column name="localW_2_ce0">out, 1, ap_memory, localW_2, array</column>
<column name="localW_2_we0">out, 1, ap_memory, localW_2, array</column>
<column name="localW_2_d0">out, 32, ap_memory, localW_2, array</column>
<column name="localW_3_address0">out, 12, ap_memory, localW_3, array</column>
<column name="localW_3_ce0">out, 1, ap_memory, localW_3, array</column>
<column name="localW_3_we0">out, 1, ap_memory, localW_3, array</column>
<column name="localW_3_d0">out, 32, ap_memory, localW_3, array</column>
<column name="localW_4_address0">out, 12, ap_memory, localW_4, array</column>
<column name="localW_4_ce0">out, 1, ap_memory, localW_4, array</column>
<column name="localW_4_we0">out, 1, ap_memory, localW_4, array</column>
<column name="localW_4_d0">out, 32, ap_memory, localW_4, array</column>
<column name="localW_5_address0">out, 12, ap_memory, localW_5, array</column>
<column name="localW_5_ce0">out, 1, ap_memory, localW_5, array</column>
<column name="localW_5_we0">out, 1, ap_memory, localW_5, array</column>
<column name="localW_5_d0">out, 32, ap_memory, localW_5, array</column>
<column name="localW_6_address0">out, 12, ap_memory, localW_6, array</column>
<column name="localW_6_ce0">out, 1, ap_memory, localW_6, array</column>
<column name="localW_6_we0">out, 1, ap_memory, localW_6, array</column>
<column name="localW_6_d0">out, 32, ap_memory, localW_6, array</column>
<column name="localW_7_address0">out, 12, ap_memory, localW_7, array</column>
<column name="localW_7_ce0">out, 1, ap_memory, localW_7, array</column>
<column name="localW_7_we0">out, 1, ap_memory, localW_7, array</column>
<column name="localW_7_d0">out, 32, ap_memory, localW_7, array</column>
<column name="localW_8_address0">out, 12, ap_memory, localW_8, array</column>
<column name="localW_8_ce0">out, 1, ap_memory, localW_8, array</column>
<column name="localW_8_we0">out, 1, ap_memory, localW_8, array</column>
<column name="localW_8_d0">out, 32, ap_memory, localW_8, array</column>
<column name="zext_ln150">in, 35, ap_none, zext_ln150, scalar</column>
<column name="mul_ln131">in, 36, ap_none, mul_ln131, scalar</column>
<column name="zext_ln104">in, 32, ap_none, zext_ln104, scalar</column>
<column name="weight">in, 64, ap_none, weight, scalar</column>
<column name="p_cast44">in, 38, ap_none, p_cast44, scalar</column>
</table>
</item>
</section>
</profile>
