Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 24 11:51:36 2018
| Host         : tj-mac running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file unity_excercise_design_1_wrapper_control_sets_placed.rpt
| Design       : unity_excercise_design_1_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    95 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |           17 |
|     10 |            5 |
|     12 |            8 |
|     14 |            6 |
|    16+ |           56 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             406 |           76 |
| No           | No                    | Yes                    |              36 |            4 |
| No           | Yes                   | No                     |             348 |           57 |
| Yes          | No                    | No                     |             822 |          148 |
| Yes          | No                    | Yes                    |              56 |           12 |
| Yes          | Yes                   | No                     |             372 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                                                 Enable Signal                                                                                                 |                                                                                              Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK1              |                                                                                                                                                                                                               |                                                                                                                                                                                                           |                1 |              2 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                               |                                                                                                                                                                                                           |                1 |              4 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/mem_data_in_reg[3]_i_1_n_0 |                                                                                                                                                                                                               |                                                                                                                                                                                                           |                1 |              6 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                 |                                                                                                                                                                                                           |                1 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                                                           |                1 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                |                2 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                                                                           |                2 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/addr_reg_reg[0][0]                            | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/clear                                                  |                1 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_2__0_n_0                                                                    | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_1_n_0                                                                   |                1 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                       |                1 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                     |                                                                                                                                                                                                           |                2 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_1_n_0                                                                       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[3]                                      |                1 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                          |                                                                                                                                                                                                           |                2 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/FSM_sequential_state_reg_reg[0] |                                                                                                                                                                                                           |                3 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                  |                1 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/bin_reg[7]_i_1__0_n_0                                       |                                                                                                                                                                                                           |                2 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                              |                2 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                              |                2 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/bin_reg[3]_i_1__0_n_0                                       |                                                                                                                                                                                                           |                3 |              8 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                               |                2 |              8 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/mux3_out[1]                                   |                                                                                                                                                                                                           |                2 |             10 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/wr_cnt_nxt                                                                                   |                                                                                                                                                                                                           |                3 |             10 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/r_ptr_reg0                                             |                                                                                                                                                                                                           |                1 |             10 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/mux3_out[0]                                   |                                                                                                                                                                                                           |                2 |             10 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rd_cnt_nxt                                    |                                                                                                                                                                                                           |                3 |             10 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/Umem_addr_i[5]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                           |                2 |             12 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_lb_reg[6]_i_1_n_0                                     |                                                                                                                                                                                                           |                2 |             12 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ascii_hb_nxt                                                |                                                                                                                                                                                                           |                3 |             12 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/mux1_out[0]                                   |                                                                                                                                                                                                           |                2 |             12 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                2 |             12 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/mux1_out[1]                                   |                                                                                                                                                                                                           |                2 |             12 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                3 |             12 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                    | unity_excercise_design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                1 |             12 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/E[0]                                          | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/AR[0]                                       |                4 |             14 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                          | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                      |                2 |             14 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr                                           | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/w_ptr_reg_reg[6][0]                         |                2 |             14 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/head_nxt                                               | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/head_reg[7]_i_1_n_0                                        |                2 |             14 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr_0                                         | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/AR[0]                                       |                3 |             14 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[6][0]                           | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/w_ptr_reg_reg[6][0]                         |                3 |             14 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/bin_reg_reg[7]_0                                            |                                                                                                                                                                                                           |                5 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[31]                                                                           |                                                                                                                                                                                                           |                4 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/data_reg_reg[0][0]                                          |                                                                                                                                                                                                           |                2 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[7]                                                                            |                                                                                                                                                                                                           |                5 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/E[0]                                                        |                                                                                                                                                                                                           |                2 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/size_nxt                                                                                     |                                                                                                                                                                                                           |                4 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_0                                                 |                                                                                                                                                                                                           |                3 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_1_n_0                                                                        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[3]                                      |                1 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0_n_0                                                                     |                                                                                                                                                                                                           |                4 |             16 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                             |                                                                                                                                                                                                           |                1 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[15]                                                                           |                                                                                                                                                                                                           |                6 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/vaddr_nxt[5]                                                                                 |                                                                                                                                                                                                           |                7 |             16 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                   |                                                                                                                                                                                                           |                1 |             16 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                |                3 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/databuffer_nxt[23]                                                                           |                                                                                                                                                                                                           |                4 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/next_state                                    |                                                                                                                                                                                                           |                5 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/length_nxt                                                                                   | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/length_reg[5]_i_1_n_0                                                                    |                3 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/chks_data_vld                                   | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/SR[0]        |                4 |             16 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/chks_data_vld                   | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_tx_fsm_inst/CHECKSUM_CRC_GEN.checksum_crc8/chks_reset                  |                5 |             18 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                       |                3 |             18 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                                                                           |                3 |             18 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                       |                3 |             20 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                                                           |                5 |             24 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr                                           |                                                                                                                                                                                                           |                3 |             24 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/ramwr_0                                         |                                                                                                                                                                                                           |                3 |             24 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                |                                                                                                                                                                                                           |                4 |             24 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/error_nxt                           |                                                                                                                                                                                                           |                8 |             26 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                                                                           |                4 |             26 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                           |                3 |             28 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       |                                                                                                                                                                                                               | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[3]                                      |                5 |             28 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                             |                                                                                                                                                                                                           |                2 |             28 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_cnt_reg_reg[15]_0                        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg0                             |                4 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_cnt_reg[0]_i_1__0_n_0                    | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/sync_cnt_reg0_inferred__0/i__carry__0_n_0 |                4 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/mux5_out[1]                                   | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/rate_reg[15]_i_1_n_0                      |                5 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/ramwr                                                                                      |                                                                                                                                                                                                           |                2 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/w_ptr_reg_reg[2][3]                             |                                                                                                                                                                                                           |                2 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_enc_inst/ramwr                                                       |                                                                                                                                                                                                           |                2 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       |                                                                                                                                                                                                               | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/synct_strobe_gen_inst/counter[0]_i_1_n_0               |                4 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        |                                                                                                                                                                                                               | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[3]                                      |                5 |             32 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                                                                           |                3 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/mux5_out[0]                                   | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg[15]_i_1__0_n_0                   |                5 |             32 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/FSM_onehot_state_reg_reg[19]_0                              |                                                                                                                                                                                                           |               11 |             40 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       | unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ramwr                                         |                                                                                                                                                                                                           |                4 |             42 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG        |                                                                                                                                                                                                               |                                                                                                                                                                                                           |                7 |             42 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                           |                3 |             44 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                                                                           |                5 |             44 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                 |                                                                                                                                                                                                           |                6 |             54 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                    |                                                                                                                                                                                                           |                5 |             54 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                    |                                                                                                                                                                                                           |                5 |             54 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                               |                                                                                                                                                                                                           |                5 |             54 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                          | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                           |                6 |             56 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK1              |                                                                                                                                                                                                               | unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0                                                                                                                                             |                7 |             56 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                           |               13 |             58 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               | unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                      |               13 |            110 |
|  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG       |                                                                                                                                                                                                               |                                                                                                                                                                                                           |               31 |            120 |
|  unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                               |                                                                                                                                                                                                           |               37 |            238 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


