# RTL_Design-and-Synthesis-using-Sky130
This repository focus on the RTL design using verilog and the actual usage guidelines which later goes onto the silicon. And also takes care of the Synthesis stage and its effect on the further stages in the ASIC Design cycle. Lots of learning ahead : )
