extern MeshHeader2 _HIDAN_room_10_meshHeader_000003C0;
extern MeshEntry2 _HIDAN_room_10_meshDListEntry_000003CC[12];
extern Gfx _HIDAN_room_10_dlist_00000680[];
extern Vtx_t _HIDAN_room_10_vertices_00000490[23];
extern Vtx_t _HIDAN_room_10_vertices_00000600[8];
extern u64 _HIDAN_room_10_tex_00017018[];
extern Gfx _HIDAN_room_10_dlist_00000B40[];
extern Vtx_t _HIDAN_room_10_vertices_000007C0[12];
extern Vtx_t _HIDAN_room_10_vertices_00000880[6];
extern Vtx_t _HIDAN_room_10_vertices_000008E0[12];
extern Vtx_t _HIDAN_room_10_vertices_000009A0[4];
extern Vtx_t _HIDAN_room_10_vertices_000009E0[8];
extern Vtx_t _HIDAN_room_10_vertices_00000A60[6];
extern Vtx_t _HIDAN_room_10_vertices_00000AC0[8];
extern u64 _HIDAN_room_10_tex_00011818[];
extern u64 _HIDAN_room_10_tex_00011A18[];
extern Gfx _HIDAN_room_10_dlist_00002620[];
extern Vtx_t _HIDAN_room_10_vertices_00000E10[32];
extern Vtx_t _HIDAN_room_10_vertices_00001010[16];
extern Vtx_t _HIDAN_room_10_vertices_00001110[4];
extern Vtx_t _HIDAN_room_10_vertices_00001150[4];
extern Vtx_t _HIDAN_room_10_vertices_00001190[4];
extern Vtx_t _HIDAN_room_10_vertices_000011D0[4];
extern Vtx_t _HIDAN_room_10_vertices_00001210[4];
extern Vtx_t _HIDAN_room_10_vertices_00001250[4];
extern Vtx_t _HIDAN_room_10_vertices_00001290[4];
extern Vtx_t _HIDAN_room_10_vertices_000012D0[8];
extern Vtx_t _HIDAN_room_10_vertices_00001350[4];
extern Vtx_t _HIDAN_room_10_vertices_00001390[4];
extern Vtx_t _HIDAN_room_10_vertices_000013D0[4];
extern Vtx_t _HIDAN_room_10_vertices_00001410[9];
extern Vtx_t _HIDAN_room_10_vertices_000014A0[5];
extern Vtx_t _HIDAN_room_10_vertices_000014F0[7];
extern Vtx_t _HIDAN_room_10_vertices_00001560[4];
extern Vtx_t _HIDAN_room_10_vertices_000015A0[16];
extern Vtx_t _HIDAN_room_10_vertices_000016A0[6];
extern Vtx_t _HIDAN_room_10_vertices_00001700[16];
extern Vtx_t _HIDAN_room_10_vertices_00001800[5];
extern Vtx_t _HIDAN_room_10_vertices_00001850[6];
extern Vtx_t _HIDAN_room_10_vertices_000018B0[4];
extern Vtx_t _HIDAN_room_10_vertices_000018F0[8];
extern Vtx_t _HIDAN_room_10_vertices_00001970[4];
extern Vtx_t _HIDAN_room_10_vertices_000019B0[4];
extern Vtx_t _HIDAN_room_10_vertices_000019F0[4];
extern Vtx_t _HIDAN_room_10_vertices_00001A30[8];
extern Vtx_t _HIDAN_room_10_vertices_00001AB0[4];
extern Vtx_t _HIDAN_room_10_vertices_00001AF0[8];
extern Vtx_t _HIDAN_room_10_vertices_00001B70[6];
extern Vtx_t _HIDAN_room_10_vertices_00001BD0[4];
extern Vtx_t _HIDAN_room_10_vertices_00001C10[4];
extern Vtx_t _HIDAN_room_10_vertices_00001C50[28];
extern Vtx_t _HIDAN_room_10_vertices_00001E10[3];
extern Vtx_t _HIDAN_room_10_vertices_00001E40[9];
extern Vtx_t _HIDAN_room_10_vertices_00001ED0[4];
extern Vtx_t _HIDAN_room_10_vertices_00001F10[3];
extern Vtx_t _HIDAN_room_10_vertices_00001F40[4];
extern Vtx_t _HIDAN_room_10_vertices_00001F80[12];
extern Vtx_t _HIDAN_room_10_vertices_00002040[4];
extern Vtx_t _HIDAN_room_10_vertices_00002080[8];
extern Vtx_t _HIDAN_room_10_vertices_00002100[9];
extern Vtx_t _HIDAN_room_10_vertices_00002190[5];
extern Vtx_t _HIDAN_room_10_vertices_000021E0[9];
extern Vtx_t _HIDAN_room_10_vertices_00002270[3];
extern Vtx_t _HIDAN_room_10_vertices_000022A0[4];
extern Vtx_t _HIDAN_room_10_vertices_000022E0[4];
extern Vtx_t _HIDAN_room_10_vertices_00002320[4];
extern Vtx_t _HIDAN_room_10_vertices_00002360[4];
extern Vtx_t _HIDAN_room_10_vertices_000023A0[4];
extern Vtx_t _HIDAN_room_10_vertices_000023E0[4];
extern Vtx_t _HIDAN_room_10_vertices_00002420[4];
extern Vtx_t _HIDAN_room_10_vertices_00002460[4];
extern Vtx_t _HIDAN_room_10_vertices_000024A0[4];
extern Vtx_t _HIDAN_room_10_vertices_000024E0[4];
extern Vtx_t _HIDAN_room_10_vertices_00002520[4];
extern Vtx_t _HIDAN_room_10_vertices_00002560[4];
extern Vtx_t _HIDAN_room_10_vertices_000025A0[8];
extern u64 _HIDAN_room_10_tex_00012E18[];
extern u64 _HIDAN_room_10_tex_00013418[];
extern u64 _HIDAN_room_10_tex_00014418[];
extern u64 _HIDAN_room_10_tex_00015818[];
extern u64 _HIDAN_room_10_tex_00015A18[];
extern u64 _HIDAN_room_10_tex_00016A18[];
extern u64 _HIDAN_room_10_tex_00016C18[];
extern Gfx _HIDAN_room_10_dlist_00004900[];
extern Vtx_t _HIDAN_room_10_vertices_00003F80[14];
extern Vtx_t _HIDAN_room_10_vertices_00004060[8];
extern Vtx_t _HIDAN_room_10_vertices_000040E0[16];
extern Vtx_t _HIDAN_room_10_vertices_000041E0[8];
extern Vtx_t _HIDAN_room_10_vertices_00004260[4];
extern Vtx_t _HIDAN_room_10_vertices_000042A0[4];
extern Vtx_t _HIDAN_room_10_vertices_000042E0[7];
extern Vtx_t _HIDAN_room_10_vertices_00004350[8];
extern Vtx_t _HIDAN_room_10_vertices_000043D0[12];
extern Vtx_t _HIDAN_room_10_vertices_00004490[4];
extern Vtx_t _HIDAN_room_10_vertices_000044D0[4];
extern Vtx_t _HIDAN_room_10_vertices_00004510[5];
extern Vtx_t _HIDAN_room_10_vertices_00004560[12];
extern Vtx_t _HIDAN_room_10_vertices_00004620[3];
extern Vtx_t _HIDAN_room_10_vertices_00004650[4];
extern Vtx_t _HIDAN_room_10_vertices_00004690[3];
extern Vtx_t _HIDAN_room_10_vertices_000046C0[8];
extern Vtx_t _HIDAN_room_10_vertices_00004740[5];
extern Vtx_t _HIDAN_room_10_vertices_00004790[5];
extern Vtx_t _HIDAN_room_10_vertices_000047E0[7];
extern Vtx_t _HIDAN_room_10_vertices_00004850[3];
extern Vtx_t _HIDAN_room_10_vertices_00004880[8];
extern u64 _HIDAN_room_10_tex_00011818[];
extern u64 _HIDAN_room_10_tex_00011A18[];
extern u64 _HIDAN_room_10_tex_00016C18[];
extern Gfx _HIDAN_room_10_dlist_000055C0[];
extern Vtx_t _HIDAN_room_10_vertices_00005240[5];
extern Vtx_t _HIDAN_room_10_vertices_00005290[14];
extern Vtx_t _HIDAN_room_10_vertices_00005370[5];
extern Vtx_t _HIDAN_room_10_vertices_000053C0[4];
extern Vtx_t _HIDAN_room_10_vertices_00005400[4];
extern Vtx_t _HIDAN_room_10_vertices_00005440[4];
extern Vtx_t _HIDAN_room_10_vertices_00005480[3];
extern Vtx_t _HIDAN_room_10_vertices_000054B0[3];
extern Vtx_t _HIDAN_room_10_vertices_000054E0[6];
extern Vtx_t _HIDAN_room_10_vertices_00005540[8];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00013218[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern u64 _HIDAN_room_10_tex_00017C18[];
extern Gfx _HIDAN_room_10_dlist_000069D0[];
extern Vtx_t _HIDAN_room_10_vertices_00005A20[4];
extern Vtx_t _HIDAN_room_10_vertices_00005A60[32];
extern Vtx_t _HIDAN_room_10_vertices_00005C60[25];
extern Vtx_t _HIDAN_room_10_vertices_00005DF0[3];
extern Vtx_t _HIDAN_room_10_vertices_00005E20[4];
extern Vtx_t _HIDAN_room_10_vertices_00005E60[4];
extern Vtx_t _HIDAN_room_10_vertices_00005EA0[4];
extern Vtx_t _HIDAN_room_10_vertices_00005EE0[4];
extern Vtx_t _HIDAN_room_10_vertices_00005F20[4];
extern Vtx_t _HIDAN_room_10_vertices_00005F60[4];
extern Vtx_t _HIDAN_room_10_vertices_00005FA0[4];
extern Vtx_t _HIDAN_room_10_vertices_00005FE0[16];
extern Vtx_t _HIDAN_room_10_vertices_000060E0[6];
extern Vtx_t _HIDAN_room_10_vertices_00006140[4];
extern Vtx_t _HIDAN_room_10_vertices_00006180[6];
extern Vtx_t _HIDAN_room_10_vertices_000061E0[4];
extern Vtx_t _HIDAN_room_10_vertices_00006220[63];
extern Vtx_t _HIDAN_room_10_vertices_00006610[32];
extern Vtx_t _HIDAN_room_10_vertices_00006810[3];
extern Vtx_t _HIDAN_room_10_vertices_00006840[3];
extern Vtx_t _HIDAN_room_10_vertices_00006870[14];
extern Vtx_t _HIDAN_room_10_vertices_00006950[8];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00013218[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern u64 _HIDAN_room_10_tex_00017C18[];
#define _HIDAN_room_10_vertices_00006410 ((u32)_HIDAN_room_10_vertices_00006220 + 0x000001F0)
extern Gfx _HIDAN_room_10_dlist_00007B70[];
extern Vtx_t _HIDAN_room_10_vertices_00007260[7];
extern Vtx_t _HIDAN_room_10_vertices_000072D0[7];
extern Vtx_t _HIDAN_room_10_vertices_00007340[4];
extern Vtx_t _HIDAN_room_10_vertices_00007380[4];
extern Vtx_t _HIDAN_room_10_vertices_000073C0[63];
extern Vtx_t _HIDAN_room_10_vertices_000077B0[21];
extern Vtx_t _HIDAN_room_10_vertices_00007900[4];
extern Vtx_t _HIDAN_room_10_vertices_00007940[14];
extern Vtx_t _HIDAN_room_10_vertices_00007A20[9];
extern Vtx_t _HIDAN_room_10_vertices_00007AB0[4];
extern Vtx_t _HIDAN_room_10_vertices_00007AF0[8];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00013218[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern u64 _HIDAN_room_10_tex_00017C18[];
#define _HIDAN_room_10_vertices_000075B0 ((u32)_HIDAN_room_10_vertices_000073C0 + 0x000001F0)
extern Gfx _HIDAN_room_10_dlist_00009FB0[];
extern Vtx_t _HIDAN_room_10_vertices_00008060[15];
extern Vtx_t _HIDAN_room_10_vertices_00008150[8];
extern Vtx_t _HIDAN_room_10_vertices_000081D0[12];
extern Vtx_t _HIDAN_room_10_vertices_00008290[4];
extern Vtx_t _HIDAN_room_10_vertices_000082D0[4];
extern Vtx_t _HIDAN_room_10_vertices_00008310[12];
extern Vtx_t _HIDAN_room_10_vertices_000083D0[6];
extern Vtx_t _HIDAN_room_10_vertices_00008430[4];
extern Vtx_t _HIDAN_room_10_vertices_00008470[4];
extern Vtx_t _HIDAN_room_10_vertices_000084B0[5];
extern Vtx_t _HIDAN_room_10_vertices_00008500[17];
extern Vtx_t _HIDAN_room_10_vertices_00008610[16];
extern Vtx_t _HIDAN_room_10_vertices_00008710[8];
extern Vtx_t _HIDAN_room_10_vertices_00008790[8];
extern Vtx_t _HIDAN_room_10_vertices_00008810[32];
extern Vtx_t _HIDAN_room_10_vertices_00008A10[32];
extern Vtx_t _HIDAN_room_10_vertices_00008C10[8];
extern Vtx_t _HIDAN_room_10_vertices_00008C90[10];
extern Vtx_t _HIDAN_room_10_vertices_00008D30[4];
extern Vtx_t _HIDAN_room_10_vertices_00008D70[5];
extern Vtx_t _HIDAN_room_10_vertices_00008DC0[4];
extern Vtx_t _HIDAN_room_10_vertices_00008E00[5];
extern Vtx_t _HIDAN_room_10_vertices_00008E50[28];
extern Vtx_t _HIDAN_room_10_vertices_00009010[5];
extern Vtx_t _HIDAN_room_10_vertices_00009060[4];
extern Vtx_t _HIDAN_room_10_vertices_000090A0[5];
extern Vtx_t _HIDAN_room_10_vertices_000090F0[4];
extern Vtx_t _HIDAN_room_10_vertices_00009130[10];
extern Vtx_t _HIDAN_room_10_vertices_000091D0[8];
extern Vtx_t _HIDAN_room_10_vertices_00009250[4];
extern Vtx_t _HIDAN_room_10_vertices_00009290[24];
extern Vtx_t _HIDAN_room_10_vertices_00009410[14];
extern Vtx_t _HIDAN_room_10_vertices_000094F0[5];
extern Vtx_t _HIDAN_room_10_vertices_00009540[4];
extern Vtx_t _HIDAN_room_10_vertices_00009580[5];
extern Vtx_t _HIDAN_room_10_vertices_000095D0[4];
extern Vtx_t _HIDAN_room_10_vertices_00009610[10];
extern Vtx_t _HIDAN_room_10_vertices_000096B0[16];
extern Vtx_t _HIDAN_room_10_vertices_000097B0[10];
extern Vtx_t _HIDAN_room_10_vertices_00009850[4];
extern Vtx_t _HIDAN_room_10_vertices_00009890[5];
extern Vtx_t _HIDAN_room_10_vertices_000098E0[4];
extern Vtx_t _HIDAN_room_10_vertices_00009920[5];
extern Vtx_t _HIDAN_room_10_vertices_00009970[14];
extern Vtx_t _HIDAN_room_10_vertices_00009A50[4];
extern Vtx_t _HIDAN_room_10_vertices_00009A90[4];
extern Vtx_t _HIDAN_room_10_vertices_00009AD0[4];
extern Vtx_t _HIDAN_room_10_vertices_00009B10[15];
extern Vtx_t _HIDAN_room_10_vertices_00009C00[8];
extern Vtx_t _HIDAN_room_10_vertices_00009C80[27];
extern Vtx_t _HIDAN_room_10_vertices_00009E30[4];
extern Vtx_t _HIDAN_room_10_vertices_00009E70[12];
extern Vtx_t _HIDAN_room_10_vertices_00009F30[8];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00015818[];
extern u64 _HIDAN_room_10_tex_00016C18[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern Gfx _HIDAN_room_10_dlist_0000C608[];
extern Vtx_t _HIDAN_room_10_vertices_0000B6C8[4];
extern Vtx_t _HIDAN_room_10_vertices_0000B708[4];
extern Vtx_t _HIDAN_room_10_vertices_0000B748[63];
extern Vtx_t _HIDAN_room_10_vertices_0000BB38[32];
extern Vtx_t _HIDAN_room_10_vertices_0000BD38[18];
extern Vtx_t _HIDAN_room_10_vertices_0000BE58[4];
extern Vtx_t _HIDAN_room_10_vertices_0000BE98[6];
extern Vtx_t _HIDAN_room_10_vertices_0000BEF8[56];
extern Vtx_t _HIDAN_room_10_vertices_0000C278[4];
extern Vtx_t _HIDAN_room_10_vertices_0000C2B8[6];
extern Vtx_t _HIDAN_room_10_vertices_0000C318[4];
extern Vtx_t _HIDAN_room_10_vertices_0000C358[12];
extern Vtx_t _HIDAN_room_10_vertices_0000C418[4];
extern Vtx_t _HIDAN_room_10_vertices_0000C458[4];
extern Vtx_t _HIDAN_room_10_vertices_0000C498[4];
extern Vtx_t _HIDAN_room_10_vertices_0000C4D8[5];
extern Vtx_t _HIDAN_room_10_vertices_0000C528[6];
extern Vtx_t _HIDAN_room_10_vertices_0000C588[8];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00013218[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern u64 _HIDAN_room_10_tex_00017C18[];
#define _HIDAN_room_10_vertices_0000B938 ((u32)_HIDAN_room_10_vertices_0000B748 + 0x000001F0)
#define _HIDAN_room_10_vertices_0000C0D8 ((u32)_HIDAN_room_10_vertices_0000BEF8 + 0x000001E0)
extern Gfx _HIDAN_room_10_dlist_0000D970[];
extern Vtx_t _HIDAN_room_10_vertices_0000CD40[4];
extern Vtx_t _HIDAN_room_10_vertices_0000CD80[7];
extern Vtx_t _HIDAN_room_10_vertices_0000CDF0[6];
extern Vtx_t _HIDAN_room_10_vertices_0000CE50[4];
extern Vtx_t _HIDAN_room_10_vertices_0000CE90[3];
extern Vtx_t _HIDAN_room_10_vertices_0000CEC0[63];
extern Vtx_t _HIDAN_room_10_vertices_0000D2B0[21];
extern Vtx_t _HIDAN_room_10_vertices_0000D400[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D440[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D480[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D4C0[12];
extern Vtx_t _HIDAN_room_10_vertices_0000D580[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D5C0[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D600[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D640[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D680[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D6C0[4];
extern Vtx_t _HIDAN_room_10_vertices_0000D700[28];
extern Vtx_t _HIDAN_room_10_vertices_0000D8C0[3];
extern Vtx_t _HIDAN_room_10_vertices_0000D8F0[8];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00013218[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern u64 _HIDAN_room_10_tex_00017C18[];
#define _HIDAN_room_10_vertices_0000D0B0 ((u32)_HIDAN_room_10_vertices_0000CEC0 + 0x000001F0)
extern Gfx _HIDAN_room_10_dlist_0000FBD0[];
extern Vtx_t _HIDAN_room_10_vertices_0000E180[3];
extern Vtx_t _HIDAN_room_10_vertices_0000E1B0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000E230[4];
extern Vtx_t _HIDAN_room_10_vertices_0000E270[4];
extern Vtx_t _HIDAN_room_10_vertices_0000E2B0[5];
extern Vtx_t _HIDAN_room_10_vertices_0000E300[14];
extern Vtx_t _HIDAN_room_10_vertices_0000E3E0[3];
extern Vtx_t _HIDAN_room_10_vertices_0000E410[28];
extern Vtx_t _HIDAN_room_10_vertices_0000E5D0[4];
extern Vtx_t _HIDAN_room_10_vertices_0000E610[4];
extern Vtx_t _HIDAN_room_10_vertices_0000E650[7];
extern Vtx_t _HIDAN_room_10_vertices_0000E6C0[3];
extern Vtx_t _HIDAN_room_10_vertices_0000E6F0[4];
extern Vtx_t _HIDAN_room_10_vertices_0000E730[3];
extern Vtx_t _HIDAN_room_10_vertices_0000E760[6];
extern Vtx_t _HIDAN_room_10_vertices_0000E7C0[7];
extern Vtx_t _HIDAN_room_10_vertices_0000E830[6];
extern Vtx_t _HIDAN_room_10_vertices_0000E890[5];
extern Vtx_t _HIDAN_room_10_vertices_0000E8E0[15];
extern Vtx_t _HIDAN_room_10_vertices_0000E9D0[16];
extern Vtx_t _HIDAN_room_10_vertices_0000EAD0[6];
extern Vtx_t _HIDAN_room_10_vertices_0000EB30[8];
extern Vtx_t _HIDAN_room_10_vertices_0000EBB0[4];
extern Vtx_t _HIDAN_room_10_vertices_0000EBF0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000EC70[6];
extern Vtx_t _HIDAN_room_10_vertices_0000ECD0[6];
extern Vtx_t _HIDAN_room_10_vertices_0000ED30[3];
extern Vtx_t _HIDAN_room_10_vertices_0000ED60[4];
extern Vtx_t _HIDAN_room_10_vertices_0000EDA0[16];
extern Vtx_t _HIDAN_room_10_vertices_0000EEA0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000EF20[4];
extern Vtx_t _HIDAN_room_10_vertices_0000EF60[4];
extern Vtx_t _HIDAN_room_10_vertices_0000EFA0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F020[6];
extern Vtx_t _HIDAN_room_10_vertices_0000F080[3];
extern Vtx_t _HIDAN_room_10_vertices_0000F0B0[7];
extern Vtx_t _HIDAN_room_10_vertices_0000F120[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F1A0[6];
extern Vtx_t _HIDAN_room_10_vertices_0000F200[3];
extern Vtx_t _HIDAN_room_10_vertices_0000F230[6];
extern Vtx_t _HIDAN_room_10_vertices_0000F290[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F310[7];
extern Vtx_t _HIDAN_room_10_vertices_0000F380[6];
extern Vtx_t _HIDAN_room_10_vertices_0000F3E0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F460[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F4E0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F560[5];
extern Vtx_t _HIDAN_room_10_vertices_0000F5B0[4];
extern Vtx_t _HIDAN_room_10_vertices_0000F5F0[6];
extern Vtx_t _HIDAN_room_10_vertices_0000F650[8];
extern Vtx_t _HIDAN_room_10_vertices_0000F6D0[5];
extern Vtx_t _HIDAN_room_10_vertices_0000F720[4];
extern Vtx_t _HIDAN_room_10_vertices_0000F760[16];
extern Vtx_t _HIDAN_room_10_vertices_0000F860[28];
extern Vtx_t _HIDAN_room_10_vertices_0000FA20[3];
extern Vtx_t _HIDAN_room_10_vertices_0000FA50[8];
extern Vtx_t _HIDAN_room_10_vertices_0000FAD0[8];
extern Vtx_t _HIDAN_room_10_vertices_0000FB50[8];
extern u64 _HIDAN_room_10_tex_00012218[];
extern u64 _HIDAN_room_10_tex_00012618[];
extern u64 _HIDAN_room_10_tex_00012E18[];
extern u64 _HIDAN_room_10_tex_00013218[];
extern u64 _HIDAN_room_10_tex_00015418[];
extern u64 _HIDAN_room_10_tex_00015818[];
extern u64 _HIDAN_room_10_tex_00016C18[];
extern u64 _HIDAN_room_10_tex_00017818[];
extern u64 _HIDAN_room_10_tex_00017C18[];
extern Gfx _HIDAN_room_10_dlist_00011610[];
extern Vtx_t _HIDAN_room_10_vertices_00011390[20];
extern Vtx_t _HIDAN_room_10_vertices_000114D0[12];
extern Vtx_t _HIDAN_room_10_vertices_00011590[8];
extern u64 _HIDAN_room_10_tex_00016C18[];
s16 _HIDAN_room_10_objectList_00000040[];
extern ActorEntry _HIDAN_room_10_actorList_00000058[54];

extern SCmdEchoSettings _HIDAN_room_10_set0000_cmd00;
extern SCmdRoomBehavior _HIDAN_room_10_set0000_cmd01;
extern SCmdSkyboxDisables _HIDAN_room_10_set0000_cmd02;
extern SCmdTimeSettings _HIDAN_room_10_set0000_cmd03;
extern SCmdMesh _HIDAN_room_10_set0000_cmd04;
extern SCmdObjectList _HIDAN_room_10_set0000_cmd05;
extern SCmdActorList _HIDAN_room_10_set0030_cmd06;
extern SCmdEndMarker _HIDAN_room_10_set0000_cmd07;





extern SCmdEchoSettings _HIDAN_room_10_set0000_cmd00;

extern SCmdRoomBehavior _HIDAN_room_10_set0000_cmd01;

extern SCmdSkyboxDisables _HIDAN_room_10_set0000_cmd02;

extern SCmdTimeSettings _HIDAN_room_10_set0000_cmd03;

extern SCmdMesh _HIDAN_room_10_set0000_cmd04;

extern SCmdObjectList _HIDAN_room_10_set0000_cmd05;

extern SCmdActorList _HIDAN_room_10_set0030_cmd06;

extern SCmdEndMarker _HIDAN_room_10_set0000_cmd07;














