export PROJSTEM=/home/ljiaxi/work/chisel-rv32
export PROJDRTL=$PROJSTEM/src/sv/rtl
export PROJDCHI=$PROJSTEM/src/main/scala/rv32
export PROJDSIM=$PROJSTEM/sim

alias dstem='cd $PROJSTEM'
alias drtl='cd $PROJDRTL'
alias dchi='cd $PROJDCHI'
alias dsim='cd $PROJDSIM'
