WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502046 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5003206 heartbeat IPC: 3.998 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_142.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000003 cycles: 6253207 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6253207 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 9497922 heartbeat IPC: 2.225 cumulative IPC: 1.541 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 14864911 heartbeat IPC: 1.863 cumulative IPC: 1.742 (Simulation time: 00 hr 01 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_142.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000002 cycles: 21540395 heartbeat IPC: 1.498 cumulative IPC: 1.635 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 27664980 heartbeat IPC: 1.633 cumulative IPC: 1.635 (Simulation time: 00 hr 02 min 44 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_142.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 33991139 heartbeat IPC: 1.581 cumulative IPC: 1.622 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 40037263 heartbeat IPC: 1.654 cumulative IPC: 1.628 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 45982888 heartbeat IPC: 1.682 cumulative IPC: 1.636 (Simulation time: 00 hr 04 min 23 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_142.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 52746783 heartbeat IPC: 1.478 cumulative IPC: 1.613 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 58018961 heartbeat IPC: 1.897 cumulative IPC: 1.642 (Simulation time: 00 hr 05 min 29 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_142.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 64520396 heartbeat IPC: 1.538 cumulative IPC: 1.63 (Simulation time: 00 hr 06 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 61537277 cumulative IPC: 1.625 (Simulation time: 00 hr 06 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 61537277 cumulative IPC: 1.625 (Simulation time: 00 hr 06 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_142.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.625 instructions: 100000000 cycles: 61537277
CPU 0 Branch Prediction Accuracy: 85.14% MPKI: 20.06 Average ROB Occupancy at Mispredict: 36.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0387
BRANCH_CONDITIONAL: 20
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0014
BRANCH_RETURN: 8e-05

LLC TOTAL        ACCESS:     806540 HIT:     355561 MISS:     450979
LLC LOAD         ACCESS:     195487 HIT:      56765 MISS:     138722
LLC RFO          ACCESS:     312432 HIT:        332 MISS:     312100
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     298460 HIT:     298450 MISS:         10
LLC TRANSLATION  ACCESS:        161 HIT:         14 MISS:        147
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 357.4 cycles
cpu0_DTLB TOTAL        ACCESS:   23854882 HIT:   23825920 MISS:      28962
cpu0_DTLB LOAD         ACCESS:   23854882 HIT:   23825920 MISS:      28962
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.956 cycles
cpu0_ITLB TOTAL        ACCESS:       6882 HIT:       6547 MISS:        335
cpu0_ITLB LOAD         ACCESS:       6882 HIT:       6547 MISS:        335
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 30.74 cycles
cpu0_L1D TOTAL        ACCESS:   29594304 HIT:   23892062 MISS:    5702242
cpu0_L1D LOAD         ACCESS:   20199047 HIT:   19573445 MISS:     625602
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9390935 HIT:    4314663 MISS:    5076272
cpu0_L1D TRANSLATION  ACCESS:       4322 HIT:       3954 MISS:        368
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.51 cycles
cpu0_L1I TOTAL        ACCESS:       7747 HIT:       7129 MISS:        618
cpu0_L1I LOAD         ACCESS:       7747 HIT:       7129 MISS:        618
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 212 cycles
cpu0_L2C TOTAL        ACCESS:     921643 HIT:     413509 MISS:     508134
cpu0_L2C LOAD         ACCESS:     308375 HIT:     112888 MISS:     195487
cpu0_L2C RFO          ACCESS:     313651 HIT:       1219 MISS:     312432
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     299249 HIT:     299195 MISS:         54
cpu0_L2C TRANSLATION  ACCESS:        368 HIT:        207 MISS:        161
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 338.1 cycles
cpu0_STLB TOTAL        ACCESS:       9993 HIT:       5671 MISS:       4322
cpu0_STLB LOAD         ACCESS:       9993 HIT:       5671 MISS:       4322
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 62.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     119032
  ROW_BUFFER_MISS:     331935
 AVG DBUS CONGESTED CYCLE: 3.964
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:     132277
  FULL:     164190
