# NCTU CS computer organization 2019 spring

## Lab2: Single Cycle CPU (Verilog)
implemented some basic R-type, I-type instructions such as ADD, SUB, SLT, SLL, ADDI, LUI

## Lab3: (Verilog)
extended Lab2 with some J-type instructions and jump, branch, load, store,equal,not equal instructions

## Lab4: (C)
implemented a n-way-set-associative Cache Simulator with Least Recently Used(LRU) replacement policy. 
