library ieee;
use ieee.std_logic_1164.all;

entity full_sub is
port(
	x, y, borrowin: in std_logic;
	diff, borrowout: out std_logic);
end full_sub;

architecture mysub of full_sub is
	begin 
		diff <= x xor y xor borrowin;
		borrowout <= ((not(x xor y))and borrowin) or ((not x) and y);
end mysub;