#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Jun 11 18:15:56 2016
# Process ID: 11724
# Current directory: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1
# Command line: vivado -log zboard_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source zboard_wrapper.tcl -notrace
# Log file: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/zboard_wrapper.vdi
# Journal file: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zboard_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_processing_system7_0_0/zboard_processing_system7_0_0.xdc] for cell 'zboard_i/processing_system7_0/inst'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_processing_system7_0_0/zboard_processing_system7_0_0.xdc] for cell 'zboard_i/processing_system7_0/inst'
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_0/zboard_rst_processing_system7_0_100M_0_board.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_0/zboard_rst_processing_system7_0_100M_0_board.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_0/zboard_rst_processing_system7_0_100M_0.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_0/zboard_rst_processing_system7_0_100M_0.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_auto_us_0/zboard_auto_us_0_clocks.xdc] for cell 'zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_auto_us_0/zboard_auto_us_0_clocks.xdc] for cell 'zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1316.457 ; gain = 347.516 ; free physical = 718 ; free virtual = 2000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1353.473 ; gain = 35.016 ; free physical = 714 ; free virtual = 1996
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13f275d1b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13fadaa7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1799.965 ; gain = 0.000 ; free physical = 328 ; free virtual = 1611

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
INFO: [Opt 31-10] Eliminated 255 cells.
Phase 2 Constant Propagation | Checksum: 1a4d40aa1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.965 ; gain = 0.000 ; free physical = 327 ; free virtual = 1610

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 7040 unconnected nets.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_top_wrapper_0/inst/top0/mem_output7 (sram_output) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_top_wrapper_0/inst/top0/core7/mem_feat (sram_feat) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 2419 unconnected cells.
Phase 3 Sweep | Checksum: 127030430

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1799.965 ; gain = 0.000 ; free physical = 326 ; free virtual = 1609

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1799.965 ; gain = 0.000 ; free physical = 326 ; free virtual = 1609
Ending Logic Optimization Task | Checksum: 127030430

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1799.965 ; gain = 0.000 ; free physical = 326 ; free virtual = 1609

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 7 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 19b3968e7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 156 ; free virtual = 1446
Ending Power Optimization Task | Checksum: 19b3968e7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.066 ; gain = 247.102 ; free physical = 156 ; free virtual = 1446
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2047.066 ; gain = 728.609 ; free physical = 156 ; free virtual = 1446
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 153 ; free virtual = 1446
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/zboard_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 134 ; free virtual = 1432
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 133 ; free virtual = 1430

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 133 ; free virtual = 1430
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 132 ; free virtual = 1430

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 132 ; free virtual = 1430

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 132 ; free virtual = 1430
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea80e6a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 132 ; free virtual = 1430

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 17b4b2cfa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 132 ; free virtual = 1430
Phase 1.2.1 Place Init Design | Checksum: 126ffc451

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 123 ; free virtual = 1423
Phase 1.2 Build Placer Netlist Model | Checksum: 126ffc451

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 123 ; free virtual = 1423

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 126ffc451

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 123 ; free virtual = 1423
Phase 1 Placer Initialization | Checksum: 126ffc451

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 123 ; free virtual = 1423

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c091db42

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 120 ; free virtual = 1421

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c091db42

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 120 ; free virtual = 1421

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bc10ef4c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1421

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c2681cf9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1421

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c2681cf9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1421

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 220af3a46

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1421

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 220af3a46

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1421

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2110da825

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1421

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18278774c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1420

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18278774c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 1420

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18278774c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 118 ; free virtual = 1420
Phase 3 Detail Placement | Checksum: 18278774c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 118 ; free virtual = 1420

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 10bb9e27b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.096. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1aacb8df3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412
Phase 4.1 Post Commit Optimization | Checksum: 1aacb8df3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1aacb8df3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1aacb8df3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1aacb8df3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: f5b7aac7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f5b7aac7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1412
Ending Placer Task | Checksum: 247464db

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 109 ; free virtual = 1411
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1411
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 128 ; free virtual = 1411
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 148 ; free virtual = 1414
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 153 ; free virtual = 1419
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 153 ; free virtual = 1419
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 16bd0b1a ConstDB: 0 ShapeSum: db759c1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 161241927

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 114 ; free virtual = 1383

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 161241927

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 114 ; free virtual = 1383

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 161241927

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1378

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 161241927

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 110 ; free virtual = 1378
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20e38e9f1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 128 ; free virtual = 1345
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.110  | TNS=0.000  | WHS=-0.351 | THS=-102.452|

Phase 2 Router Initialization | Checksum: 15e758db4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 1345

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9dcdd809

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 133 ; free virtual = 1263

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dda0ee5d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1263
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.668  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2be1f1f68

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262
Phase 4 Rip-up And Reroute | Checksum: 2be1f1f68

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c325fc5e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.668  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2c325fc5e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c325fc5e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262
Phase 5 Delay and Skew Optimization | Checksum: 2c325fc5e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2548ff08e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.668  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24991017e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262
Phase 6 Post Hold Fix | Checksum: 24991017e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.8979 %
  Global Horizontal Routing Utilization  = 6.46154 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29df8af12

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29df8af12

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b57f18bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.668  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2b57f18bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 2106.426 ; gain = 59.359 ; free physical = 132 ; free virtual = 1262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.426 ; gain = 60.359 ; free physical = 131 ; free virtual = 1262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2122.434 ; gain = 0.000 ; free physical = 103 ; free virtual = 1261
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/zboard_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro0 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro0 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro1 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro1 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro11 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro11 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro12 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro12 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro13 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro13 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro14 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro14 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro15 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro15 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro16 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro16 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro17 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro17 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro18 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro18 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro19 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro19 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro2 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro2 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro20 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro20 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro22 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro22 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro23 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro23 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro24 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro24 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro3 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro3 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro4 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro4 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro5 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro5 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro6 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro6 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro7 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro7 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro8 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro8 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro9 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro9 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core0/conv/tree/pro9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro0 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro0 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro1 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro1 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro10 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro10 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro11 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro11 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro12 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro12 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro13 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro13 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro14 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro14 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro15 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro15 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro16 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro16 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro17 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro17 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro18 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro18 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro19 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro19 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro2 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro2 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro20 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro20 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro21 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro21 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro22 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro22 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro23 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro23 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro24 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro24 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro3 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro3 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro4 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro4 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro5 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro5 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro6 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro6 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro7 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro7 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro8 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro8 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro9 input zboard_i/axi_slave_top_wrapper_0/inst/top0/core1/conv/tree/pro9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9093 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zboard_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2455.285 ; gain = 308.840 ; free physical = 108 ; free virtual = 925
INFO: [Common 17-206] Exiting Vivado at Sat Jun 11 18:18:23 2016...
