
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.736438                       # Number of seconds simulated
sim_ticks                                1736437511500                       # Number of ticks simulated
final_tick                               1736437511500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312159                       # Simulator instruction rate (inst/s)
host_op_rate                                   514042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1084088537                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666372                       # Number of bytes of host memory used
host_seconds                                  1601.75                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          393792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536706432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          537100224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       393792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        393792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534303488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534303488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8386038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8392191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8348492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8348492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             226782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          309084795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309311576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        226782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           226782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       307700959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            307700959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       307700959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            226782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         309084795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            617012536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8392191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8348492                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8392191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8348492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537067584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534299584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               537100224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534303488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    510                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    44                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            527243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           526086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           525542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521749                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1736426692500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8392191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8348492                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8391680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1424038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    752.344508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   546.117066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.146922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       210097     14.75%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70830      4.97%     19.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44752      3.14%     22.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51958      3.65%     26.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66092      4.64%     31.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32612      2.29%     33.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39899      2.80%     36.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        75044      5.27%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       832754     58.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1424038                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.103191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.456023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521113    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.201308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515886     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.01%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5078      0.97%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              108      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521119                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 165557626250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            322901645000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41958405000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19728.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38478.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       309.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       307.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7620469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7695605                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103724.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5090641500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2705740125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29956269840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21791276280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         88516764960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96605204550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6745874880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    209648610600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     92982134880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     207708333960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           761775537675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            438.700227                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1507008489750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   9558497250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37608394000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 805064788000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 242144540250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  182253002000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 459808290000                       # Time in different power states
system.mem_ctrls_1.actEnergy               5076989820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2698484085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29960332500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21787533540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         86800075440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96001536930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6622908000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    207632627190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     90257973120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     210212526825                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           757077413580                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.994618                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1508628354500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9253546250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36872380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 818220238000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 235049787750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  181680239000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 455361320500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3472875023                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3472875023                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8555630                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.712060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263117889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8556654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.750091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5629363500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.712060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551905740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551905740                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157023057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157023057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106094832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106094832                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263117889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263117889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263117889                       # number of overall hits
system.cpu.dcache.overall_hits::total       263117889                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       191326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        191326                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8365328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8365328                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8556654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8556654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8556654                       # number of overall misses
system.cpu.dcache.overall_misses::total       8556654                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  28956459000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28956459000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741685678000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741685678000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 770642137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 770642137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 770642137000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 770642137000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073085                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 151346.178773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 151346.178773                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88661.876498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88661.876498                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90063.491757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90063.491757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90063.491757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90063.491757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8463404                       # number of writebacks
system.cpu.dcache.writebacks::total           8463404                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       191326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       191326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8365328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8365328                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8556654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8556654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8556654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8556654                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  28765133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28765133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733320350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733320350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 762085483000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 762085483000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 762085483000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 762085483000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031496                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 150346.178773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 150346.178773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87661.876498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87661.876498                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89063.491757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89063.491757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89063.491757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89063.491757                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2158923                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.803492                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673194222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2159435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.745536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      896391908500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.803492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.890241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1352866749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1352866749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673194222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673194222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673194222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673194222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673194222                       # number of overall hits
system.cpu.icache.overall_hits::total       673194222                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2159435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2159435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2159435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2159435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2159435                       # number of overall misses
system.cpu.icache.overall_misses::total       2159435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  29483689500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29483689500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  29483689500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29483689500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  29483689500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29483689500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13653.427633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13653.427633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13653.427633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13653.427633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13653.427633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13653.427633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2158923                       # number of writebacks
system.cpu.icache.writebacks::total           2158923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2159435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2159435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  27324254500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27324254500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  27324254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27324254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  27324254500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27324254500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12653.427633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12653.427633                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12653.427633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12653.427633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12653.427633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12653.427633                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8393211                       # number of replacements
system.l2.tags.tagsinuse                 16312.183400                       # Cycle average of tags in use
system.l2.tags.total_refs                    13012910                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8409595                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.547388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9587786000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      422.844459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        231.342802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15657.996139                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.025808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.014120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.955688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29840236                       # Number of tag accesses
system.l2.tags.data_accesses                 29840236                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8463404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8463404                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2158923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2158923                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              68053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68053                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         2153282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2153282                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         102563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102563                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               2153282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                170616                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2323898                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2153282                       # number of overall hits
system.l2.overall_hits::cpu.data               170616                       # number of overall hits
system.l2.overall_hits::total                 2323898                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8297275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8297275                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6153                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        88763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           88763                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6153                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8386038                       # number of demand (read+write) misses
system.l2.demand_misses::total                8392191                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6153                       # number of overall misses
system.l2.overall_misses::cpu.data            8386038                       # number of overall misses
system.l2.overall_misses::total               8392191                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720057567500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720057567500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1450386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1450386000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27400509500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27400509500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1450386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  747458077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     748908463000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1450386000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 747458077000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    748908463000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8463404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8463404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8365328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8365328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       191326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        191326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2159435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8556654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10716089                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2159435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8556654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10716089                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991865                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002849                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.463936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.463936                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002849                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.980060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.783139                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002849                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.980060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.783139                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86782.415612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86782.415612                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 235720.136519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 235720.136519                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 308692.918220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 308692.918220                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 235720.136519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89131.253281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89238.729552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 235720.136519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89131.253281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89238.729552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8348492                       # number of writebacks
system.l2.writebacks::total                   8348492                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         8136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8136                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8297275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8297275                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6153                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        88763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        88763                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8386038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8392191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8386038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8392191                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637084817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637084817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1388856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1388856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  26512879500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26512879500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1388856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 663597697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 664986553000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1388856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 663597697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 664986553000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.463936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.463936                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.980060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.980060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.783139                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76782.415612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76782.415612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 225720.136519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 225720.136519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 298692.918220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 298692.918220                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 225720.136519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79131.253281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79238.729552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 225720.136519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79131.253281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79238.729552                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16767701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8375510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              94916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8348492                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27018                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8297275                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8297275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25159892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25159892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25159892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071403712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071403712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071403712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8392191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8392191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8392191                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50174386000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44154961250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     21430642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10714553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          25837                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        25837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1736437511500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2350761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16811896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2158923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8365328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8365328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2159435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       191326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6477793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25668938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32146731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    276374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1089283712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1365658624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8393211                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534303488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19109300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036746                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19083462     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25838      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19109300                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21337648000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3239152500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12834981000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
