{"vcs1":{"timestamp_begin":1684263234.255122302, "rt":1.22, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684263235.567333430, "rt":1.18, "ut":0.42, "st":0.18}}
{"link":{"timestamp_begin":1684263236.814408814, "rt":0.45, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263233.620429388}
{"VCS_COMP_START_TIME": 1684263233.620429388}
{"VCS_COMP_END_TIME": 1684263238.753806611}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211964}}
