INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/cpu_clk/cpu_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/new/ALU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/new/control_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/new/datapath_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/new/pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/new/reg_files_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_files_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath_1
