/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 40 96 208 112)
	(text "INPUT" (rect 125 0 166 11)(font "Arial" (font_size 6)))
	(text "KEY[0]" (rect 5 0 55 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 18)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -56 112 40 144))
)
(pin
	(input)
	(rect 40 112 208 128)
	(text "INPUT" (rect 125 0 166 11)(font "Arial" (font_size 6)))
	(text "KEY[1]" (rect 5 0 55 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 18)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -56 128 40 160))
)
(pin
	(output)
	(rect 648 96 824 112)
	(text "OUTPUT" (rect 1 0 50 11)(font "Arial" (font_size 6)))
	(text "LEDG[0]" (rect 90 0 147 14)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 824 112 912 144))
)
(symbol
	(rect 232 72 392 152)
	(text "AND2Gate" (rect 5 0 71 14)(font "Arial" ))
	(text "inst" (rect 8 64 41 78)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "inPort0" (rect 0 0 57 14)(font "Arial" ))
		(text "inPort0" (rect 21 27 78 41)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "inPort1" (rect 0 0 57 14)(font "Arial" ))
		(text "inPort1" (rect 21 43 78 57)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 160 32)
		(output)
		(text "outPort" (rect 0 0 57 14)(font "Arial" ))
		(text "outPort" (rect 91 27 148 41)(font "Arial" ))
		(line (pt 160 32)(pt 144 32))
	)
	(drawing
		(rectangle (rect 16 16 144 64))
	)
)
(symbol
	(rect 456 72 608 152)
	(text "NOTGate" (rect 5 0 62 14)(font "Arial" ))
	(text "inst1" (rect 8 64 49 78)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "inPort" (rect 0 0 49 14)(font "Arial" ))
		(text "inPort" (rect 21 27 70 41)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "outPort" (rect 0 0 57 14)(font "Arial" ))
		(text "outPort" (rect 83 27 140 41)(font "Arial" ))
		(line (pt 152 32)(pt 136 32))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(connector
	(pt 208 104)
	(pt 232 104)
)
(connector
	(pt 208 120)
	(pt 232 120)
)
(connector
	(pt 456 104)
	(pt 392 104)
)
(connector
	(pt 608 104)
	(pt 648 104)
)
