[11/27 22:14:09      0s] 
[11/27 22:14:09      0s] Cadence Innovus(TM) Implementation System.
[11/27 22:14:09      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/27 22:14:09      0s] 
[11/27 22:14:09      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[11/27 22:14:09      0s] Options:	
[11/27 22:14:09      0s] Date:		Wed Nov 27 22:14:09 2024
[11/27 22:14:09      0s] Host:		ee23 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7763 64-Core Processor 512KB)
[11/27 22:14:09      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/27 22:14:09      0s] 
[11/27 22:14:09      0s] License:
[11/27 22:14:09      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/27 22:14:09      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/27 22:14:23     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/27 22:14:23     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[11/27 22:14:23     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/27 22:14:23     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[11/27 22:14:23     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[11/27 22:14:23     12s] @(#)CDS: CPE v20.15-s071
[11/27 22:14:23     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/27 22:14:23     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[11/27 22:14:23     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/27 22:14:23     12s] @(#)CDS: RCDB 11.15.0
[11/27 22:14:23     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[11/27 22:14:23     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_130874_ee23_iclab131_373Qmj.

[11/27 22:14:23     12s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[11/27 22:14:25     14s] 
[11/27 22:14:25     14s] **INFO:  MMMC transition support version v31-84 
[11/27 22:14:25     14s] 
[11/27 22:14:25     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/27 22:14:25     14s] <CMD> suppressMessage ENCEXT-2799
[11/27 22:14:25     14s] <CMD> getVersion
[11/27 22:14:26     14s] [INFO] Loading Pegasus 21.21 fill procedures
[11/27 22:14:26     14s] <CMD> win
[11/27 22:14:50     15s] <CMD> set init_design_uniquify 1
[11/27 22:14:50     15s] <CMD> setDesignMode -process 180
[11/27 22:14:50     15s] ##  Process: 180           (User Set)               
[11/27 22:14:50     15s] ##     Node: (not set)                           
[11/27 22:14:50     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/27 22:14:50     15s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/27 22:14:50     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/27 22:14:50     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/27 22:14:50     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/27 22:14:50     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/27 22:14:50     15s] <CMD> suppressMessage TECHLIB 1318
[11/27 22:14:50     15s] <CMD> suppressMessage ENCEXT-2799
[11/27 22:15:15     16s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/27 22:15:15     16s] <CMD> set conf_qxconf_file NULL
[11/27 22:15:15     16s] <CMD> set conf_qxlib_file NULL
[11/27 22:15:15     16s] <CMD> set dbgDualViewAwareXTree 1
[11/27 22:15:15     16s] <CMD> set defHierChar /
[11/27 22:15:15     16s] <CMD> set distributed_client_message_echo 1
[11/27 22:15:15     16s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/27 22:15:15     16s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/27 22:15:15     16s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/27 22:15:15     16s] <CMD> set init_design_uniquify 1
[11/27 22:15:15     16s] <CMD> set init_gnd_net GND
[11/27 22:15:15     16s] <CMD> set init_io_file CHIP.io
[11/27 22:15:15     16s] <CMD> set init_lef_file {LEF/MEM_gray_max.lef LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef}
[11/27 22:15:15     16s] <CMD> set init_mmmc_file CHIP_mmmc
[11/27 22:15:15     16s] <CMD> set init_pwr_net VCC
[11/27 22:15:15     16s] <CMD> set init_top_cell CHIP
[11/27 22:15:15     16s] <CMD> set init_verilog CHIP_SYN.v
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> set latch_time_borrow_mode max_borrow
[11/27 22:15:15     16s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/27 22:15:15     16s] <CMD> set pegDefaultResScaleFactor 1
[11/27 22:15:15     16s] <CMD> set pegDetailResScaleFactor 1
[11/27 22:15:15     16s] <CMD> set pegEnableDualViewForTQuantus 1
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/27 22:15:15     16s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/27 22:15:15     16s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> suppressMessage -silent GLOBAL-100
[11/27 22:15:15     16s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/27 22:15:15     16s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> suppressMessage -silent GLOBAL-100
[11/27 22:15:15     16s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/27 22:15:15     16s] <CMD> set timing_enable_default_delay_arc 1
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> get_message -id GLOBAL-100 -suppress
[11/27 22:15:15     16s] <CMD> set timing_path_based_override_distance 3.40282e+38
[11/27 22:15:15     16s] <CMD> set defStreamOutCheckUncolored false
[11/27 22:15:15     16s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/27 22:15:15     16s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/27 22:15:51     19s] <CMD> save_global Default.globals
[11/27 22:15:52     19s] <CMD> set init_lef_file {LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef LEF/MEM_gray_max.lef}
[11/27 22:15:52     19s] <CMD> init_design
[11/27 22:15:53     19s] #% Begin Load MMMC data ... (date=11/27 22:15:53, mem=711.0M)
[11/27 22:15:53     19s] #% End Load MMMC data ... (date=11/27 22:15:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=711.5M, current mem=711.5M)
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/header6_V55_20ka_cic.lef ...
[11/27 22:15:53     19s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/header6_V55_20ka_cic.lef at line 1290.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/fsa0m_a_generic_core.lef ...
[11/27 22:15:53     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_generic_core.lef at line 1.
[11/27 22:15:53     19s] Set DBUPerIGU to M2 pitch 620.
[11/27 22:15:53     19s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_generic_core.lef at line 40071.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-58' for more detail.
[11/27 22:15:53     19s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/27 22:15:53     19s] To increase the message display limit, refer to the product command reference manual.
[11/27 22:15:53     19s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[11/27 22:15:53     19s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/fsa0m_a_t33_generic_io.lef ...
[11/27 22:15:53     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_t33_generic_io.lef at line 1.
[11/27 22:15:53     19s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_t33_generic_io.lef at line 2034.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-119' for more detail.
[11/27 22:15:53     19s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[11/27 22:15:53     19s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/BONDPAD.lef ...
[11/27 22:15:53     19s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[11/27 22:15:53     19s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[11/27 22:15:53     19s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[11/27 22:15:53     19s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/27 22:15:53     19s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] Loading LEF file LEF/MEM_gray_max.lef ...
[11/27 22:15:53     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/MEM_gray_max.lef at line 37.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1147.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1161.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1175.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1189.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1203.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1217.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1231.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1245.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1259.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1273.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1287.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1301.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1315.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1329.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1343.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1357.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1371.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1385.
[11/27 22:15:53     19s] WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
[11/27 22:15:53     19s] The LEF parser will ignore this statement.
[11/27 22:15:53     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file LEF/MEM_gray_max.lef at line 1399.
[11/27 22:15:53     19s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/27 22:15:53     19s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 22:15:53     19s] Type 'man IMPLF-61' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO7' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI7' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO6' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI6' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO5' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI5' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO4' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI4' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A1' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'WEB' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'CS' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A2' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'CK' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A0' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A3' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A4' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A5' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A6' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'A7' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO3' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI3' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO2' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI2' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO1' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI1' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-201):	Pin 'DO0' in macro 'MEM_gray_max' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-201' for more detail.
[11/27 22:15:53     19s] **WARN: (IMPLF-200):	Pin 'DI0' in macro 'MEM_gray_max' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 22:15:53     19s] Type 'man IMPLF-200' for more detail.
[11/27 22:15:53     19s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/27 22:15:53     19s] To increase the message display limit, refer to the product command reference manual.
[11/27 22:15:53     19s] 
[11/27 22:15:53     19s] viaInitial starts at Wed Nov 27 22:15:53 2024
viaInitial ends at Wed Nov 27 22:15:53 2024

##  Check design process and node:  
##  Design tech node is not set.

[11/27 22:15:53     19s] Loading view definition file from CHIP_mmmc
[11/27 22:15:53     19s] Reading lib_max timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[11/27 22:15:53     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
[11/27 22:15:53     20s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[11/27 22:15:53     20s] Reading lib_max timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[11/27 22:15:53     20s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[11/27 22:15:53     20s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab131/Lab11/05_APR/LIB/MEM_gray_max_WC.lib' ...
[11/27 22:15:53     20s] Read 1 cells in library 'MEM_gray_max_WC' 
[11/27 22:15:53     20s] Reading lib_min timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[11/27 22:15:54     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
[11/27 22:15:54     20s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[11/27 22:15:54     20s] Reading lib_min timing library '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[11/27 22:15:54     20s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[11/27 22:15:54     20s] Reading lib_min timing library '/RAID2/COURSE/iclab/iclab131/Lab11/05_APR/LIB/MEM_gray_max_BC.lib' ...
[11/27 22:15:54     20s] Read 1 cells in library 'MEM_gray_max_BC' 
[11/27 22:15:54     21s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=812.5M, current mem=733.6M)
[11/27 22:15:54     21s] *** End library_loading (cpu=0.02min, real=0.02min, mem=20.9M, fe_cpu=0.35min, fe_real=1.75min, fe_mem=939.0M) ***
[11/27 22:15:54     21s] #% Begin Load netlist data ... (date=11/27 22:15:54, mem=733.6M)
[11/27 22:15:54     21s] *** Begin netlist parsing (mem=939.0M) ***
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[11/27 22:15:54     21s] Type 'man IMPVL-159' for more detail.
[11/27 22:15:54     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/27 22:15:54     21s] To increase the message display limit, refer to the product command reference manual.
[11/27 22:15:54     21s] Created 389 new cells from 6 timing libraries.
[11/27 22:15:54     21s] Reading netlist ...
[11/27 22:15:54     21s] Backslashed names will retain backslash and a trailing blank character.
[11/27 22:15:54     21s] Reading verilog netlist 'CHIP_SYN.v'
[11/27 22:15:54     21s] 
[11/27 22:15:54     21s] *** Memory Usage v#1 (Current mem = 940.953M, initial mem = 284.375M) ***
[11/27 22:15:54     21s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=941.0M) ***
[11/27 22:15:54     21s] #% End Load netlist data ... (date=11/27 22:15:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=750.5M, current mem=750.5M)
[11/27 22:15:54     21s] Set top cell to CHIP.
[11/27 22:15:54     21s] Hooked 778 DB cells to tlib cells.
[11/27 22:15:54     21s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=771.9M, current mem=771.9M)
[11/27 22:15:54     21s] Starting recursive module instantiation check.
[11/27 22:15:54     21s] No recursion found.
[11/27 22:15:54     21s] Building hierarchical netlist for Cell CHIP ...
[11/27 22:15:54     21s] *** Netlist is unique.
[11/27 22:15:54     21s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[11/27 22:15:54     21s] ** info: there are 819 modules.
[11/27 22:15:54     21s] ** info: there are 25435 stdCell insts.
[11/27 22:15:54     21s] ** info: there are 47 Pad insts.
[11/27 22:15:54     21s] ** info: there are 3 macros.
[11/27 22:15:54     21s] 
[11/27 22:15:54     21s] *** Memory Usage v#1 (Current mem = 998.879M, initial mem = 284.375M) ***
[11/27 22:15:54     21s] Reading IO assignment file "CHIP.io" ...
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 18: (iopad
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 19: (top
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 20: (inst  name="I_CLK"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 21: (inst  name="I_RST"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 22: (inst  name="I_IMAGE0"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 23: (inst  name="I_IMAGE1"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 24: (inst  name="VDDC2"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 25: (inst  name="I_TEMPLATE0"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 26: (inst  name="I_TEMPLATE1"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 27: (inst  name="VDDP0"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 28: (inst  name="I_IMG_SIZE0"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 29: (inst  name="I_ACTION0"     place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 30: (inst  name="VDDP1"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 31: (inst  name="GNDC2"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 32: (endspace gap=50)
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 33: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 34: (right
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 35: (inst  name="I_IMAGE2"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 36: (inst  name="I_IMAGE3"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 37: (inst  name="GNDC3"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 38: (inst  name="I_TEMPLATE2"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 39: (inst  name="VDDP3"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 40: (inst  name="I_TEMPLATE3"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 41: (inst  name="I_IMG_SIZE1"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 42: (inst  name="VDDP4"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 43: (inst  name="I_ACTION1"     place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 44: (inst  name="GNDP3"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 45: (inst  name="VDDC0"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 46: (inst  name="O_VALUE"       place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 47: (endspace gap=50)
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 48: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 49: (bottom
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 50: (inst  name="I_IMAGE4"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 51: (inst  name="I_IMAGE5"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 52: (inst  name="I_TEMPLATE4"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 53: (inst  name="GNDP2"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 54: (inst  name="I_TEMPLATE5"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 55: (inst  name="I_IN_VALID"    place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 56: (inst  name="I_IN_VALID2"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 57: (inst  name="O_VALID"       place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 58: (inst  name="VDDP2"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 59: (inst  name="GNDC4"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 60: (inst  name="GNDP4"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 61: (endspace gap=50)
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 62: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 63: (left
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 64: (inst  name="I_IMAGE6"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 65: (inst  name="I_IMAGE7"      place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 66: (inst  name="I_TEMPLATE6"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 67: (inst  name="I_TEMPLATE7"   place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 68: (inst  name="I_ACTION2"     place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 69: (inst  name="GNDP0"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 70: (inst  name="GNDP1"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 71: (inst  name="GNDC0"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 72: (inst  name="VDDC1"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 73: (inst  name="VDDC3"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 74: (inst  name="GNDC1"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 75: (inst  name="VDDC4"         place_status=placed )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 76: (endspace gap=50)
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 77: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 78: (topright
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 79: (inst  name="topright"  cell="CORNERD" )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 80: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 81: (topleft
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 82: (inst  name="topleft"   cell="CORNERD" )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 83: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 84: (bottomright
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 85: (inst  name="bottomright" cell="CORNERD" )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 86: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 87: (bottomleft
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 88: (inst  name="bottomleft" cell="CORNERD" )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 89: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **Warn: ignored IO file "CHIP.io" line 90: )
  Reason: unable to recognize keyword.
[11/27 22:15:54     21s] **WARN: (IMPFP-710):	File version 0 is too old.
[11/27 22:15:54     21s] IO file version '0' is too old, will try to place io cell any way.
[11/27 22:15:55     21s] Initializing I/O assignment ...
[11/27 22:15:55     21s] Adjusting Core to Bottom to: 0.4400.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:15:55     21s] Type 'man IMPFP-3961' for more detail.
[11/27 22:15:55     21s] Start create_tracks
[11/27 22:15:55     21s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[11/27 22:15:55     21s] Set Default Net Delay as 1000 ps.
[11/27 22:15:55     21s] Set Default Net Load as 0.5 pF. 
[11/27 22:15:55     21s] Set Default Input Pin Transition as 0.1 ps.
[11/27 22:15:55     21s] Extraction setup Started 
[11/27 22:15:55     21s] 
[11/27 22:15:55     21s] Trim Metal Layers:
[11/27 22:15:55     21s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/27 22:15:55     21s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/27 22:15:55     21s] Type 'man IMPEXT-6202' for more detail.
[11/27 22:15:55     21s] Reading Capacitance Table File RC/u18_Faraday.CapTbl ...
[11/27 22:15:55     21s] Cap table was created using Encounter 13.13-s017_1.
[11/27 22:15:55     21s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[11/27 22:15:55     21s] Importing multi-corner RC tables ... 
[11/27 22:15:55     21s] Summary of Active RC-Corners : 
[11/27 22:15:55     21s]  
[11/27 22:15:55     21s]  Analysis View: av_func_mode_max
[11/27 22:15:55     21s]     RC-Corner Name        : RC_Corner
[11/27 22:15:55     21s]     RC-Corner Index       : 0
[11/27 22:15:55     21s]     RC-Corner Temperature : 25 Celsius
[11/27 22:15:55     21s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[11/27 22:15:55     21s]     RC-Corner PreRoute Res Factor         : 1
[11/27 22:15:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 22:15:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 22:15:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 22:15:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 22:15:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner Technology file: 'RC/icecaps.tch'
[11/27 22:15:55     21s]  
[11/27 22:15:55     21s]  Analysis View: av_func_mode_min
[11/27 22:15:55     21s]     RC-Corner Name        : RC_Corner
[11/27 22:15:55     21s]     RC-Corner Index       : 0
[11/27 22:15:55     21s]     RC-Corner Temperature : 25 Celsius
[11/27 22:15:55     21s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[11/27 22:15:55     21s]     RC-Corner PreRoute Res Factor         : 1
[11/27 22:15:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 22:15:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 22:15:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 22:15:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 22:15:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 22:15:55     21s]     RC-Corner Technology file: 'RC/icecaps.tch'
[11/27 22:15:55     21s] 
[11/27 22:15:55     21s] Trim Metal Layers:
[11/27 22:15:55     21s] LayerId::1 widthSet size::4
[11/27 22:15:55     21s] LayerId::2 widthSet size::4
[11/27 22:15:55     21s] LayerId::3 widthSet size::4
[11/27 22:15:55     21s] LayerId::4 widthSet size::4
[11/27 22:15:55     21s] LayerId::5 widthSet size::4
[11/27 22:15:55     21s] LayerId::6 widthSet size::2
[11/27 22:15:55     21s] Updating RC grid for preRoute extraction ...
[11/27 22:15:55     21s] eee: pegSigSF::1.070000
[11/27 22:15:55     21s] Initializing multi-corner capacitance tables ... 
[11/27 22:15:55     21s] Initializing multi-corner resistance tables ...
[11/27 22:15:55     21s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 22:15:55     21s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 22:15:55     21s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 22:15:55     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 22:15:55     21s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 22:15:55     21s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 22:15:55     21s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 22:15:55     21s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/27 22:15:55     21s] *Info: initialize multi-corner CTS.
[11/27 22:15:55     21s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1017.8M, current mem=795.0M)
[11/27 22:15:55     21s] Reading timing constraints file 'CHIP.sdc' ...
[11/27 22:15:55     21s] Current (total cpu=0:00:21.9, real=0:01:46, peak res=1029.9M, current mem=1029.9M)
[11/27 22:15:55     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP.sdc, Line 8).
[11/27 22:15:55     21s] 
[11/27 22:15:55     21s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 12).
[11/27 22:15:55     21s] 
[11/27 22:15:55     21s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP.sdc, Line 98).
[11/27 22:15:55     21s] 
[11/27 22:15:55     21s] INFO (CTE): Reading of timing constraints file CHIP.sdc completed, with 3 WARNING
[11/27 22:15:55     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1051.2M, current mem=1051.2M)
[11/27 22:15:55     21s] Current (total cpu=0:00:22.0, real=0:01:46, peak res=1051.2M, current mem=1051.2M)
[11/27 22:15:55     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/27 22:15:55     21s] 
[11/27 22:15:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/27 22:15:55     22s] Summary for sequential cells identification: 
[11/27 22:15:55     22s]   Identified SBFF number: 42
[11/27 22:15:55     22s]   Identified MBFF number: 0
[11/27 22:15:55     22s]   Identified SB Latch number: 0
[11/27 22:15:55     22s]   Identified MB Latch number: 0
[11/27 22:15:55     22s]   Not identified SBFF number: 10
[11/27 22:15:55     22s]   Not identified MBFF number: 0
[11/27 22:15:55     22s]   Not identified SB Latch number: 0
[11/27 22:15:55     22s]   Not identified MB Latch number: 0
[11/27 22:15:55     22s]   Number of sequential cells which are not FFs: 27
[11/27 22:15:55     22s] Total number of combinational cells: 290
[11/27 22:15:55     22s] Total number of sequential cells: 79
[11/27 22:15:55     22s] Total number of tristate cells: 13
[11/27 22:15:55     22s] Total number of level shifter cells: 0
[11/27 22:15:55     22s] Total number of power gating cells: 0
[11/27 22:15:55     22s] Total number of isolation cells: 0
[11/27 22:15:55     22s] Total number of power switch cells: 0
[11/27 22:15:55     22s] Total number of pulse generator cells: 0
[11/27 22:15:55     22s] Total number of always on buffers: 0
[11/27 22:15:55     22s] Total number of retention cells: 0
[11/27 22:15:55     22s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[11/27 22:15:55     22s] Total number of usable buffers: 14
[11/27 22:15:55     22s] List of unusable buffers:
[11/27 22:15:55     22s] Total number of unusable buffers: 0
[11/27 22:15:55     22s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[11/27 22:15:55     22s] Total number of usable inverters: 15
[11/27 22:15:55     22s] List of unusable inverters:
[11/27 22:15:55     22s] Total number of unusable inverters: 0
[11/27 22:15:55     22s] List of identified usable delay cells: DELA DELC DELB
[11/27 22:15:55     22s] Total number of identified usable delay cells: 3
[11/27 22:15:55     22s] List of identified unusable delay cells:
[11/27 22:15:55     22s] Total number of identified unusable delay cells: 0
[11/27 22:15:55     22s] 
[11/27 22:15:55     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/27 22:15:55     22s] 
[11/27 22:15:55     22s] TimeStamp Deleting Cell Server Begin ...
[11/27 22:15:55     22s] 
[11/27 22:15:55     22s] TimeStamp Deleting Cell Server End ...
[11/27 22:15:55     22s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.9M, current mem=1072.8M)
[11/27 22:15:55     22s] 
[11/27 22:15:55     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 22:15:55     22s] Summary for sequential cells identification: 
[11/27 22:15:55     22s]   Identified SBFF number: 42
[11/27 22:15:55     22s]   Identified MBFF number: 0
[11/27 22:15:55     22s]   Identified SB Latch number: 0
[11/27 22:15:55     22s]   Identified MB Latch number: 0
[11/27 22:15:55     22s]   Not identified SBFF number: 10
[11/27 22:15:55     22s]   Not identified MBFF number: 0
[11/27 22:15:55     22s]   Not identified SB Latch number: 0
[11/27 22:15:55     22s]   Not identified MB Latch number: 0
[11/27 22:15:55     22s]   Number of sequential cells which are not FFs: 27
[11/27 22:15:55     22s]  Visiting view : av_func_mode_max
[11/27 22:15:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/27 22:15:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/27 22:15:55     22s]  Visiting view : av_func_mode_min
[11/27 22:15:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/27 22:15:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/27 22:15:55     22s] TLC MultiMap info (StdDelay):
[11/27 22:15:55     22s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/27 22:15:55     22s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/27 22:15:55     22s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/27 22:15:55     22s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/27 22:15:55     22s]  Setting StdDelay to: 53.6ps
[11/27 22:15:55     22s] 
[11/27 22:15:55     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 22:15:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/27 22:15:55     22s] Type 'man IMPSYC-2' for more detail.
[11/27 22:15:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/27 22:15:55     22s] Type 'man IMPSYC-2' for more detail.
[11/27 22:15:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/27 22:15:55     22s] Type 'man IMPSYC-2' for more detail.
[11/27 22:15:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/27 22:15:55     22s] Type 'man IMPSYC-2' for more detail.
[11/27 22:15:55     22s] 
[11/27 22:15:55     22s] *** Summary of all messages that are not suppressed in this session:
[11/27 22:15:55     22s] Severity  ID               Count  Summary                                  
[11/27 22:15:55     22s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[11/27 22:15:55     22s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/27 22:15:55     22s] WARNING   IMPLF-200           27  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/27 22:15:55     22s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/27 22:15:55     22s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[11/27 22:15:55     22s] WARNING   IMPFP-710            1  File version %s is too old.              
[11/27 22:15:55     22s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/27 22:15:55     22s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/27 22:15:55     22s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[11/27 22:15:55     22s] WARNING   IMPVL-159          766  Pin '%s' of cell '%s' is defined in LEF ...
[11/27 22:15:55     22s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[11/27 22:15:55     22s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/27 22:15:55     22s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/27 22:15:55     22s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/27 22:15:55     22s] *** Message Summary: 1225 warning(s), 0 error(s)
[11/27 22:15:55     22s] 
[11/27 22:22:55     39s] <CMD> zoomBox -613.22000 -463.14200 3913.57700 1731.24000
[11/27 22:22:56     39s] <CMD> zoomBox -317.51100 -250.25200 3530.26800 1614.97300
[11/27 22:23:28     41s] <CMD> zoomBox -50.81400 -158.64500 3219.79800 1426.79600
[11/27 22:23:39     42s] <CMD> getIoFlowFlag
[11/27 22:25:22     46s] <CMD> setIoFlowFlag 0
[11/27 22:25:22     46s] <CMD> floorPlan -site core_5040 -r 0.9914855685 0.7 100.0 100 100 100.0
[11/27 22:25:22     46s] Adjusting Core to Bottom to: 100.6800.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/27 22:25:22     46s] Type 'man IMPFP-3961' for more detail.
[11/27 22:25:22     46s] Start create_tracks
[11/27 22:25:22     46s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[11/27 22:25:22     46s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/27 22:25:22     46s] <CMD> uiSetTool select
[11/27 22:25:22     46s] <CMD> getIoFlowFlag
[11/27 22:25:22     46s] <CMD> fit
[11/27 22:25:49     47s] <CMD> setDrawView fplan
[11/27 22:25:49     47s] <CMD> setDrawView fplan
[11/27 22:25:52     48s] <CMD> gui_select -rect {-258.76100 468.30400 243.30900 499.04200}
[11/27 22:25:53     48s] <CMD> deselectAll
[11/27 22:25:53     48s] <CMD> selectObject Module CORE
[11/27 22:25:55     48s] <CMD> deselectAll
[11/27 22:25:55     48s] <CMD> selectObject Module CORE
[11/27 22:25:56     48s] <CMD> deselectAll
[11/27 22:25:57     48s] <CMD> setDrawView fplan
[11/27 22:25:58     48s] <CMD> setDrawView fplan
[11/27 22:26:15     49s] <CMD> setDrawView fplan
[11/27 22:26:16     49s] <CMD> setDrawView fplan
[11/27 22:26:16     49s] <CMD> setDrawView fplan
[11/27 22:26:21     49s] <CMD> zoomIn
[11/27 22:26:22     49s] <CMD> zoomOut
[11/27 22:26:23     49s] <CMD> fit
[11/27 22:26:27     49s] <CMD> selectInst CORE/m1_U0
[11/27 22:26:28     49s] <CMD> deselectAll
[11/27 22:26:32     50s] <CMD> gui_select -rect {1939.07500 25.15000 1903.21300 186.53000}
[11/27 22:27:33     53s] <CMD> gui_select -rect {1621.43900 125.05200 1595.82300 145.54400}
[11/27 22:27:34     53s] <CMD> selectInst CORE/m1_U0
[11/27 22:27:34     53s] <CMD> deselectAll
[11/27 22:27:34     53s] <CMD> selectInst CORE/m1_U0
[11/27 22:27:36     53s] <CMD> deselectAll
[11/27 22:27:36     53s] <CMD> selectInst CORE/m1_U0
[11/27 22:27:45     53s] <CMD> gui_select -rect {1577.89200 125.05200 1483.11400 265.93900}
[11/27 22:27:45     53s] <CMD> deselectAll
[11/27 22:28:00     54s] <CMD> selectInst CORE/m1_U0
[11/27 22:28:06     54s] <CMD> uiSetTool move
[11/27 22:28:14     54s] <CMD> setObjFPlanBox Instance CORE/m1_U0 427.701 914.484 631.061 1130.084
[11/27 22:28:15     54s] <CMD> deselectAll
[11/27 22:28:15     54s] <CMD> selectInst CORE/m2_U0
[11/27 22:28:18     55s] <CMD> setObjFPlanBox Instance CORE/m2_U0 725.84 917.046 929.2 1132.646
[11/27 22:28:19     55s] <CMD> deselectAll
[11/27 22:28:19     55s] <CMD> selectInst CORE/m0_U0
[11/27 22:28:21     55s] <CMD> setObjFPlanBox Instance CORE/m0_U0 701.219 601.972 904.579 817.572
[11/27 22:28:36     55s] <CMD> deselectAll
[11/27 22:28:36     55s] <CMD> selectInst CORE/m1_U0
[11/27 22:28:39     56s] <CMD> zoomBox -712.03300 89.95800 2072.79000 1439.91100
[11/27 22:28:39     56s] <CMD> zoomBox -546.44600 227.78300 1820.65400 1375.24400
[11/27 22:28:40     56s] <CMD> zoomBox -184.37100 529.15600 1269.32600 1233.84100
[11/27 22:28:50     56s] <CMD> setObjFPlanBox Instance CORE/m1_U0 305.337 914.531 508.697 1130.131
[11/27 22:28:51     56s] <CMD> deselectAll
[11/27 22:28:51     56s] <CMD> selectInst CORE/m2_U0
[11/27 22:28:57     56s] <CMD> zoomBox 42.08800 652.79300 1092.38600 1161.92900
[11/27 22:28:57     56s] <CMD> zoomBox 205.70500 742.12100 964.54600 1109.97200
[11/27 22:28:58     56s] <CMD> zoomBox 269.24800 777.00800 914.26300 1089.68100
[11/27 22:28:59     56s] <CMD> zoomBox 321.59600 806.73700 869.85800 1072.50900
[11/27 22:29:06     57s] <CMD> setObjFPlanBox Instance CORE/m2_U0 565.201 916.008 768.561 1131.608
[11/27 22:29:06     57s] <CMD> zoomBox 321.59600 780.16000 869.85800 1045.93200
[11/27 22:29:07     57s] <CMD> zoomBox 321.59600 753.58300 869.85800 1019.35500
[11/27 22:29:07     57s] <CMD> zoomBox 260.24700 727.33300 905.26100 1040.00600
[11/27 22:29:07     57s] <CMD> zoomBox 188.07000 696.45100 946.91100 1064.30200
[11/27 22:29:08     57s] <CMD> zoomBox -114.27000 567.23500 1121.37800 1166.22000
[11/27 22:29:08     57s] <CMD> zoomBox -252.53700 508.24600 1201.16700 1212.93400
[11/27 22:29:09     57s] <CMD> deselectAll
[11/27 22:29:09     57s] <CMD> selectInst CORE/m0_U0
[11/27 22:29:13     57s] <CMD> setObjFPlanBox Instance CORE/m0_U0 889.895 899.758 1093.255 1115.358
[11/27 22:29:16     57s] <CMD> uiSetTool move
[11/27 22:29:22     57s] <CMD> deselectAll
[11/27 22:29:22     57s] <CMD> selectInst CORE/m1_U0
[11/27 22:29:23     57s] <CMD> setObjFPlanBox Instance CORE/m1_U0 338.301 914.53 541.661 1130.13
[11/27 22:29:24     58s] <CMD> deselectAll
[11/27 22:29:24     58s] <CMD> selectInst CORE/m2_U0
[11/27 22:29:31     58s] <CMD> undo
[11/27 22:29:32     58s] <CMD> undo
[11/27 22:29:32     58s] <CMD> undo
[11/27 22:29:32     58s] <CMD> undo
[11/27 22:29:32     58s] <CMD> undo
[11/27 22:29:32     58s] <CMD> undo
[11/27 22:29:33     58s] <CMD> undo
[11/27 22:29:34     58s] <CMD> zoomBox -939.55900 415.40500 1427.55500 1562.87200
[11/27 22:29:34     58s] <CMD> zoomBox -1253.75200 372.94600 1531.08800 1722.90800
[11/27 22:29:35     58s] <CMD> zoomBox -1623.39100 322.99500 1652.89200 1911.18500
[11/27 22:29:36     58s] <CMD> setDrawView fplan
[11/27 22:29:38     58s] <CMD> setDrawView fplan
[11/27 22:29:39     58s] <CMD> fit
[11/27 22:29:41     58s] <CMD> uiSetTool copy
[11/27 22:29:44     59s] <CMD> uiSetTool copy
[11/27 22:29:45     59s] <CMD> uiSetTool move
[11/27 22:29:46     59s] <CMD> uiSetTool move
[11/27 22:29:50     59s] <CMD> deselectAll
[11/27 22:29:50     59s] <CMD> selectInst CORE/m1_U0
[11/27 22:29:52     59s] <CMD> setObjFPlanBox Instance CORE/m1_U0 527.603 0.0 730.963 215.6
[11/27 22:30:01     59s] <CMD> setObjFPlanBox Instance CORE/m1_U0 527.6 909.362 730.96 1124.962
[11/27 22:30:17     60s] <CMD> setObjFPlanBox Instance CORE/m1_U0 314.989 909.36 518.349 1124.96
[11/27 22:30:21     60s] <CMD> setObjFPlanBox Instance CORE/m1_U0 607.01 909.36 810.37 1124.96
[11/27 22:30:22     60s] <CMD> deselectAll
[11/27 22:30:22     60s] <CMD> selectInst CORE/m2_U0
[11/27 22:30:24     60s] <CMD> setObjFPlanBox Instance CORE/m2_U0 666.924 0.0 870.284 215.6
[11/27 22:30:27     60s] <CMD> setObjFPlanBox Instance CORE/m2_U0 666.92 686.504 870.28 902.104
[11/27 22:30:40     61s] <CMD> undo
[11/27 22:30:41     61s] <CMD> undo
[11/27 22:30:41     61s] <CMD> undo
[11/27 22:30:42     61s] <CMD> undo
[11/27 22:30:42     61s] <CMD> undo
[11/27 22:30:43     61s] <CMD> undo
[11/27 22:30:46     61s] <CMD> deselectAll
[11/27 22:30:46     61s] <CMD> selectInst CORE/m1_U0
[11/27 22:31:25     63s] <CMD> setObjFPlanBox Instance CORE/m1_U0 694.106 0.0 897.466 215.6
[11/27 22:31:29     63s] <CMD> setObjFPlanBox Instance CORE/m1_U0 694.11 906.799 897.47 1122.399
[11/27 22:31:31     63s] <CMD> setObjFPlanBox Instance CORE/m1_U0 758.15 906.8 961.51 1122.4
[11/27 22:31:33     63s] <CMD> deselectAll
[11/27 22:31:33     63s] <CMD> selectInst CORE/m2_U0
[11/27 22:31:45     64s] <CMD> zoomBox -648.24900 51.91900 2136.57300 1401.87200
[11/27 22:31:45     64s] <CMD> zoomBox -428.44600 157.41100 1938.65300 1304.87100
[11/27 22:31:47     64s] <CMD> setObjFPlanBox Instance CORE/m2_U0 740.634 604.104 943.994 819.704
[11/27 22:31:47     64s] <CMD> zoomBox -1194.73000 36.56900 2081.53200 1624.74900
[11/27 22:31:48     64s] <CMD> deselectAll
[11/27 22:31:48     64s] <CMD> selectInst CORE/m0_U0
[11/27 22:31:55     64s] <CMD> setObjFPlanBox Instance CORE/m0_U0 739.643 322.76 943.003 538.36
[11/27 22:31:56     64s] <CMD> deselectAll
[11/27 22:31:56     64s] <CMD> selectInst CORE/m1_U0
[11/27 22:32:05     64s] <CMD> setObjFPlanBox Instance CORE/m1_U0 742.781 858.129 946.141 1073.729
[11/27 22:32:07     64s] <CMD> zoomBox -865.05500 135.70200 1919.76800 1485.65500
[11/27 22:32:09     65s] <CMD> uiSetTool ruler
[11/27 22:32:10     65s] <CMD> zoomBox -624.35000 220.94400 1742.75000 1368.40500
[11/27 22:32:10     65s] <CMD> zoomBox -229.13000 369.84100 1481.10100 1198.88200
[11/27 22:32:20     65s] <CMD> uiSetTool ruler
[11/27 22:32:25     66s] <CMD> uiSetTool ruler
[11/27 22:32:29     66s] <CMD> zoomBox 41.00400 496.37400 1276.64600 1095.35600
[11/27 22:32:29     66s] <CMD> zoomBox 313.88800 621.25800 1072.72800 989.10900
[11/27 22:32:30     66s] <CMD> zoomBox 434.40500 676.41300 982.66800 942.18600
[11/27 22:32:30     66s] <CMD> zoomBox 481.47100 697.95300 947.49700 923.86100
[11/27 22:32:31     66s] <CMD> zoomBox 555.48400 731.82500 892.18900 895.04400
[11/27 22:32:32     66s] <CMD> zoomBox 584.94200 744.81600 871.14200 883.55300
[11/27 22:32:33     66s] <CMD> zoomBox 610.14900 758.51000 853.42000 876.43700
[11/27 22:32:33     66s] <CMD> zoomBox 631.57500 770.15100 838.35600 870.38900
[11/27 22:32:35     66s] <CMD> uiSetTool move
[11/27 22:32:36     66s] <CMD> deselectAll
[11/27 22:32:36     66s] <CMD> selectInst CORE/m2_U0
[11/27 22:32:50     67s] <CMD> zoomBox 648.81700 777.69300 824.58100 862.89500
[11/27 22:32:50     67s] <CMD> zoomBox 663.47300 784.10300 812.87300 856.52500
[11/27 22:32:51     67s] <CMD> zoomBox 686.52000 794.18400 794.46200 846.50900
[11/27 22:32:52     67s] <CMD> setObjFPlanBox Instance CORE/m2_U0 741.923 609.758 945.283 825.358
[11/27 22:32:53     67s] <CMD> zoomBox 674.79900 789.12000 801.79000 850.67900
[11/27 22:32:53     67s] <CMD> zoomBox 661.00900 783.16200 810.41100 855.58500
[11/27 22:32:53     67s] <CMD> zoomBox 697.27900 803.75500 789.03100 848.23200
[11/27 22:32:54     67s] <CMD> zoomBox 675.18100 791.54900 802.17400 853.10900
[11/27 22:32:55     67s] <CMD> zoomBox 644.57400 774.51600 820.34400 859.72100
[11/27 22:32:55     67s] <CMD> zoomBox 623.69300 762.29300 830.48100 862.53400
[11/27 22:32:56     67s] <CMD> deselectAll
[11/27 22:32:56     67s] <CMD> selectInst CORE/m1_U0
[11/27 22:32:58     68s] <CMD> zoomBox 643.07000 776.52900 818.84000 861.73400
[11/27 22:32:58     68s] <CMD> zoomBox 659.54000 788.62900 808.94600 861.05400
[11/27 22:32:59     68s] <CMD> zoomBox 673.53900 798.91400 800.53500 860.47600
[11/27 22:32:59     68s] <CMD> zoomBox 685.43900 807.65600 793.38600 859.98400
[11/27 22:33:01     68s] <CMD> setObjFPlanBox Instance CORE/m1_U0 741.703 855.691 945.063 1071.291
[11/27 22:33:03     68s] <CMD> uiSetTool ruler
[11/27 22:33:05     68s] <CMD> uiSetTool ruler
[11/27 22:33:14     69s] <CMD> uiSetTool ruler
[11/27 22:33:20     69s] <CMD> zoomBox 701.08300 820.88900 779.07600 858.69600
[11/27 22:33:20     69s] <CMD> zoomBox 707.21100 826.11200 773.50500 858.24800
[11/27 22:33:29     70s] <CMD> zoomBox 701.16500 822.45300 779.15800 860.26000
[11/27 22:33:29     70s] <CMD> zoomBox 694.05200 818.15900 785.80800 862.63800
[11/27 22:33:30     70s] <CMD> zoomBox 685.60800 813.86700 793.55600 866.19500
[11/27 22:33:32     70s] <CMD> zoomBox 701.29900 816.95800 779.29300 854.76600
[11/27 22:33:32     70s] <CMD> zoomBox 707.42700 818.16500 773.72300 850.30200
[11/27 22:33:33     70s] <CMD> zoomBox 712.63600 819.19100 768.98800 846.50800
[11/27 22:33:33     70s] <CMD> zoomBox 720.82700 820.80500 761.54300 840.54200
[11/27 22:33:33     70s] <CMD> zoomBox 724.02600 821.43500 758.63500 838.21200
[11/27 22:33:46     71s] <CMD> zoomBox 720.70600 820.47000 761.42400 840.20800
[11/27 22:33:49     71s] <CMD> uiSetTool move
[11/27 22:33:50     71s] <CMD> deselectAll
[11/27 22:33:50     71s] <CMD> selectInst CORE/m2_U0
[11/27 22:33:51     71s] <CMD> zoomBox 724.27700 821.08100 758.88800 837.85900
[11/27 22:33:51     71s] <CMD> zoomBox 727.31300 821.60100 756.73300 835.86200
[11/27 22:33:51     71s] <CMD> zoomBox 729.89400 822.04200 754.90100 834.16400
[11/27 22:33:52     71s] <CMD> zoomBox 733.72000 823.02900 751.78700 831.78700
[11/27 22:33:53     71s] <CMD> zoomBox 735.22200 823.40600 750.57900 830.85000
[11/27 22:33:56     72s] <CMD> zoomBox 736.57600 823.62900 749.63000 829.95700
[11/27 22:33:56     72s] <CMD> zoomBox 737.72700 823.81900 748.82300 829.19800
[11/27 22:33:57     72s] <CMD> zoomBox 738.70400 823.98000 748.13800 828.55300
[11/27 22:33:57     72s] <CMD> zoomBox 739.53600 824.11700 747.55500 828.00400
[11/27 22:34:10     72s] <CMD> setObjFPlanBox Instance CORE/m2_U0 741.671 610.078 945.031 825.678
[11/27 22:34:11     72s] <CMD> zoomBox 736.65200 823.06000 749.71000 829.39000
[11/27 22:34:12     72s] <CMD> zoomBox 729.80900 820.55500 754.82400 832.68100
[11/27 22:34:13     72s] <CMD> fit
[11/27 22:34:15     72s] <CMD> deselectAll
[11/27 22:34:15     72s] <CMD> selectInst CORE/m0_U0
[11/27 22:34:21     73s] <CMD> setObjFPlanBox Instance CORE/m0_U0 742.202 371.43 945.562 587.03
[11/27 22:34:22     73s] <CMD> zoomBox -459.01300 105.51800 1908.08700 1252.97900
[11/27 22:34:23     73s] <CMD> zoomBox 23.75400 291.91200 1477.45100 996.59700
[11/27 22:34:23     73s] <CMD> zoomBox 309.44200 409.62200 1202.19500 842.38700
[11/27 22:34:24     73s] <CMD> zoomBox 525.30900 496.61300 991.33100 722.51900
[11/27 22:34:24     73s] <CMD> zoomBox 611.49500 536.12100 897.69200 674.85600
[11/27 22:34:28     73s] <CMD> uiSetTool ruler
[11/27 22:34:31     73s] <CMD> zoomBox 478.79800 480.73800 1027.06200 746.51100
[11/27 22:34:31     73s] <CMD> zoomBox 224.44200 384.17700 1274.74500 893.31500
[11/27 22:34:31     73s] <CMD> zoomBox -265.83000 196.94100 1746.21900 1172.28900
[11/27 22:34:35     74s] <CMD> zoomBox 14.43300 343.62000 1468.13800 1048.30900
[11/27 22:34:36     74s] <CMD> zoomBox 215.83200 460.37900 1266.13400 969.51700
[11/27 22:34:40     74s] <CMD> uiSetTool move
[11/27 22:34:42     74s] <CMD> uiSetTool move
[11/27 22:34:43     74s] <CMD> uiSetTool select
[11/27 22:34:45     74s] <CMD> deselectAll
[11/27 22:34:47     74s] <CMD> gui_select -rect {724.97000 863.58300 766.85100 811.02700}
[11/27 22:34:49     74s] <CMD> deleteSelectedFromFPlan
[11/27 22:34:50     74s] <CMD> deselectAll
[11/27 22:34:51     74s] <CMD> zoomBox -55.73300 329.51100 1397.97400 1034.20100
[11/27 22:34:52     75s] <CMD> zoomBox -226.62400 249.48100 1483.62000 1078.52800
[11/27 22:35:13     76s] <CMD> selectInst CORE/m1_U0
[11/27 22:35:48     77s] <CMD> addHaloToBlock {15 15 15 15} CORE/m1_U0
[11/27 22:35:54     77s] <CMD> addHaloToBlock {15 15 15 15} CORE/m1_U0
[11/27 22:35:55     77s] <CMD> deselectAll
[11/27 22:35:55     77s] <CMD> selectInst CORE/m2_U0
[11/27 22:36:00     78s] <CMD> addHaloToBlock {15 15 15 15} CORE/m2_U0
[11/27 22:36:01     78s] <CMD> deselectAll
[11/27 22:36:01     78s] <CMD> selectInst CORE/m0_U0
[11/27 22:36:06     78s] <CMD> addHaloToBlock {15 15 15 15} CORE/m0_U0
[11/27 22:36:24     79s] <CMD> uiSetTool obstruct
[11/27 22:36:28     79s] <CMD> uiSetTool obstruct
[11/27 22:36:31     79s] <CMD> createPlaceBlockage -box 712.07100 680.05100 764.22100 879.28900 -type hard
[11/27 22:36:36     79s] <CMD> undo
[11/27 22:36:36     79s] <CMD> undo
[11/27 22:36:38     79s] <CMD> redo
[11/27 22:36:38     79s] <CMD> redo
[11/27 22:36:41     80s] <CMD> uiSetTool obstruct
[11/27 22:36:43     80s] <CMD> undo
[11/27 22:36:44     80s] <CMD> undo
[11/27 22:36:44     80s] <CMD> undo
[11/27 22:36:44     80s] <CMD> undo
[11/27 22:36:45     80s] <CMD> redo
[11/27 22:36:45     80s] <CMD> redo
[11/27 22:36:45     80s] <CMD> redo
[11/27 22:36:46     80s] <CMD> redo
[11/27 22:36:50     80s] <CMD> uiSetTool obstruct
[11/27 22:37:55     83s] <CMD> saveDesign CHIP_floorplan.inn
[11/27 22:37:55     83s] #% Begin save design ... (date=11/27 22:37:55, mem=1445.5M)
[11/27 22:37:55     83s] % Begin Save ccopt configuration ... (date=11/27 22:37:55, mem=1447.5M)
[11/27 22:37:55     83s] % End Save ccopt configuration ... (date=11/27 22:37:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1448.4M, current mem=1448.4M)
[11/27 22:37:55     83s] % Begin Save netlist data ... (date=11/27 22:37:55, mem=1448.4M)
[11/27 22:37:55     83s] Writing Binary DB to CHIP_floorplan.inn.dat/CHIP.v.bin in single-threaded mode...
[11/27 22:37:55     83s] % End Save netlist data ... (date=11/27 22:37:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1448.6M, current mem=1448.6M)
[11/27 22:37:55     83s] Saving symbol-table file ...
[11/27 22:37:55     83s] Saving congestion map file CHIP_floorplan.inn.dat/CHIP.route.congmap.gz ...
[11/27 22:37:55     83s] % Begin Save AAE data ... (date=11/27 22:37:55, mem=1449.5M)
[11/27 22:37:55     83s] Saving AAE Data ...
[11/27 22:37:55     83s] % End Save AAE data ... (date=11/27 22:37:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1449.5M, current mem=1449.5M)
[11/27 22:37:56     83s] Saving preference file CHIP_floorplan.inn.dat/gui.pref.tcl ...
[11/27 22:37:56     83s] Saving mode setting ...
[11/27 22:37:56     83s] Saving global file ...
[11/27 22:37:56     83s] % Begin Save floorplan data ... (date=11/27 22:37:56, mem=1452.8M)
[11/27 22:37:56     83s] Saving floorplan file ...
[11/27 22:37:56     83s] % End Save floorplan data ... (date=11/27 22:37:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.9M, current mem=1452.9M)
[11/27 22:37:56     83s] Saving Drc markers ...
[11/27 22:37:56     83s] ... No Drc file written since there is no markers found.
[11/27 22:37:56     83s] % Begin Save placement data ... (date=11/27 22:37:56, mem=1452.9M)
[11/27 22:37:56     83s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 22:37:56     83s] Save Adaptive View Pruning View Names to Binary file
[11/27 22:37:56     83s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2121.4M) ***
[11/27 22:37:56     83s] % End Save placement data ... (date=11/27 22:37:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.1M, current mem=1453.1M)
[11/27 22:37:56     83s] % Begin Save routing data ... (date=11/27 22:37:56, mem=1453.1M)
[11/27 22:37:56     83s] Saving route file ...
[11/27 22:37:56     83s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2118.4M) ***
[11/27 22:37:56     83s] % End Save routing data ... (date=11/27 22:37:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1453.4M, current mem=1453.4M)
[11/27 22:37:56     83s] Saving property file CHIP_floorplan.inn.dat/CHIP.prop
[11/27 22:37:56     83s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2121.4M) ***
[11/27 22:37:57     83s] % Begin Save power constraints data ... (date=11/27 22:37:57, mem=1454.0M)
[11/27 22:37:57     83s] % End Save power constraints data ... (date=11/27 22:37:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.1M, current mem=1454.1M)
[11/27 22:37:57     83s] Generated self-contained design CHIP_floorplan.inn.dat
[11/27 22:37:57     83s] #% End save design ... (date=11/27 22:37:57, total cpu=0:00:00.6, real=0:00:02.0, peak res=1483.6M, current mem=1455.1M)
[11/27 22:37:57     83s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 22:37:57     83s] 
[11/27 22:42:34     96s] <CMD> clearGlobalNets
[11/27 22:42:34     96s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[11/27 22:42:34     96s] <CMD> globalNetConnect VCC -type net -net VCC
[11/27 22:42:34     96s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
[11/27 22:42:34     96s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[11/27 22:42:34     96s] <CMD> globalNetConnect GND -type net -net GND
[11/27 22:42:34     96s] <CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
[11/27 22:42:45     96s] Warning: term PU of inst I_CLK is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_CLK is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_CLK is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_RST is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_RST is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_RST is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IN_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IN_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IN_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IN_VALID2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IN_VALID2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IN_VALID2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE3 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE3 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE3 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE4 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE4 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE4 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE5 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE5 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE5 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE6 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE6 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE6 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMAGE7 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMAGE7 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMAGE7 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE3 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE3 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE3 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE4 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE4 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE4 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE5 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE5 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE5 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE6 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE6 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE6 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_TEMPLATE7 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_TEMPLATE7 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_TEMPLATE7 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMG_SIZE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMG_SIZE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMG_SIZE0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_IMG_SIZE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_IMG_SIZE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_IMG_SIZE1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_ACTION0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_ACTION0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_ACTION0 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_ACTION1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_ACTION1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_ACTION1 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PU of inst I_ACTION2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term PD of inst I_ACTION2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SMT of inst I_ACTION2 is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E of inst O_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E2 of inst O_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E4 of inst O_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E8 of inst O_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SR of inst O_VALID is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E of inst O_VALUE is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E2 of inst O_VALUE is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E4 of inst O_VALUE is not connect to global special net.
[11/27 22:42:45     96s] Warning: term E8 of inst O_VALUE is not connect to global special net.
[11/27 22:42:45     96s] Warning: term SR of inst O_VALUE is not connect to global special net.
[11/27 22:42:55     97s] <CMD> clearGlobalNets
[11/27 22:42:55     97s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[11/27 22:42:55     97s] <CMD> globalNetConnect VCC -type net -net VCC
[11/27 22:42:55     97s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
[11/27 22:42:55     97s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[11/27 22:42:55     97s] <CMD> globalNetConnect GND -type net -net GND
[11/27 22:42:55     97s] <CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
[11/27 22:42:57     97s] Warning: term PU of inst I_CLK is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_CLK is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_CLK is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_RST is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_RST is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_RST is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IN_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IN_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IN_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IN_VALID2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IN_VALID2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IN_VALID2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE3 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE3 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE3 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE4 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE4 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE4 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE5 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE5 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE5 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE6 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE6 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE6 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMAGE7 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMAGE7 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMAGE7 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE3 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE3 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE3 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE4 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE4 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE4 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE5 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE5 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE5 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE6 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE6 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE6 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_TEMPLATE7 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_TEMPLATE7 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_TEMPLATE7 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMG_SIZE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMG_SIZE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMG_SIZE0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_IMG_SIZE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_IMG_SIZE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_IMG_SIZE1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_ACTION0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_ACTION0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_ACTION0 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_ACTION1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_ACTION1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_ACTION1 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PU of inst I_ACTION2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term PD of inst I_ACTION2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SMT of inst I_ACTION2 is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E of inst O_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E2 of inst O_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E4 of inst O_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E8 of inst O_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SR of inst O_VALID is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E of inst O_VALUE is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E2 of inst O_VALUE is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E4 of inst O_VALUE is not connect to global special net.
[11/27 22:42:57     97s] Warning: term E8 of inst O_VALUE is not connect to global special net.
[11/27 22:42:57     97s] Warning: term SR of inst O_VALUE is not connect to global special net.
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingLayers {}
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingLayers {}
[11/27 22:43:38     99s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeRingLayers {}
[11/27 22:43:38     99s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 22:43:38     99s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 22:46:19    107s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/27 22:46:19    107s] The ring targets are set to core/block ring wires.
[11/27 22:46:19    107s] addRing command will consider rows while creating rings.
[11/27 22:46:19    107s] addRing command will disallow rings to go over rows.
[11/27 22:46:19    107s] addRing command will ignore shorts while creating rings.
[11/27 22:46:19    107s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 5 -use_interleaving_wire_group 1
[11/27 22:46:19    107s] 
[11/27 22:46:19    107s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.1M)
[11/27 22:46:19    107s] Ring generation is complete.
[11/27 22:46:19    107s] vias are now being generated.
[11/27 22:46:19    107s] addRing created 40 wires.
[11/27 22:46:19    107s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[11/27 22:46:19    107s] +--------+----------------+----------------+
[11/27 22:46:19    107s] |  Layer |     Created    |     Deleted    |
[11/27 22:46:19    107s] +--------+----------------+----------------+
[11/27 22:46:19    107s] | metal2 |       20       |       NA       |
[11/27 22:46:19    107s] |  via2  |       200      |        0       |
[11/27 22:46:19    107s] | metal3 |       20       |       NA       |
[11/27 22:46:19    107s] +--------+----------------+----------------+
[11/27 22:46:21    107s] <CMD> zoomBox -626.19500 119.54300 1740.92700 1267.01400
[11/27 22:46:21    107s] <CMD> zoomBox -880.29300 36.91200 1904.55600 1386.87800
[11/27 22:48:23    112s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/27 22:48:23    112s] The ring targets are set to core/block ring wires.
[11/27 22:48:23    112s] addRing command will consider rows while creating rings.
[11/27 22:48:23    112s] addRing command will disallow rings to go over rows.
[11/27 22:48:23    112s] addRing command will ignore shorts while creating rings.
[11/27 22:48:23    112s] <CMD> addRing -nets {GND VCC} -type block_rings -around each_block -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/27 22:48:23    112s] 
[11/27 22:48:23    112s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.1M)
[11/27 22:48:23    112s] Ring generation is complete.
[11/27 22:48:23    112s] vias are now being generated.
[11/27 22:48:23    112s] addRing created 24 wires.
[11/27 22:48:23    112s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[11/27 22:48:23    112s] +--------+----------------+----------------+
[11/27 22:48:23    112s] |  Layer |     Created    |     Deleted    |
[11/27 22:48:23    112s] +--------+----------------+----------------+
[11/27 22:48:23    112s] | metal2 |       12       |       NA       |
[11/27 22:48:23    112s] |  via2  |       24       |        0       |
[11/27 22:48:23    112s] | metal3 |       12       |       NA       |
[11/27 22:48:23    112s] +--------+----------------+----------------+
[11/27 22:48:25    113s] <CMD> zoomBox -616.39700 160.36900 1750.72500 1307.84000
[11/27 22:48:25    113s] <CMD> zoomBox -392.08500 265.30600 1619.96900 1240.65700
[11/27 22:48:26    113s] <CMD> zoomBox -201.42200 354.50300 1508.82600 1183.55200
[11/27 22:48:26    113s] <CMD> zoomBox -39.35600 430.32000 1414.35500 1135.01200
[11/27 22:48:27    113s] <CMD> zoomBox 215.49200 549.54300 1265.79900 1058.68300
[11/27 22:48:28    113s] <CMD> zoomBox 315.02100 596.10500 1207.78200 1028.87400
[11/27 22:48:28    113s] <CMD> zoomBox 399.62000 635.68200 1158.46700 1003.53600
[11/27 22:48:29    113s] <CMD> zoomBox 98.39900 494.76400 1334.05500 1093.75300
[11/27 22:48:29    113s] <CMD> zoomBox -201.42400 354.50100 1508.82800 1183.55200
[11/27 22:48:30    113s] <CMD> zoomBox -392.09000 265.30300 1619.97100 1240.65700
[11/27 22:48:30    113s] <CMD> zoomBox -616.40300 160.36400 1750.72800 1307.84000
[11/27 22:49:35    116s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[11/27 22:49:35    116s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[11/27 22:49:35    116s] *** Begin SPECIAL ROUTE on Wed Nov 27 22:49:35 2024 ***
[11/27 22:49:35    116s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab131/Lab11/05_APR
[11/27 22:49:35    116s] SPECIAL ROUTE ran on machine: ee23 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 2.00Ghz)
[11/27 22:49:35    116s] 
[11/27 22:49:35    116s] Begin option processing ...
[11/27 22:49:35    116s] srouteConnectPowerBump set to false
[11/27 22:49:35    116s] routeSelectNet set to "GND VCC"
[11/27 22:49:35    116s] routeSpecial set to true
[11/27 22:49:35    116s] srouteBlockPin set to "useLef"
[11/27 22:49:35    116s] srouteBottomLayerLimit set to 1
[11/27 22:49:35    116s] srouteBottomTargetLayerLimit set to 1
[11/27 22:49:35    116s] srouteConnectConverterPin set to false
[11/27 22:49:35    116s] srouteConnectCorePin set to false
[11/27 22:49:35    116s] srouteConnectStripe set to false
[11/27 22:49:35    116s] srouteCrossoverViaBottomLayer set to 1
[11/27 22:49:35    116s] srouteCrossoverViaTopLayer set to 6
[11/27 22:49:35    116s] srouteFollowCorePinEnd set to 3
[11/27 22:49:35    116s] srouteFollowPadPin set to false
[11/27 22:49:35    116s] srouteJogControl set to "preferWithChanges differentLayer"
[11/27 22:49:35    116s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[11/27 22:49:35    116s] sroutePadPinAllPorts set to true
[11/27 22:49:35    116s] sroutePreserveExistingRoutes set to true
[11/27 22:49:35    116s] srouteRoutePowerBarPortOnBothDir set to true
[11/27 22:49:35    116s] srouteStopBlockPin set to "nearestTarget"
[11/27 22:49:35    116s] srouteTopLayerLimit set to 6
[11/27 22:49:35    116s] srouteTopTargetLayerLimit set to 6
[11/27 22:49:35    116s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3285.00 megs.
[11/27 22:49:35    116s] 
[11/27 22:49:35    116s] Reading DB technology information...
[11/27 22:49:35    116s] Finished reading DB technology information.
[11/27 22:49:35    116s] Reading floorplan and netlist information...
[11/27 22:49:35    117s] Finished reading floorplan and netlist information.
[11/27 22:49:35    117s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/27 22:49:35    117s] Read in 153 macros, 153 used
[11/27 22:49:35    117s] Read in 196 components
[11/27 22:49:35    117s]   146 core components: 146 unplaced, 0 placed, 0 fixed
[11/27 22:49:35    117s]   47 pad components: 0 unplaced, 47 placed, 0 fixed
[11/27 22:49:35    117s]   3 block/ring components: 0 unplaced, 0 placed, 3 fixed
[11/27 22:49:35    117s] Read in 27 logical pins
[11/27 22:49:35    117s] Read in 4 blockages
[11/27 22:49:35    117s] Read in 27 nets
[11/27 22:49:35    117s] Read in 2 special nets, 2 routed
[11/27 22:49:35    117s] Read in 308 terminals
[11/27 22:49:35    117s] 2 nets selected.
[11/27 22:49:35    117s] 
[11/27 22:49:35    117s] Begin power routing ...
[11/27 22:49:36    117s]   Number of IO ports routed: 30
[11/27 22:49:36    117s]   Number of Block ports routed: 327
[11/27 22:49:36    117s]   Number of Power Bump ports routed: 0
[11/27 22:49:36    117s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3341.00 megs.
[11/27 22:49:36    117s] 
[11/27 22:49:36    117s] 
[11/27 22:49:36    117s] 
[11/27 22:49:36    117s]  Begin updating DB with routing results ...
[11/27 22:49:36    117s]  Updating DB with 2 via definition ...Extracting standard cell pins and blockage ...... 
[11/27 22:49:36    117s] Pin and blockage extraction finished
[11/27 22:49:36    117s] 
[11/27 22:49:36    117s] 
sroute post-processing starts at Wed Nov 27 22:49:36 2024
The viaGen is rebuilding shadow vias for net GND.
[11/27 22:49:36    117s] sroute post-processing ends at Wed Nov 27 22:49:36 2024
sroute created 359 wires.
[11/27 22:49:36    117s] ViaGen created 478 vias, deleted 0 via to avoid violation.
[11/27 22:49:36    117s] +--------+----------------+----------------+
[11/27 22:49:36    117s] |  Layer |     Created    |     Deleted    |
[11/27 22:49:36    117s] +--------+----------------+----------------+
[11/27 22:49:36    117s] | metal1 |       239      |       NA       |
[11/27 22:49:36    117s] |   via  |       355      |        0       |
[11/27 22:49:36    117s] | metal2 |       117      |       NA       |
[11/27 22:49:36    117s] |  via2  |       117      |        0       |
[11/27 22:49:36    117s] |  via3  |        5       |        0       |
[11/27 22:49:36    117s] | metal4 |        2       |       NA       |
[11/27 22:49:36    117s] |  via4  |        1       |        0       |
[11/27 22:49:36    117s] | metal5 |        1       |       NA       |
[11/27 22:49:36    117s] +--------+----------------+----------------+
[11/27 22:49:37    117s] <CMD> zoomBox -1155.22700 3.97700 2121.08000 1592.17900
[11/27 22:49:38    117s] <CMD> zoomBox -1496.97700 -95.47400 2357.50200 1772.99900
[11/27 22:49:38    117s] <CMD> zoomBox -864.74100 88.51000 1920.12100 1438.48200
[11/27 22:49:39    117s] <CMD> zoomBox -617.82800 160.36300 1749.30600 1307.84000
[11/27 22:49:44    117s] <CMD> zoomBox -309.95400 229.48900 1702.11100 1204.84500
[11/27 22:49:44    117s] <CMD> zoomBox -48.26000 288.24600 1661.99600 1117.29900
[11/27 22:49:45    117s] <CMD> zoomBox 340.99000 382.12600 1576.65000 981.11700
[11/27 22:49:46    117s] <CMD> zoomBox 162.14500 338.99200 1615.86300 1043.68700
[11/27 22:49:46    117s] <CMD> zoomBox -285.88600 229.01600 1726.18100 1204.37300
[11/27 22:49:47    117s] <CMD> zoomBox -549.34400 160.44500 1817.79400 1307.92400
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingLayers {}
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingLayers {}
[11/27 22:50:09    119s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingOffset 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingThreshold 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeRingLayers {}
[11/27 22:50:09    119s] <CMD> set sprCreateIeStripeWidth 10.0
[11/27 22:50:09    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/27 22:51:04    121s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/27 22:51:04    121s] addStripe will allow jog to connect padcore ring and block ring.
[11/27 22:51:04    121s] 
[11/27 22:51:04    121s] Stripes will stop at the boundary of the specified area.
[11/27 22:51:04    121s] When breaking rings, the power planner will consider the existence of blocks.
[11/27 22:51:04    121s] Stripes will not extend to closest target.
[11/27 22:51:04    121s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/27 22:51:04    121s] Stripes will not be created over regions without power planning wires.
[11/27 22:51:04    121s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/27 22:51:04    121s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/27 22:51:04    121s] Offset for stripe breaking is set to 0.
[11/27 22:51:04    121s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/27 22:51:04    121s] 
[11/27 22:51:04    121s] Initialize fgc environment(mem: 2218.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Starting stripe generation ...
[11/27 22:51:04    121s] Non-Default Mode Option Settings :
[11/27 22:51:04    121s]   NONE
[11/27 22:51:04    121s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:51:04    121s] Stripe generation is complete.
[11/27 22:51:04    121s] vias are now being generated.
[11/27 22:51:04    121s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (798.55, 588.83) (804.56, 590.83).
[11/27 22:51:04    121s] addStripe created 36 wires.
[11/27 22:51:04    121s] ViaGen created 230 vias, deleted 1 via to avoid violation.
[11/27 22:51:04    121s] +--------+----------------+----------------+
[11/27 22:51:04    121s] |  Layer |     Created    |     Deleted    |
[11/27 22:51:04    121s] +--------+----------------+----------------+
[11/27 22:51:04    121s] | metal1 |        3       |       NA       |
[11/27 22:51:04    121s] |   via  |        6       |        0       |
[11/27 22:51:04    121s] | metal2 |       33       |       NA       |
[11/27 22:51:04    121s] |  via2  |       224      |        1       |
[11/27 22:51:04    121s] +--------+----------------+----------------+
[11/27 22:52:13    124s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/27 22:52:13    124s] addStripe will allow jog to connect padcore ring and block ring.
[11/27 22:52:13    124s] 
[11/27 22:52:13    124s] Stripes will stop at the boundary of the specified area.
[11/27 22:52:13    124s] When breaking rings, the power planner will consider the existence of blocks.
[11/27 22:52:13    124s] Stripes will not extend to closest target.
[11/27 22:52:13    124s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/27 22:52:13    124s] Stripes will not be created over regions without power planning wires.
[11/27 22:52:13    124s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/27 22:52:13    124s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/27 22:52:13    124s] Offset for stripe breaking is set to 0.
[11/27 22:52:13    124s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/27 22:52:13    124s] 
[11/27 22:52:13    124s] Initialize fgc environment(mem: 2218.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:52:13    124s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:52:13    124s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:52:13    124s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2218.5M)
[11/27 22:52:13    124s] Starting stripe generation ...
[11/27 22:52:13    124s] Non-Default Mode Option Settings :
[11/27 22:52:13    124s]   NONE
[11/27 22:52:13    124s] Stripe generation is complete.
[11/27 22:52:13    124s] vias are now being generated.
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (738.40, 400.80) (740.40, 401.83).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (738.40, 400.80) (740.40, 401.83).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (947.36, 400.80) (949.36, 401.83).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (947.36, 400.80) (949.36, 401.83).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (738.40, 501.75) (740.40, 503.75).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (738.40, 501.75) (740.40, 503.75).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (947.36, 501.75) (949.36, 503.75).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (947.36, 501.75) (949.36, 503.75).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (737.87, 701.20) (739.87, 703.20).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (737.87, 701.20) (739.87, 703.20).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (1225.98, 700.80) (1309.22, 704.80).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (946.83, 701.20) (948.83, 703.20).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (737.87, 803.12) (739.87, 804.80).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (737.87, 803.12) (739.87, 804.80).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (946.83, 803.12) (948.83, 804.80).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (946.83, 803.12) (948.83, 804.80).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (737.90, 900.80) (739.90, 901.77).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (737.90, 900.80) (739.90, 901.77).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (1225.98, 900.80) (1309.22, 904.80).
[11/27 22:52:13    124s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (946.86, 900.80) (948.86, 901.77).
[11/27 22:52:13    124s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[11/27 22:52:13    124s] To increase the message display limit, refer to the product command reference manual.
[11/27 22:52:13    124s] addStripe created 34 wires.
[11/27 22:52:13    124s] ViaGen created 360 vias, deleted 2 vias to avoid violation.
[11/27 22:52:13    124s] +--------+----------------+----------------+
[11/27 22:52:13    124s] |  Layer |     Created    |     Deleted    |
[11/27 22:52:13    124s] +--------+----------------+----------------+
[11/27 22:52:13    124s] | metal2 |        1       |       NA       |
[11/27 22:52:13    124s] |  via2  |       360      |        2       |
[11/27 22:52:13    124s] | metal3 |       33       |       NA       |
[11/27 22:52:13    124s] +--------+----------------+----------------+
[11/27 22:52:19    125s] <CMD> zoomBox -177.53300 281.97200 1532.72400 1111.02500
[11/27 22:52:19    125s] <CMD> zoomBox -33.92000 328.90600 1419.79900 1033.60200
[11/27 22:52:19    125s] <CMD> zoomBox 190.01800 402.39500 1240.33200 911.53900
[11/27 22:52:20    125s] <CMD> zoomBox 276.98200 430.97200 1169.75000 863.74500
[11/27 22:52:21    125s] <CMD> zoomBox -174.27200 282.68500 1535.99300 1111.74200
[11/27 22:52:21    125s] <CMD> zoomBox -536.86800 163.53100 1830.28100 1311.01500
[11/27 22:52:22    125s] <CMD> zoomBox -767.45300 87.75800 2017.42800 1437.73900
[11/27 22:52:23    125s] <CMD> zoomBox -1038.73000 -1.38700 2237.60000 1586.82600
[11/27 22:53:56    129s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[11/27 22:53:56    129s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[11/27 22:53:56    129s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/27 22:53:56    129s] *** Begin SPECIAL ROUTE on Wed Nov 27 22:53:56 2024 ***
[11/27 22:53:56    129s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab131/Lab11/05_APR
[11/27 22:53:56    129s] SPECIAL ROUTE ran on machine: ee23 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[11/27 22:53:56    129s] 
[11/27 22:53:56    129s] Begin option processing ...
[11/27 22:53:56    129s] srouteConnectPowerBump set to false
[11/27 22:53:56    129s] routeSelectNet set to "GND VCC"
[11/27 22:53:56    129s] routeSpecial set to true
[11/27 22:53:56    129s] srouteBottomLayerLimit set to 1
[11/27 22:53:56    129s] srouteBottomTargetLayerLimit set to 1
[11/27 22:53:56    129s] srouteConnectBlockPin set to false
[11/27 22:53:56    129s] srouteConnectConverterPin set to false
[11/27 22:53:56    129s] srouteConnectPadPin set to false
[11/27 22:53:56    129s] srouteConnectStripe set to false
[11/27 22:53:56    129s] srouteCrossoverViaBottomLayer set to 1
[11/27 22:53:56    129s] srouteCrossoverViaTopLayer set to 6
[11/27 22:53:56    129s] srouteFollowCorePinEnd set to 3
[11/27 22:53:56    129s] srouteFollowPadPin set to false
[11/27 22:53:56    129s] srouteJogControl set to "preferWithChanges differentLayer"
[11/27 22:53:56    129s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/27 22:53:56    129s] sroutePadPinAllPorts set to true
[11/27 22:53:56    129s] sroutePreserveExistingRoutes set to true
[11/27 22:53:56    129s] srouteRoutePowerBarPortOnBothDir set to true
[11/27 22:53:56    129s] srouteStopBlockPin set to "nearestTarget"
[11/27 22:53:56    129s] srouteTopLayerLimit set to 6
[11/27 22:53:56    129s] srouteTopTargetLayerLimit set to 6
[11/27 22:53:56    129s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3341.00 megs.
[11/27 22:53:56    129s] 
[11/27 22:53:56    129s] Reading DB technology information...
[11/27 22:53:56    129s] Finished reading DB technology information.
[11/27 22:53:56    129s] Reading floorplan and netlist information...
[11/27 22:53:56    129s] Finished reading floorplan and netlist information.
[11/27 22:53:56    129s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/27 22:53:56    129s] Read in 402 macros, 154 used
[11/27 22:53:56    129s] Read in 196 components
[11/27 22:53:56    129s]   146 core components: 146 unplaced, 0 placed, 0 fixed
[11/27 22:53:56    129s]   47 pad components: 0 unplaced, 47 placed, 0 fixed
[11/27 22:53:56    129s]   3 block/ring components: 0 unplaced, 0 placed, 3 fixed
[11/27 22:53:56    129s] Read in 27 logical pins
[11/27 22:53:56    129s] Read in 4 blockages
[11/27 22:53:56    129s] Read in 27 nets
[11/27 22:53:56    129s] Read in 2 special nets, 2 routed
[11/27 22:53:56    129s] Read in 308 terminals
[11/27 22:53:56    129s] 2 nets selected.
[11/27 22:53:56    129s] 
[11/27 22:53:56    129s] Begin power routing ...
[11/27 22:53:56    129s] CPU time for FollowPin 0 seconds
[11/27 22:53:56    129s] CPU time for FollowPin 0 seconds
[11/27 22:53:57    130s]   Number of Core ports routed: 674
[11/27 22:53:57    130s]   Number of Followpin connections: 337
[11/27 22:53:57    130s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3341.00 megs.
[11/27 22:53:57    130s] 
[11/27 22:53:57    130s] 
[11/27 22:53:57    130s] 
[11/27 22:53:57    130s]  Begin updating DB with routing results ...
[11/27 22:53:57    130s]  Updating DB with 4 via definition ...
[11/27 22:53:57    130s] 
sroute post-processing starts at Wed Nov 27 22:53:57 2024
The viaGen is rebuilding shadow vias for net GND.
[11/27 22:53:57    130s] sroute post-processing ends at Wed Nov 27 22:53:57 2024

sroute post-processing starts at Wed Nov 27 22:53:57 2024
The viaGen is rebuilding shadow vias for net VCC.
[11/27 22:53:57    130s] sroute post-processing ends at Wed Nov 27 22:53:57 2024
sroute created 1127 wires.
[11/27 22:53:57    130s] ViaGen created 3765 vias, deleted 20 vias to avoid violation.
[11/27 22:53:57    130s] +--------+----------------+----------------+
[11/27 22:53:57    130s] |  Layer |     Created    |     Deleted    |
[11/27 22:53:57    130s] +--------+----------------+----------------+
[11/27 22:53:57    130s] | metal1 |      1025      |       NA       |
[11/27 22:53:57    130s] |   via  |      3376      |       19       |
[11/27 22:53:57    130s] | metal2 |        2       |       NA       |
[11/27 22:53:57    130s] |  via2  |       389      |        1       |
[11/27 22:53:57    130s] | metal3 |       100      |       NA       |
[11/27 22:53:57    130s] +--------+----------------+----------------+
[11/27 22:54:00    130s] <CMD> zoomBox -815.09900 116.57600 1969.78100 1466.55700
[11/27 22:54:01    130s] <CMD> zoomBox -625.99300 217.49800 1741.15500 1364.98200
[11/27 22:54:01    130s] <CMD> zoomBox -465.25300 303.28200 1546.82300 1278.64300
[11/27 22:54:02    130s] <CMD> zoomBox -328.62400 376.19800 1381.64100 1205.25500
[11/27 22:54:02    130s] <CMD> zoomBox -113.77500 490.85800 1121.89200 1089.85200
[11/27 22:54:02    130s] <CMD> zoomBox -29.86800 535.92700 1020.44900 1045.07200
[11/27 22:54:03    130s] <CMD> zoomBox 41.45300 574.23500 934.22300 1007.00900
[11/27 22:54:04    130s] <CMD> zoomBox -113.77900 490.85600 1121.89200 1089.85200
[11/27 22:54:04    130s] <CMD> zoomBox -212.49400 437.83200 1241.23700 1142.53400
[11/27 22:54:13    131s] <CMD> zoomBox -609.16000 258.14800 1402.92800 1233.51500
[11/27 22:54:13    131s] <CMD> zoomBox -861.51600 151.54200 1505.64700 1299.03300
[11/27 22:54:13    131s] <CMD> zoomBox -1155.13900 31.67500 1629.75900 1381.66500
[11/27 22:54:14    131s] <CMD> zoomBox -1500.57900 -109.34400 1775.77300 1478.88000
[11/27 22:54:38    132s] <CMD> getMultiCpuUsage -localCpu
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -quiet -area
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -check_only -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/27 22:54:38    132s] <CMD> get_verify_drc_mode -limit -quiet
[11/27 22:54:46    132s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[11/27 22:54:46    132s] <CMD> verify_drc
[11/27 22:54:46    132s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/27 22:54:46    132s] #-report CHIP.drc.rpt                    # string, default="", user setting
[11/27 22:54:46    132s]  *** Starting Verify DRC (MEM: 2194.1) ***
[11/27 22:54:46    132s] 
[11/27 22:54:46    132s] #create default rule from bind_ndr_rule rule=0x7fbe10263450 0x7fbdbfb38018
[11/27 22:54:46    133s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/27 22:54:46    133s]   VERIFY DRC ...... Starting Verification
[11/27 22:54:46    133s]   VERIFY DRC ...... Initializing
[11/27 22:54:46    133s]   VERIFY DRC ...... Deleting Existing Violations
[11/27 22:54:46    133s]   VERIFY DRC ...... Creating Sub-Areas
[11/27 22:54:46    133s]   VERIFY DRC ...... Using new threading
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 245.760 241.920} 1 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {245.760 0.000 491.520 241.920} 2 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {491.520 0.000 737.280 241.920} 3 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {737.280 0.000 983.040 241.920} 4 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {983.040 0.000 1228.800 241.920} 5 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {1228.800 0.000 1462.580 241.920} 6 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 245.760 483.840} 7 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {245.760 241.920 491.520 483.840} 8 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {491.520 241.920 737.280 483.840} 9 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {737.280 241.920 983.040 483.840} 10 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {983.040 241.920 1228.800 483.840} 11 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {1228.800 241.920 1462.580 483.840} 12 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 245.760 725.760} 13 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {245.760 483.840 491.520 725.760} 14 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {491.520 483.840 737.280 725.760} 15 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {737.280 483.840 983.040 725.760} 16 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {983.040 483.840 1228.800 725.760} 17 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {1228.800 483.840 1462.580 725.760} 18 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 245.760 967.680} 19 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {245.760 725.760 491.520 967.680} 20 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {491.520 725.760 737.280 967.680} 21 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {737.280 725.760 983.040 967.680} 22 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {983.040 725.760 1228.800 967.680} 23 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {1228.800 725.760 1462.580 967.680} 24 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {0.000 967.680 245.760 1209.600} 25 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {245.760 967.680 491.520 1209.600} 26 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {491.520 967.680 737.280 1209.600} 27 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {737.280 967.680 983.040 1209.600} 28 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {983.040 967.680 1228.800 1209.600} 29 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {1228.800 967.680 1462.580 1209.600} 30 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {0.000 1209.600 245.760 1443.800} 31 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {245.760 1209.600 491.520 1443.800} 32 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {491.520 1209.600 737.280 1443.800} 33 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {737.280 1209.600 983.040 1443.800} 34 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {983.040 1209.600 1228.800 1443.800} 35 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area: {1228.800 1209.600 1462.580 1443.800} 36 of 36
[11/27 22:54:46    133s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/27 22:54:46    133s] 
[11/27 22:54:46    133s]   Verification Complete : 0 Viols.
[11/27 22:54:46    133s] 
[11/27 22:54:46    133s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 12.0M) ***
[11/27 22:54:46    133s] 
[11/27 22:54:46    133s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/27 22:55:13    134s] <CMD> setLayerPreference violation -isVisible 1
[11/27 22:55:13    134s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/27 22:55:33    135s] <CMD_INTERNAL> violationBrowserClose
[11/27 22:56:12    136s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[11/27 22:56:12    136s] VERIFY_CONNECTIVITY use new engine.
[11/27 22:56:12    136s] 
[11/27 22:56:12    136s] ******** Start: VERIFY CONNECTIVITY ********
[11/27 22:56:12    136s] Start Time: Wed Nov 27 22:56:12 2024
[11/27 22:56:12    136s] 
[11/27 22:56:12    136s] Design Name: CHIP
[11/27 22:56:12    136s] Database Units: 1000
[11/27 22:56:12    136s] Design Boundary: (0.0000, 0.0000) (1462.5800, 1443.8000)
[11/27 22:56:12    136s] Error Limit = 1000; Warning Limit = 50
[11/27 22:56:12    136s] Check specified nets
[11/27 22:56:12    136s] *** Checking Net VCC
[11/27 22:56:12    136s] *** Checking Net GND
[11/27 22:56:12    136s] Net GND: dangling Wire.
[11/27 22:56:12    136s] 
[11/27 22:56:12    136s] Begin Summary 
[11/27 22:56:12    136s]     2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[11/27 22:56:12    136s]     2 total info(s) created.
[11/27 22:56:12    136s] End Summary
[11/27 22:56:12    136s] 
[11/27 22:56:12    136s] End Time: Wed Nov 27 22:56:12 2024
[11/27 22:56:12    136s] Time Elapsed: 0:00:00.0
[11/27 22:56:12    136s] 
[11/27 22:56:12    136s] ******** End: VERIFY CONNECTIVITY ********
[11/27 22:56:12    136s]   Verification Complete : 2 Viols.  0 Wrngs.
[11/27 22:56:12    136s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/27 22:56:12    136s] 
[11/27 22:56:56    138s] <CMD> zoomBox -812.25800 127.16000 1554.90900 1274.65300
[11/27 22:56:57    138s] <CMD> zoomBox -152.36000 343.55500 1301.37600 1048.25900
[11/27 22:56:57    138s] <CMD> zoomBox -7.44200 407.31900 1228.23500 1006.31800
[11/27 22:56:58    138s] <CMD> zoomBox 221.02200 453.57700 1113.79900 886.35400
[11/27 22:57:00    138s] <CMD> zoomBox 131.34600 426.35400 1181.67200 935.50300
[11/27 22:57:00    138s] <CMD> zoomBox 363.62100 496.70200 1008.65400 809.38400
[11/27 22:57:01    138s] <CMD> zoomBox 466.27900 527.42700 932.31600 753.34000
[11/27 22:57:01    138s] <CMD> zoomBox 569.76300 554.48400 855.96800 693.22300
[11/27 22:57:01    139s] <CMD> zoomBox 616.39800 564.60500 823.18100 664.84400
[11/27 22:57:02    139s] <CMD> zoomBox 661.75800 578.75700 788.75000 640.31700
[11/27 22:57:02    139s] <CMD> zoomBox 689.57200 587.64500 767.56200 625.45100
[11/27 22:57:15    139s] <CMD> setLayerPreference violation -isVisible 1
[11/27 22:57:15    139s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/27 22:57:37    140s] <CMD> zoomBox 952.86 602.3 953.86 603.3
[11/27 22:57:38    140s] <CMD> zoomBox 732.84 602.3 733.84 603.3
[11/27 22:57:39    140s] <CMD> zoomBox 952.86 602.3 953.86 603.3
[11/27 22:57:40    140s] <CMD_INTERNAL> violationBrowserClose
[11/27 22:57:41    140s] <CMD> zoomBox 951.56200 602.00600 954.92300 603.63500
[11/27 22:57:41    140s] <CMD> zoomBox 951.21200 601.87200 955.16700 603.78900
[11/27 22:57:42    140s] <CMD> zoomBox 949.74500 601.31300 956.18700 604.43600
[11/27 22:57:42    140s] <CMD> zoomBox 948.28700 600.75800 957.20300 605.08000
[11/27 22:57:43    140s] <CMD> zoomBox 946.26800 599.99000 958.60900 605.97200
[11/27 22:57:43    140s] <CMD> zoomBox 944.98400 599.50100 959.50300 606.53900
[11/27 22:57:43    140s] <CMD> zoomBox 941.69700 598.25000 961.79200 607.99100
[11/27 22:57:44    140s] <CMD> zoomBox 930.85100 594.12100 969.34500 612.78100
[11/27 22:57:45    140s] <CMD> zoomBox 922.13400 590.80400 975.41300 616.63100
[11/27 22:57:45    140s] <CMD> zoomBox 916.59100 588.69400 979.27200 619.07900
[11/27 22:57:45    140s] <CMD> zoomBox 910.06900 586.21200 983.81200 621.95900
[11/27 22:57:46    140s] <CMD> zoomBox 902.39700 583.29100 989.15400 625.34700
[11/27 22:57:46    140s] <CMD> zoomBox 893.37000 579.85500 995.43800 629.33300
[11/27 22:57:47    141s] <CMD> zoomBox 882.75000 575.81300 1002.83200 634.02300
[11/27 22:57:47    141s] <CMD> zoomBox 861.89800 565.97100 1028.10300 646.53900
[11/27 22:57:47    141s] <CMD> zoomBox 848.62200 551.09700 1078.66300 662.61000
[11/27 22:57:48    141s] <CMD> zoomBox 840.17900 541.63800 1110.81600 672.83000
[11/27 22:57:48    141s] <CMD> zoomBox 818.56000 517.41900 1193.14500 699.00000
[11/27 22:57:48    141s] <CMD> zoomBox 804.81200 501.96500 1245.50000 715.59000
[11/27 22:57:50    141s] <CMD> zoomBox 827.65600 517.00500 1202.24100 698.58600
[11/27 22:57:51    141s] <CMD> zoomBox 844.78900 529.48100 1163.18600 683.82500
[11/27 22:57:51    141s] <CMD> zoomBox 859.35200 540.08500 1129.99000 671.27800
[11/27 22:57:51    141s] <CMD> zoomBox 884.30100 556.70700 1079.83700 651.49400
[11/27 22:57:52    141s] <CMD> zoomBox 902.79800 569.60300 1044.07300 638.08700
[11/27 22:57:52    141s] <CMD> zoomBox 911.06400 574.70600 1031.15000 632.91800
[11/27 22:58:06    141s] <CMD> uiSetTool select
[11/27 22:58:06    141s] <CMD> uiSetTool select
[11/27 22:58:08    141s] <CMD> deselectAll
[11/27 22:58:08    141s] <CMD> selectWire 953.3600 600.8000 1309.2200 604.8000 3 GND
[11/27 22:58:10    142s] <CMD> editTrim
[11/27 22:58:22    142s] <CMD> zoomBox 906.47400 570.99400 1047.75200 639.47900
[11/27 22:58:22    142s] <CMD> zoomBox 901.40500 566.60800 1067.61500 647.17900
[11/27 22:58:23    142s] <CMD> zoomBox 895.44100 561.44800 1090.98400 656.23800
[11/27 22:58:24    142s] <CMD> zoomBox 878.44300 558.26400 1108.49400 669.78200
[11/27 22:58:25    142s] <CMD> zoomBox 871.04700 552.16900 1141.69600 683.36700
[11/27 22:58:25    142s] <CMD> zoomBox 865.96800 544.62500 1184.37900 698.97600
[11/27 22:58:25    142s] <CMD> zoomBox 862.71700 534.82800 1237.31800 716.41700
[11/27 22:58:27    142s] <CMD> zoomBox 855.37800 523.56100 1296.08500 737.19500
[11/27 22:58:27    142s] <CMD> zoomBox 843.88600 507.32600 1362.36400 758.66000
[11/27 22:58:28    142s] <CMD> zoomBox 835.63500 464.19700 1553.25100 812.06400
[11/27 22:58:31    143s] <CMD> fit
[11/27 22:58:32    143s] <CMD> zoomBox -654.01300 5.81000 2130.81000 1355.76300
[11/27 22:58:32    143s] <CMD> zoomBox -452.50000 91.05200 1914.60000 1238.51300
[11/27 22:58:33    143s] <CMD> zoomBox -129.68100 228.01200 1580.55000 1057.05300
[11/27 22:58:33    143s] <CMD> zoomBox 204.67100 369.90500 1254.96900 879.04100
[11/27 22:58:34    143s] <CMD> zoomBox 358.71700 436.90100 1117.55800 804.75200
[11/27 22:58:34    143s] <CMD> zoomBox 469.94000 485.56000 1018.20200 751.33200
[11/27 22:58:34    143s] <CMD> zoomBox 569.35000 528.56600 906.05300 691.78400
[11/27 22:58:35    143s] <CMD> zoomBox 630.40100 554.97700 837.18000 655.21400
[11/27 22:58:36    143s] <CMD> deselectAll
[11/27 22:58:36    143s] <CMD> selectWire 153.3600 600.8000 733.3400 604.8000 3 GND
[11/27 22:58:39    143s] <CMD> editTrim
[11/27 22:58:52    144s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[11/27 22:58:52    144s] VERIFY_CONNECTIVITY use new engine.
[11/27 22:58:52    144s] 
[11/27 22:58:52    144s] ******** Start: VERIFY CONNECTIVITY ********
[11/27 22:58:52    144s] Start Time: Wed Nov 27 22:58:52 2024
[11/27 22:58:52    144s] 
[11/27 22:58:52    144s] Design Name: CHIP
[11/27 22:58:52    144s] Database Units: 1000
[11/27 22:58:52    144s] Design Boundary: (0.0000, 0.0000) (1462.5800, 1443.8000)
[11/27 22:58:52    144s] Error Limit = 1000; Warning Limit = 50
[11/27 22:58:52    144s] Check specified nets
[11/27 22:58:52    144s] *** Checking Net VCC
[11/27 22:58:52    144s] *** Checking Net GND
[11/27 22:58:52    144s] 
[11/27 22:58:52    144s] Begin Summary 
[11/27 22:58:52    144s]   Found no problems or warnings.
[11/27 22:58:52    144s] End Summary
[11/27 22:58:52    144s] 
[11/27 22:58:52    144s] End Time: Wed Nov 27 22:58:52 2024
[11/27 22:58:52    144s] Time Elapsed: 0:00:00.0
[11/27 22:58:52    144s] 
[11/27 22:58:52    144s] ******** End: VERIFY CONNECTIVITY ********
[11/27 22:58:52    144s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/27 22:58:52    144s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/27 22:58:52    144s] 
[11/27 22:59:07    144s] <CMD> fit
[11/27 22:59:12    144s] <CMD> setLayerPreference violation -isVisible 1
[11/27 22:59:12    144s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/27 22:59:14    145s] <CMD_INTERNAL> violationBrowserClose
[11/27 23:00:01    146s] <CMD> saveDesign CHIP_floorplan.inn
[11/27 23:00:01    147s] #% Begin save design ... (date=11/27 23:00:01, mem=1552.8M)
[11/27 23:00:01    147s] % Begin Save ccopt configuration ... (date=11/27 23:00:01, mem=1552.8M)
[11/27 23:00:01    147s] % End Save ccopt configuration ... (date=11/27 23:00:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.0M, current mem=1553.0M)
[11/27 23:00:01    147s] % Begin Save netlist data ... (date=11/27 23:00:01, mem=1553.0M)
[11/27 23:00:01    147s] Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[11/27 23:00:01    147s] % End Save netlist data ... (date=11/27 23:00:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.1M, current mem=1553.1M)
[11/27 23:00:01    147s] Saving symbol-table file ...
[11/27 23:00:02    147s] Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
[11/27 23:00:02    147s] % Begin Save AAE data ... (date=11/27 23:00:02, mem=1553.4M)
[11/27 23:00:02    147s] Saving AAE Data ...
[11/27 23:00:02    147s] % End Save AAE data ... (date=11/27 23:00:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.4M, current mem=1553.4M)
[11/27 23:00:02    147s] Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
[11/27 23:00:02    147s] Saving mode setting ...
[11/27 23:00:02    147s] Saving global file ...
[11/27 23:00:02    147s] % Begin Save floorplan data ... (date=11/27 23:00:02, mem=1553.7M)
[11/27 23:00:02    147s] Saving floorplan file ...
[11/27 23:00:03    147s] % End Save floorplan data ... (date=11/27 23:00:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=1553.7M, current mem=1553.7M)
[11/27 23:00:03    147s] Saving PG file CHIP_floorplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Nov 27 23:00:03 2024)
[11/27 23:00:03    147s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2237.9M) ***
[11/27 23:00:03    147s] Saving Drc markers ...
[11/27 23:00:03    147s] ... No Drc file written since there is no markers found.
[11/27 23:00:03    147s] % Begin Save placement data ... (date=11/27 23:00:03, mem=1553.8M)
[11/27 23:00:03    147s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 23:00:03    147s] Save Adaptive View Pruning View Names to Binary file
[11/27 23:00:03    147s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2240.9M) ***
[11/27 23:00:03    147s] % End Save placement data ... (date=11/27 23:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.8M, current mem=1553.8M)
[11/27 23:00:03    147s] % Begin Save routing data ... (date=11/27 23:00:03, mem=1553.8M)
[11/27 23:00:03    147s] Saving route file ...
[11/27 23:00:03    147s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2237.9M) ***
[11/27 23:00:03    147s] % End Save routing data ... (date=11/27 23:00:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:03    147s] Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
[11/27 23:00:03    147s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2240.9M) ***
[11/27 23:00:04    147s] % Begin Save power constraints data ... (date=11/27 23:00:03, mem=1554.1M)
[11/27 23:00:04    147s] % End Save power constraints data ... (date=11/27 23:00:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1554.1M, current mem=1554.1M)
[11/27 23:00:04    147s] Generated self-contained design CHIP_floorplan.inn.dat.tmp
[11/27 23:00:04    147s] #% End save design ... (date=11/27 23:00:04, total cpu=0:00:00.8, real=0:00:03.0, peak res=1584.1M, current mem=1553.9M)
[11/27 23:00:04    147s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 23:00:04    147s] 
[11/27 23:00:04    147s] <CMD> saveDesign CHIP_floorplan.inn
[11/27 23:00:04    147s] #% Begin save design ... (date=11/27 23:00:04, mem=1553.9M)
[11/27 23:00:04    147s] % Begin Save ccopt configuration ... (date=11/27 23:00:04, mem=1553.9M)
[11/27 23:00:04    147s] % End Save ccopt configuration ... (date=11/27 23:00:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:04    147s] % Begin Save netlist data ... (date=11/27 23:00:04, mem=1553.9M)
[11/27 23:00:04    147s] Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[11/27 23:00:04    148s] % End Save netlist data ... (date=11/27 23:00:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:04    148s] Saving symbol-table file ...
[11/27 23:00:05    148s] Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
[11/27 23:00:05    148s] % Begin Save AAE data ... (date=11/27 23:00:05, mem=1553.9M)
[11/27 23:00:05    148s] Saving AAE Data ...
[11/27 23:00:05    148s] % End Save AAE data ... (date=11/27 23:00:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:05    148s] Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
[11/27 23:00:05    148s] Saving mode setting ...
[11/27 23:00:05    148s] Saving global file ...
[11/27 23:00:06    148s] % Begin Save floorplan data ... (date=11/27 23:00:06, mem=1553.9M)
[11/27 23:00:06    148s] Saving floorplan file ...
[11/27 23:00:06    148s] % End Save floorplan data ... (date=11/27 23:00:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:06    148s] Saving PG file CHIP_floorplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Nov 27 23:00:06 2024)
[11/27 23:00:06    148s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2256.6M) ***
[11/27 23:00:06    148s] Saving Drc markers ...
[11/27 23:00:06    148s] ... No Drc file written since there is no markers found.
[11/27 23:00:06    148s] % Begin Save placement data ... (date=11/27 23:00:06, mem=1553.9M)
[11/27 23:00:06    148s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 23:00:06    148s] Save Adaptive View Pruning View Names to Binary file
[11/27 23:00:06    148s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2259.6M) ***
[11/27 23:00:06    148s] % End Save placement data ... (date=11/27 23:00:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:06    148s] % Begin Save routing data ... (date=11/27 23:00:06, mem=1553.9M)
[11/27 23:00:06    148s] Saving route file ...
[11/27 23:00:06    148s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2256.6M) ***
[11/27 23:00:06    148s] % End Save routing data ... (date=11/27 23:00:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:06    148s] Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
[11/27 23:00:06    148s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2259.6M) ***
[11/27 23:00:07    148s] % Begin Save power constraints data ... (date=11/27 23:00:07, mem=1553.9M)
[11/27 23:00:07    148s] % End Save power constraints data ... (date=11/27 23:00:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.9M, current mem=1553.9M)
[11/27 23:00:07    148s] Generated self-contained design CHIP_floorplan.inn.dat.tmp
[11/27 23:00:07    148s] #% End save design ... (date=11/27 23:00:07, total cpu=0:00:00.8, real=0:00:03.0, peak res=1584.4M, current mem=1554.0M)
[11/27 23:00:07    148s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 23:00:07    148s] 
[11/27 23:00:07    148s] <CMD> deselectAll
[11/27 23:00:07    148s] <CMD> selectWire 400.5600 153.4800 404.5600 1290.5400 2 GND
[11/27 23:00:08    148s] <CMD> zoomBox 281.66700 461.83300 1517.30800 1060.81500
[11/27 23:00:08    148s] <CMD> zoomBox 376.44000 510.81400 1426.73600 1019.94900
[11/27 23:00:09    148s] <CMD> zoomBox 299.49000 459.80300 1535.13300 1058.78600
[11/27 23:00:10    148s] <CMD> zoomBox 363.83100 516.46400 1414.12900 1025.60000
[11/27 23:00:11    148s] <CMD> zoomBox 299.48800 459.80200 1535.13400 1058.78600
[11/27 23:00:11    148s] <CMD> zoomBox 223.79100 393.14100 1677.49200 1097.82800
[11/27 23:00:12    149s] <CMD> zoomBox 134.73500 314.71600 1844.97300 1143.76000
[11/27 23:00:12    149s] <CMD> zoomBox 32.32400 222.21500 2044.36800 1197.56100
[11/27 23:00:12    149s] <CMD> zoomBox -75.94500 113.39100 2291.16600 1260.85700
[11/27 23:00:13    149s] <CMD> zoomBox -203.32100 -14.63800 2581.51600 1335.32200
[11/27 23:00:14    149s] <CMD> zoomBox -329.35200 -165.26000 2946.92800 1422.92900
[11/27 23:00:14    149s] <CMD> zoomBox -432.87100 -309.91500 3421.57700 1558.54300
[11/27 23:00:39    150s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[11/27 23:01:00    151s] <CMD> setPlaceMode -fp false
[11/27 23:01:00    151s] <CMD> place_design -noPrePlaceOpt
[11/27 23:01:00    151s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2663, percentage of missing scan cell = 0.00% (0 / 2663)
[11/27 23:01:00    151s] ### Time Record (colorize_geometry) is installed.
[11/27 23:01:00    151s] #Start colorize_geometry on Wed Nov 27 23:01:00 2024
[11/27 23:01:00    151s] #
[11/27 23:01:00    151s] ### Time Record (Pre Callback) is installed.
[11/27 23:01:00    151s] ### Time Record (Pre Callback) is uninstalled.
[11/27 23:01:00    151s] ### Time Record (DB Import) is installed.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN action[0] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN action[1] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN action[2] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[0] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[1] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[2] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[3] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[4] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[5] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[6] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image[7] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image_size[0] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN image_size[1] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN in_valid2 in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN out_valid in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN out_value in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (NRDB-733) PIN template[0] in CELL_VIEW CHIP does not have physical port.
[11/27 23:01:00    151s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/27 23:01:00    151s] #To increase the message display limit, refer to the product command reference manual.
[11/27 23:01:00    151s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=1280046697 pin_access=1 inst_pattern=1 halo=0
[11/27 23:01:00    151s] ### Time Record (DB Import) is uninstalled.
[11/27 23:01:00    151s] ### Time Record (DB Export) is installed.
[11/27 23:01:00    151s] Extracting standard cell pins and blockage ...... 
[11/27 23:01:00    151s] Pin and blockage extraction finished
[11/27 23:01:00    151s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=1280046697 pin_access=1 inst_pattern=1 halo=0
[11/27 23:01:00    151s] ### Time Record (DB Export) is uninstalled.
[11/27 23:01:00    151s] ### Time Record (Post Callback) is installed.
[11/27 23:01:00    151s] ### Time Record (Post Callback) is uninstalled.
[11/27 23:01:00    151s] #
[11/27 23:01:00    151s] #colorize_geometry statistics:
[11/27 23:01:00    151s] #Cpu time = 00:00:00
[11/27 23:01:00    151s] #Elapsed time = 00:00:00
[11/27 23:01:00    151s] #Increased memory = -9.29 (MB)
[11/27 23:01:00    151s] #Total memory = 1553.74 (MB)
[11/27 23:01:00    151s] #Peak memory = 1584.45 (MB)
[11/27 23:01:00    151s] #Number of warnings = 21
[11/27 23:01:00    151s] #Total number of warnings = 21
[11/27 23:01:00    151s] #Number of fails = 0
[11/27 23:01:00    151s] #Total number of fails = 0
[11/27 23:01:00    151s] #Complete colorize_geometry on Wed Nov 27 23:01:00 2024
[11/27 23:01:00    151s] #
[11/27 23:01:00    151s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/27 23:01:00    151s] ### Time Record (colorize_geometry) is uninstalled.
[11/27 23:01:00    151s] ### 
[11/27 23:01:00    151s] ###   Scalability Statistics
[11/27 23:01:00    151s] ### 
[11/27 23:01:00    151s] ### ------------------------+----------------+----------------+----------------+
[11/27 23:01:00    151s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/27 23:01:00    151s] ### ------------------------+----------------+----------------+----------------+
[11/27 23:01:00    151s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/27 23:01:00    151s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/27 23:01:00    151s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/27 23:01:00    151s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/27 23:01:00    151s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/27 23:01:00    151s] ### ------------------------+----------------+----------------+----------------+
[11/27 23:01:00    151s] ### 
[11/27 23:01:00    151s] *** Starting placeDesign default flow ***
[11/27 23:01:00    151s] **INFO: Enable pre-place timing setting for timing analysis
[11/27 23:01:00    151s] Set Using Default Delay Limit as 101.
[11/27 23:01:00    151s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/27 23:01:00    151s] Set Default Net Delay as 0 ps.
[11/27 23:01:00    151s] Set Default Net Load as 0 pF. 
[11/27 23:01:01    152s] **INFO: Analyzing IO path groups for slack adjustment
[11/27 23:01:01    152s] Effort level <high> specified for reg2reg_tmp.130874 path_group
[11/27 23:01:01    152s] AAE DB initialization (MEM=2291.56 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 23:01:01    152s] #################################################################################
[11/27 23:01:01    152s] # Design Stage: PreRoute
[11/27 23:01:01    152s] # Design Name: CHIP
[11/27 23:01:01    152s] # Design Mode: 180nm
[11/27 23:01:01    152s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:01:01    152s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:01:01    152s] # Signoff Settings: SI Off 
[11/27 23:01:01    152s] #################################################################################
[11/27 23:01:01    152s] Calculate delays in BcWc mode...
[11/27 23:01:01    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 2303.1M, InitMEM = 2303.1M)
[11/27 23:01:01    152s] Start delay calculation (fullDC) (1 T). (MEM=2303.07)
[11/27 23:01:02    153s] AAE_INFO: Cdb files are: 
[11/27 23:01:02    153s]  	CeltIC/u18_ss.cdb
[11/27 23:01:02    153s] 	CeltIC/u18_ff.cdb
[11/27 23:01:02    153s]  
[11/27 23:01:02    153s] Start AAE Lib Loading. (MEM=2303.07)
[11/27 23:01:02    153s] End AAE Lib Loading. (MEM=2350.77 CPU=0:00:00.7 Real=0:00:00.0)
[11/27 23:01:02    153s] End AAE Lib Interpolated Model. (MEM=2350.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:01:02    153s] First Iteration Infinite Tw... 
[11/27 23:01:03    154s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/27 23:01:03    154s] Type 'man IMPESI-3086' for more detail.
[11/27 23:01:03    154s] **WARN: (IMPESI-3086):	The cell 'MEM_gray_max' does not have characterized noise model(s) for 'MEM_gray_max_WC, MEM_gray_max_BC' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/27 23:01:03    154s] Type 'man IMPESI-3086' for more detail.
[11/27 23:01:03    154s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/27 23:01:03    154s] Type 'man IMPESI-3086' for more detail.
[11/27 23:01:05    156s] Total number of fetched objects 26789
[11/27 23:01:05    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:01:05    156s] End delay calculation. (MEM=2388.92 CPU=0:00:02.4 REAL=0:00:02.0)
[11/27 23:01:05    156s] End delay calculation (fullDC). (MEM=2352.3 CPU=0:00:03.6 REAL=0:00:04.0)
[11/27 23:01:05    156s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2352.3M) ***
[11/27 23:01:06    157s] **INFO: Disable pre-place timing setting for timing analysis
[11/27 23:01:06    157s] Set Using Default Delay Limit as 1000.
[11/27 23:01:06    157s] Set Default Net Delay as 1000 ps.
[11/27 23:01:06    157s] Set Default Net Load as 0.5 pF. 
[11/27 23:01:06    157s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2342.8M
[11/27 23:01:06    157s] Deleted 0 physical inst  (cell - / prefix -).
[11/27 23:01:06    157s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.000, MEM:2342.8M
[11/27 23:01:06    157s] INFO: #ExclusiveGroups=0
[11/27 23:01:06    157s] INFO: There are no Exclusive Groups.
[11/27 23:01:06    157s] *** Starting "NanoPlace(TM) placement v#7 (mem=2342.8M)" ...
[11/27 23:01:06    157s] Wait...
[11/27 23:01:09    159s] *** Build Buffered Sizing Timing Model
[11/27 23:01:09    159s] (cpu=0:00:02.8 mem=2350.8M) ***
[11/27 23:01:09    159s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[11/27 23:01:09    159s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[11/27 23:01:09    159s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[11/27 23:01:09    159s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[11/27 23:01:09    160s] *** Build Virtual Sizing Timing Model
[11/27 23:01:09    160s] (cpu=0:00:03.0 mem=2355.8M) ***
[11/27 23:01:09    160s] No user-set net weight.
[11/27 23:01:09    160s] Net fanout histogram:
[11/27 23:01:09    160s] 2		: 19800 (74.1%) nets
[11/27 23:01:09    160s] 3		: 2392 (9.0%) nets
[11/27 23:01:09    160s] 4     -	14	: 4153 (15.5%) nets
[11/27 23:01:09    160s] 15    -	39	: 253 (0.9%) nets
[11/27 23:01:09    160s] 40    -	79	: 91 (0.3%) nets
[11/27 23:01:09    160s] 80    -	159	: 25 (0.1%) nets
[11/27 23:01:09    160s] 160   -	319	: 3 (0.0%) nets
[11/27 23:01:09    160s] 320   -	639	: 1 (0.0%) nets
[11/27 23:01:09    160s] 640   -	1279	: 0 (0.0%) nets
[11/27 23:01:09    160s] 1280  -	2559	: 0 (0.0%) nets
[11/27 23:01:09    160s] 2560  -	5119	: 1 (0.0%) nets
[11/27 23:01:09    160s] 5120+		: 0 (0.0%) nets
[11/27 23:01:09    160s] no activity file in design. spp won't run.
[11/27 23:01:09    160s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/27 23:01:09    160s] Scan chains were not defined.
[11/27 23:01:09    160s] z: 2, totalTracks: 1
[11/27 23:01:09    160s] z: 4, totalTracks: 1
[11/27 23:01:09    160s] z: 6, totalTracks: 1
[11/27 23:01:09    160s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/27 23:01:09    160s] # Building CHIP llgBox search-tree.
[11/27 23:01:09    160s] #std cell=25435 (0 fixed + 25435 movable) #buf cell=325 #inv cell=2994 #block=3 (0 floating + 3 preplaced)
[11/27 23:01:09    160s] #ioInst=47 #net=26719 #term=92616 #term/net=3.47, #fixedIo=47, #floatIo=0, #fixedPin=27, #floatPin=0
[11/27 23:01:09    160s] stdCell: 25435 single + 0 double + 0 multi
[11/27 23:01:09    160s] Total standard cell length = 104.9393 (mm), area = 0.5289 (mm^2)
[11/27 23:01:09    160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.8M
[11/27 23:01:09    160s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2366.8M
[11/27 23:01:09    160s] Core basic site is core_5040
[11/27 23:01:09    160s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2366.8M
[11/27 23:01:09    160s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2366.8M
[11/27 23:01:09    160s] Use non-trimmed site array because memory saving is not enough.
[11/27 23:01:09    160s] SiteArray: non-trimmed site array dimensions = 191 x 1583
[11/27 23:01:09    160s] SiteArray: use 1,372,160 bytes
[11/27 23:01:09    160s] SiteArray: current memory after site array memory allocation 2368.1M
[11/27 23:01:09    160s] SiteArray: FP blocked sites are writable
[11/27 23:01:09    160s] Estimated cell power/ground rail width = 0.866 um
[11/27 23:01:09    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:01:09    160s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF: Starting pre-place ADS at level 1, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:2368.1M
[11/27 23:01:09    160s] ADSU 0.876 -> 0.943. site 193178.700 -> 179406.550. GS 40.320
[11/27 23:01:09    160s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.021, MEM:2368.1M
[11/27 23:01:09    160s] Average module density = 0.943.
[11/27 23:01:09    160s] Density for the design = 0.943.
[11/27 23:01:09    160s]        = stdcell_area 169257 sites (528894 um^2) / alloc_area 179407 sites (560610 um^2).
[11/27 23:01:09    160s] Pin Density = 0.3063.
[11/27 23:01:09    160s]             = total # of pins 92616 / total area 302353.
[11/27 23:01:09    160s] OPERPROF: Starting spMPad at level 1, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:   Starting spContextMPad at level 2, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:2368.1M
[11/27 23:01:09    160s] InitPadU 0.943 -> 1.127 for top
[11/27 23:01:09    160s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.001, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2368.1M
[11/27 23:01:09    160s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:2368.1M
[11/27 23:01:09    160s] === lastAutoLevel = 9 
[11/27 23:01:09    160s] OPERPROF: Starting spInitNetWt at level 1, MEM:2368.1M
[11/27 23:01:09    160s] no activity file in design. spp won't run.
[11/27 23:01:09    160s] [spp] 0
[11/27 23:01:09    160s] [adp] 0:1:1:3
[11/27 23:01:11    162s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.130, REAL:2.109, MEM:2411.4M
[11/27 23:01:11    162s] Clock gating cells determined by native netlist tracing.
[11/27 23:01:11    162s] no activity file in design. spp won't run.
[11/27 23:01:11    162s] no activity file in design. spp won't run.
[11/27 23:01:11    162s] Effort level <high> specified for reg2reg path_group
[11/27 23:01:12    163s] OPERPROF: Starting npMain at level 1, MEM:2414.4M
[11/27 23:01:13    163s] OPERPROF:   Starting npPlace at level 2, MEM:2446.9M
[11/27 23:01:13    163s] Iteration  1: Total net bbox = 8.742e+04 (4.42e+04 4.33e+04)
[11/27 23:01:13    163s]               Est.  stn bbox = 1.012e+05 (5.07e+04 5.05e+04)
[11/27 23:01:13    163s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2477.9M
[11/27 23:01:13    163s] Iteration  2: Total net bbox = 8.742e+04 (4.42e+04 4.33e+04)
[11/27 23:01:13    163s]               Est.  stn bbox = 1.012e+05 (5.07e+04 5.05e+04)
[11/27 23:01:13    163s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2478.9M
[11/27 23:01:13    163s] exp_mt_sequential is set from setPlaceMode option to 1
[11/27 23:01:13    163s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/27 23:01:13    163s] place_exp_mt_interval set to default 32
[11/27 23:01:13    163s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/27 23:01:17    167s] Iteration  3: Total net bbox = 8.832e+04 (4.47e+04 4.36e+04)
[11/27 23:01:17    167s]               Est.  stn bbox = 1.082e+05 (5.53e+04 5.30e+04)
[11/27 23:01:17    167s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 2522.7M
[11/27 23:01:17    167s] Total number of setup views is 1.
[11/27 23:01:17    167s] Total number of active setup views is 1.
[11/27 23:01:17    167s] Active setup views:
[11/27 23:01:17    167s]     av_func_mode_max
[11/27 23:01:21    171s] Iteration  4: Total net bbox = 1.496e+06 (7.57e+05 7.39e+05)
[11/27 23:01:21    171s]               Est.  stn bbox = 2.002e+06 (1.04e+06 9.64e+05)
[11/27 23:01:21    171s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 2522.9M
[11/27 23:01:26    176s] Iteration  5: Total net bbox = 1.539e+06 (7.67e+05 7.72e+05)
[11/27 23:01:26    176s]               Est.  stn bbox = 2.120e+06 (1.09e+06 1.03e+06)
[11/27 23:01:26    176s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 2523.0M
[11/27 23:01:26    176s] OPERPROF:   Finished npPlace at level 2, CPU:12.820, REAL:12.819, MEM:2523.0M
[11/27 23:01:26    176s] OPERPROF: Finished npMain at level 1, CPU:12.920, REAL:13.915, MEM:2523.0M
[11/27 23:01:26    176s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2523.0M
[11/27 23:01:26    176s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:01:26    176s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.006, MEM:2523.0M
[11/27 23:01:26    176s] OPERPROF: Starting npMain at level 1, MEM:2523.0M
[11/27 23:01:26    176s] OPERPROF:   Starting npPlace at level 2, MEM:2523.0M
[11/27 23:01:33    183s] Iteration  6: Total net bbox = 1.600e+06 (8.28e+05 7.72e+05)
[11/27 23:01:33    183s]               Est.  stn bbox = 2.217e+06 (1.18e+06 1.03e+06)
[11/27 23:01:33    183s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 2530.3M
[11/27 23:01:33    183s] OPERPROF:   Finished npPlace at level 2, CPU:6.730, REAL:6.729, MEM:2530.3M
[11/27 23:01:33    183s] OPERPROF: Finished npMain at level 1, CPU:6.890, REAL:6.889, MEM:2530.3M
[11/27 23:01:33    183s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2530.3M
[11/27 23:01:33    183s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:01:33    183s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2530.3M
[11/27 23:01:33    183s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2530.3M
[11/27 23:01:33    183s] Starting Early Global Route rough congestion estimation: mem = 2530.3M
[11/27 23:01:33    183s] (I)       Started Import and model ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Create place DB ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Import place data ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read instances and placement ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read nets ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Create route DB ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       == Non-default Options ==
[11/27 23:01:33    183s] (I)       Print mode                                         : 2
[11/27 23:01:33    183s] (I)       Stop if highly congested                           : false
[11/27 23:01:33    183s] (I)       Maximum routing layer                              : 6
[11/27 23:01:33    183s] (I)       Assign partition pins                              : false
[11/27 23:01:33    183s] (I)       Support large GCell                                : true
[11/27 23:01:33    183s] (I)       Number of threads                                  : 1
[11/27 23:01:33    183s] (I)       Number of rows per GCell                           : 13
[11/27 23:01:33    183s] (I)       Max num rows per GCell                             : 32
[11/27 23:01:33    183s] (I)       Method to set GCell size                           : row
[11/27 23:01:33    183s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:01:33    183s] (I)       Started Import route data (1T) ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       ============== Pin Summary ==============
[11/27 23:01:33    183s] (I)       +-------+--------+---------+------------+
[11/27 23:01:33    183s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:01:33    183s] (I)       +-------+--------+---------+------------+
[11/27 23:01:33    183s] (I)       |     1 |  92616 |  100.00 |        Pin |
[11/27 23:01:33    183s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:01:33    183s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:01:33    183s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:01:33    183s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:01:33    183s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:01:33    183s] (I)       +-------+--------+---------+------------+
[11/27 23:01:33    183s] (I)       Use row-based GCell size
[11/27 23:01:33    183s] (I)       Use row-based GCell align
[11/27 23:01:33    183s] (I)       GCell unit size   : 5040
[11/27 23:01:33    183s] (I)       GCell multiplier  : 13
[11/27 23:01:33    183s] (I)       GCell row height  : 5040
[11/27 23:01:33    183s] (I)       Actual row height : 5040
[11/27 23:01:33    183s] (I)       GCell align ref   : 240560 240800
[11/27 23:01:33    183s] [NR-eGR] Track table information for default rule: 
[11/27 23:01:33    183s] [NR-eGR] metal1 has no routable track
[11/27 23:01:33    183s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:01:33    183s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:01:33    183s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:01:33    183s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:01:33    183s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:01:33    183s] (I)       =================== Default via ====================
[11/27 23:01:33    183s] (I)       +---+------------------+---------------------------+
[11/27 23:01:33    183s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:01:33    183s] (I)       +---+------------------+---------------------------+
[11/27 23:01:33    183s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:01:33    183s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:01:33    183s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:01:33    183s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:01:33    183s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:01:33    183s] (I)       +---+------------------+---------------------------+
[11/27 23:01:33    183s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read routing blockages ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read instance blockages ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read PG blockages ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] [NR-eGR] Read 6702 PG shapes
[11/27 23:01:33    183s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read boundary cut boxes ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:01:33    183s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:01:33    183s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:01:33    183s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:01:33    183s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:01:33    183s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read blackboxes ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:01:33    183s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read prerouted ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:01:33    183s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read unlegalized nets ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read nets ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] [NR-eGR] Read numTotalNets=26719  numIgnoredNets=0
[11/27 23:01:33    183s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Set up via pillars ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       early_global_route_priority property id does not exist.
[11/27 23:01:33    183s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Model blockages into capacity
[11/27 23:01:33    183s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:01:33    183s] (I)       Started Initialize 3D capacity ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:01:33    183s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:01:33    183s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:01:33    183s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:01:33    183s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:01:33    183s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       -- layer congestion ratio --
[11/27 23:01:33    183s] (I)       Layer 1 : 0.100000
[11/27 23:01:33    183s] (I)       Layer 2 : 0.700000
[11/27 23:01:33    183s] (I)       Layer 3 : 0.700000
[11/27 23:01:33    183s] (I)       Layer 4 : 0.700000
[11/27 23:01:33    183s] (I)       Layer 5 : 0.700000
[11/27 23:01:33    183s] (I)       Layer 6 : 0.700000
[11/27 23:01:33    183s] (I)       ----------------------------
[11/27 23:01:33    183s] (I)       Number of ignored nets                =      0
[11/27 23:01:33    183s] (I)       Number of connected nets              =      0
[11/27 23:01:33    183s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:01:33    183s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:01:33    183s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:01:33    183s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Read aux data ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Others data preparation ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:01:33    183s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Create route kernel ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Ndr track 0 does not exist
[11/27 23:01:33    183s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:01:33    183s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:01:33    183s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:01:33    183s] (I)       Site width          :   620  (dbu)
[11/27 23:01:33    183s] (I)       Row height          :  5040  (dbu)
[11/27 23:01:33    183s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:01:33    183s] (I)       GCell width         : 65520  (dbu)
[11/27 23:01:33    183s] (I)       GCell height        : 65520  (dbu)
[11/27 23:01:33    183s] (I)       Grid                :    23    22     6
[11/27 23:01:33    183s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:01:33    183s] (I)       Vertical capacity   :     0 65520     0 65520     0 65520
[11/27 23:01:33    183s] (I)       Horizontal capacity :     0     0 65520     0 65520     0
[11/27 23:01:33    183s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:01:33    183s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:01:33    183s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:01:33    183s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:01:33    183s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:01:33    183s] (I)       Num tracks per GCell: 136.50 105.68 117.00 105.68 117.00 26.42
[11/27 23:01:33    183s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:01:33    183s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:01:33    183s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:01:33    183s] (I)       --------------------------------------------------------
[11/27 23:01:33    183s] 
[11/27 23:01:33    183s] [NR-eGR] ============ Routing rule table ============
[11/27 23:01:33    183s] [NR-eGR] Rule id: 0  Nets: 26692 
[11/27 23:01:33    183s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:01:33    183s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:01:33    183s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:01:33    183s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:01:33    183s] [NR-eGR] ========================================
[11/27 23:01:33    183s] [NR-eGR] 
[11/27 23:01:33    183s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:01:33    183s] (I)       blocked tracks on layer2 : = 26167 / 51898 (50.42%)
[11/27 23:01:33    183s] (I)       blocked tracks on layer3 : = 31655 / 59294 (53.39%)
[11/27 23:01:33    183s] (I)       blocked tracks on layer4 : = 18889 / 51898 (36.40%)
[11/27 23:01:33    183s] (I)       blocked tracks on layer5 : = 18046 / 59294 (30.43%)
[11/27 23:01:33    183s] (I)       blocked tracks on layer6 : = 3782 / 12958 (29.19%)
[11/27 23:01:33    183s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Reset routing kernel
[11/27 23:01:33    183s] (I)       Started Initialization ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       numLocalWires=90799  numGlobalNetBranches=23959  numLocalNetBranches=21478
[11/27 23:01:33    183s] (I)       totalPins=92562  totalGlobalPin=29708 (32.10%)
[11/27 23:01:33    183s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Generate topology ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       total 2D Cap : 153671 = (79582 H, 74089 V)
[11/27 23:01:33    183s] (I)       
[11/27 23:01:33    183s] (I)       ============  Phase 1a Route ============
[11/27 23:01:33    183s] (I)       Started Phase 1a ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Pattern routing (1T) ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:01:33    183s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Usage: 31129 = (15391 H, 15738 V) = (19.34% H, 21.24% V) = (1.008e+06um H, 1.031e+06um V)
[11/27 23:01:33    183s] (I)       Started Add via demand to 2D ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       
[11/27 23:01:33    183s] (I)       ============  Phase 1b Route ============
[11/27 23:01:33    183s] (I)       Started Phase 1b ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Usage: 31152 = (15411 H, 15741 V) = (19.36% H, 21.25% V) = (1.010e+06um H, 1.031e+06um V)
[11/27 23:01:33    183s] (I)       eGR overflow: 0.00% H + 12.20% V
[11/27 23:01:33    183s] 
[11/27 23:01:33    183s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] (I)       Started Export 2D cong map ( Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 3.51% V
[11/27 23:01:33    183s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.31 MB )
[11/27 23:01:33    183s] Finished Early Global Route rough congestion estimation: mem = 2530.3M
[11/27 23:01:33    183s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.107, MEM:2530.3M
[11/27 23:01:33    183s] earlyGlobalRoute rough estimation gcell size 13 row height
[11/27 23:01:33    183s] OPERPROF: Starting CDPad at level 1, MEM:2530.3M
[11/27 23:01:33    183s] CDPadU 0.943 -> 0.986. R=0.943, N=25435, GS=65.520
[11/27 23:01:33    183s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.031, MEM:2530.3M
[11/27 23:01:33    183s] OPERPROF: Starting npMain at level 1, MEM:2530.3M
[11/27 23:01:33    183s] OPERPROF:   Starting npPlace at level 2, MEM:2530.3M
[11/27 23:01:33    183s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.045, MEM:2567.6M
[11/27 23:01:33    183s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.155, MEM:2567.6M
[11/27 23:01:33    183s] Global placement CDP skipped at cutLevel 7.
[11/27 23:01:33    183s] Iteration  7: Total net bbox = 1.619e+06 (8.46e+05 7.72e+05)
[11/27 23:01:33    183s]               Est.  stn bbox = 2.236e+06 (1.20e+06 1.03e+06)
[11/27 23:01:33    183s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2567.6M
[11/27 23:01:36    186s] nrCritNet: 4.99% ( 1332 / 26719 ) cutoffSlk: -288.7ps stdDelay: 53.6ps
[11/27 23:01:39    189s] nrCritNet: 1.99% ( 532 / 26719 ) cutoffSlk: -227.1ps stdDelay: 53.6ps
[11/27 23:01:39    189s] Iteration  8: Total net bbox = 1.624e+06 (8.49e+05 7.75e+05)
[11/27 23:01:39    189s]               Est.  stn bbox = 2.241e+06 (1.20e+06 1.04e+06)
[11/27 23:01:39    189s]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 2567.6M
[11/27 23:01:39    189s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2567.6M
[11/27 23:01:39    189s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:01:39    189s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2567.6M
[11/27 23:01:39    189s] OPERPROF: Starting npMain at level 1, MEM:2567.6M
[11/27 23:01:39    189s] OPERPROF:   Starting npPlace at level 2, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF:   Finished npPlace at level 2, CPU:8.640, REAL:8.610, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF: Finished npMain at level 1, CPU:8.780, REAL:8.748, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2567.6M
[11/27 23:01:48    198s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:01:48    198s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2567.6M
[11/27 23:01:48    198s] Starting Early Global Route rough congestion estimation: mem = 2567.6M
[11/27 23:01:48    198s] (I)       Started Import and model ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Create place DB ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Import place data ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read instances and placement ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read nets ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Create route DB ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       == Non-default Options ==
[11/27 23:01:48    198s] (I)       Print mode                                         : 2
[11/27 23:01:48    198s] (I)       Stop if highly congested                           : false
[11/27 23:01:48    198s] (I)       Maximum routing layer                              : 6
[11/27 23:01:48    198s] (I)       Assign partition pins                              : false
[11/27 23:01:48    198s] (I)       Support large GCell                                : true
[11/27 23:01:48    198s] (I)       Number of threads                                  : 1
[11/27 23:01:48    198s] (I)       Number of rows per GCell                           : 7
[11/27 23:01:48    198s] (I)       Max num rows per GCell                             : 32
[11/27 23:01:48    198s] (I)       Method to set GCell size                           : row
[11/27 23:01:48    198s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:01:48    198s] (I)       Started Import route data (1T) ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       ============== Pin Summary ==============
[11/27 23:01:48    198s] (I)       +-------+--------+---------+------------+
[11/27 23:01:48    198s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:01:48    198s] (I)       +-------+--------+---------+------------+
[11/27 23:01:48    198s] (I)       |     1 |  92616 |  100.00 |        Pin |
[11/27 23:01:48    198s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:01:48    198s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:01:48    198s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:01:48    198s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:01:48    198s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:01:48    198s] (I)       +-------+--------+---------+------------+
[11/27 23:01:48    198s] (I)       Use row-based GCell size
[11/27 23:01:48    198s] (I)       Use row-based GCell align
[11/27 23:01:48    198s] (I)       GCell unit size   : 5040
[11/27 23:01:48    198s] (I)       GCell multiplier  : 7
[11/27 23:01:48    198s] (I)       GCell row height  : 5040
[11/27 23:01:48    198s] (I)       Actual row height : 5040
[11/27 23:01:48    198s] (I)       GCell align ref   : 240560 240800
[11/27 23:01:48    198s] [NR-eGR] Track table information for default rule: 
[11/27 23:01:48    198s] [NR-eGR] metal1 has no routable track
[11/27 23:01:48    198s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:01:48    198s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:01:48    198s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:01:48    198s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:01:48    198s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:01:48    198s] (I)       =================== Default via ====================
[11/27 23:01:48    198s] (I)       +---+------------------+---------------------------+
[11/27 23:01:48    198s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:01:48    198s] (I)       +---+------------------+---------------------------+
[11/27 23:01:48    198s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:01:48    198s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:01:48    198s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:01:48    198s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:01:48    198s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:01:48    198s] (I)       +---+------------------+---------------------------+
[11/27 23:01:48    198s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read routing blockages ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read instance blockages ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read PG blockages ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] [NR-eGR] Read 6702 PG shapes
[11/27 23:01:48    198s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read boundary cut boxes ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:01:48    198s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:01:48    198s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:01:48    198s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:01:48    198s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:01:48    198s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read blackboxes ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:01:48    198s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read prerouted ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:01:48    198s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read unlegalized nets ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read nets ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] [NR-eGR] Read numTotalNets=26719  numIgnoredNets=0
[11/27 23:01:48    198s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Set up via pillars ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       early_global_route_priority property id does not exist.
[11/27 23:01:48    198s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Model blockages into capacity
[11/27 23:01:48    198s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:01:48    198s] (I)       Started Initialize 3D capacity ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:01:48    198s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:01:48    198s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:01:48    198s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:01:48    198s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:01:48    198s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       -- layer congestion ratio --
[11/27 23:01:48    198s] (I)       Layer 1 : 0.100000
[11/27 23:01:48    198s] (I)       Layer 2 : 0.700000
[11/27 23:01:48    198s] (I)       Layer 3 : 0.700000
[11/27 23:01:48    198s] (I)       Layer 4 : 0.700000
[11/27 23:01:48    198s] (I)       Layer 5 : 0.700000
[11/27 23:01:48    198s] (I)       Layer 6 : 0.700000
[11/27 23:01:48    198s] (I)       ----------------------------
[11/27 23:01:48    198s] (I)       Number of ignored nets                =      0
[11/27 23:01:48    198s] (I)       Number of connected nets              =      0
[11/27 23:01:48    198s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:01:48    198s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:01:48    198s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:01:48    198s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Read aux data ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Others data preparation ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:01:48    198s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Create route kernel ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Ndr track 0 does not exist
[11/27 23:01:48    198s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:01:48    198s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:01:48    198s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:01:48    198s] (I)       Site width          :   620  (dbu)
[11/27 23:01:48    198s] (I)       Row height          :  5040  (dbu)
[11/27 23:01:48    198s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:01:48    198s] (I)       GCell width         : 35280  (dbu)
[11/27 23:01:48    198s] (I)       GCell height        : 35280  (dbu)
[11/27 23:01:48    198s] (I)       Grid                :    42    41     6
[11/27 23:01:48    198s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:01:48    198s] (I)       Vertical capacity   :     0 35280     0 35280     0 35280
[11/27 23:01:48    198s] (I)       Horizontal capacity :     0     0 35280     0 35280     0
[11/27 23:01:48    198s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:01:48    198s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:01:48    198s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:01:48    198s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:01:48    198s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:01:48    198s] (I)       Num tracks per GCell: 73.50 56.90 63.00 56.90 63.00 14.23
[11/27 23:01:48    198s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:01:48    198s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:01:48    198s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:01:48    198s] (I)       --------------------------------------------------------
[11/27 23:01:48    198s] 
[11/27 23:01:48    198s] [NR-eGR] ============ Routing rule table ============
[11/27 23:01:48    198s] [NR-eGR] Rule id: 0  Nets: 26692 
[11/27 23:01:48    198s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:01:48    198s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:01:48    198s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:01:48    198s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:01:48    198s] [NR-eGR] ========================================
[11/27 23:01:48    198s] [NR-eGR] 
[11/27 23:01:48    198s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:01:48    198s] (I)       blocked tracks on layer2 : = 46767 / 96719 (48.35%)
[11/27 23:01:48    198s] (I)       blocked tracks on layer3 : = 52755 / 108276 (48.72%)
[11/27 23:01:48    198s] (I)       blocked tracks on layer4 : = 32498 / 96719 (33.60%)
[11/27 23:01:48    198s] (I)       blocked tracks on layer5 : = 28862 / 108276 (26.66%)
[11/27 23:01:48    198s] (I)       blocked tracks on layer6 : = 6466 / 24149 (26.78%)
[11/27 23:01:48    198s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Reset routing kernel
[11/27 23:01:48    198s] (I)       Started Initialization ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       numLocalWires=72258  numGlobalNetBranches=19850  numLocalNetBranches=16310
[11/27 23:01:48    198s] (I)       totalPins=92562  totalGlobalPin=41940 (45.31%)
[11/27 23:01:48    198s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Generate topology ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       total 2D Cap : 286710 = (145783 H, 140927 V)
[11/27 23:01:48    198s] (I)       
[11/27 23:01:48    198s] (I)       ============  Phase 1a Route ============
[11/27 23:01:48    198s] (I)       Started Phase 1a ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Pattern routing (1T) ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:01:48    198s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Usage: 60930 = (29945 H, 30985 V) = (20.54% H, 21.99% V) = (1.056e+06um H, 1.093e+06um V)
[11/27 23:01:48    198s] (I)       Started Add via demand to 2D ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       
[11/27 23:01:48    198s] (I)       ============  Phase 1b Route ============
[11/27 23:01:48    198s] (I)       Started Phase 1b ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Usage: 60977 = (29983 H, 30994 V) = (20.57% H, 21.99% V) = (1.058e+06um H, 1.093e+06um V)
[11/27 23:01:48    198s] (I)       eGR overflow: 0.00% H + 7.32% V
[11/27 23:01:48    198s] 
[11/27 23:01:48    198s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] (I)       Started Export 2D cong map ( Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 2.85% V
[11/27 23:01:48    198s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:01:48    198s] Finished Early Global Route rough congestion estimation: mem = 2567.6M
[11/27 23:01:48    198s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.150, REAL:0.149, MEM:2567.6M
[11/27 23:01:48    198s] earlyGlobalRoute rough estimation gcell size 7 row height
[11/27 23:01:48    198s] OPERPROF: Starting CDPad at level 1, MEM:2567.6M
[11/27 23:01:48    198s] CDPadU 0.986 -> 0.995. R=0.943, N=25435, GS=35.280
[11/27 23:01:48    198s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.033, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF: Starting npMain at level 1, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF:   Starting npPlace at level 2, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.041, MEM:2567.6M
[11/27 23:01:48    198s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:0.151, MEM:2567.6M
[11/27 23:01:48    198s] Global placement CDP skipped at cutLevel 9.
[11/27 23:01:48    198s] Iteration  9: Total net bbox = 1.706e+06 (8.86e+05 8.20e+05)
[11/27 23:01:48    198s]               Est.  stn bbox = 2.341e+06 (1.25e+06 1.09e+06)
[11/27 23:01:48    198s]               cpu = 0:00:09.1 real = 0:00:09.0 mem = 2567.6M
[11/27 23:01:51    201s] nrCritNet: 4.98% ( 1331 / 26719 ) cutoffSlk: -116.2ps stdDelay: 53.6ps
[11/27 23:01:54    204s] nrCritNet: 1.97% ( 526 / 26719 ) cutoffSlk: -4.7ps stdDelay: 53.6ps
[11/27 23:01:54    204s] Iteration 10: Total net bbox = 1.723e+06 (8.93e+05 8.29e+05)
[11/27 23:01:54    204s]               Est.  stn bbox = 2.359e+06 (1.26e+06 1.10e+06)
[11/27 23:01:54    204s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 2567.6M
[11/27 23:01:54    204s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2567.6M
[11/27 23:01:54    204s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:01:54    204s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2567.6M
[11/27 23:01:54    204s] OPERPROF: Starting npMain at level 1, MEM:2567.6M
[11/27 23:01:54    204s] OPERPROF:   Starting npPlace at level 2, MEM:2567.6M
[11/27 23:02:03    212s] OPERPROF:   Finished npPlace at level 2, CPU:8.410, REAL:8.407, MEM:2567.6M
[11/27 23:02:03    212s] OPERPROF: Finished npMain at level 1, CPU:8.540, REAL:8.535, MEM:2567.6M
[11/27 23:02:03    212s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2567.6M
[11/27 23:02:03    212s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:02:03    212s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2567.6M
[11/27 23:02:03    212s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2567.6M
[11/27 23:02:03    212s] Starting Early Global Route rough congestion estimation: mem = 2567.6M
[11/27 23:02:03    212s] (I)       Started Import and model ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    212s] (I)       Started Create place DB ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    212s] (I)       Started Import place data ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    212s] (I)       Started Read instances and placement ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read nets ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Create route DB ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       == Non-default Options ==
[11/27 23:02:03    213s] (I)       Print mode                                         : 2
[11/27 23:02:03    213s] (I)       Stop if highly congested                           : false
[11/27 23:02:03    213s] (I)       Maximum routing layer                              : 6
[11/27 23:02:03    213s] (I)       Assign partition pins                              : false
[11/27 23:02:03    213s] (I)       Support large GCell                                : true
[11/27 23:02:03    213s] (I)       Number of threads                                  : 1
[11/27 23:02:03    213s] (I)       Number of rows per GCell                           : 4
[11/27 23:02:03    213s] (I)       Max num rows per GCell                             : 32
[11/27 23:02:03    213s] (I)       Method to set GCell size                           : row
[11/27 23:02:03    213s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:02:03    213s] (I)       Started Import route data (1T) ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       ============== Pin Summary ==============
[11/27 23:02:03    213s] (I)       +-------+--------+---------+------------+
[11/27 23:02:03    213s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:02:03    213s] (I)       +-------+--------+---------+------------+
[11/27 23:02:03    213s] (I)       |     1 |  92616 |  100.00 |        Pin |
[11/27 23:02:03    213s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:02:03    213s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:02:03    213s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:02:03    213s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:02:03    213s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:02:03    213s] (I)       +-------+--------+---------+------------+
[11/27 23:02:03    213s] (I)       Use row-based GCell size
[11/27 23:02:03    213s] (I)       Use row-based GCell align
[11/27 23:02:03    213s] (I)       GCell unit size   : 5040
[11/27 23:02:03    213s] (I)       GCell multiplier  : 4
[11/27 23:02:03    213s] (I)       GCell row height  : 5040
[11/27 23:02:03    213s] (I)       Actual row height : 5040
[11/27 23:02:03    213s] (I)       GCell align ref   : 240560 240800
[11/27 23:02:03    213s] [NR-eGR] Track table information for default rule: 
[11/27 23:02:03    213s] [NR-eGR] metal1 has no routable track
[11/27 23:02:03    213s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:02:03    213s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:02:03    213s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:02:03    213s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:02:03    213s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:02:03    213s] (I)       =================== Default via ====================
[11/27 23:02:03    213s] (I)       +---+------------------+---------------------------+
[11/27 23:02:03    213s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:02:03    213s] (I)       +---+------------------+---------------------------+
[11/27 23:02:03    213s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:02:03    213s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:02:03    213s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:02:03    213s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:02:03    213s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:02:03    213s] (I)       +---+------------------+---------------------------+
[11/27 23:02:03    213s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read routing blockages ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read instance blockages ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read PG blockages ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] [NR-eGR] Read 6702 PG shapes
[11/27 23:02:03    213s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read boundary cut boxes ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:02:03    213s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:02:03    213s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:02:03    213s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:02:03    213s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:02:03    213s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read blackboxes ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:02:03    213s] (I)       Finished Read blackboxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read prerouted ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:02:03    213s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read unlegalized nets ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read nets ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] [NR-eGR] Read numTotalNets=26719  numIgnoredNets=0
[11/27 23:02:03    213s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Set up via pillars ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       early_global_route_priority property id does not exist.
[11/27 23:02:03    213s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Model blockages into capacity
[11/27 23:02:03    213s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:02:03    213s] (I)       Started Initialize 3D capacity ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:02:03    213s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:02:03    213s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:02:03    213s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:02:03    213s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:02:03    213s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       -- layer congestion ratio --
[11/27 23:02:03    213s] (I)       Layer 1 : 0.100000
[11/27 23:02:03    213s] (I)       Layer 2 : 0.700000
[11/27 23:02:03    213s] (I)       Layer 3 : 0.700000
[11/27 23:02:03    213s] (I)       Layer 4 : 0.700000
[11/27 23:02:03    213s] (I)       Layer 5 : 0.700000
[11/27 23:02:03    213s] (I)       Layer 6 : 0.700000
[11/27 23:02:03    213s] (I)       ----------------------------
[11/27 23:02:03    213s] (I)       Number of ignored nets                =      0
[11/27 23:02:03    213s] (I)       Number of connected nets              =      0
[11/27 23:02:03    213s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:02:03    213s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:02:03    213s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:02:03    213s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Read aux data ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Others data preparation ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:02:03    213s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Create route kernel ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Ndr track 0 does not exist
[11/27 23:02:03    213s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:02:03    213s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:02:03    213s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:02:03    213s] (I)       Site width          :   620  (dbu)
[11/27 23:02:03    213s] (I)       Row height          :  5040  (dbu)
[11/27 23:02:03    213s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:02:03    213s] (I)       GCell width         : 20160  (dbu)
[11/27 23:02:03    213s] (I)       GCell height        : 20160  (dbu)
[11/27 23:02:03    213s] (I)       Grid                :    73    72     6
[11/27 23:02:03    213s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:02:03    213s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[11/27 23:02:03    213s] (I)       Horizontal capacity :     0     0 20160     0 20160     0
[11/27 23:02:03    213s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:02:03    213s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:02:03    213s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:02:03    213s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:02:03    213s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:02:03    213s] (I)       Num tracks per GCell: 42.00 32.52 36.00 32.52 36.00  8.13
[11/27 23:02:03    213s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:02:03    213s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:02:03    213s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:02:03    213s] (I)       --------------------------------------------------------
[11/27 23:02:03    213s] 
[11/27 23:02:03    213s] [NR-eGR] ============ Routing rule table ============
[11/27 23:02:03    213s] [NR-eGR] Rule id: 0  Nets: 26692 
[11/27 23:02:03    213s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:02:03    213s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:02:03    213s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:02:03    213s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:02:03    213s] [NR-eGR] ========================================
[11/27 23:02:03    213s] [NR-eGR] 
[11/27 23:02:03    213s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:02:03    213s] (I)       blocked tracks on layer2 : = 77896 / 169848 (45.86%)
[11/27 23:02:03    213s] (I)       blocked tracks on layer3 : = 86794 / 188194 (46.12%)
[11/27 23:02:03    213s] (I)       blocked tracks on layer4 : = 52887 / 169848 (31.14%)
[11/27 23:02:03    213s] (I)       blocked tracks on layer5 : = 45410 / 188194 (24.13%)
[11/27 23:02:03    213s] (I)       blocked tracks on layer6 : = 10482 / 42408 (24.72%)
[11/27 23:02:03    213s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Reset routing kernel
[11/27 23:02:03    213s] (I)       Started Initialization ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       numLocalWires=53407  numGlobalNetBranches=14451  numLocalNetBranches=12298
[11/27 23:02:03    213s] (I)       totalPins=92562  totalGlobalPin=54490 (58.87%)
[11/27 23:02:03    213s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Generate topology ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       total 2D Cap : 503500 = (254202 H, 249298 V)
[11/27 23:02:03    213s] (I)       
[11/27 23:02:03    213s] (I)       ============  Phase 1a Route ============
[11/27 23:02:03    213s] (I)       Started Phase 1a ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Pattern routing (1T) ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Pattern routing (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:02:03    213s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Usage: 110852 = (54758 H, 56094 V) = (21.54% H, 22.50% V) = (1.104e+06um H, 1.131e+06um V)
[11/27 23:02:03    213s] (I)       Started Add via demand to 2D ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       
[11/27 23:02:03    213s] (I)       ============  Phase 1b Route ============
[11/27 23:02:03    213s] (I)       Started Phase 1b ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Usage: 110947 = (54823 H, 56124 V) = (21.57% H, 22.51% V) = (1.105e+06um H, 1.131e+06um V)
[11/27 23:02:03    213s] (I)       eGR overflow: 0.00% H + 2.02% V
[11/27 23:02:03    213s] 
[11/27 23:02:03    213s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] (I)       Started Export 2D cong map ( Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 1.27% V
[11/27 23:02:03    213s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.57 MB )
[11/27 23:02:03    213s] Finished Early Global Route rough congestion estimation: mem = 2567.6M
[11/27 23:02:03    213s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.168, MEM:2567.6M
[11/27 23:02:03    213s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/27 23:02:03    213s] OPERPROF: Starting CDPad at level 1, MEM:2567.6M
[11/27 23:02:03    213s] CDPadU 0.995 -> 0.998. R=0.943, N=25435, GS=20.160
[11/27 23:02:03    213s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.035, MEM:2567.6M
[11/27 23:02:03    213s] OPERPROF: Starting npMain at level 1, MEM:2567.6M
[11/27 23:02:03    213s] OPERPROF:   Starting npPlace at level 2, MEM:2567.6M
[11/27 23:02:03    213s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.050, MEM:2567.6M
[11/27 23:02:03    213s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.159, MEM:2567.6M
[11/27 23:02:03    213s] Global placement CDP skipped at cutLevel 11.
[11/27 23:02:03    213s] Iteration 11: Total net bbox = 1.786e+06 (9.25e+05 8.61e+05)
[11/27 23:02:03    213s]               Est.  stn bbox = 2.425e+06 (1.29e+06 1.14e+06)
[11/27 23:02:03    213s]               cpu = 0:00:08.9 real = 0:00:09.0 mem = 2567.6M
[11/27 23:02:06    216s] nrCritNet: 4.99% ( 1333 / 26719 ) cutoffSlk: -70.7ps stdDelay: 53.6ps
[11/27 23:02:09    219s] nrCritNet: 1.98% ( 528 / 26719 ) cutoffSlk: 23.6ps stdDelay: 53.6ps
[11/27 23:02:09    219s] Iteration 12: Total net bbox = 1.796e+06 (9.30e+05 8.66e+05)
[11/27 23:02:09    219s]               Est.  stn bbox = 2.436e+06 (1.30e+06 1.14e+06)
[11/27 23:02:09    219s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 2567.6M
[11/27 23:02:09    219s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2567.6M
[11/27 23:02:09    219s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:02:09    219s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:2567.6M
[11/27 23:02:09    219s] OPERPROF: Starting npMain at level 1, MEM:2567.6M
[11/27 23:02:09    219s] OPERPROF:   Starting npPlace at level 2, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.006, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:   Finished npPlace at level 2, CPU:14.780, REAL:14.766, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF: Finished npMain at level 1, CPU:14.920, REAL:14.902, MEM:2567.6M
[11/27 23:02:24    234s] Iteration 13: Total net bbox = 1.866e+06 (9.63e+05 9.03e+05)
[11/27 23:02:24    234s]               Est.  stn bbox = 2.483e+06 (1.32e+06 1.17e+06)
[11/27 23:02:24    234s]               cpu = 0:00:15.0 real = 0:00:15.0 mem = 2567.6M
[11/27 23:02:24    234s] Iteration 14: Total net bbox = 1.866e+06 (9.63e+05 9.03e+05)
[11/27 23:02:24    234s]               Est.  stn bbox = 2.483e+06 (1.32e+06 1.17e+06)
[11/27 23:02:24    234s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2567.6M
[11/27 23:02:24    234s] [adp] clock
[11/27 23:02:24    234s] [adp] weight, nr nets, wire length
[11/27 23:02:24    234s] [adp]      0        2  2112.745000
[11/27 23:02:24    234s] [adp] data
[11/27 23:02:24    234s] [adp] weight, nr nets, wire length
[11/27 23:02:24    234s] [adp]      0    26717  1863905.475000
[11/27 23:02:24    234s] [adp] 0.000000|0.000000|0.000000
[11/27 23:02:24    234s] Iteration 15: Total net bbox = 1.866e+06 (9.63e+05 9.03e+05)
[11/27 23:02:24    234s]               Est.  stn bbox = 2.483e+06 (1.32e+06 1.17e+06)
[11/27 23:02:24    234s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2567.6M
[11/27 23:02:24    234s] *** cost = 1.866e+06 (9.63e+05 9.03e+05) (cpu for global=0:01:12) real=0:01:13***
[11/27 23:02:24    234s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[11/27 23:02:24    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2567.6M
[11/27 23:02:24    234s] Solver runtime cpu: 0:00:50.5 real: 0:00:50.4
[11/27 23:02:24    234s] Core Placement runtime cpu: 0:00:52.5 real: 0:00:54.0
[11/27 23:02:24    234s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/27 23:02:24    234s] Type 'man IMPSP-9025' for more detail.
[11/27 23:02:24    234s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2567.6M
[11/27 23:02:24    234s] z: 2, totalTracks: 1
[11/27 23:02:24    234s] z: 4, totalTracks: 1
[11/27 23:02:24    234s] z: 6, totalTracks: 1
[11/27 23:02:24    234s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:02:24    234s] All LLGs are deleted
[11/27 23:02:24    234s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2567.6M
[11/27 23:02:24    234s] Core basic site is core_5040
[11/27 23:02:24    234s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:2567.6M
[11/27 23:02:24    234s] Fast DP-INIT is on for default
[11/27 23:02:24    234s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:02:24    234s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:       Starting CMU at level 4, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2567.6M
[11/27 23:02:24    234s] 
[11/27 23:02:24    234s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:02:24    234s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2567.6M
[11/27 23:02:24    234s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2567.6MB).
[11/27 23:02:24    234s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.037, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.037, MEM:2567.6M
[11/27 23:02:24    234s] TDRefine: refinePlace mode is spiral
[11/27 23:02:24    234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.1
[11/27 23:02:24    234s] OPERPROF: Starting RefinePlace at level 1, MEM:2567.6M
[11/27 23:02:24    234s] *** Starting refinePlace (0:03:54 mem=2567.6M) ***
[11/27 23:02:24    234s] Total net bbox length = 1.866e+06 (9.626e+05 9.034e+05) (ext = 1.999e+04)
[11/27 23:02:24    234s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:02:24    234s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2567.6M
[11/27 23:02:24    234s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2567.6M
[11/27 23:02:24    234s] Starting refinePlace ...
[11/27 23:02:24    234s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:02:24    234s]    Spread Effort: high, standalone mode, useDDP on.
[11/27 23:02:24    234s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2567.6MB) @(0:03:54 - 0:03:55).
[11/27 23:02:24    234s] Move report: preRPlace moves 25435 insts, mean move: 4.74 um, max move: 196.82 um 
[11/27 23:02:24    234s] 	Max move on inst (CORE/U33527): (971.90, 976.13) --> (1018.04, 825.44)
[11/27 23:02:24    234s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:02:24    234s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 23:02:24    234s] Placement tweakage begins.
[11/27 23:02:24    234s] wire length = 2.465e+06
[11/27 23:02:26    236s] wire length = 2.352e+06
[11/27 23:02:26    236s] Placement tweakage ends.
[11/27 23:02:26    236s] Move report: tweak moves 14498 insts, mean move: 10.21 um, max move: 99.16 um 
[11/27 23:02:26    236s] 	Max move on inst (CORE/U27518): (660.92, 437.36) --> (637.36, 361.76)
[11/27 23:02:26    236s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=2575.6MB) @(0:03:55 - 0:03:56).
[11/27 23:02:26    236s] 
[11/27 23:02:26    236s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:02:26    236s] Move report: legalization moves 2220 insts, mean move: 14.57 um, max move: 132.90 um spiral
[11/27 23:02:26    236s] 	Max move on inst (CORE/U34934): (1209.00, 961.52) --> (1210.86, 830.48)
[11/27 23:02:26    236s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2575.6MB) @(0:03:56 - 0:03:56).
[11/27 23:02:26    236s] Move report: Detail placement moves 25435 insts, mean move: 9.27 um, max move: 217.24 um 
[11/27 23:02:26    236s] 	Max move on inst (CORE/U32999): (1123.35, 957.20) --> (1169.94, 1127.84)
[11/27 23:02:26    236s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2575.6MB
[11/27 23:02:26    236s] Statistics of distance of Instance movement in refine placement:
[11/27 23:02:26    236s]   maximum (X+Y) =       217.24 um
[11/27 23:02:26    236s]   inst (CORE/U32999) with max move: (1123.35, 957.198) -> (1169.94, 1127.84)
[11/27 23:02:26    236s]   mean    (X+Y) =         9.27 um
[11/27 23:02:26    236s] Summary Report:
[11/27 23:02:26    236s] Instances move: 25435 (out of 25435 movable)
[11/27 23:02:26    236s] Instances flipped: 0
[11/27 23:02:26    236s] Mean displacement: 9.27 um
[11/27 23:02:26    236s] Max displacement: 217.24 um (Instance: CORE/U32999) (1123.35, 957.198) -> (1169.94, 1127.84)
[11/27 23:02:26    236s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:02:26    236s] Total instances moved : 25435
[11/27 23:02:26    236s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.010, REAL:2.011, MEM:2575.6M
[11/27 23:02:26    236s] Total net bbox length = 1.869e+06 (9.275e+05 9.417e+05) (ext = 1.998e+04)
[11/27 23:02:26    236s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2575.6MB
[11/27 23:02:26    236s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2575.6MB) @(0:03:54 - 0:03:56).
[11/27 23:02:26    236s] *** Finished refinePlace (0:03:56 mem=2575.6M) ***
[11/27 23:02:26    236s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.1
[11/27 23:02:26    236s] OPERPROF: Finished RefinePlace at level 1, CPU:2.050, REAL:2.045, MEM:2575.6M
[11/27 23:02:26    236s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2575.6M
[11/27 23:02:26    236s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2575.6M
[11/27 23:02:26    236s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2575.6M
[11/27 23:02:26    236s] All LLGs are deleted
[11/27 23:02:26    236s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2575.6M
[11/27 23:02:26    236s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2575.6M
[11/27 23:02:26    236s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:2482.6M
[11/27 23:02:26    236s] *** End of Placement (cpu=0:01:19, real=0:01:20, mem=2482.6M) ***
[11/27 23:02:26    236s] z: 2, totalTracks: 1
[11/27 23:02:26    236s] z: 4, totalTracks: 1
[11/27 23:02:26    236s] z: 6, totalTracks: 1
[11/27 23:02:26    236s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:02:26    236s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2482.6M
[11/27 23:02:26    236s] Core basic site is core_5040
[11/27 23:02:26    236s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2482.6M
[11/27 23:02:26    236s] Fast DP-INIT is on for default
[11/27 23:02:26    236s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:02:26    236s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.006, MEM:2482.6M
[11/27 23:02:26    236s] default core: bins with density > 0.750 = 81.25 % ( 325 / 400 )
[11/27 23:02:26    236s] Density distribution unevenness ratio = 4.652%
[11/27 23:02:26    236s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.008, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2482.6M
[11/27 23:02:26    236s] All LLGs are deleted
[11/27 23:02:26    236s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2482.6M
[11/27 23:02:26    236s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:2482.6M
[11/27 23:02:26    236s] *** Free Virtual Timing Model ...(mem=2482.6M)
[11/27 23:02:26    236s] **INFO: Enable pre-place timing setting for timing analysis
[11/27 23:02:26    236s] Set Using Default Delay Limit as 101.
[11/27 23:02:26    236s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/27 23:02:26    236s] Set Default Net Delay as 0 ps.
[11/27 23:02:26    236s] Set Default Net Load as 0 pF. 
[11/27 23:02:26    236s] **INFO: Analyzing IO path groups for slack adjustment
[11/27 23:02:27    237s] Effort level <high> specified for reg2reg_tmp.130874 path_group
[11/27 23:02:27    237s] #################################################################################
[11/27 23:02:27    237s] # Design Stage: PreRoute
[11/27 23:02:27    237s] # Design Name: CHIP
[11/27 23:02:27    237s] # Design Mode: 180nm
[11/27 23:02:27    237s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:02:27    237s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:02:27    237s] # Signoff Settings: SI Off 
[11/27 23:02:27    237s] #################################################################################
[11/27 23:02:27    237s] Calculate delays in BcWc mode...
[11/27 23:02:27    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 2482.6M, InitMEM = 2482.6M)
[11/27 23:02:27    237s] Start delay calculation (fullDC) (1 T). (MEM=2482.58)
[11/27 23:02:27    237s] End AAE Lib Interpolated Model. (MEM=2482.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:02:30    240s] Total number of fetched objects 26789
[11/27 23:02:30    240s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/27 23:02:30    240s] End delay calculation. (MEM=2512.73 CPU=0:00:02.4 REAL=0:00:03.0)
[11/27 23:02:30    240s] End delay calculation (fullDC). (MEM=2512.73 CPU=0:00:02.8 REAL=0:00:03.0)
[11/27 23:02:30    240s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 2512.7M) ***
[11/27 23:02:30    240s] **INFO: Disable pre-place timing setting for timing analysis
[11/27 23:02:30    240s] Set Using Default Delay Limit as 1000.
[11/27 23:02:30    240s] Set Default Net Delay as 1000 ps.
[11/27 23:02:30    240s] Set Default Net Load as 0.5 pF. 
[11/27 23:02:30    240s] Info: Disable timing driven in postCTS congRepair.
[11/27 23:02:30    240s] 
[11/27 23:02:30    240s] Starting congRepair ...
[11/27 23:02:30    240s] User Input Parameters:
[11/27 23:02:30    240s] - Congestion Driven    : On
[11/27 23:02:30    240s] - Timing Driven        : Off
[11/27 23:02:30    240s] - Area-Violation Based : On
[11/27 23:02:30    240s] - Start Rollback Level : -5
[11/27 23:02:30    240s] - Legalized            : On
[11/27 23:02:30    240s] - Window Based         : Off
[11/27 23:02:30    240s] - eDen incr mode       : Off
[11/27 23:02:30    240s] - Small incr mode      : Off
[11/27 23:02:30    240s] 
[11/27 23:02:30    240s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2503.2M
[11/27 23:02:30    240s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:2503.2M
[11/27 23:02:30    240s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2503.2M
[11/27 23:02:30    240s] Starting Early Global Route congestion estimation: mem = 2503.2M
[11/27 23:02:30    240s] (I)       Started Import and model ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Create place DB ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Import place data ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read instances and placement ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read nets ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Create route DB ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       == Non-default Options ==
[11/27 23:02:30    240s] (I)       Maximum routing layer                              : 6
[11/27 23:02:30    240s] (I)       Number of threads                                  : 1
[11/27 23:02:30    240s] (I)       Use non-blocking free Dbs wires                    : false
[11/27 23:02:30    240s] (I)       Method to set GCell size                           : row
[11/27 23:02:30    240s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:02:30    240s] (I)       Started Import route data (1T) ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       ============== Pin Summary ==============
[11/27 23:02:30    240s] (I)       +-------+--------+---------+------------+
[11/27 23:02:30    240s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:02:30    240s] (I)       +-------+--------+---------+------------+
[11/27 23:02:30    240s] (I)       |     1 |  92616 |  100.00 |        Pin |
[11/27 23:02:30    240s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:02:30    240s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:02:30    240s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:02:30    240s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:02:30    240s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:02:30    240s] (I)       +-------+--------+---------+------------+
[11/27 23:02:30    240s] (I)       Use row-based GCell size
[11/27 23:02:30    240s] (I)       Use row-based GCell align
[11/27 23:02:30    240s] (I)       GCell unit size   : 5040
[11/27 23:02:30    240s] (I)       GCell multiplier  : 1
[11/27 23:02:30    240s] (I)       GCell row height  : 5040
[11/27 23:02:30    240s] (I)       Actual row height : 5040
[11/27 23:02:30    240s] (I)       GCell align ref   : 240560 240800
[11/27 23:02:30    240s] [NR-eGR] Track table information for default rule: 
[11/27 23:02:30    240s] [NR-eGR] metal1 has no routable track
[11/27 23:02:30    240s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:02:30    240s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:02:30    240s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:02:30    240s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:02:30    240s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:02:30    240s] (I)       =================== Default via ====================
[11/27 23:02:30    240s] (I)       +---+------------------+---------------------------+
[11/27 23:02:30    240s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:02:30    240s] (I)       +---+------------------+---------------------------+
[11/27 23:02:30    240s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:02:30    240s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:02:30    240s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:02:30    240s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:02:30    240s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:02:30    240s] (I)       +---+------------------+---------------------------+
[11/27 23:02:30    240s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read routing blockages ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read instance blockages ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read PG blockages ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] [NR-eGR] Read 6702 PG shapes
[11/27 23:02:30    240s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read boundary cut boxes ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:02:30    240s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:02:30    240s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:02:30    240s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:02:30    240s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:02:30    240s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read blackboxes ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:02:30    240s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read prerouted ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:02:30    240s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read unlegalized nets ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read nets ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] [NR-eGR] Read numTotalNets=26719  numIgnoredNets=0
[11/27 23:02:30    240s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Set up via pillars ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       early_global_route_priority property id does not exist.
[11/27 23:02:30    240s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Model blockages into capacity
[11/27 23:02:30    240s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:02:30    240s] (I)       Started Initialize 3D capacity ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:02:30    240s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:02:30    240s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:02:30    240s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:02:30    240s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:02:30    240s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       -- layer congestion ratio --
[11/27 23:02:30    240s] (I)       Layer 1 : 0.100000
[11/27 23:02:30    240s] (I)       Layer 2 : 0.700000
[11/27 23:02:30    240s] (I)       Layer 3 : 0.700000
[11/27 23:02:30    240s] (I)       Layer 4 : 0.700000
[11/27 23:02:30    240s] (I)       Layer 5 : 0.700000
[11/27 23:02:30    240s] (I)       Layer 6 : 0.700000
[11/27 23:02:30    240s] (I)       ----------------------------
[11/27 23:02:30    240s] (I)       Number of ignored nets                =      0
[11/27 23:02:30    240s] (I)       Number of connected nets              =      0
[11/27 23:02:30    240s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:02:30    240s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:02:30    240s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:02:30    240s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Read aux data ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Others data preparation ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:02:30    240s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Create route kernel ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Ndr track 0 does not exist
[11/27 23:02:30    240s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:02:30    240s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:02:30    240s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:02:30    240s] (I)       Site width          :   620  (dbu)
[11/27 23:02:30    240s] (I)       Row height          :  5040  (dbu)
[11/27 23:02:30    240s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:02:30    240s] (I)       GCell width         :  5040  (dbu)
[11/27 23:02:30    240s] (I)       GCell height        :  5040  (dbu)
[11/27 23:02:30    240s] (I)       Grid                :   290   286     6
[11/27 23:02:30    240s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:02:30    240s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:02:30    240s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:02:30    240s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:02:30    240s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:02:30    240s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:02:30    240s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:02:30    240s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:02:30    240s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:02:30    240s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:02:30    240s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:02:30    240s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:02:30    240s] (I)       --------------------------------------------------------
[11/27 23:02:30    240s] 
[11/27 23:02:30    240s] [NR-eGR] ============ Routing rule table ============
[11/27 23:02:30    240s] [NR-eGR] Rule id: 0  Nets: 26692 
[11/27 23:02:30    240s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:02:30    240s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:02:30    240s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:02:30    240s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:02:30    240s] [NR-eGR] ========================================
[11/27 23:02:30    240s] [NR-eGR] 
[11/27 23:02:30    240s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:02:30    240s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:02:30    240s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:02:30    240s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:02:30    240s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:02:30    240s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:02:30    240s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Reset routing kernel
[11/27 23:02:30    240s] (I)       Started Global Routing ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Initialization ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       totalPins=92562  totalGlobalPin=86354 (93.29%)
[11/27 23:02:30    240s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Net group 1 ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Started Generate topology ( Curr Mem: 2503.21 MB )
[11/27 23:02:30    240s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    240s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:02:31    240s] [NR-eGR] Layer group 1: route 26692 net(s) in layer range [2, 6]
[11/27 23:02:31    240s] (I)       
[11/27 23:02:31    240s] (I)       ============  Phase 1a Route ============
[11/27 23:02:31    240s] (I)       Started Phase 1a ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    240s] (I)       Started Pattern routing (1T) ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:02:31    241s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Usage: 460107 = (220592 H, 239515 V) = (21.55% H, 23.74% V) = (1.112e+06um H, 1.207e+06um V)
[11/27 23:02:31    241s] (I)       Started Add via demand to 2D ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       
[11/27 23:02:31    241s] (I)       ============  Phase 1b Route ============
[11/27 23:02:31    241s] (I)       Started Phase 1b ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Monotonic routing (1T) ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Usage: 462034 = (221590 H, 240444 V) = (21.65% H, 23.84% V) = (1.117e+06um H, 1.212e+06um V)
[11/27 23:02:31    241s] (I)       Overflow of layer group 1: 1.10% H + 7.12% V. EstWL: 2.328651e+06um
[11/27 23:02:31    241s] (I)       Congestion metric : 1.10%H 7.12%V, 8.22%HV
[11/27 23:02:31    241s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:02:31    241s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       
[11/27 23:02:31    241s] (I)       ============  Phase 1c Route ============
[11/27 23:02:31    241s] (I)       Started Phase 1c ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Two level routing ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Level2 Grid: 58 x 58
[11/27 23:02:31    241s] (I)       Started Two Level Routing ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Usage: 462033 = (221589 H, 240444 V) = (21.65% H, 23.84% V) = (1.117e+06um H, 1.212e+06um V)
[11/27 23:02:31    241s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       
[11/27 23:02:31    241s] (I)       ============  Phase 1d Route ============
[11/27 23:02:31    241s] (I)       Started Phase 1d ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Detoured routing ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Usage: 462067 = (221629 H, 240438 V) = (21.65% H, 23.84% V) = (1.117e+06um H, 1.212e+06um V)
[11/27 23:02:31    241s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       
[11/27 23:02:31    241s] (I)       ============  Phase 1e Route ============
[11/27 23:02:31    241s] (I)       Started Phase 1e ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Route legalization ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Usage: 462067 = (221629 H, 240438 V) = (21.65% H, 23.84% V) = (1.117e+06um H, 1.212e+06um V)
[11/27 23:02:31    241s] [NR-eGR] Early Global Route overflow of layer group 1: 1.13% H + 6.91% V. EstWL: 2.328818e+06um
[11/27 23:02:31    241s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       
[11/27 23:02:31    241s] (I)       ============  Phase 1l Route ============
[11/27 23:02:31    241s] (I)       Started Phase 1l ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Started Layer assignment (1T) ( Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2503.21 MB )
[11/27 23:02:31    241s] (I)       Finished Layer assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       Finished Phase 1l ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       Started Clean cong LA ( Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:02:31    241s] (I)       Layer  2:     387564    137770      6913      251292      420571    (37.40%) 
[11/27 23:02:31    241s] (I)       Layer  3:     431433    122459      1633      280656      463230    (37.73%) 
[11/27 23:02:31    241s] (I)       Layer  4:     487882    128653      4133      171514      500350    (25.53%) 
[11/27 23:02:31    241s] (I)       Layer  5:     590563    114295       452      142866      601020    (19.21%) 
[11/27 23:02:31    241s] (I)       Layer  6:     131723     26489       504       33940      134025    (20.21%) 
[11/27 23:02:31    241s] (I)       Total:       2029165    529666     13635      880268     2119196    (29.35%) 
[11/27 23:02:31    241s] (I)       
[11/27 23:02:31    241s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:02:31    241s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/27 23:02:31    241s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:02:31    241s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[11/27 23:02:31    241s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/27 23:02:31    241s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:02:31    241s] [NR-eGR]  metal2  (2)      2841( 5.49%)       744( 1.44%)       105( 0.20%)         3( 0.01%)   ( 7.14%) 
[11/27 23:02:31    241s] [NR-eGR]  metal3  (3)       836( 1.62%)       141( 0.27%)        14( 0.03%)         1( 0.00%)   ( 1.93%) 
[11/27 23:02:31    241s] [NR-eGR]  metal4  (4)      2231( 3.62%)       321( 0.52%)        29( 0.05%)         2( 0.00%)   ( 4.20%) 
[11/27 23:02:31    241s] [NR-eGR]  metal5  (5)       315( 0.47%)        20( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.50%) 
[11/27 23:02:31    241s] [NR-eGR]  metal6  (6)       436( 0.66%)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.67%) 
[11/27 23:02:31    241s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/27 23:02:31    241s] [NR-eGR] Total             6659( 2.24%)      1230( 0.41%)       148( 0.05%)         6( 0.00%)   ( 2.70%) 
[11/27 23:02:31    241s] [NR-eGR] 
[11/27 23:02:31    241s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       Started Export 3D cong map ( Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:02:31    241s] (I)       Started Export 2D cong map ( Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.82% H + 4.15% V
[11/27 23:02:31    241s] [NR-eGR] Overflow after Early Global Route 1.14% H + 6.27% V
[11/27 23:02:31    241s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2511.22 MB )
[11/27 23:02:31    241s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 2511.2M
[11/27 23:02:31    241s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.511, MEM:2511.2M
[11/27 23:02:31    241s] OPERPROF: Starting HotSpotCal at level 1, MEM:2511.2M
[11/27 23:02:31    241s] [hotspot] +------------+---------------+---------------+
[11/27 23:02:31    241s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:02:31    241s] [hotspot] +------------+---------------+---------------+
[11/27 23:02:31    241s] [hotspot] | normalized |        259.61 |        372.13 |
[11/27 23:02:31    241s] [hotspot] +------------+---------------+---------------+
[11/27 23:02:31    241s] Local HotSpot Analysis: normalized max congestion hotspot area = 259.61, normalized total congestion hotspot area = 372.13 (area is in unit of 4 std-cell row bins)
[11/27 23:02:31    241s] [hotspot] max/total 259.61/372.13, big hotspot (>10) total 361.90
[11/27 23:02:31    241s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] [hotspot] |  1  |   890.72   568.40  1172.96  1132.88 |      246.69   |
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] [hotspot] |  2  |   366.56   689.36   487.52  1092.56 |       71.67   |
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] [hotspot] |  3  |   608.48  1011.92   689.12  1092.56 |       13.44   |
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] [hotspot] |  4  |   689.12  1052.24   769.76  1132.88 |       12.66   |
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] [hotspot] |  5  |   568.16   810.32   648.80   890.96 |        5.25   |
[11/27 23:02:31    241s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:02:31    241s] Top 5 hotspots total area: 349.70
[11/27 23:02:31    241s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:2511.2M
[11/27 23:02:31    241s] 
[11/27 23:02:31    241s] === incrementalPlace Internal Loop 1 ===
[11/27 23:02:31    241s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/27 23:02:31    241s] OPERPROF: Starting IPInitSPData at level 1, MEM:2511.2M
[11/27 23:02:31    241s] z: 2, totalTracks: 1
[11/27 23:02:31    241s] z: 4, totalTracks: 1
[11/27 23:02:31    241s] z: 6, totalTracks: 1
[11/27 23:02:31    241s] #spOpts: N=180 hrOri=1 hrSnap=1 
[11/27 23:02:31    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2511.2M
[11/27 23:02:31    241s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2511.2M
[11/27 23:02:31    241s] Core basic site is core_5040
[11/27 23:02:31    241s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2511.2M
[11/27 23:02:31    241s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2511.2M
[11/27 23:02:31    241s] Fast DP-INIT is on for default
[11/27 23:02:31    241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:02:31    241s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2511.2M
[11/27 23:02:31    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2511.2M
[11/27 23:02:31    241s] OPERPROF:   Starting post-place ADS at level 2, MEM:2511.2M
[11/27 23:02:31    241s] ADSU 0.876 -> 0.878. site 193178.700 -> 192754.250. GS 40.320
[11/27 23:02:31    241s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.041, MEM:2511.2M
[11/27 23:02:31    241s] OPERPROF:   Starting spMPad at level 2, MEM:2428.2M
[11/27 23:02:31    241s] OPERPROF:     Starting spContextMPad at level 3, MEM:2428.2M
[11/27 23:02:31    241s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2428.2M
[11/27 23:02:31    241s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2428.2M
[11/27 23:02:31    241s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2428.2M
[11/27 23:02:31    241s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.002, MEM:2428.2M
[11/27 23:02:31    241s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2428.2M
[11/27 23:02:31    241s] no activity file in design. spp won't run.
[11/27 23:02:31    241s] [spp] 0
[11/27 23:02:31    241s] [adp] 0:1:1:3
[11/27 23:02:31    241s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.003, MEM:2428.2M
[11/27 23:02:31    241s] SP #FI/SF FL/PI 0/0 25435/0
[11/27 23:02:31    241s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.118, MEM:2428.2M
[11/27 23:02:31    241s] PP off. flexM 0
[11/27 23:02:31    241s] OPERPROF: Starting CDPad at level 1, MEM:2428.2M
[11/27 23:02:31    241s] 3DP is on.
[11/27 23:02:31    241s] 3DP OF M2 0.135, M4 0.068. Diff 1, Offset 0
[11/27 23:02:31    241s] pin dist: (1, 1.000), (2, 0.000), (3, 0.000), (4, 0.000), 
[11/27 23:02:31    241s] M4 smooth 0
[11/27 23:02:31    241s] 3DP (1, 3) DPT Adjust 1. 0.941, 0.889, delta 0.053. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/27 23:02:31    241s] CDPadU 0.995 -> 0.999. R=0.878, N=25435, GS=5.040
[11/27 23:02:31    241s] OPERPROF: Finished CDPad at level 1, CPU:0.140, REAL:0.143, MEM:2433.1M
[11/27 23:02:31    241s] NP #FI/FS/SF FL/PI: 3/47/0 25435/0
[11/27 23:02:31    241s] no activity file in design. spp won't run.
[11/27 23:02:31    241s] 
[11/27 23:02:31    241s] AB Est...
[11/27 23:02:31    241s] OPERPROF: Starting npPlace at level 1, MEM:2439.8M
[11/27 23:02:31    241s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.042, MEM:2487.1M
[11/27 23:02:31    241s] Iteration  4: Skipped, with CDP Off
[11/27 23:02:31    241s] 
[11/27 23:02:31    241s] AB Est...
[11/27 23:02:31    241s] OPERPROF: Starting npPlace at level 1, MEM:2487.1M
[11/27 23:02:31    241s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.042, MEM:2487.1M
[11/27 23:02:31    241s] Iteration  5: Skipped, with CDP Off
[11/27 23:02:31    241s] 
[11/27 23:02:31    241s] AB Est...
[11/27 23:02:31    241s] OPERPROF: Starting npPlace at level 1, MEM:2487.1M
[11/27 23:02:31    241s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.045, MEM:2487.1M
[11/27 23:02:31    241s] Iteration  6: Skipped, with CDP Off
[11/27 23:02:31    241s] 
[11/27 23:02:31    241s] AB Est...
[11/27 23:02:31    241s] OPERPROF: Starting npPlace at level 1, MEM:2487.1M
[11/27 23:02:31    241s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.044, MEM:2487.1M
[11/27 23:02:31    241s] Iteration  7: Skipped, with CDP Off
[11/27 23:02:31    241s] 
[11/27 23:02:31    241s] AB Est...
[11/27 23:02:31    241s] OPERPROF: Starting npPlace at level 1, MEM:2487.1M
[11/27 23:02:32    241s] AB param 98.2% (24975/25435).
[11/27 23:02:32    241s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.045, MEM:2487.1M
[11/27 23:02:32    241s] AB WA 0.99. HSB #SP 0
[11/27 23:02:32    241s] AB Full.
[11/27 23:02:32    242s] OPERPROF: Starting npPlace at level 1, MEM:2487.1M
[11/27 23:02:32    242s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/27 23:02:32    242s] No instances found in the vector
[11/27 23:02:32    242s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2487.1M, DRC: 0)
[11/27 23:02:32    242s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:02:38    248s] Iteration  8: Total net bbox = 1.635e+06 (8.24e+05 8.11e+05)
[11/27 23:02:38    248s]               Est.  stn bbox = 2.293e+06 (1.19e+06 1.10e+06)
[11/27 23:02:38    248s]               cpu = 0:00:06.7 real = 0:00:06.0 mem = 2477.1M
[11/27 23:02:38    248s] OPERPROF: Finished npPlace at level 1, CPU:6.690, REAL:6.724, MEM:2477.1M
[11/27 23:02:38    248s] no activity file in design. spp won't run.
[11/27 23:02:38    248s] NP #FI/FS/SF FL/PI: 3/47/0 25435/0
[11/27 23:02:38    248s] no activity file in design. spp won't run.
[11/27 23:02:39    248s] OPERPROF: Starting npPlace at level 1, MEM:2477.1M
[11/27 23:02:39    248s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:02:39    248s] No instances found in the vector
[11/27 23:02:39    248s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2477.1M, DRC: 0)
[11/27 23:02:39    248s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:02:50    260s] Iteration  9: Total net bbox = 1.632e+06 (8.25e+05 8.07e+05)
[11/27 23:02:50    260s]               Est.  stn bbox = 2.289e+06 (1.19e+06 1.09e+06)
[11/27 23:02:50    260s]               cpu = 0:00:11.2 real = 0:00:11.0 mem = 2480.4M
[11/27 23:02:50    260s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:02:50    260s] No instances found in the vector
[11/27 23:02:50    260s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2480.4M, DRC: 0)
[11/27 23:02:50    260s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:02:50    260s] Starting Early Global Route supply map. mem = 2494.0M
[11/27 23:02:50    260s] Finished Early Global Route supply map. mem = 2517.3M
[11/27 23:03:16    286s] Iteration 10: Total net bbox = 1.662e+06 (8.39e+05 8.23e+05)
[11/27 23:03:16    286s]               Est.  stn bbox = 2.317e+06 (1.21e+06 1.11e+06)
[11/27 23:03:16    286s]               cpu = 0:00:25.8 real = 0:00:26.0 mem = 2532.5M
[11/27 23:03:16    286s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:03:16    286s] No instances found in the vector
[11/27 23:03:16    286s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2532.5M, DRC: 0)
[11/27 23:03:16    286s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:03:20    290s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2537.8M
[11/27 23:03:20    290s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.006, MEM:2537.8M
[11/27 23:03:20    290s] Iteration 11: Total net bbox = 1.680e+06 (8.48e+05 8.31e+05)
[11/27 23:03:20    290s]               Est.  stn bbox = 2.335e+06 (1.22e+06 1.12e+06)
[11/27 23:03:20    290s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 2534.8M
[11/27 23:03:20    290s] OPERPROF: Finished npPlace at level 1, CPU:41.090, REAL:41.080, MEM:2534.8M
[11/27 23:03:20    290s] Move report: Congestion Driven Placement moves 25435 insts, mean move: 41.32 um, max move: 729.99 um 
[11/27 23:03:20    290s] 	Max move on inst (CORE/U32703): (709.28, 583.52) --> (373.45, 977.68)
[11/27 23:03:20    290s] no activity file in design. spp won't run.
[11/27 23:03:20    290s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2534.8M
[11/27 23:03:20    290s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:03:20    290s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.003, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.015, MEM:2534.8M
[11/27 23:03:20    290s] 
[11/27 23:03:20    290s] Finished Incremental Placement (cpu=0:00:48.7, real=0:00:49.0, mem=2534.8M)
[11/27 23:03:20    290s] CongRepair sets shifter mode to gplace
[11/27 23:03:20    290s] TDRefine: refinePlace mode is spiral
[11/27 23:03:20    290s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2534.8M
[11/27 23:03:20    290s] z: 2, totalTracks: 1
[11/27 23:03:20    290s] z: 4, totalTracks: 1
[11/27 23:03:20    290s] z: 6, totalTracks: 1
[11/27 23:03:20    290s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:03:20    290s] All LLGs are deleted
[11/27 23:03:20    290s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2534.8M
[11/27 23:03:20    290s] Core basic site is core_5040
[11/27 23:03:20    290s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2534.8M
[11/27 23:03:20    290s] Fast DP-INIT is on for default
[11/27 23:03:20    290s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:03:20    290s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.014, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:         Starting CMU at level 5, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2534.8M
[11/27 23:03:20    290s] 
[11/27 23:03:20    290s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:03:20    290s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2534.8M
[11/27 23:03:20    290s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2534.8MB).
[11/27 23:03:20    290s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.037, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.037, MEM:2534.8M
[11/27 23:03:20    290s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.2
[11/27 23:03:20    290s] OPERPROF:   Starting RefinePlace at level 2, MEM:2534.8M
[11/27 23:03:20    290s] *** Starting refinePlace (0:04:50 mem=2534.8M) ***
[11/27 23:03:20    290s] Total net bbox length = 1.703e+06 (8.686e+05 8.345e+05) (ext = 2.015e+04)
[11/27 23:03:20    290s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:03:20    290s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2534.8M
[11/27 23:03:20    290s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2534.8M
[11/27 23:03:20    290s] Starting refinePlace ...
[11/27 23:03:20    290s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:03:20    290s]    Spread Effort: high, standalone mode, useDDP on.
[11/27 23:03:20    290s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2534.8MB) @(0:04:50 - 0:04:50).
[11/27 23:03:20    290s] Move report: preRPlace moves 25435 insts, mean move: 2.65 um, max move: 62.84 um 
[11/27 23:03:20    290s] 	Max move on inst (CORE/U26478): (560.39, 615.30) --> (499.10, 613.76)
[11/27 23:03:20    290s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:03:20    290s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 23:03:20    290s] Placement tweakage begins.
[11/27 23:03:20    290s] wire length = 2.297e+06
[11/27 23:03:21    291s] wire length = 2.243e+06
[11/27 23:03:21    291s] Placement tweakage ends.
[11/27 23:03:21    291s] Move report: tweak moves 7981 insts, mean move: 4.40 um, max move: 52.70 um 
[11/27 23:03:21    291s] 	Max move on inst (CORE/U16296): (1030.44, 286.16) --> (977.74, 286.16)
[11/27 23:03:21    291s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2534.8MB) @(0:04:50 - 0:04:51).
[11/27 23:03:21    291s] 
[11/27 23:03:21    291s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:03:21    291s] Move report: legalization moves 591 insts, mean move: 10.41 um, max move: 94.28 um spiral
[11/27 23:03:21    291s] 	Max move on inst (CORE/U17835): (643.56, 376.88) --> (657.20, 457.52)
[11/27 23:03:21    291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2534.8MB) @(0:04:51 - 0:04:52).
[11/27 23:03:21    291s] Move report: Detail placement moves 25435 insts, mean move: 3.66 um, max move: 90.90 um 
[11/27 23:03:21    291s] 	Max move on inst (CORE/U17835): (644.58, 379.24) --> (657.20, 457.52)
[11/27 23:03:21    291s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2534.8MB
[11/27 23:03:21    291s] Statistics of distance of Instance movement in refine placement:
[11/27 23:03:21    291s]   maximum (X+Y) =        90.90 um
[11/27 23:03:21    291s]   inst (CORE/U17835) with max move: (644.578, 379.239) -> (657.2, 457.52)
[11/27 23:03:21    291s]   mean    (X+Y) =         3.66 um
[11/27 23:03:21    291s] Summary Report:
[11/27 23:03:21    291s] Instances move: 25435 (out of 25435 movable)
[11/27 23:03:21    291s] Instances flipped: 0
[11/27 23:03:21    291s] Mean displacement: 3.66 um
[11/27 23:03:21    291s] Max displacement: 90.90 um (Instance: CORE/U17835) (644.578, 379.239) -> (657.2, 457.52)
[11/27 23:03:21    291s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[11/27 23:03:21    291s] Total instances moved : 25435
[11/27 23:03:21    291s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.450, REAL:1.448, MEM:2534.8M
[11/27 23:03:21    291s] Total net bbox length = 1.690e+06 (8.403e+05 8.499e+05) (ext = 2.010e+04)
[11/27 23:03:21    291s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2534.8MB
[11/27 23:03:21    291s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2534.8MB) @(0:04:50 - 0:04:52).
[11/27 23:03:21    291s] *** Finished refinePlace (0:04:52 mem=2534.8M) ***
[11/27 23:03:21    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.2
[11/27 23:03:21    291s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.480, REAL:1.483, MEM:2534.8M
[11/27 23:03:21    291s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2534.8M
[11/27 23:03:21    291s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2534.8M
[11/27 23:03:21    291s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.004, MEM:2534.8M
[11/27 23:03:21    291s] All LLGs are deleted
[11/27 23:03:21    291s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2534.8M
[11/27 23:03:21    291s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2534.8M
[11/27 23:03:21    291s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.018, MEM:2457.8M
[11/27 23:03:21    291s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.540, REAL:1.539, MEM:2457.8M
[11/27 23:03:21    291s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2457.8M
[11/27 23:03:21    291s] Starting Early Global Route congestion estimation: mem = 2457.8M
[11/27 23:03:21    291s] (I)       Started Import and model ( Curr Mem: 2457.80 MB )
[11/27 23:03:21    291s] (I)       Started Create place DB ( Curr Mem: 2457.80 MB )
[11/27 23:03:21    291s] (I)       Started Import place data ( Curr Mem: 2457.80 MB )
[11/27 23:03:21    291s] (I)       Started Read instances and placement ( Curr Mem: 2457.80 MB )
[11/27 23:03:21    291s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2464.17 MB )
[11/27 23:03:21    291s] (I)       Started Read nets ( Curr Mem: 2464.17 MB )
[11/27 23:03:21    291s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Create route DB ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       == Non-default Options ==
[11/27 23:03:21    291s] (I)       Maximum routing layer                              : 6
[11/27 23:03:21    291s] (I)       Number of threads                                  : 1
[11/27 23:03:21    291s] (I)       Use non-blocking free Dbs wires                    : false
[11/27 23:03:21    291s] (I)       Method to set GCell size                           : row
[11/27 23:03:21    291s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:03:21    291s] (I)       Started Import route data (1T) ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       ============== Pin Summary ==============
[11/27 23:03:21    291s] (I)       +-------+--------+---------+------------+
[11/27 23:03:21    291s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:03:21    291s] (I)       +-------+--------+---------+------------+
[11/27 23:03:21    291s] (I)       |     1 |  92616 |  100.00 |        Pin |
[11/27 23:03:21    291s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:03:21    291s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:03:21    291s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:03:21    291s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:03:21    291s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:03:21    291s] (I)       +-------+--------+---------+------------+
[11/27 23:03:21    291s] (I)       Use row-based GCell size
[11/27 23:03:21    291s] (I)       Use row-based GCell align
[11/27 23:03:21    291s] (I)       GCell unit size   : 5040
[11/27 23:03:21    291s] (I)       GCell multiplier  : 1
[11/27 23:03:21    291s] (I)       GCell row height  : 5040
[11/27 23:03:21    291s] (I)       Actual row height : 5040
[11/27 23:03:21    291s] (I)       GCell align ref   : 240560 240800
[11/27 23:03:21    291s] [NR-eGR] Track table information for default rule: 
[11/27 23:03:21    291s] [NR-eGR] metal1 has no routable track
[11/27 23:03:21    291s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:03:21    291s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:03:21    291s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:03:21    291s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:03:21    291s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:03:21    291s] (I)       =================== Default via ====================
[11/27 23:03:21    291s] (I)       +---+------------------+---------------------------+
[11/27 23:03:21    291s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:03:21    291s] (I)       +---+------------------+---------------------------+
[11/27 23:03:21    291s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:03:21    291s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:03:21    291s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:03:21    291s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:03:21    291s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:03:21    291s] (I)       +---+------------------+---------------------------+
[11/27 23:03:21    291s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read routing blockages ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read instance blockages ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read PG blockages ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] [NR-eGR] Read 6702 PG shapes
[11/27 23:03:21    291s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read boundary cut boxes ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:03:21    291s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:03:21    291s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:03:21    291s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:03:21    291s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:03:21    291s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read blackboxes ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:03:21    291s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read prerouted ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:03:21    291s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read unlegalized nets ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read nets ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] [NR-eGR] Read numTotalNets=26719  numIgnoredNets=0
[11/27 23:03:21    291s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Set up via pillars ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       early_global_route_priority property id does not exist.
[11/27 23:03:21    291s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Model blockages into capacity
[11/27 23:03:21    291s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:03:21    291s] (I)       Started Initialize 3D capacity ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:03:21    291s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:03:21    291s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:03:21    291s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:03:21    291s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:03:21    291s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       -- layer congestion ratio --
[11/27 23:03:21    291s] (I)       Layer 1 : 0.100000
[11/27 23:03:21    291s] (I)       Layer 2 : 0.700000
[11/27 23:03:21    291s] (I)       Layer 3 : 0.700000
[11/27 23:03:21    291s] (I)       Layer 4 : 0.700000
[11/27 23:03:21    291s] (I)       Layer 5 : 0.700000
[11/27 23:03:21    291s] (I)       Layer 6 : 0.700000
[11/27 23:03:21    291s] (I)       ----------------------------
[11/27 23:03:21    291s] (I)       Number of ignored nets                =      0
[11/27 23:03:21    291s] (I)       Number of connected nets              =      0
[11/27 23:03:21    291s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:03:21    291s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:03:21    291s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:03:21    291s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Read aux data ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Others data preparation ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:03:21    291s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Create route kernel ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Ndr track 0 does not exist
[11/27 23:03:21    291s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:03:21    291s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:03:21    291s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:03:21    291s] (I)       Site width          :   620  (dbu)
[11/27 23:03:21    291s] (I)       Row height          :  5040  (dbu)
[11/27 23:03:21    291s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:03:21    291s] (I)       GCell width         :  5040  (dbu)
[11/27 23:03:21    291s] (I)       GCell height        :  5040  (dbu)
[11/27 23:03:21    291s] (I)       Grid                :   290   286     6
[11/27 23:03:21    291s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:03:21    291s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:03:21    291s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:03:21    291s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:03:21    291s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:03:21    291s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:03:21    291s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:03:21    291s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:03:21    291s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:03:21    291s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:03:21    291s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:03:21    291s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:03:21    291s] (I)       --------------------------------------------------------
[11/27 23:03:21    291s] 
[11/27 23:03:21    291s] [NR-eGR] ============ Routing rule table ============
[11/27 23:03:21    291s] [NR-eGR] Rule id: 0  Nets: 26692 
[11/27 23:03:21    291s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:03:21    291s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:03:21    291s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:03:21    291s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:03:21    291s] [NR-eGR] ========================================
[11/27 23:03:21    291s] [NR-eGR] 
[11/27 23:03:21    291s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:03:21    291s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:03:21    291s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:03:21    291s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:03:21    291s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:03:21    291s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:03:21    291s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Reset routing kernel
[11/27 23:03:21    291s] (I)       Started Global Routing ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Initialization ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       totalPins=92562  totalGlobalPin=85327 (92.18%)
[11/27 23:03:21    291s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Net group 1 ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Generate topology ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:03:21    291s] [NR-eGR] Layer group 1: route 26692 net(s) in layer range [2, 6]
[11/27 23:03:21    291s] (I)       
[11/27 23:03:21    291s] (I)       ============  Phase 1a Route ============
[11/27 23:03:21    291s] (I)       Started Phase 1a ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Started Pattern routing (1T) ( Curr Mem: 2470.67 MB )
[11/27 23:03:21    291s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:03:21    291s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Usage: 431922 = (207081 H, 224841 V) = (20.23% H, 22.29% V) = (1.044e+06um H, 1.133e+06um V)
[11/27 23:03:21    291s] (I)       Started Add via demand to 2D ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       
[11/27 23:03:21    291s] (I)       ============  Phase 1b Route ============
[11/27 23:03:21    291s] (I)       Started Phase 1b ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Finished Monotonic routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Usage: 433042 = (207725 H, 225317 V) = (20.29% H, 22.34% V) = (1.047e+06um H, 1.136e+06um V)
[11/27 23:03:21    291s] (I)       Overflow of layer group 1: 0.16% H + 1.53% V. EstWL: 2.182532e+06um
[11/27 23:03:21    291s] (I)       Congestion metric : 0.16%H 1.53%V, 1.69%HV
[11/27 23:03:21    291s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:03:21    291s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       
[11/27 23:03:21    291s] (I)       ============  Phase 1c Route ============
[11/27 23:03:21    291s] (I)       Started Phase 1c ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Started Two level routing ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Level2 Grid: 58 x 58
[11/27 23:03:21    291s] (I)       Started Two Level Routing ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Usage: 433054 = (207737 H, 225317 V) = (20.30% H, 22.34% V) = (1.047e+06um H, 1.136e+06um V)
[11/27 23:03:21    291s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       
[11/27 23:03:21    291s] (I)       ============  Phase 1d Route ============
[11/27 23:03:21    291s] (I)       Started Phase 1d ( Curr Mem: 2481.67 MB )
[11/27 23:03:21    291s] (I)       Started Detoured routing ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Usage: 433087 = (207769 H, 225318 V) = (20.30% H, 22.34% V) = (1.047e+06um H, 1.136e+06um V)
[11/27 23:03:22    291s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       
[11/27 23:03:22    291s] (I)       ============  Phase 1e Route ============
[11/27 23:03:22    291s] (I)       Started Phase 1e ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Started Route legalization ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Usage: 433087 = (207769 H, 225318 V) = (20.30% H, 22.34% V) = (1.047e+06um H, 1.136e+06um V)
[11/27 23:03:22    291s] [NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 1.16% V. EstWL: 2.182758e+06um
[11/27 23:03:22    291s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       
[11/27 23:03:22    291s] (I)       ============  Phase 1l Route ============
[11/27 23:03:22    291s] (I)       Started Phase 1l ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Started Layer assignment (1T) ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    291s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Layer assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Phase 1l ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Net group 1 ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Started Clean cong LA ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:03:22    292s] (I)       Layer  2:     387564    130915      2652      251292      420571    (37.40%) 
[11/27 23:03:22    292s] (I)       Layer  3:     431433    116817       480      280656      463230    (37.73%) 
[11/27 23:03:22    292s] (I)       Layer  4:     487882    121127       700      171514      500350    (25.53%) 
[11/27 23:03:22    292s] (I)       Layer  5:     590563    103937        37      142866      601020    (19.21%) 
[11/27 23:03:22    292s] (I)       Layer  6:     131723     23391       183       33940      134025    (20.21%) 
[11/27 23:03:22    292s] (I)       Total:       2029165    496187      4052      880268     2119196    (29.35%) 
[11/27 23:03:22    292s] (I)       
[11/27 23:03:22    292s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:03:22    292s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/27 23:03:22    292s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:03:22    292s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[11/27 23:03:22    292s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:03:22    292s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:03:22    292s] [NR-eGR]  metal2  (2)      1755( 3.39%)       141( 0.27%)         3( 0.01%)   ( 3.67%) 
[11/27 23:03:22    292s] [NR-eGR]  metal3  (3)       319( 0.62%)        27( 0.05%)         0( 0.00%)   ( 0.67%) 
[11/27 23:03:22    292s] [NR-eGR]  metal4  (4)       567( 0.92%)        15( 0.02%)         0( 0.00%)   ( 0.95%) 
[11/27 23:03:22    292s] [NR-eGR]  metal5  (5)        29( 0.04%)         2( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/27 23:03:22    292s] [NR-eGR]  metal6  (6)       152( 0.23%)         1( 0.00%)         0( 0.00%)   ( 0.23%) 
[11/27 23:03:22    292s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:03:22    292s] [NR-eGR] Total             2822( 0.95%)       186( 0.06%)         3( 0.00%)   ( 1.01%) 
[11/27 23:03:22    292s] [NR-eGR] 
[11/27 23:03:22    292s] (I)       Finished Global Routing ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Started Export 3D cong map ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:03:22    292s] (I)       Started Export 2D cong map ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 0.80% V
[11/27 23:03:22    292s] [NR-eGR] Overflow after Early Global Route 0.13% H + 0.95% V
[11/27 23:03:22    292s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] Early Global Route congestion estimation runtime: 0.55 seconds, mem = 2481.7M
[11/27 23:03:22    292s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.560, REAL:0.554, MEM:2481.7M
[11/27 23:03:22    292s] OPERPROF: Starting HotSpotCal at level 1, MEM:2481.7M
[11/27 23:03:22    292s] [hotspot] +------------+---------------+---------------+
[11/27 23:03:22    292s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:03:22    292s] [hotspot] +------------+---------------+---------------+
[11/27 23:03:22    292s] [hotspot] | normalized |          2.75 |          6.95 |
[11/27 23:03:22    292s] [hotspot] +------------+---------------+---------------+
[11/27 23:03:22    292s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 6.95 (area is in unit of 4 std-cell row bins)
[11/27 23:03:22    292s] [hotspot] max/total 2.75/6.95, big hotspot (>10) total 0.00
[11/27 23:03:22    292s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] [hotspot] |  1  |   931.04   689.36  1011.68   770.00 |        2.75   |
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] [hotspot] |  2  |  1052.00   729.68  1132.64   810.32 |        2.10   |
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] [hotspot] |  3  |   931.04   487.76  1011.68   568.40 |        0.26   |
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] [hotspot] |  4  |   931.04   608.72  1011.68   689.36 |        0.26   |
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] [hotspot] |  5  |  1092.32   608.72  1172.96   689.36 |        0.26   |
[11/27 23:03:22    292s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:03:22    292s] Top 5 hotspots total area: 5.64
[11/27 23:03:22    292s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2481.7M
[11/27 23:03:22    292s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2481.7M
[11/27 23:03:22    292s] Starting Early Global Route wiring: mem = 2481.7M
[11/27 23:03:22    292s] (I)       ============= Track Assignment ============
[11/27 23:03:22    292s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Started Track Assignment (1T) ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/27 23:03:22    292s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Run Multi-thread track assignment
[11/27 23:03:22    292s] (I)       Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Started Export ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Started Export DB wires ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Started Export all nets ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Finished Export all nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Started Set wire vias ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] Finished Export DB wires ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:03:22    292s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 92562
[11/27 23:03:22    292s] [NR-eGR] metal2  (2V) length: 4.691331e+05um, number of vias: 125976
[11/27 23:03:22    292s] [NR-eGR] metal3  (3H) length: 5.513240e+05um, number of vias: 25983
[11/27 23:03:22    292s] [NR-eGR] metal4  (4V) length: 5.923590e+05um, number of vias: 13510
[11/27 23:03:22    292s] [NR-eGR] metal5  (5H) length: 5.206323e+05um, number of vias: 2765
[11/27 23:03:22    292s] [NR-eGR] metal6  (6V) length: 1.184034e+05um, number of vias: 0
[11/27 23:03:22    292s] [NR-eGR] Total length: 2.251852e+06um, number of vias: 260796
[11/27 23:03:22    292s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:03:22    292s] [NR-eGR] Total eGR-routed clock nets wire length: 3.045727e+04um 
[11/27 23:03:22    292s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:03:22    292s] (I)       Started Update net boxes ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Update net boxes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Started Update timing ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Export ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Started Postprocess design ( Curr Mem: 2481.67 MB )
[11/27 23:03:22    292s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2456.67 MB )
[11/27 23:03:22    292s] Early Global Route wiring runtime: 0.53 seconds, mem = 2456.7M
[11/27 23:03:22    292s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.520, REAL:0.528, MEM:2456.7M
[11/27 23:03:22    292s] Tdgp not successfully inited but do clear! skip clearing
[11/27 23:03:22    292s] End of congRepair (cpu=0:00:51.9, real=0:00:52.0)
[11/27 23:03:22    292s] *** Finishing placeDesign default flow ***
[11/27 23:03:22    292s] **placeDesign ... cpu = 0: 2:21, real = 0: 2:22, mem = 2439.7M **
[11/27 23:03:22    292s] Tdgp not successfully inited but do clear! skip clearing
[11/27 23:03:22    292s] 
[11/27 23:03:22    292s] *** Summary of all messages that are not suppressed in this session:
[11/27 23:03:22    292s] Severity  ID               Count  Summary                                  
[11/27 23:03:22    292s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[11/27 23:03:22    292s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/27 23:03:22    292s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[11/27 23:03:22    292s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/27 23:03:22    292s] *** Message Summary: 10 warning(s), 0 error(s)
[11/27 23:03:22    292s] 
[11/27 23:05:34    298s] <CMD> fit
[11/27 23:05:44    298s] <CMD> setDrawView fplan
[11/27 23:05:46    298s] <CMD> setDrawView ameba
[11/27 23:05:48    298s] <CMD> setDrawView fplan
[11/27 23:05:50    298s] <CMD> setDrawView ameba
[11/27 23:05:52    298s] <CMD> zoomBox -500.95300 200.77100 1866.14700 1348.23200
[11/27 23:05:53    298s] <CMD> zoomBox -342.43800 307.37400 1669.59800 1282.71600
[11/27 23:05:54    298s] <CMD> zoomBox -500.95400 200.77100 1866.14700 1348.23200
[11/27 23:05:54    298s] <CMD> zoomBox -687.44400 75.35600 2097.38100 1425.31000
[11/27 23:05:55    298s] <CMD> zoomBox -906.84400 -72.19200 2369.42100 1515.99000
[11/27 23:05:58    299s] <CMD> setDrawView place
[11/27 23:06:02    299s] <CMD> setDrawView ameba
[11/27 23:06:04    299s] <CMD> setDrawView place
[11/27 23:06:10    300s] <CMD> setDrawView ameba
[11/27 23:06:11    300s] <CMD> setDrawView place
[11/27 23:06:12    301s] <CMD> zoomBox -663.62300 91.87700 2121.20400 1441.83200
[11/27 23:06:13    301s] <CMD> zoomBox -881.87000 -65.66100 2394.39700 1522.52200
[11/27 23:06:31    303s] <CMD> setDrawView fplan
[11/27 23:06:55    304s] <CMD> setDrawView ameba
[11/27 23:07:02    304s] <CMD> setDrawView place
[11/27 23:08:33    308s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/27 23:08:33    308s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[11/27 23:08:33    308s] AAE DB initialization (MEM=2448.23 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 23:08:33    308s] #optDebug: fT-S <1 1 0 0 0>
[11/27 23:08:33    308s] *** timeDesign #1 [begin] : totSession cpu/real = 0:05:08.7/0:54:22.0 (0.1), mem = 2448.2M
[11/27 23:08:33    308s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/27 23:08:33    308s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/27 23:08:33    308s] 
[11/27 23:08:33    308s] TimeStamp Deleting Cell Server Begin ...
[11/27 23:08:33    308s] 
[11/27 23:08:33    308s] TimeStamp Deleting Cell Server End ...
[11/27 23:08:33    308s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2438.2M
[11/27 23:08:33    308s] All LLGs are deleted
[11/27 23:08:33    308s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2438.2M
[11/27 23:08:33    308s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2438.2M
[11/27 23:08:33    308s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2438.2M
[11/27 23:08:33    308s] Start to check current routing status for nets...
[11/27 23:08:33    308s] All nets are already routed correctly.
[11/27 23:08:33    308s] End to check current routing status for nets (mem=2438.2M)
[11/27 23:08:33    308s] Extraction called for design 'CHIP' of instances=25485 and nets=26723 using extraction engine 'preRoute' .
[11/27 23:08:33    308s] PreRoute RC Extraction called for design CHIP.
[11/27 23:08:33    308s] RC Extraction called in multi-corner(1) mode.
[11/27 23:08:33    308s] RCMode: PreRoute
[11/27 23:08:33    308s]       RC Corner Indexes            0   
[11/27 23:08:33    308s] Capacitance Scaling Factor   : 1.00000 
[11/27 23:08:33    308s] Resistance Scaling Factor    : 1.00000 
[11/27 23:08:33    308s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 23:08:33    308s] Clock Res. Scaling Factor    : 1.00000 
[11/27 23:08:33    308s] Shrink Factor                : 1.00000
[11/27 23:08:33    308s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 23:08:33    308s] Using capacitance table file ...
[11/27 23:08:33    308s] 
[11/27 23:08:33    308s] Trim Metal Layers:
[11/27 23:08:33    308s] LayerId::1 widthSet size::4
[11/27 23:08:33    308s] LayerId::2 widthSet size::4
[11/27 23:08:33    308s] LayerId::3 widthSet size::4
[11/27 23:08:33    308s] LayerId::4 widthSet size::4
[11/27 23:08:33    308s] LayerId::5 widthSet size::4
[11/27 23:08:33    308s] LayerId::6 widthSet size::2
[11/27 23:08:33    308s] Updating RC grid for preRoute extraction ...
[11/27 23:08:33    308s] eee: pegSigSF::1.070000
[11/27 23:08:33    308s] Initializing multi-corner capacitance tables ... 
[11/27 23:08:33    308s] Initializing multi-corner resistance tables ...
[11/27 23:08:33    308s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:08:33    308s] eee: l::2 avDens::0.251429 usedTrk::10480.200002 availTrk::41682.471938 sigTrk::10480.200002
[11/27 23:08:33    308s] eee: l::3 avDens::0.264424 usedTrk::12176.083337 availTrk::46047.507366 sigTrk::12176.083337
[11/27 23:08:33    308s] eee: l::4 avDens::0.349779 usedTrk::11755.197620 availTrk::33607.484693 sigTrk::11755.197620
[11/27 23:08:33    308s] eee: l::5 avDens::0.285830 usedTrk::10330.504739 availTrk::36142.180080 sigTrk::10330.504739
[11/27 23:08:33    308s] eee: l::6 avDens::0.355690 usedTrk::2349.274797 availTrk::6604.838710 sigTrk::2349.274797
[11/27 23:08:33    308s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:08:33    308s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.497992 ; uaWl: 1.000000 ; uaWlH: 0.546836 ; aWlH: 0.000000 ; Pmax: 0.914100 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:08:33    309s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2438.234M)
[11/27 23:08:33    309s] Effort level <high> specified for reg2reg path_group
[11/27 23:08:34    309s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2451.8M
[11/27 23:08:34    309s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2451.8M
[11/27 23:08:34    309s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2451.8M
[11/27 23:08:34    309s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2451.8M
[11/27 23:08:34    309s] Fast DP-INIT is on for default
[11/27 23:08:34    309s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2451.8M
[11/27 23:08:34    309s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2451.8M
[11/27 23:08:34    309s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2451.8M
[11/27 23:08:34    309s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2451.8M
[11/27 23:08:34    309s] Starting delay calculation for Setup views
[11/27 23:08:34    309s] #################################################################################
[11/27 23:08:34    309s] # Design Stage: PreRoute
[11/27 23:08:34    309s] # Design Name: CHIP
[11/27 23:08:34    309s] # Design Mode: 180nm
[11/27 23:08:34    309s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:08:34    309s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:08:34    309s] # Signoff Settings: SI Off 
[11/27 23:08:34    309s] #################################################################################
[11/27 23:08:34    309s] Calculate delays in BcWc mode...
[11/27 23:08:34    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 2465.2M, InitMEM = 2461.3M)
[11/27 23:08:34    309s] Start delay calculation (fullDC) (1 T). (MEM=2465.2)
[11/27 23:08:34    309s] AAE_INFO: Cdb files are: 
[11/27 23:08:34    309s]  	CeltIC/u18_ss.cdb
[11/27 23:08:34    309s] 	CeltIC/u18_ff.cdb
[11/27 23:08:34    309s]  
[11/27 23:08:34    309s] Start AAE Lib Loading. (MEM=2465.2)
[11/27 23:08:35    310s] End AAE Lib Loading. (MEM=2544.91 CPU=0:00:00.6 Real=0:00:01.0)
[11/27 23:08:35    310s] End AAE Lib Interpolated Model. (MEM=2544.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:08:35    310s] First Iteration Infinite Tw... 
[11/27 23:08:35    311s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/27 23:08:35    311s] Type 'man IMPESI-3086' for more detail.
[11/27 23:08:35    311s] **WARN: (IMPESI-3086):	The cell 'MEM_gray_max' does not have characterized noise model(s) for 'MEM_gray_max_WC, MEM_gray_max_BC' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/27 23:08:35    311s] Type 'man IMPESI-3086' for more detail.
[11/27 23:08:36    311s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/27 23:08:36    311s] Type 'man IMPESI-3086' for more detail.
[11/27 23:08:39    314s] Total number of fetched objects 26789
[11/27 23:08:39    314s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:08:39    314s] End delay calculation. (MEM=2602.14 CPU=0:00:03.2 REAL=0:00:04.0)
[11/27 23:08:39    314s] End delay calculation (fullDC). (MEM=2565.52 CPU=0:00:04.5 REAL=0:00:05.0)
[11/27 23:08:39    314s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 2565.5M) ***
[11/27 23:08:39    314s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:05:15 mem=2565.5M)
[11/27 23:08:41    315s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.485  | -6.485  | -3.178  |
|           TNS (ns):|-10717.1 |-10713.2 | -4348.7 |
|    Violating Paths:|  2208   |  2191   |  2067   |
|          All Paths:|  2907   |  2716   |  2401   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    143 (143)     |   -1.912   |    144 (144)     |
|   max_tran     |    145 (5546)    |  -12.190   |    145 (5546)    |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:08:41    315s] Density: 87.294%
Routing Overflow: 0.13% H and 0.95% V
------------------------------------------------------------------
Reported timing to dir timingReports
[11/27 23:08:41    315s] Total CPU time: 6.91 sec
[11/27 23:08:41    315s] Total Real time: 8.0 sec
[11/27 23:08:41    315s] Total Memory Usage: 2525.777344 Mbytes
[11/27 23:08:41    315s] *** timeDesign #1 [finish] : cpu/real = 0:00:06.9/0:00:08.4 (0.8), totSession cpu/real = 0:05:15.6/0:54:30.4 (0.1), mem = 2525.8M
[11/27 23:08:41    315s] 
[11/27 23:08:41    315s] =============================================================================================
[11/27 23:08:41    315s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[11/27 23:08:41    315s] =============================================================================================
[11/27 23:08:41    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:08:41    315s] ---------------------------------------------------------------------------------------------
[11/27 23:08:41    315s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:08:41    315s] [ ExtractRC              ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:08:41    315s] [ TimingUpdate           ]      1   0:00:00.4  (   4.2 % )     0:00:05.1 /  0:00:04.9    1.0
[11/27 23:08:41    315s] [ FullDelayCalc          ]      1   0:00:04.7  (  56.1 % )     0:00:04.7 /  0:00:04.6    1.0
[11/27 23:08:41    315s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:07.4 /  0:00:05.9    0.8
[11/27 23:08:41    315s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 23:08:41    315s] [ DrvReport              ]      1   0:00:02.0  (  23.9 % )     0:00:02.0 /  0:00:00.6    0.3
[11/27 23:08:41    315s] [ GenerateReports        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    0.9
[11/27 23:08:41    315s] [ MISC                   ]          0:00:00.9  (  10.1 % )     0:00:00.9 /  0:00:00.8    1.0
[11/27 23:08:41    315s] ---------------------------------------------------------------------------------------------
[11/27 23:08:41    315s]  timeDesign #1 TOTAL                0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:06.9    0.8
[11/27 23:08:41    315s] ---------------------------------------------------------------------------------------------
[11/27 23:08:41    315s] 
[11/27 23:08:41    315s] Info: pop threads available for lower-level modules during optimization.
[11/27 23:10:27    320s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[11/27 23:10:27    320s] <CMD> optDesign -preCTS
[11/27 23:10:27    320s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1825.2M, totSessionCpu=0:05:20 **
[11/27 23:10:27    320s] Executing: place_opt_design -opt
[11/27 23:10:27    320s] **INFO: User settings:
[11/27 23:10:27    320s] setDesignMode -process                      180
[11/27 23:10:27    320s] setExtractRCMode -coupling_c_th             3
[11/27 23:10:27    320s] setExtractRCMode -engine                    preRoute
[11/27 23:10:27    320s] setExtractRCMode -relative_c_th             0.03
[11/27 23:10:27    320s] setExtractRCMode -total_c_th                5
[11/27 23:10:27    320s] setDelayCalMode -enable_high_fanout         true
[11/27 23:10:27    320s] setDelayCalMode -eng_copyNetPropToNewNet    true
[11/27 23:10:27    320s] setDelayCalMode -engine                     aae
[11/27 23:10:27    320s] setDelayCalMode -ignoreNetLoad              false
[11/27 23:10:27    320s] setDelayCalMode -socv_accuracy_mode         low
[11/27 23:10:27    320s] setOptMode -fixCap                          true
[11/27 23:10:27    320s] setOptMode -fixFanoutLoad                   true
[11/27 23:10:27    320s] setOptMode -fixTran                         true
[11/27 23:10:27    320s] setPlaceMode -place_design_floorplan_mode   false
[11/27 23:10:27    320s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[11/27 23:10:27    320s] setAnalysisMode -analysisType               bcwc
[11/27 23:10:27    320s] setAnalysisMode -checkType                  setup
[11/27 23:10:27    320s] setAnalysisMode -clkSrcPath                 true
[11/27 23:10:27    320s] setAnalysisMode -clockPropagation           forcedIdeal
[11/27 23:10:27    320s] setAnalysisMode -virtualIPO                 false
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:05:20.2/0:56:16.2 (0.1), mem = 2525.8M
[11/27 23:10:27    320s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/27 23:10:27    320s] *** Starting GigaPlace ***
[11/27 23:10:27    320s] #optDebug: fT-E <X 2 3 1 0>
[11/27 23:10:27    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:2525.8M
[11/27 23:10:27    320s] z: 2, totalTracks: 1
[11/27 23:10:27    320s] z: 4, totalTracks: 1
[11/27 23:10:27    320s] z: 6, totalTracks: 1
[11/27 23:10:27    320s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:27    320s] All LLGs are deleted
[11/27 23:10:27    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2531.8M
[11/27 23:10:27    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2530.5M
[11/27 23:10:27    320s] # Building CHIP llgBox search-tree.
[11/27 23:10:27    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2531.5M
[11/27 23:10:27    320s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2531.5M
[11/27 23:10:27    320s] Core basic site is core_5040
[11/27 23:10:27    320s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2531.5M
[11/27 23:10:27    320s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2531.5M
[11/27 23:10:27    320s] SiteArray: non-trimmed site array dimensions = 191 x 1583
[11/27 23:10:27    320s] SiteArray: use 1,372,160 bytes
[11/27 23:10:27    320s] SiteArray: current memory after site array memory allocation 2532.8M
[11/27 23:10:27    320s] SiteArray: FP blocked sites are writable
[11/27 23:10:27    320s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:10:27    320s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:     Starting CMU at level 3, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2532.8M
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:27    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2532.8M
[11/27 23:10:27    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2532.8MB).
[11/27 23:10:27    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2532.8M
[11/27 23:10:27    320s] All LLGs are deleted
[11/27 23:10:27    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2532.8M
[11/27 23:10:27    320s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.047, MEM:2530.8M
[11/27 23:10:27    320s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:05:20.3/0:56:16.3 (0.1), mem = 2530.8M
[11/27 23:10:27    320s] VSMManager cleared!
[11/27 23:10:27    320s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:20.3/0:56:16.3 (0.1), mem = 2530.8M
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] =============================================================================================
[11/27 23:10:27    320s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[11/27 23:10:27    320s] =============================================================================================
[11/27 23:10:27    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:10:27    320s] ---------------------------------------------------------------------------------------------
[11/27 23:10:27    320s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:27    320s] ---------------------------------------------------------------------------------------------
[11/27 23:10:27    320s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:27    320s] ---------------------------------------------------------------------------------------------
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1828.0M, totSessionCpu=0:05:20 **
[11/27 23:10:27    320s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/27 23:10:27    320s] *** InitOpt #1 [begin] : totSession cpu/real = 0:05:20.3/0:56:16.3 (0.1), mem = 2530.8M
[11/27 23:10:27    320s] GigaOpt running with 1 threads.
[11/27 23:10:27    320s] Info: 1 threads available for lower-level modules during optimization.
[11/27 23:10:27    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:2530.8M
[11/27 23:10:27    320s] z: 2, totalTracks: 1
[11/27 23:10:27    320s] z: 4, totalTracks: 1
[11/27 23:10:27    320s] z: 6, totalTracks: 1
[11/27 23:10:27    320s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:27    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2530.8M
[11/27 23:10:27    320s] Core basic site is core_5040
[11/27 23:10:27    320s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2530.8M
[11/27 23:10:27    320s] Fast DP-INIT is on for default
[11/27 23:10:27    320s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:10:27    320s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF:     Starting CMU at level 3, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2530.8M
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:27    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2530.8M
[11/27 23:10:27    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2530.8MB).
[11/27 23:10:27    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2530.8M
[11/27 23:10:27    320s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:2530.8M
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 23:10:27    320s] Summary for sequential cells identification: 
[11/27 23:10:27    320s]   Identified SBFF number: 42
[11/27 23:10:27    320s]   Identified MBFF number: 0
[11/27 23:10:27    320s]   Identified SB Latch number: 0
[11/27 23:10:27    320s]   Identified MB Latch number: 0
[11/27 23:10:27    320s]   Not identified SBFF number: 10
[11/27 23:10:27    320s]   Not identified MBFF number: 0
[11/27 23:10:27    320s]   Not identified SB Latch number: 0
[11/27 23:10:27    320s]   Not identified MB Latch number: 0
[11/27 23:10:27    320s]   Number of sequential cells which are not FFs: 27
[11/27 23:10:27    320s]  Visiting view : av_func_mode_max
[11/27 23:10:27    320s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/27 23:10:27    320s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/27 23:10:27    320s]  Visiting view : av_func_mode_min
[11/27 23:10:27    320s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/27 23:10:27    320s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/27 23:10:27    320s] TLC MultiMap info (StdDelay):
[11/27 23:10:27    320s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/27 23:10:27    320s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/27 23:10:27    320s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/27 23:10:27    320s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/27 23:10:27    320s]  Setting StdDelay to: 53.6ps
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] Creating Lib Analyzer ...
[11/27 23:10:27    320s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:10:27    320s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:10:27    320s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:10:27    320s] 
[11/27 23:10:27    320s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:29    321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=2552.9M
[11/27 23:10:29    321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=2552.9M
[11/27 23:10:29    321s] Creating Lib Analyzer, finished. 
[11/27 23:10:29    321s] #optDebug: fT-S <1 2 3 1 0>
[11/27 23:10:29    321s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[11/27 23:10:29    321s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[11/27 23:10:29    321s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell MEM_gray_max is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell ZMA2GSD is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell ZMA2GSC is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell YA2GSD is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell YA2GSD is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell YA2GSC is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell YA2GSC is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell XMD is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell XMD is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell XMC is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell XMC is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell PUI is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell PUI is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell PDIX is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell PDIX is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell PDI is dont_touch but not dont_use
[11/27 23:10:29    321s] 			Cell PDI is dont_touch but not dont_use
[11/27 23:10:29    321s] 	...
[11/27 23:10:29    321s] 	Reporting only the 20 first cells found...
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1837.6M, totSessionCpu=0:05:22 **
[11/27 23:10:29    321s] *** optDesign -preCTS ***
[11/27 23:10:29    321s] DRC Margin: user margin 0.0; extra margin 0.2
[11/27 23:10:29    321s] Setup Target Slack: user slack 0; extra slack 0.0
[11/27 23:10:29    321s] Hold Target Slack: user slack 0
[11/27 23:10:29    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2559.9M
[11/27 23:10:29    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2559.9M
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Deleting Cell Server Begin ...
[11/27 23:10:29    321s] Deleting Lib Analyzer.
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Deleting Cell Server End ...
[11/27 23:10:29    321s] Multi-VT timing optimization disabled based on library information.
[11/27 23:10:29    321s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 23:10:29    321s] Summary for sequential cells identification: 
[11/27 23:10:29    321s]   Identified SBFF number: 42
[11/27 23:10:29    321s]   Identified MBFF number: 0
[11/27 23:10:29    321s]   Identified SB Latch number: 0
[11/27 23:10:29    321s]   Identified MB Latch number: 0
[11/27 23:10:29    321s]   Not identified SBFF number: 10
[11/27 23:10:29    321s]   Not identified MBFF number: 0
[11/27 23:10:29    321s]   Not identified SB Latch number: 0
[11/27 23:10:29    321s]   Not identified MB Latch number: 0
[11/27 23:10:29    321s]   Number of sequential cells which are not FFs: 27
[11/27 23:10:29    321s]  Visiting view : av_func_mode_max
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/27 23:10:29    321s]  Visiting view : av_func_mode_min
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/27 23:10:29    321s] TLC MultiMap info (StdDelay):
[11/27 23:10:29    321s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/27 23:10:29    321s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/27 23:10:29    321s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/27 23:10:29    321s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/27 23:10:29    321s]  Setting StdDelay to: 53.6ps
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Deleting Cell Server Begin ...
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Deleting Cell Server End ...
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] Creating Lib Analyzer ...
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 23:10:29    321s] Summary for sequential cells identification: 
[11/27 23:10:29    321s]   Identified SBFF number: 42
[11/27 23:10:29    321s]   Identified MBFF number: 0
[11/27 23:10:29    321s]   Identified SB Latch number: 0
[11/27 23:10:29    321s]   Identified MB Latch number: 0
[11/27 23:10:29    321s]   Not identified SBFF number: 10
[11/27 23:10:29    321s]   Not identified MBFF number: 0
[11/27 23:10:29    321s]   Not identified SB Latch number: 0
[11/27 23:10:29    321s]   Not identified MB Latch number: 0
[11/27 23:10:29    321s]   Number of sequential cells which are not FFs: 27
[11/27 23:10:29    321s]  Visiting view : av_func_mode_max
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[11/27 23:10:29    321s]  Visiting view : av_func_mode_min
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[11/27 23:10:29    321s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[11/27 23:10:29    321s] TLC MultiMap info (StdDelay):
[11/27 23:10:29    321s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/27 23:10:29    321s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/27 23:10:29    321s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/27 23:10:29    321s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/27 23:10:29    321s]  Setting StdDelay to: 53.6ps
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 23:10:29    321s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:10:29    321s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:10:29    321s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:10:29    321s] 
[11/27 23:10:29    321s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:30    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:23 mem=2559.9M
[11/27 23:10:30    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:23 mem=2559.9M
[11/27 23:10:30    322s] Creating Lib Analyzer, finished. 
[11/27 23:10:30    322s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2559.9M
[11/27 23:10:30    322s] All LLGs are deleted
[11/27 23:10:30    322s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2559.9M
[11/27 23:10:30    322s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2559.9M
[11/27 23:10:30    322s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2559.9M
[11/27 23:10:30    322s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=2559.9M
[11/27 23:10:30    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=2559.9M
[11/27 23:10:30    322s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2559.86 MB )
[11/27 23:10:30    322s] (I)       Started Import and model ( Curr Mem: 2559.86 MB )
[11/27 23:10:30    322s] (I)       Started Create place DB ( Curr Mem: 2559.86 MB )
[11/27 23:10:30    322s] (I)       Started Import place data ( Curr Mem: 2559.86 MB )
[11/27 23:10:30    322s] (I)       Started Read instances and placement ( Curr Mem: 2559.86 MB )
[11/27 23:10:30    323s] (I)       Number of ignored instance 0
[11/27 23:10:30    323s] (I)       Number of inbound cells 50
[11/27 23:10:30    323s] (I)       Number of opened ILM blockages 0
[11/27 23:10:30    323s] (I)       Number of instances temporarily fixed by detailed placement 3
[11/27 23:10:30    323s] (I)       numMoveCells=25435, numMacros=51  numPads=27  numMultiRowHeightInsts=0
[11/27 23:10:30    323s] (I)       cell height: 5040, count: 25435
[11/27 23:10:30    323s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2567.30 MB )
[11/27 23:10:30    323s] (I)       Started Read nets ( Curr Mem: 2567.30 MB )
[11/27 23:10:30    323s] (I)       Number of nets = 26719 ( 0 ignored )
[11/27 23:10:30    323s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Read rows... (mem=2575.8M)
[11/27 23:10:30    323s] (I)       Done Read rows (cpu=0.000s, mem=2575.8M)
[11/27 23:10:30    323s] (I)       Identified Clock instances: Flop 2666, Clock buffer/inverter 0, Gate 0, Logic 1
[11/27 23:10:30    323s] (I)       Read module constraints... (mem=2575.8M)
[11/27 23:10:30    323s] (I)       Done Read module constraints (cpu=0.000s, mem=2575.8M)
[11/27 23:10:30    323s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Create route DB ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       == Non-default Options ==
[11/27 23:10:30    323s] (I)       Maximum routing layer                              : 6
[11/27 23:10:30    323s] (I)       Buffering-aware routing                            : true
[11/27 23:10:30    323s] (I)       Spread congestion away from blockages              : true
[11/27 23:10:30    323s] (I)       Number of threads                                  : 1
[11/27 23:10:30    323s] (I)       Overflow penalty cost                              : 10
[11/27 23:10:30    323s] (I)       Punch through distance                             : 4642.740000
[11/27 23:10:30    323s] (I)       Source-to-sink ratio                               : 0.300000
[11/27 23:10:30    323s] (I)       Method to set GCell size                           : row
[11/27 23:10:30    323s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:10:30    323s] (I)       Started Import route data (1T) ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       ============== Pin Summary ==============
[11/27 23:10:30    323s] (I)       +-------+--------+---------+------------+
[11/27 23:10:30    323s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:10:30    323s] (I)       +-------+--------+---------+------------+
[11/27 23:10:30    323s] (I)       |     1 |  92616 |  100.00 |        Pin |
[11/27 23:10:30    323s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:10:30    323s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:10:30    323s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:10:30    323s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:10:30    323s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:10:30    323s] (I)       +-------+--------+---------+------------+
[11/27 23:10:30    323s] (I)       Use row-based GCell size
[11/27 23:10:30    323s] (I)       Use row-based GCell align
[11/27 23:10:30    323s] (I)       GCell unit size   : 5040
[11/27 23:10:30    323s] (I)       GCell multiplier  : 1
[11/27 23:10:30    323s] (I)       GCell row height  : 5040
[11/27 23:10:30    323s] (I)       Actual row height : 5040
[11/27 23:10:30    323s] (I)       GCell align ref   : 240560 240800
[11/27 23:10:30    323s] [NR-eGR] Track table information for default rule: 
[11/27 23:10:30    323s] [NR-eGR] metal1 has no routable track
[11/27 23:10:30    323s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:10:30    323s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:10:30    323s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:10:30    323s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:10:30    323s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:10:30    323s] (I)       =================== Default via ====================
[11/27 23:10:30    323s] (I)       +---+------------------+---------------------------+
[11/27 23:10:30    323s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:10:30    323s] (I)       +---+------------------+---------------------------+
[11/27 23:10:30    323s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:10:30    323s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:10:30    323s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:10:30    323s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:10:30    323s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:10:30    323s] (I)       +---+------------------+---------------------------+
[11/27 23:10:30    323s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read routing blockages ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read instance blockages ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read PG blockages ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] [NR-eGR] Read 6702 PG shapes
[11/27 23:10:30    323s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read boundary cut boxes ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:10:30    323s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:10:30    323s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:10:30    323s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:10:30    323s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:10:30    323s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read blackboxes ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:10:30    323s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read prerouted ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:10:30    323s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read unlegalized nets ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] (I)       Started Read nets ( Curr Mem: 2575.80 MB )
[11/27 23:10:30    323s] [NR-eGR] Read numTotalNets=26719  numIgnoredNets=0
[11/27 23:10:30    323s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Started Set up via pillars ( Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       early_global_route_priority property id does not exist.
[11/27 23:10:30    323s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Model blockages into capacity
[11/27 23:10:30    323s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:10:30    323s] (I)       Started Initialize 3D capacity ( Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:10:30    323s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:10:30    323s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:10:30    323s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:10:30    323s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:10:30    323s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       -- layer congestion ratio --
[11/27 23:10:30    323s] (I)       Layer 1 : 0.100000
[11/27 23:10:30    323s] (I)       Layer 2 : 0.700000
[11/27 23:10:30    323s] (I)       Layer 3 : 0.700000
[11/27 23:10:30    323s] (I)       Layer 4 : 0.700000
[11/27 23:10:30    323s] (I)       Layer 5 : 0.700000
[11/27 23:10:30    323s] (I)       Layer 6 : 0.700000
[11/27 23:10:30    323s] (I)       ----------------------------
[11/27 23:10:30    323s] (I)       Number of ignored nets                =      0
[11/27 23:10:30    323s] (I)       Number of connected nets              =      0
[11/27 23:10:30    323s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:10:30    323s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:10:30    323s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:10:30    323s] (I)       Finished Import route data (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Started Read aux data ( Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Constructing bin map
[11/27 23:10:30    323s] (I)       Initialize bin information with width=10080 height=10080
[11/27 23:10:30    323s] (I)       Done constructing bin map
[11/27 23:10:30    323s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Started Others data preparation ( Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:10:30    323s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Started Create route kernel ( Curr Mem: 2582.12 MB )
[11/27 23:10:30    323s] (I)       Ndr track 0 does not exist
[11/27 23:10:30    323s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:10:30    323s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:10:30    323s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:10:30    323s] (I)       Site width          :   620  (dbu)
[11/27 23:10:30    323s] (I)       Row height          :  5040  (dbu)
[11/27 23:10:30    323s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:10:30    323s] (I)       GCell width         :  5040  (dbu)
[11/27 23:10:30    323s] (I)       GCell height        :  5040  (dbu)
[11/27 23:10:30    323s] (I)       Grid                :   290   286     6
[11/27 23:10:30    323s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:10:30    323s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:10:30    323s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:10:30    323s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:10:30    323s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:10:30    323s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:10:30    323s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:10:30    323s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:10:30    323s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:10:30    323s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:10:30    323s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:10:30    323s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:10:30    323s] (I)       --------------------------------------------------------
[11/27 23:10:30    323s] 
[11/27 23:10:30    323s] [NR-eGR] ============ Routing rule table ============
[11/27 23:10:30    323s] [NR-eGR] Rule id: 0  Nets: 26692 
[11/27 23:10:30    323s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:10:30    323s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:10:30    323s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:10:30    323s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:10:30    323s] [NR-eGR] ========================================
[11/27 23:10:30    323s] [NR-eGR] 
[11/27 23:10:30    323s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:10:30    323s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:10:30    323s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:10:30    323s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:10:30    323s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:10:30    323s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:10:30    323s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Reset routing kernel
[11/27 23:10:30    323s] (I)       Started Global Routing ( Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Started Initialization ( Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       totalPins=92562  totalGlobalPin=85327 (92.18%)
[11/27 23:10:30    323s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Started Net group 1 ( Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Started Generate topology ( Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Finished Generate topology ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:10:30    323s] (I)       #blocked areas for congestion spreading : 101
[11/27 23:10:30    323s] [NR-eGR] Layer group 1: route 26692 net(s) in layer range [2, 6]
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] (I)       ============  Phase 1a Route ============
[11/27 23:10:30    323s] (I)       Started Phase 1a ( Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Started Pattern routing (1T) ( Curr Mem: 2585.45 MB )
[11/27 23:10:30    323s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:10:30    323s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Usage: 439894 = (214006 H, 225888 V) = (20.91% H, 22.39% V) = (1.079e+06um H, 1.138e+06um V)
[11/27 23:10:30    323s] (I)       Started Add via demand to 2D ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] (I)       ============  Phase 1b Route ============
[11/27 23:10:30    323s] (I)       Started Phase 1b ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Monotonic routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Usage: 441216 = (214788 H, 226428 V) = (20.98% H, 22.45% V) = (1.083e+06um H, 1.141e+06um V)
[11/27 23:10:30    323s] (I)       Overflow of layer group 1: 0.06% H + 1.48% V. EstWL: 2.223729e+06um
[11/27 23:10:30    323s] (I)       Congestion metric : 0.06%H 1.48%V, 1.54%HV
[11/27 23:10:30    323s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:10:30    323s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] (I)       ============  Phase 1c Route ============
[11/27 23:10:30    323s] (I)       Started Phase 1c ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Two level routing ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Level2 Grid: 58 x 58
[11/27 23:10:30    323s] (I)       Started Two Level Routing ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Usage: 441242 = (214813 H, 226429 V) = (20.99% H, 22.45% V) = (1.083e+06um H, 1.141e+06um V)
[11/27 23:10:30    323s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] (I)       ============  Phase 1d Route ============
[11/27 23:10:30    323s] (I)       Started Phase 1d ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Detoured routing ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Usage: 441304 = (214871 H, 226433 V) = (20.99% H, 22.45% V) = (1.083e+06um H, 1.141e+06um V)
[11/27 23:10:30    323s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] (I)       ============  Phase 1e Route ============
[11/27 23:10:30    323s] (I)       Started Phase 1e ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Route legalization ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Usage: 441304 = (214871 H, 226433 V) = (20.99% H, 22.45% V) = (1.083e+06um H, 1.141e+06um V)
[11/27 23:10:30    323s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 1.12% V. EstWL: 2.224172e+06um
[11/27 23:10:30    323s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] (I)       ============  Phase 1l Route ============
[11/27 23:10:30    323s] (I)       Started Phase 1l ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Layer assignment (1T) ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Layer assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Phase 1l ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Net group 1 ( CPU: 0.42 sec, Real: 0.41 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Clean cong LA ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:10:30    323s] (I)       Layer  2:     387564    131945      2675      251292      420571    (37.40%) 
[11/27 23:10:30    323s] (I)       Layer  3:     431433    117472       428      280656      463230    (37.73%) 
[11/27 23:10:30    323s] (I)       Layer  4:     487882    120666       552      171514      500350    (25.53%) 
[11/27 23:10:30    323s] (I)       Layer  5:     590563    110388        22      142866      601020    (19.21%) 
[11/27 23:10:30    323s] (I)       Layer  6:     131723     24015       229       33940      134025    (20.21%) 
[11/27 23:10:30    323s] (I)       Total:       2029165    504486      3906      880268     2119196    (29.35%) 
[11/27 23:10:30    323s] (I)       
[11/27 23:10:30    323s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:10:30    323s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/27 23:10:30    323s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:10:30    323s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/27 23:10:30    323s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:10:30    323s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:10:30    323s] [NR-eGR]  metal2  (2)      1726( 3.34%)       159( 0.31%)         2( 0.00%)   ( 3.65%) 
[11/27 23:10:30    323s] [NR-eGR]  metal3  (3)       282( 0.55%)        22( 0.04%)         1( 0.00%)   ( 0.59%) 
[11/27 23:10:30    323s] [NR-eGR]  metal4  (4)       459( 0.75%)         8( 0.01%)         0( 0.00%)   ( 0.76%) 
[11/27 23:10:30    323s] [NR-eGR]  metal5  (5)        20( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/27 23:10:30    323s] [NR-eGR]  metal6  (6)       177( 0.27%)         1( 0.00%)         0( 0.00%)   ( 0.27%) 
[11/27 23:10:30    323s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:10:30    323s] [NR-eGR] Total             2664( 0.90%)       190( 0.06%)         3( 0.00%)   ( 0.96%) 
[11/27 23:10:30    323s] [NR-eGR] 
[11/27 23:10:30    323s] (I)       Finished Global Routing ( CPU: 0.42 sec, Real: 0.43 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Export 3D cong map ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:10:30    323s] (I)       Started Export 2D cong map ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.78% V
[11/27 23:10:30    323s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.92% V
[11/27 23:10:30    323s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       ============= Track Assignment ============
[11/27 23:10:30    323s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Started Track Assignment (1T) ( Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/27 23:10:30    323s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:30    323s] (I)       Run Multi-thread track assignment
[11/27 23:10:31    323s] (I)       Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] (I)       Started Export ( Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] Started Export DB wires ( Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] Started Export all nets ( Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] Finished Export all nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] Started Set wire vias ( Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] Finished Export DB wires ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:10:31    323s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 92562
[11/27 23:10:31    323s] [NR-eGR] metal2  (2V) length: 4.745499e+05um, number of vias: 125915
[11/27 23:10:31    323s] [NR-eGR] metal3  (3H) length: 5.535312e+05um, number of vias: 26057
[11/27 23:10:31    323s] [NR-eGR] metal4  (4V) length: 5.906657e+05um, number of vias: 13903
[11/27 23:10:31    323s] [NR-eGR] metal5  (5H) length: 5.531161e+05um, number of vias: 2829
[11/27 23:10:31    323s] [NR-eGR] metal6  (6V) length: 1.215509e+05um, number of vias: 0
[11/27 23:10:31    323s] [NR-eGR] Total length: 2.293414e+06um, number of vias: 261266
[11/27 23:10:31    323s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:10:31    323s] [NR-eGR] Total eGR-routed clock nets wire length: 3.256475e+04um 
[11/27 23:10:31    323s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:10:31    323s] (I)       Started Update net boxes ( Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2596.45 MB )
[11/27 23:10:31    323s] (I)       Started Update timing ( Curr Mem: 2596.45 MB )
[11/27 23:10:31    324s] (I)       Finished Update timing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2586.93 MB )
[11/27 23:10:31    324s] (I)       Finished Export ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2586.93 MB )
[11/27 23:10:31    324s] (I)       Started Postprocess design ( Curr Mem: 2586.93 MB )
[11/27 23:10:31    324s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.93 MB )
[11/27 23:10:31    324s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.05 sec, Real: 1.05 sec, Curr Mem: 2573.93 MB )
[11/27 23:10:31    324s] ### Creating LA Mngr. totSessionCpu=0:05:24 mem=2556.9M
[11/27 23:10:31    324s] 
[11/27 23:10:31    324s] Trim Metal Layers:
[11/27 23:10:31    324s] LayerId::1 widthSet size::4
[11/27 23:10:31    324s] LayerId::2 widthSet size::4
[11/27 23:10:31    324s] LayerId::3 widthSet size::4
[11/27 23:10:31    324s] LayerId::4 widthSet size::4
[11/27 23:10:31    324s] LayerId::5 widthSet size::4
[11/27 23:10:31    324s] LayerId::6 widthSet size::2
[11/27 23:10:31    324s] Updating RC grid for preRoute extraction ...
[11/27 23:10:31    324s] eee: pegSigSF::1.070000
[11/27 23:10:31    324s] Initializing multi-corner capacitance tables ... 
[11/27 23:10:31    324s] Initializing multi-corner resistance tables ...
[11/27 23:10:31    324s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:10:31    324s] eee: l::2 avDens::0.254008 usedTrk::10587.676977 availTrk::41682.471938 sigTrk::10587.676977
[11/27 23:10:31    324s] eee: l::3 avDens::0.265546 usedTrk::12219.877601 availTrk::46017.965725 sigTrk::12219.877601
[11/27 23:10:31    324s] eee: l::4 avDens::0.352302 usedTrk::11721.600411 availTrk::33271.455840 sigTrk::11721.600411
[11/27 23:10:31    324s] eee: l::5 avDens::0.296316 usedTrk::10975.024607 availTrk::37038.258562 sigTrk::10975.024607
[11/27 23:10:31    324s] eee: l::6 avDens::0.360706 usedTrk::2411.724807 availTrk::6686.129032 sigTrk::2411.724807
[11/27 23:10:31    324s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:31    324s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.513556 ; uaWl: 1.000000 ; uaWlH: 0.551725 ; aWlH: 0.000000 ; Pmax: 0.915000 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:10:31    324s] ### Creating LA Mngr, finished. totSessionCpu=0:05:24 mem=2556.9M
[11/27 23:10:31    324s] Extraction called for design 'CHIP' of instances=25485 and nets=26723 using extraction engine 'preRoute' .
[11/27 23:10:31    324s] PreRoute RC Extraction called for design CHIP.
[11/27 23:10:31    324s] RC Extraction called in multi-corner(1) mode.
[11/27 23:10:31    324s] RCMode: PreRoute
[11/27 23:10:31    324s]       RC Corner Indexes            0   
[11/27 23:10:31    324s] Capacitance Scaling Factor   : 1.00000 
[11/27 23:10:31    324s] Resistance Scaling Factor    : 1.00000 
[11/27 23:10:31    324s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 23:10:31    324s] Clock Res. Scaling Factor    : 1.00000 
[11/27 23:10:31    324s] Shrink Factor                : 1.00000
[11/27 23:10:31    324s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 23:10:31    324s] Using capacitance table file ...
[11/27 23:10:31    324s] 
[11/27 23:10:31    324s] Trim Metal Layers:
[11/27 23:10:31    324s] LayerId::1 widthSet size::4
[11/27 23:10:31    324s] LayerId::2 widthSet size::4
[11/27 23:10:31    324s] LayerId::3 widthSet size::4
[11/27 23:10:31    324s] LayerId::4 widthSet size::4
[11/27 23:10:31    324s] LayerId::5 widthSet size::4
[11/27 23:10:31    324s] LayerId::6 widthSet size::2
[11/27 23:10:31    324s] Updating RC grid for preRoute extraction ...
[11/27 23:10:31    324s] eee: pegSigSF::1.070000
[11/27 23:10:31    324s] Initializing multi-corner capacitance tables ... 
[11/27 23:10:31    324s] Initializing multi-corner resistance tables ...
[11/27 23:10:31    324s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:10:31    324s] eee: l::2 avDens::0.254008 usedTrk::10587.676977 availTrk::41682.471938 sigTrk::10587.676977
[11/27 23:10:31    324s] eee: l::3 avDens::0.265546 usedTrk::12219.877601 availTrk::46017.965725 sigTrk::12219.877601
[11/27 23:10:31    324s] eee: l::4 avDens::0.352302 usedTrk::11721.600411 availTrk::33271.455840 sigTrk::11721.600411
[11/27 23:10:31    324s] eee: l::5 avDens::0.296316 usedTrk::10975.024607 availTrk::37038.258562 sigTrk::10975.024607
[11/27 23:10:31    324s] eee: l::6 avDens::0.360706 usedTrk::2411.724807 availTrk::6686.129032 sigTrk::2411.724807
[11/27 23:10:31    324s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:31    324s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.513556 ; uaWl: 1.000000 ; uaWlH: 0.551725 ; aWlH: 0.000000 ; Pmax: 0.915000 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:10:31    324s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2556.930M)
[11/27 23:10:31    324s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2556.9M
[11/27 23:10:31    324s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2556.9M
[11/27 23:10:31    324s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2556.9M
[11/27 23:10:31    324s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2556.9M
[11/27 23:10:31    324s] Fast DP-INIT is on for default
[11/27 23:10:31    324s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2556.9M
[11/27 23:10:31    324s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2556.9M
[11/27 23:10:31    324s] Starting delay calculation for Setup views
[11/27 23:10:31    324s] #################################################################################
[11/27 23:10:31    324s] # Design Stage: PreRoute
[11/27 23:10:31    324s] # Design Name: CHIP
[11/27 23:10:31    324s] # Design Mode: 180nm
[11/27 23:10:31    324s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:10:31    324s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:10:31    324s] # Signoff Settings: SI Off 
[11/27 23:10:31    324s] #################################################################################
[11/27 23:10:32    324s] Calculate delays in BcWc mode...
[11/27 23:10:32    324s] Topological Sorting (REAL = 0:00:00.0, MEM = 2578.4M, InitMEM = 2574.5M)
[11/27 23:10:32    324s] Start delay calculation (fullDC) (1 T). (MEM=2578.38)
[11/27 23:10:32    325s] End AAE Lib Interpolated Model. (MEM=2578.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:10:35    328s] Total number of fetched objects 26789
[11/27 23:10:36    328s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/27 23:10:36    328s] End delay calculation. (MEM=2594.8 CPU=0:00:03.1 REAL=0:00:04.0)
[11/27 23:10:36    328s] End delay calculation (fullDC). (MEM=2594.8 CPU=0:00:03.6 REAL=0:00:04.0)
[11/27 23:10:36    328s] *** CDM Built up (cpu=0:00:04.2  real=0:00:05.0  mem= 2594.8M) ***
[11/27 23:10:36    328s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:05:29 mem=2594.8M)
[11/27 23:10:36    329s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.203  |
|           TNS (ns):|-11537.0 |
|    Violating Paths:|  2210   |
|          All Paths:|  2907   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    147 (147)     |   -2.112   |    148 (148)     |
|   max_tran     |    149 (5583)    |   -7.699   |    149 (5583)    |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.294%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1862.7M, totSessionCpu=0:05:29 **
[11/27 23:10:36    329s] *** InitOpt #1 [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 0:05:29.2/0:56:25.2 (0.1), mem = 2563.1M
[11/27 23:10:36    329s] 
[11/27 23:10:36    329s] =============================================================================================
[11/27 23:10:36    329s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[11/27 23:10:36    329s] =============================================================================================
[11/27 23:10:36    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:10:36    329s] ---------------------------------------------------------------------------------------------
[11/27 23:10:36    329s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:36    329s] [ EarlyGlobalRoute       ]      1   0:00:01.1  (  11.8 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:10:36    329s] [ ExtractRC              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    1.0
[11/27 23:10:36    329s] [ TimingUpdate           ]      1   0:00:00.3  (   3.7 % )     0:00:04.6 /  0:00:04.6    1.0
[11/27 23:10:36    329s] [ FullDelayCalc          ]      1   0:00:04.2  (  47.5 % )     0:00:04.2 /  0:00:04.2    1.0
[11/27 23:10:36    329s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:04.9 /  0:00:04.9    1.0
[11/27 23:10:36    329s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[11/27 23:10:36    329s] [ DrvReport              ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.3    1.0
[11/27 23:10:36    329s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/27 23:10:36    329s] [ LibAnalyzerInit        ]      2   0:00:02.4  (  27.3 % )     0:00:02.4 /  0:00:02.4    1.0
[11/27 23:10:36    329s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:36    329s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:36    329s] [ MISC                   ]          0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:10:36    329s] ---------------------------------------------------------------------------------------------
[11/27 23:10:36    329s]  InitOpt #1 TOTAL                   0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.9    1.0
[11/27 23:10:36    329s] ---------------------------------------------------------------------------------------------
[11/27 23:10:36    329s] 
[11/27 23:10:36    329s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/27 23:10:36    329s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:10:36    329s] ### Creating PhyDesignMc. totSessionCpu=0:05:29 mem=2563.1M
[11/27 23:10:36    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.1M
[11/27 23:10:36    329s] z: 2, totalTracks: 1
[11/27 23:10:36    329s] z: 4, totalTracks: 1
[11/27 23:10:36    329s] z: 6, totalTracks: 1
[11/27 23:10:36    329s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:36    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:     Starting CMU at level 3, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2563.1M
[11/27 23:10:36    329s] 
[11/27 23:10:36    329s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:36    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2563.1M
[11/27 23:10:36    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2563.1MB).
[11/27 23:10:36    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2563.1M
[11/27 23:10:36    329s] TotalInstCnt at PhyDesignMc Initialization: 25,435
[11/27 23:10:36    329s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:29 mem=2563.1M
[11/27 23:10:36    329s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:2563.1M
[11/27 23:10:36    329s] TotalInstCnt at PhyDesignMc Destruction: 25,435
[11/27 23:10:36    329s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:10:36    329s] ### Creating PhyDesignMc. totSessionCpu=0:05:29 mem=2563.1M
[11/27 23:10:36    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.1M
[11/27 23:10:36    329s] z: 2, totalTracks: 1
[11/27 23:10:36    329s] z: 4, totalTracks: 1
[11/27 23:10:36    329s] z: 6, totalTracks: 1
[11/27 23:10:36    329s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:36    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:     Starting CMU at level 3, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2563.1M
[11/27 23:10:36    329s] 
[11/27 23:10:36    329s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:36    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2563.1M
[11/27 23:10:36    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2563.1MB).
[11/27 23:10:36    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2563.1M
[11/27 23:10:36    329s] TotalInstCnt at PhyDesignMc Initialization: 25,435
[11/27 23:10:36    329s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:29 mem=2563.1M
[11/27 23:10:36    329s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2563.1M
[11/27 23:10:36    329s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:2563.1M
[11/27 23:10:36    329s] TotalInstCnt at PhyDesignMc Destruction: 25,435
[11/27 23:10:36    329s] *** Starting optimizing excluded clock nets MEM= 2563.1M) ***
[11/27 23:10:36    329s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2563.1M) ***
[11/27 23:10:36    329s] The useful skew maximum allowed delay is: 0.3
[11/27 23:10:37    329s] Deleting Lib Analyzer.
[11/27 23:10:37    329s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:05:29.9/0:56:25.9 (0.1), mem = 2563.1M
[11/27 23:10:37    329s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:10:37    329s] Info: 27 io nets excluded
[11/27 23:10:37    329s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:10:37    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=2563.1M
[11/27 23:10:37    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=2563.1M
[11/27 23:10:37    329s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 23:10:37    329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.1
[11/27 23:10:37    329s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:10:37    329s] ### Creating PhyDesignMc. totSessionCpu=0:05:30 mem=2563.1M
[11/27 23:10:37    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.1M
[11/27 23:10:37    329s] z: 2, totalTracks: 1
[11/27 23:10:37    329s] z: 4, totalTracks: 1
[11/27 23:10:37    329s] z: 6, totalTracks: 1
[11/27 23:10:37    329s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:37    330s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.1M
[11/27 23:10:37    330s] OPERPROF:     Starting CMU at level 3, MEM:2563.1M
[11/27 23:10:37    330s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2563.1M
[11/27 23:10:37    330s] 
[11/27 23:10:37    330s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:37    330s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2563.1M
[11/27 23:10:37    330s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2563.1M
[11/27 23:10:37    330s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2563.1M
[11/27 23:10:37    330s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2563.1MB).
[11/27 23:10:37    330s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2563.1M
[11/27 23:10:37    330s] TotalInstCnt at PhyDesignMc Initialization: 25,435
[11/27 23:10:37    330s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:30 mem=2563.1M
[11/27 23:10:37    330s] ### Creating TopoMgr, started
[11/27 23:10:37    330s] ### Creating TopoMgr, finished
[11/27 23:10:37    330s] 
[11/27 23:10:37    330s] Footprint cell information for calculating maxBufDist
[11/27 23:10:37    330s] *info: There are 14 candidate Buffer cells
[11/27 23:10:37    330s] *info: There are 14 candidate Inverter cells
[11/27 23:10:37    330s] 
[11/27 23:10:37    330s] #optDebug: Start CG creation (mem=2563.1M)
[11/27 23:10:37    330s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[11/27 23:10:37    330s] (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgPrt (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgEgp (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgPbk (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgNrb(cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgObs (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgCon (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s]  ...processing cgPdm (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2664.6M)
[11/27 23:10:37    330s] ### Creating RouteCongInterface, started
[11/27 23:10:37    330s] 
[11/27 23:10:37    330s] Creating Lib Analyzer ...
[11/27 23:10:37    330s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:10:37    330s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:10:37    330s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:10:37    330s] 
[11/27 23:10:37    330s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:38    331s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:32 mem=2680.6M
[11/27 23:10:38    331s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:32 mem=2680.6M
[11/27 23:10:38    331s] Creating Lib Analyzer, finished. 
[11/27 23:10:39    331s] 
[11/27 23:10:39    331s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/27 23:10:39    331s] 
[11/27 23:10:39    331s] #optDebug: {0, 1.000}
[11/27 23:10:39    331s] ### Creating RouteCongInterface, finished
[11/27 23:10:39    332s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2699.7M
[11/27 23:10:39    332s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2699.7M
[11/27 23:10:39    332s] 
[11/27 23:10:39    332s] Netlist preparation processing... 
[11/27 23:10:39    332s] Removed 0 instance
[11/27 23:10:39    332s] *info: Marking 0 isolation instances dont touch
[11/27 23:10:39    332s] *info: Marking 0 level shifter instances dont touch
[11/27 23:10:39    332s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2680.6M
[11/27 23:10:39    332s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:2631.6M
[11/27 23:10:39    332s] TotalInstCnt at PhyDesignMc Destruction: 25,435
[11/27 23:10:39    332s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.1
[11/27 23:10:39    332s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:05:32.3/0:56:28.3 (0.1), mem = 2631.6M
[11/27 23:10:39    332s] 
[11/27 23:10:39    332s] =============================================================================================
[11/27 23:10:39    332s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[11/27 23:10:39    332s] =============================================================================================
[11/27 23:10:39    332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:10:39    332s] ---------------------------------------------------------------------------------------------
[11/27 23:10:39    332s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  46.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:10:39    332s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:39    332s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:10:39    332s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:10:39    332s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 23:10:39    332s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:39    332s] [ MISC                   ]          0:00:00.8  (  34.3 % )     0:00:00.8 /  0:00:00.8    1.0
[11/27 23:10:39    332s] ---------------------------------------------------------------------------------------------
[11/27 23:10:39    332s]  SimplifyNetlist #1 TOTAL           0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/27 23:10:39    332s] ---------------------------------------------------------------------------------------------
[11/27 23:10:39    332s] 
[11/27 23:10:39    332s] Deleting Lib Analyzer.
[11/27 23:10:39    332s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[11/27 23:10:39    332s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:10:39    332s] Info: 27 io nets excluded
[11/27 23:10:39    332s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:10:39    332s] ### Creating LA Mngr. totSessionCpu=0:05:32 mem=2631.6M
[11/27 23:10:39    332s] ### Creating LA Mngr, finished. totSessionCpu=0:05:32 mem=2631.6M
[11/27 23:10:39    332s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 23:10:39    332s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:10:39    332s] ### Creating PhyDesignMc. totSessionCpu=0:05:32 mem=2650.7M
[11/27 23:10:39    332s] OPERPROF: Starting DPlace-Init at level 1, MEM:2650.7M
[11/27 23:10:39    332s] z: 2, totalTracks: 1
[11/27 23:10:39    332s] z: 4, totalTracks: 1
[11/27 23:10:39    332s] z: 6, totalTracks: 1
[11/27 23:10:39    332s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:39    332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2650.7M
[11/27 23:10:39    332s] OPERPROF:     Starting CMU at level 3, MEM:2650.7M
[11/27 23:10:39    332s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2650.7M
[11/27 23:10:39    332s] 
[11/27 23:10:39    332s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:39    332s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2650.7M
[11/27 23:10:39    332s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2650.7M
[11/27 23:10:39    332s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2650.7M
[11/27 23:10:39    332s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2650.7MB).
[11/27 23:10:39    332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2650.7M
[11/27 23:10:39    332s] TotalInstCnt at PhyDesignMc Initialization: 25,435
[11/27 23:10:39    332s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:33 mem=2650.7M
[11/27 23:10:39    332s] Begin: Area Reclaim Optimization
[11/27 23:10:39    332s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:05:32.5/0:56:28.5 (0.1), mem = 2650.7M
[11/27 23:10:39    332s] 
[11/27 23:10:39    332s] Creating Lib Analyzer ...
[11/27 23:10:39    332s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:10:39    332s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:10:39    332s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:10:39    332s] 
[11/27 23:10:39    332s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:41    333s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:34 mem=2650.7M
[11/27 23:10:41    333s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:34 mem=2650.7M
[11/27 23:10:41    333s] Creating Lib Analyzer, finished. 
[11/27 23:10:41    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.2
[11/27 23:10:41    333s] ### Creating RouteCongInterface, started
[11/27 23:10:41    333s] 
[11/27 23:10:41    333s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/27 23:10:41    333s] 
[11/27 23:10:41    333s] #optDebug: {0, 1.000}
[11/27 23:10:41    333s] ### Creating RouteCongInterface, finished
[11/27 23:10:41    334s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2650.7M
[11/27 23:10:41    334s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2650.7M
[11/27 23:10:41    334s] Reclaim Optimization WNS Slack -7.203  TNS Slack -11536.977 Density 87.29
[11/27 23:10:41    334s] +---------+---------+--------+----------+------------+--------+
[11/27 23:10:41    334s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[11/27 23:10:41    334s] +---------+---------+--------+----------+------------+--------+
[11/27 23:10:41    334s] |   87.29%|        -|  -7.203|-11536.977|   0:00:00.0| 2650.7M|
[11/27 23:10:42    335s] |   87.29%|        1|  -7.203|-11536.979|   0:00:01.0| 2692.4M|
[11/27 23:10:42    335s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:10:43    336s] |   87.28%|        3|  -7.203|-11536.964|   0:00:01.0| 2692.4M|
[11/27 23:10:54    347s] |   86.75%|      580|  -7.166|-11469.283|   0:00:11.0| 2702.4M|
[11/27 23:10:54    347s] |   86.75%|        4|  -7.166|-11469.285|   0:00:00.0| 2702.4M|
[11/27 23:10:55    347s] |   86.75%|        0|  -7.166|-11469.285|   0:00:01.0| 2702.4M|
[11/27 23:10:55    347s] +---------+---------+--------+----------+------------+--------+
[11/27 23:10:55    347s] Reclaim Optimization End WNS Slack -7.166  TNS Slack -11469.285 Density 86.75
[11/27 23:10:55    347s] 
[11/27 23:10:55    347s] ** Summary: Restruct = 1 Buffer Deletion = 1 Declone = 2 Resize = 406 **
[11/27 23:10:55    347s] --------------------------------------------------------------
[11/27 23:10:55    347s] |                                   | Total     | Sequential |
[11/27 23:10:55    347s] --------------------------------------------------------------
[11/27 23:10:55    347s] | Num insts resized                 |     405  |       1    |
[11/27 23:10:55    347s] | Num insts undone                  |     177  |       0    |
[11/27 23:10:55    347s] | Num insts Downsized               |     405  |       1    |
[11/27 23:10:55    347s] | Num insts Samesized               |       0  |       0    |
[11/27 23:10:55    347s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:10:55    347s] | Num multiple commits+uncommits    |       3  |       -    |
[11/27 23:10:55    347s] --------------------------------------------------------------
[11/27 23:10:55    347s] Bottom Preferred Layer:
[11/27 23:10:55    347s]     None
[11/27 23:10:55    347s] Via Pillar Rule:
[11/27 23:10:55    347s]     None
[11/27 23:10:55    347s] End: Core Area Reclaim Optimization (cpu = 0:00:15.2) (real = 0:00:16.0) **
[11/27 23:10:55    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.2
[11/27 23:10:55    347s] *** AreaOpt #1 [finish] : cpu/real = 0:00:15.2/0:00:15.2 (1.0), totSession cpu/real = 0:05:47.7/0:56:43.7 (0.1), mem = 2702.4M
[11/27 23:10:55    347s] 
[11/27 23:10:55    347s] =============================================================================================
[11/27 23:10:55    347s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[11/27 23:10:55    347s] =============================================================================================
[11/27 23:10:55    347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:10:55    347s] ---------------------------------------------------------------------------------------------
[11/27 23:10:55    347s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:10:55    347s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   7.4 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:10:55    347s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:55    347s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 23:10:55    347s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:55    347s] [ OptSingleIteration     ]      5   0:00:00.2  (   1.1 % )     0:00:13.0 /  0:00:13.0    1.0
[11/27 23:10:55    347s] [ OptGetWeight           ]    242   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:55    347s] [ OptEval                ]    242   0:00:02.8  (  18.7 % )     0:00:02.8 /  0:00:02.9    1.0
[11/27 23:10:55    347s] [ OptCommit              ]    242   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/27 23:10:55    347s] [ IncrTimingUpdate       ]     92   0:00:06.3  (  41.3 % )     0:00:06.3 /  0:00:06.3    1.0
[11/27 23:10:55    347s] [ PostCommitDelayUpdate  ]    282   0:00:00.3  (   2.1 % )     0:00:03.6 /  0:00:03.6    1.0
[11/27 23:10:55    347s] [ IncrDelayCalc          ]    504   0:00:03.3  (  21.8 % )     0:00:03.3 /  0:00:03.3    1.0
[11/27 23:10:55    347s] [ MISC                   ]          0:00:01.0  (   6.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:10:55    347s] ---------------------------------------------------------------------------------------------
[11/27 23:10:55    347s]  AreaOpt #1 TOTAL                   0:00:15.2  ( 100.0 % )     0:00:15.2 /  0:00:15.2    1.0
[11/27 23:10:55    347s] ---------------------------------------------------------------------------------------------
[11/27 23:10:55    347s] 
[11/27 23:10:55    347s] Executing incremental physical updates
[11/27 23:10:55    347s] Executing incremental physical updates
[11/27 23:10:55    347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.3M
[11/27 23:10:55    347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.086, MEM:2645.3M
[11/27 23:10:55    347s] TotalInstCnt at PhyDesignMc Destruction: 25,432
[11/27 23:10:55    347s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=2645.29M, totSessionCpu=0:05:48).
[11/27 23:10:55    348s] Deleting Lib Analyzer.
[11/27 23:10:55    348s] Begin: GigaOpt high fanout net optimization
[11/27 23:10:55    348s] GigaOpt HFN: use maxLocalDensity 1.2
[11/27 23:10:55    348s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/27 23:10:55    348s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:05:48.3/0:56:44.3 (0.1), mem = 2645.3M
[11/27 23:10:55    348s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:10:55    348s] Info: 27 io nets excluded
[11/27 23:10:55    348s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:10:55    348s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.3
[11/27 23:10:55    348s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:10:55    348s] ### Creating PhyDesignMc. totSessionCpu=0:05:48 mem=2645.3M
[11/27 23:10:55    348s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:10:55    348s] OPERPROF: Starting DPlace-Init at level 1, MEM:2645.3M
[11/27 23:10:55    348s] z: 2, totalTracks: 1
[11/27 23:10:55    348s] z: 4, totalTracks: 1
[11/27 23:10:55    348s] z: 6, totalTracks: 1
[11/27 23:10:55    348s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:55    348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2645.3M
[11/27 23:10:55    348s] OPERPROF:     Starting CMU at level 3, MEM:2645.3M
[11/27 23:10:55    348s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2645.3M
[11/27 23:10:55    348s] 
[11/27 23:10:55    348s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:55    348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2645.3M
[11/27 23:10:55    348s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2645.3M
[11/27 23:10:55    348s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2645.3M
[11/27 23:10:55    348s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2645.3MB).
[11/27 23:10:55    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:2645.3M
[11/27 23:10:55    348s] TotalInstCnt at PhyDesignMc Initialization: 25,432
[11/27 23:10:55    348s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:49 mem=2645.3M
[11/27 23:10:55    348s] ### Creating RouteCongInterface, started
[11/27 23:10:55    348s] 
[11/27 23:10:55    348s] Creating Lib Analyzer ...
[11/27 23:10:56    348s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:10:56    348s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:10:56    348s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:10:56    348s] 
[11/27 23:10:56    348s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:10:57    349s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:50 mem=2645.3M
[11/27 23:10:57    349s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:50 mem=2645.3M
[11/27 23:10:57    349s] Creating Lib Analyzer, finished. 
[11/27 23:10:57    349s] 
[11/27 23:10:57    349s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/27 23:10:57    349s] 
[11/27 23:10:57    349s] #optDebug: {0, 1.000}
[11/27 23:10:57    349s] ### Creating RouteCongInterface, finished
[11/27 23:10:57    349s] {MG  {5 0 44.3 0.828331} }
[11/27 23:10:58    350s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:10:58    350s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2664.4M
[11/27 23:10:58    350s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2664.4M
[11/27 23:10:58    350s] +---------+---------+--------+----------+------------+--------+
[11/27 23:10:58    350s] | Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[11/27 23:10:58    350s] +---------+---------+--------+----------+------------+--------+
[11/27 23:10:58    350s] |   86.75%|        -|  -7.166|-11469.285|   0:00:00.0| 2664.4M|
[11/27 23:10:58    350s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:10:58    351s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:10:58    351s] |   86.82%|       11|  -7.166|-11466.884|   0:00:00.0| 2713.6M|
[11/27 23:10:58    351s] +---------+---------+--------+----------+------------+--------+
[11/27 23:10:58    351s] 
[11/27 23:10:58    351s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2713.6M) ***
[11/27 23:10:58    351s] Bottom Preferred Layer:
[11/27 23:10:58    351s]     None
[11/27 23:10:58    351s] Via Pillar Rule:
[11/27 23:10:58    351s]     None
[11/27 23:10:58    351s] Total-nets :: 26727, Stn-nets :: 49, ratio :: 0.183335 %
[11/27 23:10:58    351s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2694.6M
[11/27 23:10:58    351s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:2648.6M
[11/27 23:10:58    351s] TotalInstCnt at PhyDesignMc Destruction: 25,443
[11/27 23:10:58    351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.3
[11/27 23:10:58    351s] *** DrvOpt #1 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:05:51.2/0:56:47.2 (0.1), mem = 2648.6M
[11/27 23:10:58    351s] 
[11/27 23:10:58    351s] =============================================================================================
[11/27 23:10:58    351s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[11/27 23:10:58    351s] =============================================================================================
[11/27 23:10:58    351s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:10:58    351s] ---------------------------------------------------------------------------------------------
[11/27 23:10:58    351s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:10:58    351s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  40.0 % )     0:00:01.2 /  0:00:01.1    1.0
[11/27 23:10:58    351s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:58    351s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:10:58    351s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:10:58    351s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:58    351s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 23:10:58    351s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:58    351s] [ OptEval                ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/27 23:10:58    351s] [ OptCommit              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/27 23:10:58    351s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 23:10:58    351s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:10:58    351s] [ IncrDelayCalc          ]      5   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.1
[11/27 23:10:58    351s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:10:58    351s] [ MISC                   ]          0:00:01.1  (  36.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:10:58    351s] ---------------------------------------------------------------------------------------------
[11/27 23:10:58    351s]  DrvOpt #1 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[11/27 23:10:58    351s] ---------------------------------------------------------------------------------------------
[11/27 23:10:58    351s] 
[11/27 23:10:58    351s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/27 23:10:58    351s] End: GigaOpt high fanout net optimization
[11/27 23:10:58    351s] Begin: GigaOpt DRV Optimization
[11/27 23:10:58    351s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/27 23:10:58    351s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:05:51.2/0:56:47.2 (0.1), mem = 2648.6M
[11/27 23:10:58    351s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:10:58    351s] Info: 27 io nets excluded
[11/27 23:10:58    351s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:10:58    351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.4
[11/27 23:10:58    351s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:10:58    351s] ### Creating PhyDesignMc. totSessionCpu=0:05:51 mem=2648.6M
[11/27 23:10:58    351s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:10:58    351s] OPERPROF: Starting DPlace-Init at level 1, MEM:2648.6M
[11/27 23:10:58    351s] z: 2, totalTracks: 1
[11/27 23:10:58    351s] z: 4, totalTracks: 1
[11/27 23:10:58    351s] z: 6, totalTracks: 1
[11/27 23:10:58    351s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:10:58    351s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2648.6M
[11/27 23:10:58    351s] OPERPROF:     Starting CMU at level 3, MEM:2648.6M
[11/27 23:10:58    351s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2648.6M
[11/27 23:10:58    351s] 
[11/27 23:10:58    351s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:10:58    351s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2648.6M
[11/27 23:10:58    351s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2648.6M
[11/27 23:10:58    351s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2648.6M
[11/27 23:10:58    351s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2648.6MB).
[11/27 23:10:58    351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2648.6M
[11/27 23:10:58    351s] TotalInstCnt at PhyDesignMc Initialization: 25,443
[11/27 23:10:58    351s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:51 mem=2648.6M
[11/27 23:10:58    351s] ### Creating RouteCongInterface, started
[11/27 23:10:58    351s] 
[11/27 23:10:58    351s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/27 23:10:58    351s] 
[11/27 23:10:58    351s] #optDebug: {0, 1.000}
[11/27 23:10:58    351s] ### Creating RouteCongInterface, finished
[11/27 23:10:58    351s] {MG  {5 0 44.3 0.828331} }
[11/27 23:10:59    352s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2667.6M
[11/27 23:10:59    352s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2667.6M
[11/27 23:10:59    352s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:10:59    352s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/27 23:10:59    352s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:10:59    352s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/27 23:10:59    352s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:11:00    352s] Info: violation cost 11572.236328 (cap = 217.319153, tran = 11350.914062, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[11/27 23:11:00    352s] |   218|  5591|    -8.31|   210|   210|    -1.57|     0|     0|     0|     0|    -7.17|-11466.88|       0|       0|       0| 86.82%|          |         |
[11/27 23:11:05    358s] Info: violation cost 51.291405 (cap = 1.242579, tran = 50.048828, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:11:05    358s] |     9|   326|    -1.71|     2|     2|    -0.36|     0|     0|     0|     0|    -5.22| -8392.68|     133|       8|     151| 87.27%| 0:00:05.0|  2729.9M|
[11/27 23:11:06    359s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:11:06    359s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.22| -8392.51|       0|       0|       2| 87.27%| 0:00:01.0|  2729.9M|
[11/27 23:11:06    359s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:11:06    359s] Bottom Preferred Layer:
[11/27 23:11:06    359s]     None
[11/27 23:11:06    359s] Via Pillar Rule:
[11/27 23:11:06    359s]     None
[11/27 23:11:06    359s] 
[11/27 23:11:06    359s] *** Finish DRV Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=2729.9M) ***
[11/27 23:11:06    359s] 
[11/27 23:11:06    359s] Total-nets :: 26868, Stn-nets :: 56, ratio :: 0.208426 %
[11/27 23:11:06    359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2710.8M
[11/27 23:11:06    359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2666.8M
[11/27 23:11:06    359s] TotalInstCnt at PhyDesignMc Destruction: 25,584
[11/27 23:11:06    359s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.4
[11/27 23:11:06    359s] *** DrvOpt #2 [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:05:59.5/0:56:55.5 (0.1), mem = 2666.8M
[11/27 23:11:06    359s] 
[11/27 23:11:06    359s] =============================================================================================
[11/27 23:11:06    359s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[11/27 23:11:06    359s] =============================================================================================
[11/27 23:11:06    359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:11:06    359s] ---------------------------------------------------------------------------------------------
[11/27 23:11:06    359s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:11:06    359s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:11:06    359s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:11:06    359s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 23:11:06    359s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:11:06    359s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:06.7 /  0:00:06.7    1.0
[11/27 23:11:06    359s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:11:06    359s] [ OptEval                ]      6   0:00:01.2  (  14.9 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:11:06    359s] [ OptCommit              ]      6   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    0.9
[11/27 23:11:06    359s] [ IncrTimingUpdate       ]      5   0:00:01.4  (  16.8 % )     0:00:01.4 /  0:00:01.4    1.0
[11/27 23:11:06    359s] [ PostCommitDelayUpdate  ]      5   0:00:00.4  (   5.1 % )     0:00:03.9 /  0:00:03.9    1.0
[11/27 23:11:06    359s] [ IncrDelayCalc          ]     39   0:00:03.5  (  41.8 % )     0:00:03.5 /  0:00:03.4    1.0
[11/27 23:11:06    359s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:11:06    359s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/27 23:11:06    359s] [ MISC                   ]          0:00:01.1  (  13.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:11:06    359s] ---------------------------------------------------------------------------------------------
[11/27 23:11:06    359s]  DrvOpt #2 TOTAL                    0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.3    1.0
[11/27 23:11:06    359s] ---------------------------------------------------------------------------------------------
[11/27 23:11:06    359s] 
[11/27 23:11:06    359s] End: GigaOpt DRV Optimization
[11/27 23:11:06    359s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/27 23:11:06    359s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1940.2M, totSessionCpu=0:05:59 **
[11/27 23:11:07    359s] 
[11/27 23:11:07    359s] Active setup views:
[11/27 23:11:07    359s]  av_func_mode_max
[11/27 23:11:07    359s]   Dominating endpoints: 0
[11/27 23:11:07    359s]   Dominating TNS: -0.000
[11/27 23:11:07    359s] 
[11/27 23:11:07    359s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 23:11:07    359s] Deleting Lib Analyzer.
[11/27 23:11:07    359s] Begin: GigaOpt Global Optimization
[11/27 23:11:07    359s] *info: use new DP (enabled)
[11/27 23:11:07    359s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/27 23:11:07    359s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:11:07    359s] Info: 27 io nets excluded
[11/27 23:11:07    359s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:11:07    359s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:05:59.7/0:56:55.7 (0.1), mem = 2666.8M
[11/27 23:11:07    359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.5
[11/27 23:11:07    359s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:11:07    359s] ### Creating PhyDesignMc. totSessionCpu=0:06:00 mem=2666.8M
[11/27 23:11:07    359s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:11:07    359s] OPERPROF: Starting DPlace-Init at level 1, MEM:2666.8M
[11/27 23:11:07    359s] z: 2, totalTracks: 1
[11/27 23:11:07    359s] z: 4, totalTracks: 1
[11/27 23:11:07    359s] z: 6, totalTracks: 1
[11/27 23:11:07    359s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:11:07    359s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2666.8M
[11/27 23:11:07    359s] OPERPROF:     Starting CMU at level 3, MEM:2666.8M
[11/27 23:11:07    359s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2666.8M
[11/27 23:11:07    359s] 
[11/27 23:11:07    359s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:11:07    359s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2666.8M
[11/27 23:11:07    359s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2666.8M
[11/27 23:11:07    359s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2666.8M
[11/27 23:11:07    359s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2666.8MB).
[11/27 23:11:07    359s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2666.8M
[11/27 23:11:07    359s] TotalInstCnt at PhyDesignMc Initialization: 25,584
[11/27 23:11:07    359s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:00 mem=2666.8M
[11/27 23:11:07    359s] ### Creating RouteCongInterface, started
[11/27 23:11:07    359s] 
[11/27 23:11:07    359s] Creating Lib Analyzer ...
[11/27 23:11:07    359s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:11:07    359s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:11:07    359s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:11:07    359s] 
[11/27 23:11:07    359s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:11:08    360s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:01 mem=2666.8M
[11/27 23:11:08    360s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:01 mem=2666.8M
[11/27 23:11:08    360s] Creating Lib Analyzer, finished. 
[11/27 23:11:08    361s] 
[11/27 23:11:08    361s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/27 23:11:08    361s] 
[11/27 23:11:08    361s] #optDebug: {0, 1.000}
[11/27 23:11:08    361s] ### Creating RouteCongInterface, finished
[11/27 23:11:08    361s] {MG  {5 0 44.3 0.828331} }
[11/27 23:11:09    361s] *info: 27 io nets excluded
[11/27 23:11:09    361s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:11:09    361s] *info: 2 clock nets excluded
[11/27 23:11:09    361s] *info: 2 no-driver nets excluded.
[11/27 23:11:09    361s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2685.9M
[11/27 23:11:09    361s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2685.9M
[11/27 23:11:09    362s] ** GigaOpt Global Opt WNS Slack -5.223  TNS Slack -8392.513 
[11/27 23:11:09    362s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:11:09    362s] |  WNS   |   TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:11:09    362s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:11:09    362s] |  -5.223|-8392.513|   87.27%|   0:00:00.0| 2685.9M|av_func_mode_max|  default| CORE/img_reg_2__2__5_/D          |
[11/27 23:11:24    376s] |  -3.677|-6843.333|   87.21%|   0:00:15.0| 2790.7M|av_func_mode_max|  default| CORE/img_reg_6__5__5_/D          |
[11/27 23:11:36    389s] |  -2.750|-5175.818|   88.60%|   0:00:12.0| 2818.1M|av_func_mode_max|  default| CORE/img_reg_6__5__5_/D          |
[11/27 23:11:37    390s] |  -2.750|-5175.818|   88.60%|   0:00:01.0| 2818.1M|av_func_mode_max|  default| CORE/img_reg_6__5__5_/D          |
[11/27 23:11:57    409s] |  -2.396|-4485.327|   89.86%|   0:00:20.0| 2818.1M|av_func_mode_max|  default| CORE/img_reg_0__2__0_/D          |
[11/27 23:12:11    424s] |  -2.116|-3878.191|   89.80%|   0:00:14.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_7__6__0_/D          |
[11/27 23:12:20    433s] |  -2.011|-3744.861|   90.28%|   0:00:09.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_6__4__3_/D          |
[11/27 23:12:21    434s] |  -2.011|-3744.861|   90.28%|   0:00:01.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_6__4__3_/D          |
[11/27 23:12:27    440s] |  -1.794|-3335.493|   90.69%|   0:00:06.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_6__12__2_/D         |
[11/27 23:12:37    450s] |  -1.642|-3027.476|   90.54%|   0:00:10.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_1__3__6_/D          |
[11/27 23:12:44    457s] |  -1.550|-2856.555|   90.85%|   0:00:07.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_1__3__6_/D          |
[11/27 23:12:45    458s] |  -1.550|-2856.555|   90.85%|   0:00:01.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_1__3__6_/D          |
[11/27 23:12:48    461s] |  -1.458|-2638.497|   91.14%|   0:00:03.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_1__3__6_/D          |
[11/27 23:12:58    471s] |  -1.437|-2518.181|   91.03%|   0:00:10.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:04    476s] |  -1.437|-2337.330|   91.47%|   0:00:06.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:04    477s] |  -1.437|-2337.330|   91.47%|   0:00:00.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:08    480s] |  -1.401|-2276.251|   91.74%|   0:00:04.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:17    489s] |  -1.324|-2257.566|   91.83%|   0:00:09.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:22    495s] |  -1.324|-2243.916|   92.21%|   0:00:05.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:23    496s] |  -1.324|-2243.916|   92.21%|   0:00:01.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:26    499s] |  -1.311|-2231.112|   92.47%|   0:00:03.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:35    508s] |  -1.311|-2217.711|   92.43%|   0:00:09.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:40    512s] |  -1.311|-2204.283|   92.61%|   0:00:05.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:41    513s] |  -1.311|-2204.283|   92.61%|   0:00:01.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:43    516s] |  -1.292|-2191.400|   92.81%|   0:00:02.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:52    524s] |  -1.292|-2193.342|   92.76%|   0:00:09.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:56    528s] |  -1.292|-2189.070|   92.86%|   0:00:04.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:56    529s] |  -1.292|-2189.070|   92.86%|   0:00:00.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:13:59    531s] |  -1.292|-2187.457|   92.95%|   0:00:03.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:14:10    542s] |  -1.292|-2196.473|   92.89%|   0:00:11.0| 2932.6M|av_func_mode_max|  default| CORE/img_reg_10__3__1_/D         |
[11/27 23:14:10    542s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:14:10    542s] 
[11/27 23:14:10    542s] *** Finish pre-CTS Global Setup Fixing (cpu=0:03:01 real=0:03:01 mem=2932.6M) ***
[11/27 23:14:10    542s] 
[11/27 23:14:10    542s] *** Finish pre-CTS Setup Fixing (cpu=0:03:01 real=0:03:01 mem=2932.6M) ***
[11/27 23:14:10    542s] Bottom Preferred Layer:
[11/27 23:14:10    542s]     None
[11/27 23:14:10    542s] Via Pillar Rule:
[11/27 23:14:10    542s]     None
[11/27 23:14:10    542s] ** GigaOpt Global Opt End WNS Slack -1.292  TNS Slack -2196.473 
[11/27 23:14:10    542s] Total-nets :: 27640, Stn-nets :: 769, ratio :: 2.7822 %
[11/27 23:14:10    542s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2913.5M
[11/27 23:14:10    542s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2723.5M
[11/27 23:14:10    542s] TotalInstCnt at PhyDesignMc Destruction: 26,356
[11/27 23:14:10    542s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.5
[11/27 23:14:10    542s] *** GlobalOpt #1 [finish] : cpu/real = 0:03:03.2/0:03:03.1 (1.0), totSession cpu/real = 0:09:02.9/0:59:58.8 (0.2), mem = 2723.5M
[11/27 23:14:10    542s] 
[11/27 23:14:10    542s] =============================================================================================
[11/27 23:14:10    542s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[11/27 23:14:10    542s] =============================================================================================
[11/27 23:14:10    542s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:14:10    542s] ---------------------------------------------------------------------------------------------
[11/27 23:14:10    542s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:14:10    542s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:14:10    542s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:14:10    542s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 23:14:10    542s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:14:10    542s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:14:10    542s] [ TransformInit          ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[11/27 23:14:10    542s] [ OptSingleIteration     ]     29   0:00:00.6  (   0.3 % )     0:03:00.2 /  0:03:00.3    1.0
[11/27 23:14:10    542s] [ OptGetWeight           ]     29   0:00:09.5  (   5.2 % )     0:00:09.5 /  0:00:09.5    1.0
[11/27 23:14:10    542s] [ OptEval                ]     29   0:01:54.9  (  62.8 % )     0:01:54.9 /  0:01:54.9    1.0
[11/27 23:14:10    542s] [ OptCommit              ]     29   0:00:02.1  (   1.2 % )     0:00:02.1 /  0:00:02.1    1.0
[11/27 23:14:10    542s] [ IncrTimingUpdate       ]     22   0:00:08.0  (   4.4 % )     0:00:08.0 /  0:00:08.0    1.0
[11/27 23:14:10    542s] [ PostCommitDelayUpdate  ]     29   0:00:02.0  (   1.1 % )     0:00:20.5 /  0:00:20.4    1.0
[11/27 23:14:10    542s] [ IncrDelayCalc          ]    383   0:00:18.5  (  10.1 % )     0:00:18.5 /  0:00:18.6    1.0
[11/27 23:14:10    542s] [ SetupOptGetWorkingSet  ]     29   0:00:10.2  (   5.5 % )     0:00:10.2 /  0:00:10.1    1.0
[11/27 23:14:10    542s] [ SetupOptGetActiveNode  ]     29   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[11/27 23:14:10    542s] [ SetupOptSlackGraph     ]     29   0:00:12.8  (   7.0 % )     0:00:12.8 /  0:00:12.8    1.0
[11/27 23:14:10    542s] [ MISC                   ]          0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/27 23:14:10    542s] ---------------------------------------------------------------------------------------------
[11/27 23:14:10    542s]  GlobalOpt #1 TOTAL                 0:03:03.1  ( 100.0 % )     0:03:03.1 /  0:03:03.2    1.0
[11/27 23:14:10    542s] ---------------------------------------------------------------------------------------------
[11/27 23:14:10    542s] 
[11/27 23:14:10    542s] End: GigaOpt Global Optimization
[11/27 23:14:10    542s] *** Timing NOT met, worst failing slack is -1.292
[11/27 23:14:10    542s] *** Check timing (0:00:00.0)
[11/27 23:14:10    542s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 23:14:10    542s] Deleting Lib Analyzer.
[11/27 23:14:10    542s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/27 23:14:10    542s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:14:10    542s] Info: 27 io nets excluded
[11/27 23:14:10    543s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:14:10    543s] ### Creating LA Mngr. totSessionCpu=0:09:03 mem=2723.5M
[11/27 23:14:10    543s] ### Creating LA Mngr, finished. totSessionCpu=0:09:03 mem=2723.5M
[11/27 23:14:10    543s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 23:14:10    543s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:14:10    543s] ### Creating PhyDesignMc. totSessionCpu=0:09:03 mem=2742.6M
[11/27 23:14:10    543s] OPERPROF: Starting DPlace-Init at level 1, MEM:2742.6M
[11/27 23:14:10    543s] z: 2, totalTracks: 1
[11/27 23:14:10    543s] z: 4, totalTracks: 1
[11/27 23:14:10    543s] z: 6, totalTracks: 1
[11/27 23:14:10    543s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:14:10    543s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2742.6M
[11/27 23:14:10    543s] OPERPROF:     Starting CMU at level 3, MEM:2742.6M
[11/27 23:14:10    543s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2742.6M
[11/27 23:14:10    543s] 
[11/27 23:14:10    543s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:14:10    543s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:2742.6M
[11/27 23:14:10    543s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2742.6M
[11/27 23:14:10    543s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2742.6M
[11/27 23:14:10    543s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2742.6MB).
[11/27 23:14:10    543s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2742.6M
[11/27 23:14:10    543s] TotalInstCnt at PhyDesignMc Initialization: 26,356
[11/27 23:14:10    543s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:03 mem=2742.6M
[11/27 23:14:10    543s] Begin: Area Reclaim Optimization
[11/27 23:14:10    543s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:09:03.2/0:59:59.1 (0.2), mem = 2742.6M
[11/27 23:14:10    543s] 
[11/27 23:14:10    543s] Creating Lib Analyzer ...
[11/27 23:14:10    543s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:14:10    543s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:14:10    543s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:14:10    543s] 
[11/27 23:14:10    543s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:14:11    544s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:04 mem=2744.6M
[11/27 23:14:11    544s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:04 mem=2744.6M
[11/27 23:14:11    544s] Creating Lib Analyzer, finished. 
[11/27 23:14:11    544s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.6
[11/27 23:14:11    544s] ### Creating RouteCongInterface, started
[11/27 23:14:11    544s] 
[11/27 23:14:11    544s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/27 23:14:11    544s] 
[11/27 23:14:11    544s] #optDebug: {0, 1.000}
[11/27 23:14:11    544s] ### Creating RouteCongInterface, finished
[11/27 23:14:11    544s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2744.6M
[11/27 23:14:11    544s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2744.6M
[11/27 23:14:12    544s] Reclaim Optimization WNS Slack -1.292  TNS Slack -2196.473 Density 92.89
[11/27 23:14:12    544s] +---------+---------+--------+---------+------------+--------+
[11/27 23:14:12    544s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:14:12    544s] +---------+---------+--------+---------+------------+--------+
[11/27 23:14:12    544s] |   92.89%|        -|  -1.292|-2196.473|   0:00:00.0| 2744.6M|
[11/27 23:14:13    545s] |   92.89%|        1|  -1.292|-2196.474|   0:00:01.0| 2784.2M|
[11/27 23:14:13    545s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:14:13    546s] |   92.89%|        0|  -1.292|-2196.474|   0:00:00.0| 2784.2M|
[11/27 23:14:15    547s] |   92.73%|       76|  -1.292|-2196.906|   0:00:02.0| 2784.2M|
[11/27 23:14:33    565s] |   92.05%|      840|  -1.259|-2185.207|   0:00:18.0| 2784.2M|
[11/27 23:14:34    566s] |   92.04%|       25|  -1.259|-2186.588|   0:00:01.0| 2784.2M|
[11/27 23:14:34    567s] |   92.04%|        1|  -1.259|-2186.589|   0:00:00.0| 2784.2M|
[11/27 23:14:34    567s] |   92.04%|        0|  -1.259|-2186.589|   0:00:00.0| 2784.2M|
[11/27 23:14:34    567s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:14:34    567s] |   92.04%|        0|  -1.259|-2186.589|   0:00:00.0| 2784.2M|
[11/27 23:14:34    567s] +---------+---------+--------+---------+------------+--------+
[11/27 23:14:34    567s] Reclaim Optimization End WNS Slack -1.259  TNS Slack -2186.589 Density 92.04
[11/27 23:14:34    567s] 
[11/27 23:14:34    567s] ** Summary: Restruct = 1 Buffer Deletion = 43 Declone = 41 Resize = 617 **
[11/27 23:14:34    567s] --------------------------------------------------------------
[11/27 23:14:34    567s] |                                   | Total     | Sequential |
[11/27 23:14:34    567s] --------------------------------------------------------------
[11/27 23:14:34    567s] | Num insts resized                 |     603  |      13    |
[11/27 23:14:34    567s] | Num insts undone                  |     248  |       0    |
[11/27 23:14:34    567s] | Num insts Downsized               |     603  |      13    |
[11/27 23:14:34    567s] | Num insts Samesized               |       0  |       0    |
[11/27 23:14:34    567s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:14:34    567s] | Num multiple commits+uncommits    |      16  |       -    |
[11/27 23:14:34    567s] --------------------------------------------------------------
[11/27 23:14:34    567s] Bottom Preferred Layer:
[11/27 23:14:34    567s]     None
[11/27 23:14:34    567s] Via Pillar Rule:
[11/27 23:14:34    567s]     None
[11/27 23:14:34    567s] End: Core Area Reclaim Optimization (cpu = 0:00:24.3) (real = 0:00:24.0) **
[11/27 23:14:34    567s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.6
[11/27 23:14:34    567s] *** AreaOpt #2 [finish] : cpu/real = 0:00:24.3/0:00:24.3 (1.0), totSession cpu/real = 0:09:27.5/1:00:23.4 (0.2), mem = 2784.2M
[11/27 23:14:34    567s] 
[11/27 23:14:34    567s] =============================================================================================
[11/27 23:14:34    567s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[11/27 23:14:34    567s] =============================================================================================
[11/27 23:14:34    567s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:14:34    567s] ---------------------------------------------------------------------------------------------
[11/27 23:14:34    567s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:14:34    567s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   4.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:14:34    567s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:14:34    567s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:14:34    567s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:14:34    567s] [ OptSingleIteration     ]      8   0:00:00.4  (   1.5 % )     0:00:22.1 /  0:00:22.1    1.0
[11/27 23:14:34    567s] [ OptGetWeight           ]    311   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/27 23:14:34    567s] [ OptEval                ]    311   0:00:04.7  (  19.2 % )     0:00:04.7 /  0:00:04.7    1.0
[11/27 23:14:34    567s] [ OptCommit              ]    311   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 23:14:34    567s] [ IncrTimingUpdate       ]    117   0:00:10.1  (  41.5 % )     0:00:10.1 /  0:00:10.1    1.0
[11/27 23:14:34    567s] [ PostCommitDelayUpdate  ]    358   0:00:01.0  (   4.0 % )     0:00:06.9 /  0:00:06.9    1.0
[11/27 23:14:34    567s] [ IncrDelayCalc          ]    616   0:00:05.9  (  24.3 % )     0:00:05.9 /  0:00:05.8    1.0
[11/27 23:14:34    567s] [ MISC                   ]          0:00:00.9  (   3.9 % )     0:00:00.9 /  0:00:00.9    1.0
[11/27 23:14:34    567s] ---------------------------------------------------------------------------------------------
[11/27 23:14:34    567s]  AreaOpt #2 TOTAL                   0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:00:24.3    1.0
[11/27 23:14:34    567s] ---------------------------------------------------------------------------------------------
[11/27 23:14:34    567s] 
[11/27 23:14:34    567s] Executing incremental physical updates
[11/27 23:14:34    567s] Executing incremental physical updates
[11/27 23:14:34    567s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2765.1M
[11/27 23:14:34    567s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:2726.1M
[11/27 23:14:34    567s] TotalInstCnt at PhyDesignMc Destruction: 26,272
[11/27 23:14:34    567s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=2726.15M, totSessionCpu=0:09:28).
[11/27 23:14:35    567s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2726.1M
[11/27 23:14:35    567s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2726.1M
[11/27 23:14:35    567s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:09:27.9/1:00:23.9 (0.2), mem = 2726.1M
[11/27 23:14:35    567s] 
[11/27 23:14:35    567s] *** Start incrementalPlace ***
[11/27 23:14:35    567s] User Input Parameters:
[11/27 23:14:35    567s] - Congestion Driven    : On
[11/27 23:14:35    567s] - Timing Driven        : On
[11/27 23:14:35    567s] - Area-Violation Based : On
[11/27 23:14:35    567s] - Start Rollback Level : -5
[11/27 23:14:35    567s] - Legalized            : On
[11/27 23:14:35    567s] - Window Based         : Off
[11/27 23:14:35    567s] - eDen incr mode       : Off
[11/27 23:14:35    567s] - Small incr mode      : Off
[11/27 23:14:35    567s] 
[11/27 23:14:35    567s] no activity file in design. spp won't run.
[11/27 23:14:35    567s] 
[11/27 23:14:35    567s] TimeStamp Deleting Cell Server Begin ...
[11/27 23:14:35    567s] Deleting Lib Analyzer.
[11/27 23:14:35    568s] 
[11/27 23:14:35    568s] TimeStamp Deleting Cell Server End ...
[11/27 23:14:35    568s] Effort level <high> specified for reg2reg path_group
[11/27 23:14:35    568s] No Views given, use default active views for adaptive view pruning
[11/27 23:14:35    568s] SKP will enable view:
[11/27 23:14:35    568s]   av_func_mode_max
[11/27 23:14:35    568s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2726.1M
[11/27 23:14:35    568s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:2726.1M
[11/27 23:14:35    568s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2726.1M
[11/27 23:14:35    568s] Starting Early Global Route congestion estimation: mem = 2726.1M
[11/27 23:14:35    568s] (I)       Started Import and model ( Curr Mem: 2726.15 MB )
[11/27 23:14:35    568s] (I)       Started Create place DB ( Curr Mem: 2726.15 MB )
[11/27 23:14:35    568s] (I)       Started Import place data ( Curr Mem: 2726.15 MB )
[11/27 23:14:35    568s] (I)       Started Read instances and placement ( Curr Mem: 2726.15 MB )
[11/27 23:14:35    568s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2732.52 MB )
[11/27 23:14:35    568s] (I)       Started Read nets ( Curr Mem: 2732.52 MB )
[11/27 23:14:35    568s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Create route DB ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       == Non-default Options ==
[11/27 23:14:35    568s] (I)       Maximum routing layer                              : 6
[11/27 23:14:35    568s] (I)       Number of threads                                  : 1
[11/27 23:14:35    568s] (I)       Use non-blocking free Dbs wires                    : false
[11/27 23:14:35    568s] (I)       Method to set GCell size                           : row
[11/27 23:14:35    568s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:14:35    568s] (I)       Started Import route data (1T) ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       ============== Pin Summary ==============
[11/27 23:14:35    568s] (I)       +-------+--------+---------+------------+
[11/27 23:14:35    568s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:14:35    568s] (I)       +-------+--------+---------+------------+
[11/27 23:14:35    568s] (I)       |     1 |  94287 |  100.00 |        Pin |
[11/27 23:14:35    568s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:14:35    568s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:14:35    568s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:14:35    568s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:14:35    568s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:14:35    568s] (I)       +-------+--------+---------+------------+
[11/27 23:14:35    568s] (I)       Use row-based GCell size
[11/27 23:14:35    568s] (I)       Use row-based GCell align
[11/27 23:14:35    568s] (I)       GCell unit size   : 5040
[11/27 23:14:35    568s] (I)       GCell multiplier  : 1
[11/27 23:14:35    568s] (I)       GCell row height  : 5040
[11/27 23:14:35    568s] (I)       Actual row height : 5040
[11/27 23:14:35    568s] (I)       GCell align ref   : 240560 240800
[11/27 23:14:35    568s] [NR-eGR] Track table information for default rule: 
[11/27 23:14:35    568s] [NR-eGR] metal1 has no routable track
[11/27 23:14:35    568s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:14:35    568s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:14:35    568s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:14:35    568s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:14:35    568s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:14:35    568s] (I)       =================== Default via ====================
[11/27 23:14:35    568s] (I)       +---+------------------+---------------------------+
[11/27 23:14:35    568s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:14:35    568s] (I)       +---+------------------+---------------------------+
[11/27 23:14:35    568s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:14:35    568s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:14:35    568s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:14:35    568s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:14:35    568s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:14:35    568s] (I)       +---+------------------+---------------------------+
[11/27 23:14:35    568s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read routing blockages ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read instance blockages ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read PG blockages ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] [NR-eGR] Read 6702 PG shapes
[11/27 23:14:35    568s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read boundary cut boxes ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:14:35    568s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:14:35    568s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:14:35    568s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:14:35    568s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:14:35    568s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read blackboxes ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:14:35    568s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read prerouted ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:14:35    568s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read unlegalized nets ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] (I)       Started Read nets ( Curr Mem: 2739.02 MB )
[11/27 23:14:35    568s] [NR-eGR] Read numTotalNets=27556  numIgnoredNets=0
[11/27 23:14:35    568s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Started Set up via pillars ( Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       early_global_route_priority property id does not exist.
[11/27 23:14:35    568s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Model blockages into capacity
[11/27 23:14:35    568s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:14:35    568s] (I)       Started Initialize 3D capacity ( Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:14:35    568s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:14:35    568s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:14:35    568s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:14:35    568s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:14:35    568s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       -- layer congestion ratio --
[11/27 23:14:35    568s] (I)       Layer 1 : 0.100000
[11/27 23:14:35    568s] (I)       Layer 2 : 0.700000
[11/27 23:14:35    568s] (I)       Layer 3 : 0.700000
[11/27 23:14:35    568s] (I)       Layer 4 : 0.700000
[11/27 23:14:35    568s] (I)       Layer 5 : 0.700000
[11/27 23:14:35    568s] (I)       Layer 6 : 0.700000
[11/27 23:14:35    568s] (I)       ----------------------------
[11/27 23:14:35    568s] (I)       Number of ignored nets                =      0
[11/27 23:14:35    568s] (I)       Number of connected nets              =      0
[11/27 23:14:35    568s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:14:35    568s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:14:35    568s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:14:35    568s] (I)       Finished Import route data (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Started Read aux data ( Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Started Others data preparation ( Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:14:35    568s] **WARN: (IMPPSP-2001):	There are 43 pins inside GCell located around position 966.32 759.92. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[11/27 23:14:35    568s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Started Create route kernel ( Curr Mem: 2745.55 MB )
[11/27 23:14:35    568s] (I)       Ndr track 0 does not exist
[11/27 23:14:35    568s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:14:35    568s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:14:35    568s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:14:35    568s] (I)       Site width          :   620  (dbu)
[11/27 23:14:35    568s] (I)       Row height          :  5040  (dbu)
[11/27 23:14:35    568s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:14:35    568s] (I)       GCell width         :  5040  (dbu)
[11/27 23:14:35    568s] (I)       GCell height        :  5040  (dbu)
[11/27 23:14:35    568s] (I)       Grid                :   290   286     6
[11/27 23:14:35    568s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:14:35    568s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:14:35    568s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:14:35    568s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:14:35    568s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:14:35    568s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:14:35    568s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:14:35    568s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:14:35    568s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:14:35    568s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:14:35    568s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:14:35    568s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:14:35    568s] (I)       --------------------------------------------------------
[11/27 23:14:35    568s] 
[11/27 23:14:35    568s] [NR-eGR] ============ Routing rule table ============
[11/27 23:14:35    568s] [NR-eGR] Rule id: 0  Nets: 27526 
[11/27 23:14:35    568s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:14:35    568s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:14:35    568s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:14:35    568s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:14:35    568s] [NR-eGR] ========================================
[11/27 23:14:35    568s] [NR-eGR] 
[11/27 23:14:35    568s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:14:35    568s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:14:35    568s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:14:35    568s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:14:35    568s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:14:35    568s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:14:35    568s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Finished Import and model ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Reset routing kernel
[11/27 23:14:35    568s] (I)       Started Global Routing ( Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Started Initialization ( Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       totalPins=94227  totalGlobalPin=85575 (90.82%)
[11/27 23:14:35    568s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Started Net group 1 ( Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Started Generate topology ( Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:14:35    568s] [NR-eGR] Layer group 1: route 27526 net(s) in layer range [2, 6]
[11/27 23:14:35    568s] (I)       
[11/27 23:14:35    568s] (I)       ============  Phase 1a Route ============
[11/27 23:14:35    568s] (I)       Started Phase 1a ( Curr Mem: 2748.88 MB )
[11/27 23:14:35    568s] (I)       Started Pattern routing (1T) ( Curr Mem: 2748.88 MB )
[11/27 23:14:36    568s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:14:36    568s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Usage: 370780 = (174634 H, 196146 V) = (17.06% H, 19.44% V) = (8.802e+05um H, 9.886e+05um V)
[11/27 23:14:36    568s] (I)       Started Add via demand to 2D ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       
[11/27 23:14:36    568s] (I)       ============  Phase 1b Route ============
[11/27 23:14:36    568s] (I)       Started Phase 1b ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Usage: 371258 = (174975 H, 196283 V) = (17.09% H, 19.46% V) = (8.819e+05um H, 9.893e+05um V)
[11/27 23:14:36    568s] (I)       Overflow of layer group 1: 0.02% H + 1.10% V. EstWL: 1.871140e+06um
[11/27 23:14:36    568s] (I)       Congestion metric : 0.02%H 1.10%V, 1.12%HV
[11/27 23:14:36    568s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:14:36    568s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       
[11/27 23:14:36    568s] (I)       ============  Phase 1c Route ============
[11/27 23:14:36    568s] (I)       Started Phase 1c ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Two level routing ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Level2 Grid: 58 x 58
[11/27 23:14:36    568s] (I)       Started Two Level Routing ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Usage: 371280 = (174995 H, 196285 V) = (17.10% H, 19.46% V) = (8.820e+05um H, 9.893e+05um V)
[11/27 23:14:36    568s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       
[11/27 23:14:36    568s] (I)       ============  Phase 1d Route ============
[11/27 23:14:36    568s] (I)       Started Phase 1d ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Detoured routing ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Usage: 371354 = (175068 H, 196286 V) = (17.10% H, 19.46% V) = (8.823e+05um H, 9.893e+05um V)
[11/27 23:14:36    568s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       
[11/27 23:14:36    568s] (I)       ============  Phase 1e Route ============
[11/27 23:14:36    568s] (I)       Started Phase 1e ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Route legalization ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Usage: 371354 = (175068 H, 196286 V) = (17.10% H, 19.46% V) = (8.823e+05um H, 9.893e+05um V)
[11/27 23:14:36    568s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.75% V. EstWL: 1.871624e+06um
[11/27 23:14:36    568s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       
[11/27 23:14:36    568s] (I)       ============  Phase 1l Route ============
[11/27 23:14:36    568s] (I)       Started Phase 1l ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Layer assignment (1T) ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Layer assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Phase 1l ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Clean cong LA ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:14:36    568s] (I)       Layer  2:     387564    119759      1801      251292      420571    (37.40%) 
[11/27 23:14:36    568s] (I)       Layer  3:     431433    103577       164      280656      463230    (37.73%) 
[11/27 23:14:36    568s] (I)       Layer  4:     487882    107333       283      171514      500350    (25.53%) 
[11/27 23:14:36    568s] (I)       Layer  5:     590563     84257         0      142866      601020    (19.21%) 
[11/27 23:14:36    568s] (I)       Layer  6:     131723     20877       182       33940      134025    (20.21%) 
[11/27 23:14:36    568s] (I)       Total:       2029165    435803      2430      880268     2119196    (29.35%) 
[11/27 23:14:36    568s] (I)       
[11/27 23:14:36    568s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:14:36    568s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/27 23:14:36    568s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:14:36    568s] [NR-eGR]       Layer              (1-6)            (7-13)           (14-20)           (21-27)    OverCon 
[11/27 23:14:36    568s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/27 23:14:36    568s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:14:36    568s] [NR-eGR]  metal2  (2)      1137( 2.20%)        11( 0.02%)         0( 0.00%)         1( 0.00%)   ( 2.22%) 
[11/27 23:14:36    568s] [NR-eGR]  metal3  (3)       109( 0.21%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[11/27 23:14:36    568s] [NR-eGR]  metal4  (4)       233( 0.38%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.38%) 
[11/27 23:14:36    568s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:14:36    568s] [NR-eGR]  metal6  (6)       154( 0.23%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[11/27 23:14:36    568s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/27 23:14:36    568s] [NR-eGR] Total             1633( 0.55%)        11( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.55%) 
[11/27 23:14:36    568s] [NR-eGR] 
[11/27 23:14:36    568s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Started Export 3D cong map ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:14:36    568s] (I)       Started Export 2D cong map ( Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.52% V
[11/27 23:14:36    568s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.66% V
[11/27 23:14:36    568s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2759.88 MB )
[11/27 23:14:36    568s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 2759.9M
[11/27 23:14:36    568s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.510, MEM:2759.9M
[11/27 23:14:36    568s] OPERPROF: Starting HotSpotCal at level 1, MEM:2759.9M
[11/27 23:14:36    568s] [hotspot] +------------+---------------+---------------+
[11/27 23:14:36    568s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:14:36    568s] [hotspot] +------------+---------------+---------------+
[11/27 23:14:36    568s] [hotspot] | normalized |          4.46 |          5.77 |
[11/27 23:14:36    568s] [hotspot] +------------+---------------+---------------+
[11/27 23:14:36    568s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.46, normalized total congestion hotspot area = 5.77 (area is in unit of 4 std-cell row bins)
[11/27 23:14:36    568s] [hotspot] max/total 4.46/5.77, big hotspot (>10) total 3.93
[11/27 23:14:36    568s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] [hotspot] |  1  |   931.04   689.36  1011.68   770.00 |        4.07   |
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] [hotspot] |  2  |   931.04   770.00  1011.68   850.64 |        0.92   |
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] [hotspot] |  3  |   648.80   366.80   729.44   447.44 |        0.26   |
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] [hotspot] |  4  |   931.04   487.76  1011.68   568.40 |        0.26   |
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] [hotspot] |  5  |   931.04   608.72  1011.68   689.36 |        0.26   |
[11/27 23:14:36    568s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:14:36    568s] Top 5 hotspots total area: 5.77
[11/27 23:14:36    568s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:2759.9M
[11/27 23:14:36    568s] 
[11/27 23:14:36    568s] === incrementalPlace Internal Loop 1 ===
[11/27 23:14:36    568s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:14:36    568s] OPERPROF: Starting IPInitSPData at level 1, MEM:2759.9M
[11/27 23:14:36    568s] z: 2, totalTracks: 1
[11/27 23:14:36    568s] z: 4, totalTracks: 1
[11/27 23:14:36    568s] z: 6, totalTracks: 1
[11/27 23:14:36    568s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[11/27 23:14:36    568s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2759.9M
[11/27 23:14:36    568s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2759.9M
[11/27 23:14:36    568s] OPERPROF:   Starting post-place ADS at level 2, MEM:2759.9M
[11/27 23:14:36    568s] ADSU 0.920 -> 0.925. site 193893.000 -> 192948.350. GS 40.320
[11/27 23:14:36    568s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.039, MEM:2759.9M
[11/27 23:14:36    568s] OPERPROF:   Starting spMPad at level 2, MEM:2741.9M
[11/27 23:14:36    568s] OPERPROF:     Starting spContextMPad at level 3, MEM:2741.9M
[11/27 23:14:36    568s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2741.9M
[11/27 23:14:36    569s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2741.9M
[11/27 23:14:36    569s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2741.9M
[11/27 23:14:36    569s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2741.9M
[11/27 23:14:36    569s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2741.9M
[11/27 23:14:36    569s] no activity file in design. spp won't run.
[11/27 23:14:36    569s] [spp] 0
[11/27 23:14:36    569s] [adp] 0:1:1:3
[11/27 23:14:36    569s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.005, MEM:2741.9M
[11/27 23:14:36    569s] SP #FI/SF FL/PI 0/0 26272/0
[11/27 23:14:36    569s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.100, REAL:0.104, MEM:2741.9M
[11/27 23:14:36    569s] PP off. flexM 0
[11/27 23:14:36    569s] OPERPROF: Starting CDPad at level 1, MEM:2745.3M
[11/27 23:14:36    569s] 3DP is on.
[11/27 23:14:36    569s] 3DP OF M2 0.036, M4 0.005. Diff 0, Offset 0
[11/27 23:14:36    569s] 3DP (1, 3) DPT Adjust 1. 0.821, 0.735, delta 0.086. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/27 23:14:36    569s] CDPadU 1.033 -> 1.000. R=0.925, N=26272, GS=5.040
[11/27 23:14:36    569s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.163, MEM:2755.6M
[11/27 23:14:36    569s] OPERPROF: Starting InitSKP at level 1, MEM:2755.6M
[11/27 23:14:36    569s] no activity file in design. spp won't run.
[11/27 23:14:37    569s] no activity file in design. spp won't run.
[11/27 23:14:38    571s] 
[11/27 23:14:38    571s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 23:14:38    571s] TLC MultiMap info (StdDelay):
[11/27 23:14:38    571s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/27 23:14:38    571s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/27 23:14:38    571s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/27 23:14:38    571s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/27 23:14:38    571s]  Setting StdDelay to: 53.6ps
[11/27 23:14:38    571s] 
[11/27 23:14:38    571s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 23:14:38    571s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
[11/27 23:14:38    571s] OPERPROF: Finished InitSKP at level 1, CPU:2.310, REAL:2.306, MEM:2787.5M
[11/27 23:14:38    571s] NP #FI/FS/SF FL/PI: 3/47/0 26272/0
[11/27 23:14:38    571s] no activity file in design. spp won't run.
[11/27 23:14:38    571s] 
[11/27 23:14:38    571s] AB Est...
[11/27 23:14:38    571s] OPERPROF: Starting npPlace at level 1, MEM:2795.1M
[11/27 23:14:38    571s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.048, MEM:2844.1M
[11/27 23:14:39    571s] Iteration  4: Skipped, with CDP Off
[11/27 23:14:39    571s] 
[11/27 23:14:39    571s] AB Est...
[11/27 23:14:39    571s] OPERPROF: Starting npPlace at level 1, MEM:2844.1M
[11/27 23:14:39    571s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.043, MEM:2844.1M
[11/27 23:14:39    571s] Iteration  5: Skipped, with CDP Off
[11/27 23:14:39    571s] 
[11/27 23:14:39    571s] AB Est...
[11/27 23:14:39    571s] OPERPROF: Starting npPlace at level 1, MEM:2844.1M
[11/27 23:14:39    571s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.046, MEM:2844.1M
[11/27 23:14:39    571s] Iteration  6: Skipped, with CDP Off
[11/27 23:14:39    571s] OPERPROF: Starting npPlace at level 1, MEM:2844.1M
[11/27 23:14:39    572s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/27 23:14:39    572s] No instances found in the vector
[11/27 23:14:39    572s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2844.1M, DRC: 0)
[11/27 23:14:39    572s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:15:04    596s] Iteration  7: Total net bbox = 1.396e+06 (6.56e+05 7.40e+05)
[11/27 23:15:04    596s]               Est.  stn bbox = 1.846e+06 (8.86e+05 9.60e+05)
[11/27 23:15:04    596s]               cpu = 0:00:24.9 real = 0:00:25.0 mem = 2941.2M
[11/27 23:15:04    596s] OPERPROF: Finished npPlace at level 1, CPU:24.950, REAL:25.009, MEM:2941.2M
[11/27 23:15:04    597s] no activity file in design. spp won't run.
[11/27 23:15:04    597s] NP #FI/FS/SF FL/PI: 3/47/0 26272/0
[11/27 23:15:04    597s] no activity file in design. spp won't run.
[11/27 23:15:04    597s] OPERPROF: Starting npPlace at level 1, MEM:2941.2M
[11/27 23:15:04    597s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/27 23:15:04    597s] No instances found in the vector
[11/27 23:15:04    597s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2941.2M, DRC: 0)
[11/27 23:15:04    597s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:15:45    638s] Iteration  8: Total net bbox = 1.437e+06 (6.71e+05 7.66e+05)
[11/27 23:15:45    638s]               Est.  stn bbox = 1.892e+06 (9.05e+05 9.87e+05)
[11/27 23:15:45    638s]               cpu = 0:00:41.3 real = 0:00:41.0 mem = 2923.2M
[11/27 23:15:45    638s] OPERPROF: Finished npPlace at level 1, CPU:41.370, REAL:41.365, MEM:2923.2M
[11/27 23:15:46    638s] no activity file in design. spp won't run.
[11/27 23:15:46    638s] NP #FI/FS/SF FL/PI: 3/47/0 26272/0
[11/27 23:15:46    638s] no activity file in design. spp won't run.
[11/27 23:15:46    638s] OPERPROF: Starting npPlace at level 1, MEM:2923.2M
[11/27 23:15:46    638s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:15:46    638s] No instances found in the vector
[11/27 23:15:46    638s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2923.2M, DRC: 0)
[11/27 23:15:46    638s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:16:38    691s] Iteration  9: Total net bbox = 1.430e+06 (6.74e+05 7.57e+05)
[11/27 23:16:38    691s]               Est.  stn bbox = 1.884e+06 (9.09e+05 9.75e+05)
[11/27 23:16:38    691s]               cpu = 0:00:52.4 real = 0:00:52.0 mem = 2923.4M
[11/27 23:16:38    691s] OPERPROF: Finished npPlace at level 1, CPU:52.440, REAL:52.443, MEM:2923.4M
[11/27 23:16:38    691s] no activity file in design. spp won't run.
[11/27 23:16:38    691s] NP #FI/FS/SF FL/PI: 3/47/0 26272/0
[11/27 23:16:38    691s] no activity file in design. spp won't run.
[11/27 23:16:38    691s] OPERPROF: Starting npPlace at level 1, MEM:2923.4M
[11/27 23:16:38    691s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:16:38    691s] No instances found in the vector
[11/27 23:16:38    691s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2923.4M, DRC: 0)
[11/27 23:16:38    691s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:16:38    691s] Starting Early Global Route supply map. mem = 2923.4M
[11/27 23:16:39    691s] Finished Early Global Route supply map. mem = 2939.6M
[11/27 23:17:23    736s] Iteration 10: Total net bbox = 1.465e+06 (6.91e+05 7.74e+05)
[11/27 23:17:23    736s]               Est.  stn bbox = 1.916e+06 (9.24e+05 9.92e+05)
[11/27 23:17:23    736s]               cpu = 0:00:44.6 real = 0:00:45.0 mem = 2928.8M
[11/27 23:17:23    736s] OPERPROF: Finished npPlace at level 1, CPU:44.630, REAL:44.578, MEM:2928.8M
[11/27 23:17:23    736s] no activity file in design. spp won't run.
[11/27 23:17:23    736s] NP #FI/FS/SF FL/PI: 3/47/0 26272/0
[11/27 23:17:23    736s] no activity file in design. spp won't run.
[11/27 23:17:23    736s] OPERPROF: Starting npPlace at level 1, MEM:2928.8M
[11/27 23:17:23    736s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:17:23    736s] No instances found in the vector
[11/27 23:17:23    736s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2928.8M, DRC: 0)
[11/27 23:17:23    736s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:17:32    745s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2931.5M
[11/27 23:17:32    745s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.005, MEM:2931.5M
[11/27 23:17:32    745s] Iteration 11: Total net bbox = 1.490e+06 (7.05e+05 7.85e+05)
[11/27 23:17:32    745s]               Est.  stn bbox = 1.940e+06 (9.38e+05 1.00e+06)
[11/27 23:17:32    745s]               cpu = 0:00:09.3 real = 0:00:09.0 mem = 2931.5M
[11/27 23:17:32    745s] OPERPROF: Finished npPlace at level 1, CPU:9.330, REAL:9.337, MEM:2931.5M
[11/27 23:17:32    745s] Move report: Timing Driven Placement moves 26272 insts, mean move: 49.63 um, max move: 803.50 um 
[11/27 23:17:32    745s] 	Max move on inst (CORE/FE_OFC1374_n29127): (1050.90, 376.88) --> (989.78, 1119.26)
[11/27 23:17:33    745s] no activity file in design. spp won't run.
[11/27 23:17:33    745s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2931.5M
[11/27 23:17:33    745s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:17:33    745s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.003, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.015, MEM:2931.5M
[11/27 23:17:33    745s] 
[11/27 23:17:33    745s] Finished Incremental Placement (cpu=0:02:57, real=0:02:57, mem=2931.5M)
[11/27 23:17:33    745s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/27 23:17:33    745s] Type 'man IMPSP-9025' for more detail.
[11/27 23:17:33    745s] CongRepair sets shifter mode to gplace
[11/27 23:17:33    745s] TDRefine: refinePlace mode is spiral
[11/27 23:17:33    745s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2931.5M
[11/27 23:17:33    745s] z: 2, totalTracks: 1
[11/27 23:17:33    745s] z: 4, totalTracks: 1
[11/27 23:17:33    745s] z: 6, totalTracks: 1
[11/27 23:17:33    745s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:17:33    745s] All LLGs are deleted
[11/27 23:17:33    745s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2931.5M
[11/27 23:17:33    745s] Core basic site is core_5040
[11/27 23:17:33    745s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2931.5M
[11/27 23:17:33    745s] Fast DP-INIT is on for default
[11/27 23:17:33    745s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:17:33    745s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.015, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:         Starting CMU at level 5, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2931.5M
[11/27 23:17:33    745s] 
[11/27 23:17:33    745s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:17:33    745s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2931.5M
[11/27 23:17:33    745s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2931.5MB).
[11/27 23:17:33    745s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.037, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.037, MEM:2931.5M
[11/27 23:17:33    745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.3
[11/27 23:17:33    745s] OPERPROF:   Starting RefinePlace at level 2, MEM:2931.5M
[11/27 23:17:33    745s] *** Starting refinePlace (0:12:26 mem=2931.5M) ***
[11/27 23:17:33    745s] Total net bbox length = 1.516e+06 (7.268e+05 7.892e+05) (ext = 1.810e+04)
[11/27 23:17:33    745s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:17:33    745s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2931.5M
[11/27 23:17:33    745s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2931.5M
[11/27 23:17:33    745s] Starting refinePlace ...
[11/27 23:17:33    745s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 23:17:33    745s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:17:33    745s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:17:33    745s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2931.5MB) @(0:12:26 - 0:12:26).
[11/27 23:17:33    745s] Move report: preRPlace moves 26272 insts, mean move: 3.77 um, max move: 148.28 um 
[11/27 23:17:33    745s] 	Max move on inst (CORE/U33527): (961.23, 986.38) --> (1109.18, 986.72)
[11/27 23:17:33    745s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:17:33    745s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 23:17:33    745s] Placement tweakage begins.
[11/27 23:17:33    745s] wire length = 1.954e+06
[11/27 23:17:34    746s] wire length = 1.886e+06
[11/27 23:17:34    746s] Placement tweakage ends.
[11/27 23:17:34    746s] Move report: tweak moves 10135 insts, mean move: 5.12 um, max move: 60.14 um 
[11/27 23:17:34    746s] 	Max move on inst (CORE/U30901): (709.28, 780.08) --> (649.14, 780.08)
[11/27 23:17:34    746s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=2931.5MB) @(0:12:26 - 0:12:27).
[11/27 23:17:34    746s] 
[11/27 23:17:34    746s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:17:34    747s] Move report: legalization moves 2142 insts, mean move: 13.20 um, max move: 128.40 um spiral
[11/27 23:17:34    747s] 	Max move on inst (CORE/U22907): (441.44, 1062.32) --> (448.88, 1183.28)
[11/27 23:17:34    747s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2931.5MB) @(0:12:27 - 0:12:27).
[11/27 23:17:34    747s] Move report: Detail placement moves 26272 insts, mean move: 5.35 um, max move: 163.81 um 
[11/27 23:17:34    747s] 	Max move on inst (CORE/U33527): (961.23, 986.38) --> (1120.34, 981.68)
[11/27 23:17:34    747s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2931.5MB
[11/27 23:17:34    747s] Statistics of distance of Instance movement in refine placement:
[11/27 23:17:34    747s]   maximum (X+Y) =       163.81 um
[11/27 23:17:34    747s]   inst (CORE/U33527) with max move: (961.23, 986.385) -> (1120.34, 981.68)
[11/27 23:17:34    747s]   mean    (X+Y) =         5.35 um
[11/27 23:17:34    747s] Summary Report:
[11/27 23:17:34    747s] Instances move: 26272 (out of 26272 movable)
[11/27 23:17:34    747s] Instances flipped: 0
[11/27 23:17:34    747s] Mean displacement: 5.35 um
[11/27 23:17:34    747s] Max displacement: 163.81 um (Instance: CORE/U33527) (961.23, 986.385) -> (1120.34, 981.68)
[11/27 23:17:34    747s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:17:34    747s] Total instances moved : 26272
[11/27 23:17:34    747s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.600, REAL:1.597, MEM:2931.5M
[11/27 23:17:34    747s] Total net bbox length = 1.548e+06 (7.196e+05 8.281e+05) (ext = 1.810e+04)
[11/27 23:17:34    747s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2931.5MB
[11/27 23:17:34    747s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2931.5MB) @(0:12:26 - 0:12:27).
[11/27 23:17:34    747s] *** Finished refinePlace (0:12:27 mem=2931.5M) ***
[11/27 23:17:34    747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.3
[11/27 23:17:34    747s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.640, REAL:1.634, MEM:2931.5M
[11/27 23:17:34    747s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2931.5M
[11/27 23:17:34    747s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.042, MEM:2890.5M
[11/27 23:17:34    747s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.710, REAL:1.714, MEM:2890.5M
[11/27 23:17:34    747s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2890.5M
[11/27 23:17:34    747s] Starting Early Global Route congestion estimation: mem = 2890.5M
[11/27 23:17:34    747s] (I)       Started Import and model ( Curr Mem: 2890.47 MB )
[11/27 23:17:34    747s] (I)       Started Create place DB ( Curr Mem: 2890.47 MB )
[11/27 23:17:34    747s] (I)       Started Import place data ( Curr Mem: 2890.47 MB )
[11/27 23:17:34    747s] (I)       Started Read instances and placement ( Curr Mem: 2890.47 MB )
[11/27 23:17:34    747s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2896.84 MB )
[11/27 23:17:34    747s] (I)       Started Read nets ( Curr Mem: 2896.84 MB )
[11/27 23:17:34    747s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Create route DB ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       == Non-default Options ==
[11/27 23:17:34    747s] (I)       Maximum routing layer                              : 6
[11/27 23:17:34    747s] (I)       Number of threads                                  : 1
[11/27 23:17:34    747s] (I)       Use non-blocking free Dbs wires                    : false
[11/27 23:17:34    747s] (I)       Method to set GCell size                           : row
[11/27 23:17:34    747s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:17:34    747s] (I)       Started Import route data (1T) ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       ============== Pin Summary ==============
[11/27 23:17:34    747s] (I)       +-------+--------+---------+------------+
[11/27 23:17:34    747s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:17:34    747s] (I)       +-------+--------+---------+------------+
[11/27 23:17:34    747s] (I)       |     1 |  94287 |  100.00 |        Pin |
[11/27 23:17:34    747s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:17:34    747s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:17:34    747s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:17:34    747s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:17:34    747s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:17:34    747s] (I)       +-------+--------+---------+------------+
[11/27 23:17:34    747s] (I)       Use row-based GCell size
[11/27 23:17:34    747s] (I)       Use row-based GCell align
[11/27 23:17:34    747s] (I)       GCell unit size   : 5040
[11/27 23:17:34    747s] (I)       GCell multiplier  : 1
[11/27 23:17:34    747s] (I)       GCell row height  : 5040
[11/27 23:17:34    747s] (I)       Actual row height : 5040
[11/27 23:17:34    747s] (I)       GCell align ref   : 240560 240800
[11/27 23:17:34    747s] [NR-eGR] Track table information for default rule: 
[11/27 23:17:34    747s] [NR-eGR] metal1 has no routable track
[11/27 23:17:34    747s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:17:34    747s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:17:34    747s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:17:34    747s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:17:34    747s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:17:34    747s] (I)       =================== Default via ====================
[11/27 23:17:34    747s] (I)       +---+------------------+---------------------------+
[11/27 23:17:34    747s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:17:34    747s] (I)       +---+------------------+---------------------------+
[11/27 23:17:34    747s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:17:34    747s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:17:34    747s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:17:34    747s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:17:34    747s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:17:34    747s] (I)       +---+------------------+---------------------------+
[11/27 23:17:34    747s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read routing blockages ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read instance blockages ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read PG blockages ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] [NR-eGR] Read 6702 PG shapes
[11/27 23:17:34    747s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read boundary cut boxes ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:17:34    747s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:17:34    747s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:17:34    747s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:17:34    747s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:17:34    747s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read blackboxes ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:17:34    747s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read prerouted ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:17:34    747s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read unlegalized nets ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read nets ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] [NR-eGR] Read numTotalNets=27556  numIgnoredNets=0
[11/27 23:17:34    747s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Set up via pillars ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       early_global_route_priority property id does not exist.
[11/27 23:17:34    747s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Model blockages into capacity
[11/27 23:17:34    747s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:17:34    747s] (I)       Started Initialize 3D capacity ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:17:34    747s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:17:34    747s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:17:34    747s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:17:34    747s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:17:34    747s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       -- layer congestion ratio --
[11/27 23:17:34    747s] (I)       Layer 1 : 0.100000
[11/27 23:17:34    747s] (I)       Layer 2 : 0.700000
[11/27 23:17:34    747s] (I)       Layer 3 : 0.700000
[11/27 23:17:34    747s] (I)       Layer 4 : 0.700000
[11/27 23:17:34    747s] (I)       Layer 5 : 0.700000
[11/27 23:17:34    747s] (I)       Layer 6 : 0.700000
[11/27 23:17:34    747s] (I)       ----------------------------
[11/27 23:17:34    747s] (I)       Number of ignored nets                =      0
[11/27 23:17:34    747s] (I)       Number of connected nets              =      0
[11/27 23:17:34    747s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:17:34    747s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:17:34    747s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:17:34    747s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Read aux data ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Others data preparation ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:17:34    747s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Create route kernel ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Ndr track 0 does not exist
[11/27 23:17:34    747s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:17:34    747s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:17:34    747s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:17:34    747s] (I)       Site width          :   620  (dbu)
[11/27 23:17:34    747s] (I)       Row height          :  5040  (dbu)
[11/27 23:17:34    747s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:17:34    747s] (I)       GCell width         :  5040  (dbu)
[11/27 23:17:34    747s] (I)       GCell height        :  5040  (dbu)
[11/27 23:17:34    747s] (I)       Grid                :   290   286     6
[11/27 23:17:34    747s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:17:34    747s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:17:34    747s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:17:34    747s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:17:34    747s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:17:34    747s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:17:34    747s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:17:34    747s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:17:34    747s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:17:34    747s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:17:34    747s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:17:34    747s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:17:34    747s] (I)       --------------------------------------------------------
[11/27 23:17:34    747s] 
[11/27 23:17:34    747s] [NR-eGR] ============ Routing rule table ============
[11/27 23:17:34    747s] [NR-eGR] Rule id: 0  Nets: 27529 
[11/27 23:17:34    747s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:17:34    747s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:17:34    747s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:17:34    747s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:17:34    747s] [NR-eGR] ========================================
[11/27 23:17:34    747s] [NR-eGR] 
[11/27 23:17:34    747s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:17:34    747s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:17:34    747s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:17:34    747s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:17:34    747s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:17:34    747s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:17:34    747s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Reset routing kernel
[11/27 23:17:34    747s] (I)       Started Global Routing ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Initialization ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       totalPins=94233  totalGlobalPin=86832 (92.15%)
[11/27 23:17:34    747s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Net group 1 ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Generate topology ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:17:34    747s] [NR-eGR] Layer group 1: route 27529 net(s) in layer range [2, 6]
[11/27 23:17:34    747s] (I)       
[11/27 23:17:34    747s] (I)       ============  Phase 1a Route ============
[11/27 23:17:34    747s] (I)       Started Phase 1a ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Started Pattern routing (1T) ( Curr Mem: 2903.34 MB )
[11/27 23:17:34    747s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:17:34    747s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       Usage: 368662 = (171899 H, 196763 V) = (16.79% H, 19.51% V) = (8.664e+05um H, 9.917e+05um V)
[11/27 23:17:34    747s] (I)       Started Add via demand to 2D ( Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       
[11/27 23:17:34    747s] (I)       ============  Phase 1b Route ============
[11/27 23:17:34    747s] (I)       Started Phase 1b ( Curr Mem: 2914.34 MB )
[11/27 23:17:34    747s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Monotonic routing (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Usage: 368938 = (172051 H, 196887 V) = (16.81% H, 19.52% V) = (8.671e+05um H, 9.923e+05um V)
[11/27 23:17:35    747s] (I)       Overflow of layer group 1: 0.02% H + 0.64% V. EstWL: 1.859448e+06um
[11/27 23:17:35    747s] (I)       Congestion metric : 0.02%H 0.64%V, 0.65%HV
[11/27 23:17:35    747s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:17:35    747s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       
[11/27 23:17:35    747s] (I)       ============  Phase 1c Route ============
[11/27 23:17:35    747s] (I)       Started Phase 1c ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Two level routing ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Level2 Grid: 58 x 58
[11/27 23:17:35    747s] (I)       Started Two Level Routing ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Usage: 368944 = (172053 H, 196891 V) = (16.81% H, 19.52% V) = (8.671e+05um H, 9.923e+05um V)
[11/27 23:17:35    747s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       
[11/27 23:17:35    747s] (I)       ============  Phase 1d Route ============
[11/27 23:17:35    747s] (I)       Started Phase 1d ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Detoured routing ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Usage: 369004 = (172105 H, 196899 V) = (16.81% H, 19.52% V) = (8.674e+05um H, 9.924e+05um V)
[11/27 23:17:35    747s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       
[11/27 23:17:35    747s] (I)       ============  Phase 1e Route ============
[11/27 23:17:35    747s] (I)       Started Phase 1e ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Route legalization ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Usage: 369004 = (172105 H, 196899 V) = (16.81% H, 19.52% V) = (8.674e+05um H, 9.924e+05um V)
[11/27 23:17:35    747s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.38% V. EstWL: 1.859780e+06um
[11/27 23:17:35    747s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       
[11/27 23:17:35    747s] (I)       ============  Phase 1l Route ============
[11/27 23:17:35    747s] (I)       Started Phase 1l ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Layer assignment (1T) ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Layer assignment (1T) ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Phase 1l ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Net group 1 ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Clean cong LA ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:17:35    747s] (I)       Layer  2:     387564    118839      1304      251292      420571    (37.40%) 
[11/27 23:17:35    747s] (I)       Layer  3:     431433    102674       113      280656      463230    (37.73%) 
[11/27 23:17:35    747s] (I)       Layer  4:     487882    108304       234      171514      500350    (25.53%) 
[11/27 23:17:35    747s] (I)       Layer  5:     590563     82225         0      142866      601020    (19.21%) 
[11/27 23:17:35    747s] (I)       Layer  6:     131723     20593       119       33940      134025    (20.21%) 
[11/27 23:17:35    747s] (I)       Total:       2029165    432635      1770      880268     2119196    (29.35%) 
[11/27 23:17:35    747s] (I)       
[11/27 23:17:35    747s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:17:35    747s] [NR-eGR]                        OverCon           OverCon            
[11/27 23:17:35    747s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/27 23:17:35    747s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[11/27 23:17:35    747s] [NR-eGR] ---------------------------------------------------------------
[11/27 23:17:35    747s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:17:35    747s] [NR-eGR]  metal2  (2)       936( 1.81%)        58( 0.11%)   ( 1.92%) 
[11/27 23:17:35    747s] [NR-eGR]  metal3  (3)        92( 0.18%)         1( 0.00%)   ( 0.18%) 
[11/27 23:17:35    747s] [NR-eGR]  metal4  (4)       182( 0.30%)         5( 0.01%)   ( 0.30%) 
[11/27 23:17:35    747s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:17:35    747s] [NR-eGR]  metal6  (6)       106( 0.16%)         0( 0.00%)   ( 0.16%) 
[11/27 23:17:35    747s] [NR-eGR] ---------------------------------------------------------------
[11/27 23:17:35    747s] [NR-eGR] Total             1316( 0.44%)        64( 0.02%)   ( 0.46%) 
[11/27 23:17:35    747s] [NR-eGR] 
[11/27 23:17:35    747s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Export 3D cong map ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:17:35    747s] (I)       Started Export 2D cong map ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.30% V
[11/27 23:17:35    747s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.35% V
[11/27 23:17:35    747s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 2914.3M
[11/27 23:17:35    747s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.530, REAL:0.530, MEM:2914.3M
[11/27 23:17:35    747s] OPERPROF: Starting HotSpotCal at level 1, MEM:2914.3M
[11/27 23:17:35    747s] [hotspot] +------------+---------------+---------------+
[11/27 23:17:35    747s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:17:35    747s] [hotspot] +------------+---------------+---------------+
[11/27 23:17:35    747s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 23:17:35    747s] [hotspot] +------------+---------------+---------------+
[11/27 23:17:35    747s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 23:17:35    747s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 23:17:35    747s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2914.3M
[11/27 23:17:35    747s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2914.3M
[11/27 23:17:35    747s] Starting Early Global Route wiring: mem = 2914.3M
[11/27 23:17:35    747s] (I)       ============= Track Assignment ============
[11/27 23:17:35    747s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Started Track Assignment (1T) ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/27 23:17:35    747s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    747s] (I)       Run Multi-thread track assignment
[11/27 23:17:35    748s] (I)       Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Started Export ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] Started Export DB wires ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] Started Export all nets ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] Finished Export all nets ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] Started Set wire vias ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] Finished Export DB wires ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:17:35    748s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 94233
[11/27 23:17:35    748s] [NR-eGR] metal2  (2V) length: 4.015226e+05um, number of vias: 126508
[11/27 23:17:35    748s] [NR-eGR] metal3  (3H) length: 4.778562e+05um, number of vias: 25918
[11/27 23:17:35    748s] [NR-eGR] metal4  (4V) length: 5.287235e+05um, number of vias: 11723
[11/27 23:17:35    748s] [NR-eGR] metal5  (5H) length: 4.111209e+05um, number of vias: 2275
[11/27 23:17:35    748s] [NR-eGR] metal6  (6V) length: 1.042888e+05um, number of vias: 0
[11/27 23:17:35    748s] [NR-eGR] Total length: 1.923512e+06um, number of vias: 260657
[11/27 23:17:35    748s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:17:35    748s] [NR-eGR] Total eGR-routed clock nets wire length: 3.111252e+04um 
[11/27 23:17:35    748s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:17:35    748s] (I)       Started Update net boxes ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Finished Update net boxes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Started Update timing ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Finished Export ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Started Postprocess design ( Curr Mem: 2914.34 MB )
[11/27 23:17:35    748s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2888.34 MB )
[11/27 23:17:35    748s] Early Global Route wiring runtime: 0.46 seconds, mem = 2888.3M
[11/27 23:17:35    748s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.450, REAL:0.455, MEM:2888.3M
[11/27 23:17:35    748s] 0 delay mode for cte disabled.
[11/27 23:17:35    748s] SKP cleared!
[11/27 23:17:35    748s] 
[11/27 23:17:35    748s] *** Finished incrementalPlace (cpu=0:03:00, real=0:03:00)***
[11/27 23:17:35    748s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2888.3M
[11/27 23:17:35    748s] All LLGs are deleted
[11/27 23:17:35    748s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2888.3M
[11/27 23:17:35    748s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:2888.3M
[11/27 23:17:35    748s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.011, MEM:2774.3M
[11/27 23:17:35    748s] Start to check current routing status for nets...
[11/27 23:17:35    748s] All nets are already routed correctly.
[11/27 23:17:35    748s] End to check current routing status for nets (mem=2774.3M)
[11/27 23:17:35    748s] 
[11/27 23:17:35    748s] Creating Lib Analyzer ...
[11/27 23:17:35    748s] 
[11/27 23:17:35    748s] Trim Metal Layers:
[11/27 23:17:35    748s] LayerId::1 widthSet size::4
[11/27 23:17:35    748s] LayerId::2 widthSet size::4
[11/27 23:17:35    748s] LayerId::3 widthSet size::4
[11/27 23:17:35    748s] LayerId::4 widthSet size::4
[11/27 23:17:35    748s] LayerId::5 widthSet size::4
[11/27 23:17:35    748s] LayerId::6 widthSet size::2
[11/27 23:17:35    748s] Updating RC grid for preRoute extraction ...
[11/27 23:17:35    748s] eee: pegSigSF::1.070000
[11/27 23:17:35    748s] Initializing multi-corner capacitance tables ... 
[11/27 23:17:35    748s] Initializing multi-corner resistance tables ...
[11/27 23:17:35    748s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:17:35    748s] eee: l::2 avDens::0.219246 usedTrk::9138.722395 availTrk::41682.471938 sigTrk::9138.722395
[11/27 23:17:35    748s] eee: l::3 avDens::0.232768 usedTrk::10718.389318 availTrk::46047.507366 sigTrk::10718.389318
[11/27 23:17:35    748s] eee: l::4 avDens::0.310972 usedTrk::10492.587704 availTrk::33741.286846 sigTrk::10492.587704
[11/27 23:17:35    748s] eee: l::5 avDens::0.227313 usedTrk::8157.658533 availTrk::35887.345312 sigTrk::8157.658533
[11/27 23:17:35    748s] eee: l::6 avDens::0.313289 usedTrk::2069.222217 availTrk::6604.838710 sigTrk::2069.222217
[11/27 23:17:35    748s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:17:35    748s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.431892 ; uaWl: 1.000000 ; uaWlH: 0.542826 ; aWlH: 0.000000 ; Pmax: 0.913300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:17:36    748s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:17:36    748s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:17:36    748s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:17:36    748s] 
[11/27 23:17:36    748s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:17:37    749s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:30 mem=2780.4M
[11/27 23:17:37    749s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:30 mem=2780.4M
[11/27 23:17:37    749s] Creating Lib Analyzer, finished. 
[11/27 23:17:37    749s] Extraction called for design 'CHIP' of instances=26322 and nets=27560 using extraction engine 'preRoute' .
[11/27 23:17:37    749s] PreRoute RC Extraction called for design CHIP.
[11/27 23:17:37    749s] RC Extraction called in multi-corner(1) mode.
[11/27 23:17:37    749s] RCMode: PreRoute
[11/27 23:17:37    749s]       RC Corner Indexes            0   
[11/27 23:17:37    749s] Capacitance Scaling Factor   : 1.00000 
[11/27 23:17:37    749s] Resistance Scaling Factor    : 1.00000 
[11/27 23:17:37    749s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 23:17:37    749s] Clock Res. Scaling Factor    : 1.00000 
[11/27 23:17:37    749s] Shrink Factor                : 1.00000
[11/27 23:17:37    749s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 23:17:37    749s] Using capacitance table file ...
[11/27 23:17:37    749s] 
[11/27 23:17:37    749s] Trim Metal Layers:
[11/27 23:17:37    749s] LayerId::1 widthSet size::4
[11/27 23:17:37    749s] LayerId::2 widthSet size::4
[11/27 23:17:37    749s] LayerId::3 widthSet size::4
[11/27 23:17:37    749s] LayerId::4 widthSet size::4
[11/27 23:17:37    749s] LayerId::5 widthSet size::4
[11/27 23:17:37    749s] LayerId::6 widthSet size::2
[11/27 23:17:37    749s] Updating RC grid for preRoute extraction ...
[11/27 23:17:37    749s] eee: pegSigSF::1.070000
[11/27 23:17:37    749s] Initializing multi-corner capacitance tables ... 
[11/27 23:17:37    749s] Initializing multi-corner resistance tables ...
[11/27 23:17:37    749s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:17:37    749s] eee: l::2 avDens::0.219246 usedTrk::9138.722395 availTrk::41682.471938 sigTrk::9138.722395
[11/27 23:17:37    749s] eee: l::3 avDens::0.232768 usedTrk::10718.389318 availTrk::46047.507366 sigTrk::10718.389318
[11/27 23:17:37    749s] eee: l::4 avDens::0.310972 usedTrk::10492.587704 availTrk::33741.286846 sigTrk::10492.587704
[11/27 23:17:37    749s] eee: l::5 avDens::0.227313 usedTrk::8157.658533 availTrk::35887.345312 sigTrk::8157.658533
[11/27 23:17:37    749s] eee: l::6 avDens::0.313289 usedTrk::2069.222217 availTrk::6604.838710 sigTrk::2069.222217
[11/27 23:17:37    749s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:17:37    749s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.431892 ; uaWl: 1.000000 ; uaWlH: 0.542826 ; aWlH: 0.000000 ; Pmax: 0.913300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:17:37    749s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2780.359M)
[11/27 23:17:37    750s] Compute RC Scale Done ...
[11/27 23:17:37    750s] **optDesign ... cpu = 0:07:10, real = 0:07:10, mem = 1938.4M, totSessionCpu=0:12:30 **
[11/27 23:17:37    750s] #################################################################################
[11/27 23:17:37    750s] # Design Stage: PreRoute
[11/27 23:17:37    750s] # Design Name: CHIP
[11/27 23:17:37    750s] # Design Mode: 180nm
[11/27 23:17:37    750s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:17:37    750s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:17:37    750s] # Signoff Settings: SI Off 
[11/27 23:17:37    750s] #################################################################################
[11/27 23:17:38    751s] Calculate delays in BcWc mode...
[11/27 23:17:38    751s] Topological Sorting (REAL = 0:00:00.0, MEM = 2793.9M, InitMEM = 2789.9M)
[11/27 23:17:38    751s] Start delay calculation (fullDC) (1 T). (MEM=2793.94)
[11/27 23:17:38    751s] End AAE Lib Interpolated Model. (MEM=2793.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:17:42    755s] Total number of fetched objects 27626
[11/27 23:17:42    755s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:17:42    755s] End delay calculation. (MEM=2802.36 CPU=0:00:03.4 REAL=0:00:03.0)
[11/27 23:17:42    755s] End delay calculation (fullDC). (MEM=2802.36 CPU=0:00:04.1 REAL=0:00:04.0)
[11/27 23:17:42    755s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 2802.4M) ***
[11/27 23:17:42    755s] *** IncrReplace #1 [finish] : cpu/real = 0:03:07.7/0:03:07.7 (1.0), totSession cpu/real = 0:12:35.6/1:03:31.5 (0.2), mem = 2802.4M
[11/27 23:17:42    755s] 
[11/27 23:17:42    755s] =============================================================================================
[11/27 23:17:42    755s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[11/27 23:17:42    755s] =============================================================================================
[11/27 23:17:42    755s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:17:42    755s] ---------------------------------------------------------------------------------------------
[11/27 23:17:42    755s] [ ExtractRC              ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:17:42    755s] [ FullDelayCalc          ]      1   0:00:04.1  (   2.2 % )     0:00:04.1 /  0:00:04.1    1.0
[11/27 23:17:42    755s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:17:42    755s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:17:42    755s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:17:42    755s] [ MISC                   ]          0:03:02.3  (  97.1 % )     0:03:02.3 /  0:03:02.2    1.0
[11/27 23:17:42    755s] ---------------------------------------------------------------------------------------------
[11/27 23:17:42    755s]  IncrReplace #1 TOTAL               0:03:07.7  ( 100.0 % )     0:03:07.7 /  0:03:07.7    1.0
[11/27 23:17:42    755s] ---------------------------------------------------------------------------------------------
[11/27 23:17:42    755s] 
[11/27 23:17:43    756s] *** Timing NOT met, worst failing slack is -3.355
[11/27 23:17:43    756s] *** Check timing (0:00:00.0)
[11/27 23:17:43    756s] Deleting Lib Analyzer.
[11/27 23:17:43    756s] Begin: GigaOpt Optimization in TNS mode
[11/27 23:17:44    757s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[11/27 23:17:44    757s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:17:44    757s] Info: 27 io nets excluded
[11/27 23:17:44    757s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:17:44    757s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:12:37.7/1:03:33.6 (0.2), mem = 2818.4M
[11/27 23:17:44    757s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.7
[11/27 23:17:44    757s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:17:44    757s] ### Creating PhyDesignMc. totSessionCpu=0:12:38 mem=2818.4M
[11/27 23:17:44    757s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:17:44    757s] OPERPROF: Starting DPlace-Init at level 1, MEM:2818.4M
[11/27 23:17:44    757s] z: 2, totalTracks: 1
[11/27 23:17:44    757s] z: 4, totalTracks: 1
[11/27 23:17:44    757s] z: 6, totalTracks: 1
[11/27 23:17:44    757s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[11/27 23:17:45    757s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2818.4M
[11/27 23:17:45    757s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2818.4M
[11/27 23:17:45    757s] Core basic site is core_5040
[11/27 23:17:45    757s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2818.4M
[11/27 23:17:45    757s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2818.4M
[11/27 23:17:45    757s] Fast DP-INIT is on for default
[11/27 23:17:45    757s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:17:45    757s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2818.4M
[11/27 23:17:45    757s] OPERPROF:     Starting CMU at level 3, MEM:2818.4M
[11/27 23:17:45    757s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2818.4M
[11/27 23:17:45    757s] 
[11/27 23:17:45    757s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:17:45    757s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2818.4M
[11/27 23:17:45    757s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2818.4M
[11/27 23:17:45    757s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2818.4M
[11/27 23:17:45    757s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2818.4MB).
[11/27 23:17:45    757s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.056, MEM:2818.4M
[11/27 23:17:45    757s] TotalInstCnt at PhyDesignMc Initialization: 26,272
[11/27 23:17:45    757s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:38 mem=2818.4M
[11/27 23:17:45    757s] ### Creating RouteCongInterface, started
[11/27 23:17:45    757s] 
[11/27 23:17:45    757s] Creating Lib Analyzer ...
[11/27 23:17:45    757s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:17:45    757s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:17:45    757s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:17:45    757s] 
[11/27 23:17:45    757s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:17:46    759s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:39 mem=2818.4M
[11/27 23:17:46    759s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:39 mem=2818.4M
[11/27 23:17:46    759s] Creating Lib Analyzer, finished. 
[11/27 23:17:46    759s] 
[11/27 23:17:46    759s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/27 23:17:46    759s] 
[11/27 23:17:46    759s] #optDebug: {0, 1.000}
[11/27 23:17:46    759s] ### Creating RouteCongInterface, finished
[11/27 23:17:46    759s] {MG  {5 0 44.3 0.828331} }
[11/27 23:17:46    759s] ### Creating LA Mngr. totSessionCpu=0:12:39 mem=2818.4M
[11/27 23:17:46    759s] ### Creating LA Mngr, finished. totSessionCpu=0:12:39 mem=2818.4M
[11/27 23:17:47    759s] *info: 27 io nets excluded
[11/27 23:17:47    759s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:17:47    759s] *info: 2 clock nets excluded
[11/27 23:17:47    759s] *info: 2 no-driver nets excluded.
[11/27 23:17:47    760s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.130874.1
[11/27 23:17:47    760s] PathGroup :  reg2reg  TargetSlack : 0 
[11/27 23:17:47    760s] ** GigaOpt Optimizer WNS Slack -3.355 TNS Slack -6339.685 Density 92.04
[11/27 23:17:47    760s] Optimizer TNS Opt
[11/27 23:17:47    760s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.602|-2684.313|
|reg2reg   |-3.355|-6339.685|
|HEPG      |-3.355|-6339.685|
|All Paths |-3.355|-6339.685|
+----------+------+---------+

[11/27 23:17:47    760s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2853.4M
[11/27 23:17:47    760s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2853.4M
[11/27 23:17:47    760s] Active Path Group: reg2reg  
[11/27 23:17:47    760s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:17:47    760s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:17:47    760s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:17:47    760s] |  -3.355|   -3.355|-6339.685|-6339.685|   92.04%|   0:00:00.0| 2853.4M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:48    761s] |  -2.916|   -2.916|-5426.337|-5426.337|   92.04%|   0:00:01.0| 2861.4M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:48    761s] |  -2.408|   -2.408|-4250.076|-4250.714|   92.04%|   0:00:00.0| 2861.4M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:49    762s] |  -2.327|   -2.327|-4172.911|-4173.549|   92.04%|   0:00:01.0| 2861.4M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:50    762s] |  -2.273|   -2.273|-4126.187|-4126.824|   92.05%|   0:00:01.0| 2861.4M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:50    763s] |  -2.259|   -2.259|-4110.018|-4110.656|   92.04%|   0:00:00.0| 2861.4M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:50    763s] |  -2.252|   -2.252|-4022.613|-4023.250|   92.05%|   0:00:00.0| 2975.9M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:51    763s] |  -2.199|   -2.199|-4007.605|-4008.243|   92.04%|   0:00:01.0| 2975.9M|av_func_mode_max|  reg2reg| CORE/img_reg_7__4__7_/D          |
[11/27 23:17:52    764s] |  -2.128|   -2.128|-3998.844|-3999.481|   92.03%|   0:00:01.0| 2975.9M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:17:54    767s] |  -2.091|   -2.091|-3903.540|-3904.177|   92.03%|   0:00:02.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_15__6__6_/D         |
[11/27 23:17:54    767s] |  -2.068|   -2.068|-3860.425|-3861.063|   92.04%|   0:00:00.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_15__6__6_/D         |
[11/27 23:17:55    767s] |  -2.023|   -2.023|-3839.635|-3840.272|   92.04%|   0:00:01.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__11__6_/D         |
[11/27 23:17:56    769s] |  -1.993|   -1.993|-3789.339|-3789.976|   92.04%|   0:00:01.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__11__6_/D         |
[11/27 23:17:58    771s] |  -1.974|   -1.974|-3736.391|-3737.917|   92.06%|   0:00:02.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__11__6_/D         |
[11/27 23:17:59    771s] |  -1.952|   -1.952|-3699.133|-3700.659|   92.08%|   0:00:01.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__11__6_/D         |
[11/27 23:18:01    773s] |  -1.929|   -1.929|-3628.635|-3630.160|   92.09%|   0:00:02.0| 2995.0M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:02    775s] |  -1.920|   -1.920|-3601.081|-3602.607|   92.10%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:03    776s] |  -1.895|   -1.895|-3573.061|-3574.587|   92.12%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:04    777s] |  -1.881|   -1.881|-3532.111|-3533.637|   92.14%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:05    778s] |  -1.881|   -1.881|-3512.639|-3514.165|   92.15%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:05    778s] |  -1.881|   -1.881|-3498.446|-3499.972|   92.15%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:06    778s] |  -1.881|   -1.881|-3498.441|-3499.967|   92.17%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:08    781s] |  -1.881|   -1.881|-3496.896|-3498.422|   92.18%|   0:00:02.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__13__7_/D         |
[11/27 23:18:11    783s] |  -1.881|   -1.881|-3495.264|-3496.790|   92.38%|   0:00:03.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__13__7_/D         |
[11/27 23:18:11    783s] |  -1.881|   -1.881|-3494.463|-3495.989|   92.51%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__13__7_/D         |
[11/27 23:18:11    784s] |  -1.881|   -1.881|-3494.304|-3495.831|   92.53%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__13__7_/D         |
[11/27 23:18:11    784s] |  -1.881|   -1.881|-3494.197|-3495.723|   92.55%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__13__7_/D         |
[11/27 23:18:15    788s] |  -1.881|   -1.881|-3491.889|-3493.415|   92.77%|   0:00:04.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__0__7_/D          |
[11/27 23:18:15    788s] |  -1.881|   -1.881|-3491.818|-3493.344|   92.78%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__0__7_/D          |
[11/27 23:18:16    788s] |  -1.881|   -1.881|-3491.172|-3492.698|   92.87%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__0__7_/D          |
[11/27 23:18:16    789s] |  -1.881|   -1.881|-3484.294|-3488.884|   92.91%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__0__7_/D          |
[11/27 23:18:21    794s] |  -1.881|   -1.881|-3478.064|-3482.654|   93.18%|   0:00:05.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_4__4__4_/D          |
[11/27 23:18:21    794s] |  -1.881|   -1.881|-3477.069|-3481.659|   93.33%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_4__4__4_/D          |
[11/27 23:18:27    800s] |  -1.881|   -1.881|-3473.761|-3478.352|   93.68%|   0:00:06.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__6_/D          |
[11/27 23:18:28    800s] |  -1.881|   -1.881|-3472.959|-3477.550|   93.80%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__6_/D          |
[11/27 23:18:28    801s] |  -1.881|   -1.881|-3472.769|-3477.359|   93.83%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__6_/D          |
[11/27 23:18:30    803s] |  -1.881|   -1.881|-3470.269|-3475.100|   94.16%|   0:00:02.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__7_/D         |
[11/27 23:18:30    803s] |  -1.881|   -1.881|-3469.774|-3474.614|   94.25%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__7_/D         |
[11/27 23:18:35    808s] |  -1.881|   -1.881|-3468.450|-3473.710|   94.43%|   0:00:05.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__7__5_/D         |
[11/27 23:18:36    808s] |  -1.881|   -1.881|-3468.143|-3473.404|   94.47%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__7__5_/D         |
[11/27 23:18:40    812s] |  -1.881|   -1.881|-3465.264|-3470.551|   94.47%|   0:00:04.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__4__0_/D          |
[11/27 23:18:40    813s] |  -1.881|   -1.881|-3465.132|-3470.164|   94.49%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__4__0_/D          |
[11/27 23:18:42    815s] |  -1.881|   -1.881|-3464.727|-3469.759|   94.51%|   0:00:02.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_5__13__2_/D         |
[11/27 23:18:45    817s] |  -1.881|   -1.881|-3464.520|-3469.580|   94.52%|   0:00:03.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__1__3_/D         |
[11/27 23:18:46    819s] |  -1.881|   -1.881|-3464.407|-3469.467|   94.52%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_5__1__3_/D          |
[11/27 23:18:47    820s] |  -1.881|   -1.881|-3462.689|-3467.749|   94.54%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_2__14__0_/D         |
[11/27 23:18:47    820s] |  -1.881|   -1.881|-3462.661|-3467.721|   94.54%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/27 23:18:47    820s] |  -1.881|   -1.881|-3462.590|-3467.650|   94.54%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__4_/D       |
[11/27 23:18:47    820s] |  -1.881|   -1.881|-3462.028|-3467.088|   94.54%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__7_/D       |
[11/27 23:18:48    820s] |  -1.881|   -1.881|-3460.452|-3465.512|   94.56%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__9_/D          |
[11/27 23:18:48    820s] |  -1.881|   -1.881|-3459.558|-3464.618|   94.57%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__14_/D         |
[11/27 23:18:48    821s] |  -1.881|   -1.881|-3458.692|-3463.752|   94.57%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__14_/D         |
[11/27 23:18:48    821s] |  -1.881|   -1.881|-3457.645|-3462.705|   94.58%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__10_/D         |
[11/27 23:18:48    821s] |  -1.881|   -1.881|-3457.298|-3462.358|   94.58%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__10_/D         |
[11/27 23:18:49    822s] |  -1.881|   -1.881|-3456.750|-3461.811|   94.60%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__14_/D         |
[11/27 23:18:49    822s] |  -1.881|   -1.881|-3454.045|-3459.094|   94.60%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__14_/D         |
[11/27 23:18:49    822s] |  -1.881|   -1.881|-3454.036|-3459.085|   94.61%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__14_/D         |
[11/27 23:18:50    823s] |  -1.881|   -1.881|-3453.556|-3458.604|   94.61%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__13_/D         |
[11/27 23:18:50    823s] |  -1.881|   -1.881|-3453.353|-3458.402|   94.61%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__9_/D          |
[11/27 23:18:50    823s] |  -1.881|   -1.881|-3453.341|-3458.388|   94.61%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__9_/D          |
[11/27 23:18:51    823s] |  -1.881|   -1.881|-3453.063|-3458.110|   94.61%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__9_/D          |
[11/27 23:18:51    823s] |  -1.881|   -1.881|-3453.062|-3458.109|   94.62%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_8__8_/D          |
[11/27 23:18:51    824s] |  -1.881|   -1.881|-3452.960|-3458.252|   94.62%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__8_/D          |
[11/27 23:18:51    824s] |  -1.881|   -1.881|-3452.881|-3458.173|   94.62%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__11_/D         |
[11/27 23:18:52    824s] |  -1.881|   -1.881|-3422.442|-3427.735|   94.62%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__0_/LD         |
[11/27 23:18:52    825s] |  -1.881|   -1.881|-3422.371|-3427.747|   94.62%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__15_/D         |
[11/27 23:18:52    825s] |  -1.881|   -1.881|-3421.993|-3427.300|   94.62%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__10_/D         |
[11/27 23:18:53    826s] |  -1.881|   -1.881|-3421.695|-3427.002|   94.62%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__9_/D          |
[11/27 23:18:53    826s] |  -1.881|   -1.881|-3420.419|-3425.727|   94.62%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_size_reg_4_/D           |
[11/27 23:18:53    826s] |  -1.881|   -1.881|-3420.396|-3425.704|   94.63%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_5__7_/D          |
[11/27 23:18:53    826s] |  -1.881|   -1.881|-3420.315|-3425.622|   94.64%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__5_/D          |
[11/27 23:18:54    826s] |  -1.881|   -1.881|-3420.206|-3425.552|   94.64%|   0:00:01.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_2__6_/D          |
[11/27 23:18:54    826s] |  -1.881|   -1.881|-3420.164|-3425.509|   94.64%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__5_/D          |
[11/27 23:18:54    826s] |  -1.881|   -1.881|-3420.164|-3425.509|   94.64%|   0:00:00.0| 3052.2M|av_func_mode_max|  reg2reg| CORE/img_reg_3__13__7_/D         |
[11/27 23:18:54    826s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:18:54    826s] 
[11/27 23:18:54    826s] *** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=3052.2M) ***
[11/27 23:18:54    827s] 
[11/27 23:18:54    827s] *** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=3052.2M) ***
[11/27 23:18:54    827s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.664|-2685.814|
|reg2reg   |-1.881|-3420.164|
|HEPG      |-1.881|-3420.164|
|All Paths |-1.881|-3425.509|
+----------+------+---------+

[11/27 23:18:54    827s] ** GigaOpt Optimizer WNS Slack -1.881 TNS Slack -3425.509 Density 94.64
[11/27 23:18:54    827s] Placement Snapshot: Density distribution:
[11/27 23:18:54    827s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:18:54    827s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:18:54    827s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:18:54    827s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:18:54    827s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:18:54    827s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:18:54    827s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:18:54    827s] [0.65 - 0.70]: 0 (0.00%)
[11/27 23:18:54    827s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:18:54    827s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:18:54    827s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:18:54    827s] [0.45 - 0.50]: 0 (0.00%)
[11/27 23:18:54    827s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:18:54    827s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:18:54    827s] [0.30 - 0.35]: 4 (1.22%)
[11/27 23:18:54    827s] [0.25 - 0.30]: 8 (2.44%)
[11/27 23:18:54    827s] [0.20 - 0.25]: 13 (3.96%)
[11/27 23:18:54    827s] [0.15 - 0.20]: 23 (7.01%)
[11/27 23:18:54    827s] [0.10 - 0.15]: 57 (17.38%)
[11/27 23:18:54    827s] [0.05 - 0.10]: 161 (49.09%)
[11/27 23:18:54    827s] [0.00 - 0.05]: 59 (17.99%)
[11/27 23:18:54    827s] Begin: Area Reclaim Optimization
[11/27 23:18:54    827s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:13:47.0/1:04:42.9 (0.2), mem = 3052.2M
[11/27 23:18:54    827s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3052.2M
[11/27 23:18:54    827s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3052.2M
[11/27 23:18:54    827s] Reclaim Optimization WNS Slack -1.881  TNS Slack -3425.509 Density 94.64
[11/27 23:18:54    827s] +---------+---------+--------+---------+------------+--------+
[11/27 23:18:54    827s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:18:54    827s] +---------+---------+--------+---------+------------+--------+
[11/27 23:18:54    827s] |   94.64%|        -|  -1.881|-3425.509|   0:00:00.0| 3052.2M|
[11/27 23:18:54    827s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:18:56    829s] |   94.46%|      122|  -1.881|-3425.509|   0:00:02.0| 3052.2M|
[11/27 23:19:12    844s] |   93.52%|     1114|  -1.857|-3365.107|   0:00:16.0| 3052.2M|
[11/27 23:19:12    845s] |   93.52%|        1|  -1.857|-3365.107|   0:00:00.0| 3052.2M|
[11/27 23:19:12    845s] |   93.52%|        0|  -1.857|-3365.107|   0:00:00.0| 3052.2M|
[11/27 23:19:12    845s] +---------+---------+--------+---------+------------+--------+
[11/27 23:19:12    845s] Reclaim Optimization End WNS Slack -1.857  TNS Slack -3365.107 Density 93.52
[11/27 23:19:12    845s] 
[11/27 23:19:12    845s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 119 Resize = 790 **
[11/27 23:19:12    845s] --------------------------------------------------------------
[11/27 23:19:12    845s] |                                   | Total     | Sequential |
[11/27 23:19:12    845s] --------------------------------------------------------------
[11/27 23:19:12    845s] | Num insts resized                 |     789  |       0    |
[11/27 23:19:12    845s] | Num insts undone                  |     325  |       0    |
[11/27 23:19:12    845s] | Num insts Downsized               |     789  |       0    |
[11/27 23:19:12    845s] | Num insts Samesized               |       0  |       0    |
[11/27 23:19:12    845s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:19:12    845s] | Num multiple commits+uncommits    |       1  |       -    |
[11/27 23:19:12    845s] --------------------------------------------------------------
[11/27 23:19:12    845s] Bottom Preferred Layer:
[11/27 23:19:12    845s]     None
[11/27 23:19:12    845s] Via Pillar Rule:
[11/27 23:19:12    845s]     None
[11/27 23:19:12    845s] End: Core Area Reclaim Optimization (cpu = 0:00:18.5) (real = 0:00:18.0) **
[11/27 23:19:12    845s] *** AreaOpt #3 [finish] : cpu/real = 0:00:18.5/0:00:18.5 (1.0), totSession cpu/real = 0:14:05.5/1:05:01.4 (0.2), mem = 3052.2M
[11/27 23:19:12    845s] 
[11/27 23:19:12    845s] =============================================================================================
[11/27 23:19:12    845s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[11/27 23:19:12    845s] =============================================================================================
[11/27 23:19:12    845s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:19:12    845s] ---------------------------------------------------------------------------------------------
[11/27 23:19:12    845s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:19:12    845s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:19:12    845s] [ OptSingleIteration     ]      4   0:00:00.2  (   1.2 % )     0:00:17.9 /  0:00:17.9    1.0
[11/27 23:19:12    845s] [ OptGetWeight           ]    219   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/27 23:19:12    845s] [ OptEval                ]    219   0:00:03.9  (  21.0 % )     0:00:03.9 /  0:00:03.9    1.0
[11/27 23:19:12    845s] [ OptCommit              ]    219   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    0.9
[11/27 23:19:12    845s] [ IncrTimingUpdate       ]     99   0:00:08.4  (  45.2 % )     0:00:08.4 /  0:00:08.3    1.0
[11/27 23:19:12    845s] [ PostCommitDelayUpdate  ]    262   0:00:00.6  (   3.1 % )     0:00:05.1 /  0:00:05.1    1.0
[11/27 23:19:12    845s] [ IncrDelayCalc          ]    519   0:00:04.5  (  24.2 % )     0:00:04.5 /  0:00:04.5    1.0
[11/27 23:19:12    845s] [ MISC                   ]          0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:19:12    845s] ---------------------------------------------------------------------------------------------
[11/27 23:19:12    845s]  AreaOpt #3 TOTAL                   0:00:18.5  ( 100.0 % )     0:00:18.5 /  0:00:18.5    1.0
[11/27 23:19:12    845s] ---------------------------------------------------------------------------------------------
[11/27 23:19:12    845s] 
[11/27 23:19:12    845s] End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:18, mem=2849.23M, totSessionCpu=0:14:06).
[11/27 23:19:12    845s] Placement Snapshot: Density distribution:
[11/27 23:19:12    845s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:19:12    845s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:19:12    845s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:19:12    845s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:19:12    845s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:19:12    845s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:19:12    845s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:19:12    845s] [0.65 - 0.70]: 0 (0.00%)
[11/27 23:19:12    845s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:19:12    845s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:19:12    845s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:19:12    845s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:19:12    845s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:19:12    845s] [0.35 - 0.40]: 3 (0.91%)
[11/27 23:19:12    845s] [0.30 - 0.35]: 3 (0.91%)
[11/27 23:19:12    845s] [0.25 - 0.30]: 9 (2.74%)
[11/27 23:19:12    845s] [0.20 - 0.25]: 13 (3.96%)
[11/27 23:19:12    845s] [0.15 - 0.20]: 25 (7.62%)
[11/27 23:19:12    845s] [0.10 - 0.15]: 67 (20.43%)
[11/27 23:19:12    845s] [0.05 - 0.10]: 167 (50.91%)
[11/27 23:19:12    845s] [0.00 - 0.05]: 39 (11.89%)
[11/27 23:19:12    845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.1
[11/27 23:19:12    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.1
[11/27 23:19:12    845s] ** GigaOpt Optimizer WNS Slack -1.857 TNS Slack -3365.107 Density 93.52
[11/27 23:19:12    845s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.642|-2703.271|
|reg2reg   |-1.857|-3359.880|
|HEPG      |-1.857|-3359.880|
|All Paths |-1.857|-3365.107|
+----------+------+---------+

[11/27 23:19:12    845s] Bottom Preferred Layer:
[11/27 23:19:12    845s]     None
[11/27 23:19:12    845s] Via Pillar Rule:
[11/27 23:19:12    845s]     None
[11/27 23:19:12    845s] 
[11/27 23:19:12    845s] *** Finish pre-CTS Setup Fixing (cpu=0:01:26 real=0:01:25 mem=2849.2M) ***
[11/27 23:19:12    845s] 
[11/27 23:19:12    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.130874.1
[11/27 23:19:12    845s] Total-nets :: 28511, Stn-nets :: 2422, ratio :: 8.49497 %
[11/27 23:19:13    845s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2830.1M
[11/27 23:19:13    845s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2783.1M
[11/27 23:19:13    845s] TotalInstCnt at PhyDesignMc Destruction: 27,227
[11/27 23:19:13    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.7
[11/27 23:19:13    845s] *** TnsOpt #1 [finish] : cpu/real = 0:01:28.1/0:01:28.1 (1.0), totSession cpu/real = 0:14:05.8/1:05:01.6 (0.2), mem = 2783.1M
[11/27 23:19:13    845s] 
[11/27 23:19:13    845s] =============================================================================================
[11/27 23:19:13    845s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[11/27 23:19:13    845s] =============================================================================================
[11/27 23:19:13    845s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:19:13    845s] ---------------------------------------------------------------------------------------------
[11/27 23:19:13    845s] [ AreaOpt                ]      1   0:00:18.5  (  21.0 % )     0:00:18.5 /  0:00:18.5    1.0
[11/27 23:19:13    845s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:19:13    845s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 23:19:13    845s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   1.4 % )     0:00:01.3 /  0:00:01.3    1.0
[11/27 23:19:13    845s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:19:13    845s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:19:13    845s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[11/27 23:19:13    845s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:19:13    845s] [ TransformInit          ]      1   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/27 23:19:13    845s] [ OptimizationStep       ]      1   0:00:01.3  (   1.5 % )     0:01:06.6 /  0:01:06.6    1.0
[11/27 23:19:13    845s] [ OptSingleIteration     ]    148   0:00:00.2  (   0.2 % )     0:01:05.2 /  0:01:05.2    1.0
[11/27 23:19:13    845s] [ OptGetWeight           ]    148   0:00:01.8  (   2.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/27 23:19:13    845s] [ OptEval                ]    148   0:00:52.3  (  59.4 % )     0:00:52.3 /  0:00:52.4    1.0
[11/27 23:19:13    845s] [ OptCommit              ]    148   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.1
[11/27 23:19:13    845s] [ IncrTimingUpdate       ]    118   0:00:05.0  (   5.7 % )     0:00:05.0 /  0:00:05.1    1.0
[11/27 23:19:13    845s] [ PostCommitDelayUpdate  ]    148   0:00:00.4  (   0.4 % )     0:00:03.0 /  0:00:02.9    1.0
[11/27 23:19:13    845s] [ IncrDelayCalc          ]    413   0:00:02.6  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[11/27 23:19:13    845s] [ SetupOptGetWorkingSet  ]    355   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.1    0.9
[11/27 23:19:13    845s] [ SetupOptGetActiveNode  ]    355   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[11/27 23:19:13    845s] [ SetupOptSlackGraph     ]    148   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.3    1.0
[11/27 23:19:13    845s] [ MISC                   ]          0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[11/27 23:19:13    845s] ---------------------------------------------------------------------------------------------
[11/27 23:19:13    845s]  TnsOpt #1 TOTAL                    0:01:28.1  ( 100.0 % )     0:01:28.1 /  0:01:28.1    1.0
[11/27 23:19:13    845s] ---------------------------------------------------------------------------------------------
[11/27 23:19:13    845s] 
[11/27 23:19:13    845s] End: GigaOpt Optimization in TNS mode
[11/27 23:19:13    846s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2783.1M
[11/27 23:19:13    846s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.019, MEM:2783.1M
[11/27 23:19:13    846s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:14:06.1/1:05:02.0 (0.2), mem = 2783.1M
[11/27 23:19:13    846s] 
[11/27 23:19:13    846s] *** Start incrementalPlace ***
[11/27 23:19:13    846s] User Input Parameters:
[11/27 23:19:13    846s] - Congestion Driven    : On
[11/27 23:19:13    846s] - Timing Driven        : On
[11/27 23:19:13    846s] - Area-Violation Based : On
[11/27 23:19:13    846s] - Start Rollback Level : -5
[11/27 23:19:13    846s] - Legalized            : On
[11/27 23:19:13    846s] - Window Based         : Off
[11/27 23:19:13    846s] - eDen incr mode       : Off
[11/27 23:19:13    846s] - Small incr mode      : Off
[11/27 23:19:13    846s] 
[11/27 23:19:13    846s] no activity file in design. spp won't run.
[11/27 23:19:13    846s] 
[11/27 23:19:13    846s] TimeStamp Deleting Cell Server Begin ...
[11/27 23:19:13    846s] Deleting Lib Analyzer.
[11/27 23:19:13    846s] 
[11/27 23:19:13    846s] TimeStamp Deleting Cell Server End ...
[11/27 23:19:13    846s] No Views given, use default active views for adaptive view pruning
[11/27 23:19:13    846s] SKP will enable view:
[11/27 23:19:13    846s]   av_func_mode_max
[11/27 23:19:13    846s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2783.1M
[11/27 23:19:13    846s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:2783.1M
[11/27 23:19:13    846s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2783.1M
[11/27 23:19:13    846s] Starting Early Global Route congestion estimation: mem = 2783.1M
[11/27 23:19:13    846s] (I)       Started Import and model ( Curr Mem: 2783.15 MB )
[11/27 23:19:13    846s] (I)       Started Create place DB ( Curr Mem: 2783.15 MB )
[11/27 23:19:13    846s] (I)       Started Import place data ( Curr Mem: 2783.15 MB )
[11/27 23:19:13    846s] (I)       Started Read instances and placement ( Curr Mem: 2783.15 MB )
[11/27 23:19:13    846s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2789.52 MB )
[11/27 23:19:13    846s] (I)       Started Read nets ( Curr Mem: 2789.52 MB )
[11/27 23:19:13    846s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Finished Import place data ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Finished Create place DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Create route DB ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       == Non-default Options ==
[11/27 23:19:13    846s] (I)       Maximum routing layer                              : 6
[11/27 23:19:13    846s] (I)       Number of threads                                  : 1
[11/27 23:19:13    846s] (I)       Use non-blocking free Dbs wires                    : false
[11/27 23:19:13    846s] (I)       Method to set GCell size                           : row
[11/27 23:19:13    846s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:19:13    846s] (I)       Started Import route data (1T) ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       ============== Pin Summary ==============
[11/27 23:19:13    846s] (I)       +-------+--------+---------+------------+
[11/27 23:19:13    846s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:19:13    846s] (I)       +-------+--------+---------+------------+
[11/27 23:19:13    846s] (I)       |     1 |  96545 |  100.00 |        Pin |
[11/27 23:19:13    846s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:19:13    846s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:19:13    846s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:19:13    846s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:19:13    846s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:19:13    846s] (I)       +-------+--------+---------+------------+
[11/27 23:19:13    846s] (I)       Use row-based GCell size
[11/27 23:19:13    846s] (I)       Use row-based GCell align
[11/27 23:19:13    846s] (I)       GCell unit size   : 5040
[11/27 23:19:13    846s] (I)       GCell multiplier  : 1
[11/27 23:19:13    846s] (I)       GCell row height  : 5040
[11/27 23:19:13    846s] (I)       Actual row height : 5040
[11/27 23:19:13    846s] (I)       GCell align ref   : 240560 240800
[11/27 23:19:13    846s] [NR-eGR] Track table information for default rule: 
[11/27 23:19:13    846s] [NR-eGR] metal1 has no routable track
[11/27 23:19:13    846s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:19:13    846s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:19:13    846s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:19:13    846s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:19:13    846s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:19:13    846s] (I)       =================== Default via ====================
[11/27 23:19:13    846s] (I)       +---+------------------+---------------------------+
[11/27 23:19:13    846s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:19:13    846s] (I)       +---+------------------+---------------------------+
[11/27 23:19:13    846s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:19:13    846s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:19:13    846s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:19:13    846s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:19:13    846s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:19:13    846s] (I)       +---+------------------+---------------------------+
[11/27 23:19:13    846s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read routing blockages ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read instance blockages ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read PG blockages ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] [NR-eGR] Read 6702 PG shapes
[11/27 23:19:13    846s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read boundary cut boxes ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:19:13    846s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:19:13    846s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:19:13    846s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:19:13    846s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:19:13    846s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read blackboxes ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:19:13    846s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read prerouted ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:19:13    846s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read unlegalized nets ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] (I)       Started Read nets ( Curr Mem: 2796.02 MB )
[11/27 23:19:13    846s] [NR-eGR] Read numTotalNets=28511  numIgnoredNets=0
[11/27 23:19:13    846s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Started Set up via pillars ( Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       early_global_route_priority property id does not exist.
[11/27 23:19:13    846s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Model blockages into capacity
[11/27 23:19:13    846s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:19:13    846s] (I)       Started Initialize 3D capacity ( Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:19:13    846s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:19:13    846s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:19:13    846s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:19:13    846s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:19:13    846s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       -- layer congestion ratio --
[11/27 23:19:13    846s] (I)       Layer 1 : 0.100000
[11/27 23:19:13    846s] (I)       Layer 2 : 0.700000
[11/27 23:19:13    846s] (I)       Layer 3 : 0.700000
[11/27 23:19:13    846s] (I)       Layer 4 : 0.700000
[11/27 23:19:13    846s] (I)       Layer 5 : 0.700000
[11/27 23:19:13    846s] (I)       Layer 6 : 0.700000
[11/27 23:19:13    846s] (I)       ----------------------------
[11/27 23:19:13    846s] (I)       Number of ignored nets                =      0
[11/27 23:19:13    846s] (I)       Number of connected nets              =      0
[11/27 23:19:13    846s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:19:13    846s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:19:13    846s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:19:13    846s] (I)       Finished Import route data (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Started Read aux data ( Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Started Others data preparation ( Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:19:13    846s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Started Create route kernel ( Curr Mem: 2802.77 MB )
[11/27 23:19:13    846s] (I)       Ndr track 0 does not exist
[11/27 23:19:13    846s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:19:13    846s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:19:13    846s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:19:13    846s] (I)       Site width          :   620  (dbu)
[11/27 23:19:13    846s] (I)       Row height          :  5040  (dbu)
[11/27 23:19:13    846s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:19:13    846s] (I)       GCell width         :  5040  (dbu)
[11/27 23:19:13    846s] (I)       GCell height        :  5040  (dbu)
[11/27 23:19:13    846s] (I)       Grid                :   290   286     6
[11/27 23:19:13    846s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:19:13    846s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:19:13    846s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:19:13    846s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:19:13    846s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:19:13    846s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:19:13    846s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:19:13    846s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:19:13    846s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:19:13    846s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:19:13    846s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:19:13    846s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:19:13    846s] (I)       --------------------------------------------------------
[11/27 23:19:13    846s] 
[11/27 23:19:13    846s] [NR-eGR] ============ Routing rule table ============
[11/27 23:19:13    846s] [NR-eGR] Rule id: 0  Nets: 28481 
[11/27 23:19:13    846s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:19:13    846s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:19:13    846s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:19:13    846s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:19:13    846s] [NR-eGR] ========================================
[11/27 23:19:13    846s] [NR-eGR] 
[11/27 23:19:13    846s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:19:13    846s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:19:13    846s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:19:13    846s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:19:13    846s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:19:13    846s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:19:13    846s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Reset routing kernel
[11/27 23:19:13    846s] (I)       Started Global Routing ( Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Started Initialization ( Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       totalPins=96485  totalGlobalPin=87775 (90.97%)
[11/27 23:19:13    846s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Started Net group 1 ( Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Started Generate topology ( Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:19:13    846s] [NR-eGR] Layer group 1: route 28481 net(s) in layer range [2, 6]
[11/27 23:19:13    846s] (I)       
[11/27 23:19:13    846s] (I)       ============  Phase 1a Route ============
[11/27 23:19:13    846s] (I)       Started Phase 1a ( Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Started Pattern routing (1T) ( Curr Mem: 2806.10 MB )
[11/27 23:19:13    846s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:19:13    846s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Usage: 386602 = (184050 H, 202552 V) = (17.98% H, 20.08% V) = (9.276e+05um H, 1.021e+06um V)
[11/27 23:19:13    846s] (I)       Started Add via demand to 2D ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       
[11/27 23:19:13    846s] (I)       ============  Phase 1b Route ============
[11/27 23:19:13    846s] (I)       Started Phase 1b ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Usage: 387061 = (184338 H, 202723 V) = (18.01% H, 20.10% V) = (9.291e+05um H, 1.022e+06um V)
[11/27 23:19:13    846s] (I)       Overflow of layer group 1: 0.03% H + 1.03% V. EstWL: 1.950787e+06um
[11/27 23:19:13    846s] (I)       Congestion metric : 0.03%H 1.03%V, 1.06%HV
[11/27 23:19:13    846s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:19:13    846s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       
[11/27 23:19:13    846s] (I)       ============  Phase 1c Route ============
[11/27 23:19:13    846s] (I)       Started Phase 1c ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Two level routing ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Level2 Grid: 58 x 58
[11/27 23:19:13    846s] (I)       Started Two Level Routing ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Usage: 387065 = (184340 H, 202725 V) = (18.01% H, 20.10% V) = (9.291e+05um H, 1.022e+06um V)
[11/27 23:19:13    846s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       
[11/27 23:19:13    846s] (I)       ============  Phase 1d Route ============
[11/27 23:19:13    846s] (I)       Started Phase 1d ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Detoured routing ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Usage: 387189 = (184461 H, 202728 V) = (18.02% H, 20.10% V) = (9.297e+05um H, 1.022e+06um V)
[11/27 23:19:13    846s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       
[11/27 23:19:13    846s] (I)       ============  Phase 1e Route ============
[11/27 23:19:13    846s] (I)       Started Phase 1e ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Route legalization ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Usage: 387189 = (184461 H, 202728 V) = (18.02% H, 20.10% V) = (9.297e+05um H, 1.022e+06um V)
[11/27 23:19:13    846s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.67% V. EstWL: 1.951433e+06um
[11/27 23:19:13    846s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       
[11/27 23:19:13    846s] (I)       ============  Phase 1l Route ============
[11/27 23:19:13    846s] (I)       Started Phase 1l ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Started Layer assignment (1T) ( Curr Mem: 2817.10 MB )
[11/27 23:19:13    846s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Finished Layer assignment (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Finished Phase 1l ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Finished Net group 1 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Started Clean cong LA ( Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:19:14    846s] (I)       Layer  2:     387564    121945      2051      251292      420571    (37.40%) 
[11/27 23:19:14    846s] (I)       Layer  3:     431433    105925       162      280656      463230    (37.73%) 
[11/27 23:19:14    846s] (I)       Layer  4:     487882    112471       369      171514      500350    (25.53%) 
[11/27 23:19:14    846s] (I)       Layer  5:     590563     91819         4      142866      601020    (19.21%) 
[11/27 23:19:14    846s] (I)       Layer  6:     131723     21514       104       33940      134025    (20.21%) 
[11/27 23:19:14    846s] (I)       Total:       2029165    453674      2690      880268     2119196    (29.35%) 
[11/27 23:19:14    846s] (I)       
[11/27 23:19:14    846s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:19:14    846s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/27 23:19:14    846s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:19:14    846s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-13)           (14-18)    OverCon 
[11/27 23:19:14    846s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/27 23:19:14    846s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:19:14    846s] [NR-eGR]  metal2  (2)      1216( 2.35%)        33( 0.06%)         8( 0.02%)         2( 0.00%)   ( 2.43%) 
[11/27 23:19:14    846s] [NR-eGR]  metal3  (3)       113( 0.22%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[11/27 23:19:14    846s] [NR-eGR]  metal4  (4)       296( 0.48%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[11/27 23:19:14    846s] [NR-eGR]  metal5  (5)         4( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/27 23:19:14    846s] [NR-eGR]  metal6  (6)        93( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[11/27 23:19:14    846s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/27 23:19:14    846s] [NR-eGR] Total             1722( 0.58%)        35( 0.01%)         8( 0.00%)         2( 0.00%)   ( 0.59%) 
[11/27 23:19:14    846s] [NR-eGR] 
[11/27 23:19:14    846s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Started Export 3D cong map ( Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:19:14    846s] (I)       Started Export 2D cong map ( Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.49% V
[11/27 23:19:14    846s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.65% V
[11/27 23:19:14    846s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2817.10 MB )
[11/27 23:19:14    846s] Early Global Route congestion estimation runtime: 0.52 seconds, mem = 2817.1M
[11/27 23:19:14    846s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.520, REAL:0.518, MEM:2817.1M
[11/27 23:19:14    846s] OPERPROF: Starting HotSpotCal at level 1, MEM:2817.1M
[11/27 23:19:14    846s] [hotspot] +------------+---------------+---------------+
[11/27 23:19:14    846s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:19:14    846s] [hotspot] +------------+---------------+---------------+
[11/27 23:19:14    846s] [hotspot] | normalized |          3.67 |          7.74 |
[11/27 23:19:14    846s] [hotspot] +------------+---------------+---------------+
[11/27 23:19:14    846s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.67, normalized total congestion hotspot area = 7.74 (area is in unit of 4 std-cell row bins)
[11/27 23:19:14    846s] [hotspot] max/total 3.67/7.74, big hotspot (>10) total 0.00
[11/27 23:19:14    846s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] [hotspot] |  1  |   971.36   729.68  1052.00   810.32 |        3.67   |
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] [hotspot] |  2  |   931.04   487.76  1011.68   568.40 |        2.49   |
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] [hotspot] |  3  |   608.48   608.72   689.12   689.36 |        0.79   |
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] [hotspot] |  4  |  1132.64   608.72  1213.28   689.36 |        0.26   |
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] [hotspot] |  5  |   648.80   689.36   729.44   770.00 |        0.26   |
[11/27 23:19:14    846s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:19:14    846s] Top 5 hotspots total area: 7.48
[11/27 23:19:14    846s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2817.1M
[11/27 23:19:14    846s] 
[11/27 23:19:14    846s] === incrementalPlace Internal Loop 1 ===
[11/27 23:19:14    846s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:19:14    846s] OPERPROF: Starting IPInitSPData at level 1, MEM:2817.1M
[11/27 23:19:14    846s] z: 2, totalTracks: 1
[11/27 23:19:14    846s] z: 4, totalTracks: 1
[11/27 23:19:14    846s] z: 6, totalTracks: 1
[11/27 23:19:14    846s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[11/27 23:19:14    846s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2817.1M
[11/27 23:19:14    846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2817.1M
[11/27 23:19:14    846s] OPERPROF:   Starting post-place ADS at level 2, MEM:2817.1M
[11/27 23:19:14    846s] ADSU 0.935 -> 0.938. site 193893.000 -> 193312.850. GS 40.320
[11/27 23:19:14    846s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.036, MEM:2817.1M
[11/27 23:19:14    846s] OPERPROF:   Starting spMPad at level 2, MEM:2801.1M
[11/27 23:19:14    846s] OPERPROF:     Starting spContextMPad at level 3, MEM:2801.1M
[11/27 23:19:14    846s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2801.1M
[11/27 23:19:14    846s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.007, MEM:2801.1M
[11/27 23:19:14    846s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2801.1M
[11/27 23:19:14    846s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.002, MEM:2801.1M
[11/27 23:19:14    846s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2801.1M
[11/27 23:19:14    846s] no activity file in design. spp won't run.
[11/27 23:19:14    846s] [spp] 0
[11/27 23:19:14    846s] [adp] 0:1:1:3
[11/27 23:19:14    846s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.005, MEM:2801.1M
[11/27 23:19:14    846s] SP #FI/SF FL/PI 0/0 27227/0
[11/27 23:19:14    846s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.100, REAL:0.104, MEM:2801.1M
[11/27 23:19:14    846s] PP off. flexM 0
[11/27 23:19:14    846s] OPERPROF: Starting CDPad at level 1, MEM:2803.0M
[11/27 23:19:14    846s] 3DP is on.
[11/27 23:19:14    846s] 3DP OF M2 0.041, M4 0.007. Diff 0, Offset 0
[11/27 23:19:14    846s] 3DP (1, 3) DPT Adjust 1. 0.834, 0.736, delta 0.098. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/27 23:19:14    846s] design sh 0.000.
[11/27 23:19:14    847s] CDPadU 1.013 -> 0.999. R=0.938, N=27227, GS=5.040
[11/27 23:19:14    847s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.173, MEM:2811.9M
[11/27 23:19:14    847s] OPERPROF: Starting InitSKP at level 1, MEM:2811.9M
[11/27 23:19:14    847s] no activity file in design. spp won't run.
[11/27 23:19:15    848s] no activity file in design. spp won't run.
[11/27 23:19:16    849s] 
[11/27 23:19:16    849s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 23:19:16    849s] TLC MultiMap info (StdDelay):
[11/27 23:19:16    849s]   : Delay_Corner_min + lib_min + 1 + no RcCorner := 20.6ps
[11/27 23:19:16    849s]   : Delay_Corner_min + lib_min + 1 + RC_Corner := 22.5ps
[11/27 23:19:16    849s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[11/27 23:19:16    849s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[11/27 23:19:16    849s]  Setting StdDelay to: 53.6ps
[11/27 23:19:16    849s] 
[11/27 23:19:16    849s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 23:19:16    849s] *** Finished SKP initialization (cpu=0:00:02.6, real=0:00:02.0)***
[11/27 23:19:16    849s] OPERPROF: Finished InitSKP at level 1, CPU:2.630, REAL:2.636, MEM:2847.7M
[11/27 23:19:16    849s] NP #FI/FS/SF FL/PI: 3/47/0 27227/0
[11/27 23:19:17    849s] no activity file in design. spp won't run.
[11/27 23:19:17    849s] 
[11/27 23:19:17    849s] AB Est...
[11/27 23:19:17    849s] OPERPROF: Starting npPlace at level 1, MEM:2850.1M
[11/27 23:19:17    849s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.047, MEM:2894.0M
[11/27 23:19:17    849s] Iteration  4: Skipped, with CDP Off
[11/27 23:19:17    849s] 
[11/27 23:19:17    849s] AB Est...
[11/27 23:19:17    849s] OPERPROF: Starting npPlace at level 1, MEM:2894.0M
[11/27 23:19:17    849s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.045, MEM:2894.0M
[11/27 23:19:17    849s] Iteration  5: Skipped, with CDP Off
[11/27 23:19:17    849s] 
[11/27 23:19:17    849s] AB Est...
[11/27 23:19:17    849s] OPERPROF: Starting npPlace at level 1, MEM:2894.0M
[11/27 23:19:17    849s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.046, MEM:2894.0M
[11/27 23:19:17    849s] Iteration  6: Skipped, with CDP Off
[11/27 23:19:17    850s] OPERPROF: Starting npPlace at level 1, MEM:2894.0M
[11/27 23:19:17    850s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/27 23:19:17    850s] No instances found in the vector
[11/27 23:19:17    850s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2894.0M, DRC: 0)
[11/27 23:19:17    850s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:19:39    871s] Iteration  7: Total net bbox = 1.403e+06 (6.50e+05 7.54e+05)
[11/27 23:19:39    871s]               Est.  stn bbox = 1.856e+06 (8.82e+05 9.74e+05)
[11/27 23:19:39    871s]               cpu = 0:00:21.9 real = 0:00:22.0 mem = 2955.1M
[11/27 23:19:39    871s] OPERPROF: Finished npPlace at level 1, CPU:21.920, REAL:21.937, MEM:2955.1M
[11/27 23:19:39    872s] no activity file in design. spp won't run.
[11/27 23:19:39    872s] NP #FI/FS/SF FL/PI: 3/47/0 27227/0
[11/27 23:19:39    872s] no activity file in design. spp won't run.
[11/27 23:19:39    872s] OPERPROF: Starting npPlace at level 1, MEM:2955.1M
[11/27 23:19:39    872s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/27 23:19:39    872s] No instances found in the vector
[11/27 23:19:39    872s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2955.1M, DRC: 0)
[11/27 23:19:39    872s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:20:16    909s] Iteration  8: Total net bbox = 1.440e+06 (6.72e+05 7.68e+05)
[11/27 23:20:16    909s]               Est.  stn bbox = 1.898e+06 (9.08e+05 9.91e+05)
[11/27 23:20:16    909s]               cpu = 0:00:37.0 real = 0:00:37.0 mem = 2943.1M
[11/27 23:20:16    909s] OPERPROF: Finished npPlace at level 1, CPU:37.030, REAL:37.013, MEM:2943.1M
[11/27 23:20:16    909s] no activity file in design. spp won't run.
[11/27 23:20:16    909s] NP #FI/FS/SF FL/PI: 3/47/0 27227/0
[11/27 23:20:16    909s] no activity file in design. spp won't run.
[11/27 23:20:16    909s] OPERPROF: Starting npPlace at level 1, MEM:2943.1M
[11/27 23:20:16    909s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:20:16    909s] No instances found in the vector
[11/27 23:20:16    909s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2943.1M, DRC: 0)
[11/27 23:20:16    909s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:21:11    964s] Iteration  9: Total net bbox = 1.418e+06 (6.66e+05 7.51e+05)
[11/27 23:21:11    964s]               Est.  stn bbox = 1.871e+06 (9.02e+05 9.69e+05)
[11/27 23:21:11    964s]               cpu = 0:00:54.9 real = 0:00:55.0 mem = 2943.4M
[11/27 23:21:11    964s] OPERPROF: Finished npPlace at level 1, CPU:54.970, REAL:54.993, MEM:2934.4M
[11/27 23:21:11    964s] no activity file in design. spp won't run.
[11/27 23:21:11    964s] NP #FI/FS/SF FL/PI: 3/47/0 27227/0
[11/27 23:21:11    964s] no activity file in design. spp won't run.
[11/27 23:21:11    964s] OPERPROF: Starting npPlace at level 1, MEM:2934.4M
[11/27 23:21:11    964s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:21:11    964s] No instances found in the vector
[11/27 23:21:11    964s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2934.4M, DRC: 0)
[11/27 23:21:11    964s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:21:12    964s] Starting Early Global Route supply map. mem = 2944.4M
[11/27 23:21:12    964s] Finished Early Global Route supply map. mem = 2960.6M
[11/27 23:22:12   1025s] Iteration 10: Total net bbox = 1.456e+06 (6.85e+05 7.71e+05)
[11/27 23:22:12   1025s]               Est.  stn bbox = 1.905e+06 (9.18e+05 9.87e+05)
[11/27 23:22:12   1025s]               cpu = 0:01:01 real = 0:01:01 mem = 2946.8M
[11/27 23:22:12   1025s] OPERPROF: Finished npPlace at level 1, CPU:60.790, REAL:60.758, MEM:2946.8M
[11/27 23:22:12   1025s] no activity file in design. spp won't run.
[11/27 23:22:12   1025s] NP #FI/FS/SF FL/PI: 3/47/0 27227/0
[11/27 23:22:12   1025s] no activity file in design. spp won't run.
[11/27 23:22:12   1025s] OPERPROF: Starting npPlace at level 1, MEM:2946.8M
[11/27 23:22:12   1025s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:22:12   1025s] No instances found in the vector
[11/27 23:22:12   1025s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2946.8M, DRC: 0)
[11/27 23:22:12   1025s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:22:24   1037s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2948.8M
[11/27 23:22:24   1037s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.006, MEM:2948.8M
[11/27 23:22:24   1037s] Iteration 11: Total net bbox = 1.482e+06 (7.00e+05 7.82e+05)
[11/27 23:22:24   1037s]               Est.  stn bbox = 1.931e+06 (9.33e+05 9.98e+05)
[11/27 23:22:24   1037s]               cpu = 0:00:12.0 real = 0:00:12.0 mem = 2948.8M
[11/27 23:22:24   1037s] OPERPROF: Finished npPlace at level 1, CPU:12.010, REAL:12.010, MEM:2948.8M
[11/27 23:22:24   1037s] Move report: Timing Driven Placement moves 27227 insts, mean move: 27.48 um, max move: 651.67 um 
[11/27 23:22:24   1037s] 	Max move on inst (CORE/FE_RC_102_0): (696.26, 729.68) --> (1213.56, 595.31)
[11/27 23:22:24   1037s] no activity file in design. spp won't run.
[11/27 23:22:25   1037s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2948.8M
[11/27 23:22:25   1037s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 23:22:25   1037s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.003, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.015, MEM:2948.8M
[11/27 23:22:25   1037s] 
[11/27 23:22:25   1037s] Finished Incremental Placement (cpu=0:03:11, real=0:03:11, mem=2948.8M)
[11/27 23:22:25   1037s] CongRepair sets shifter mode to gplace
[11/27 23:22:25   1037s] TDRefine: refinePlace mode is spiral
[11/27 23:22:25   1037s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2948.8M
[11/27 23:22:25   1037s] z: 2, totalTracks: 1
[11/27 23:22:25   1037s] z: 4, totalTracks: 1
[11/27 23:22:25   1037s] z: 6, totalTracks: 1
[11/27 23:22:25   1037s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:22:25   1037s] All LLGs are deleted
[11/27 23:22:25   1037s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2948.8M
[11/27 23:22:25   1037s] Core basic site is core_5040
[11/27 23:22:25   1037s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.004, MEM:2948.8M
[11/27 23:22:25   1037s] Fast DP-INIT is on for default
[11/27 23:22:25   1037s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:22:25   1037s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.015, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:         Starting CMU at level 5, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:2948.8M
[11/27 23:22:25   1037s] 
[11/27 23:22:25   1037s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:22:25   1037s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2948.8M
[11/27 23:22:25   1037s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2948.8MB).
[11/27 23:22:25   1037s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.037, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.038, MEM:2948.8M
[11/27 23:22:25   1037s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.4
[11/27 23:22:25   1037s] OPERPROF:   Starting RefinePlace at level 2, MEM:2948.8M
[11/27 23:22:25   1037s] *** Starting refinePlace (0:17:18 mem=2948.8M) ***
[11/27 23:22:25   1037s] Total net bbox length = 1.508e+06 (7.214e+05 7.868e+05) (ext = 1.742e+04)
[11/27 23:22:25   1037s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:22:25   1037s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.001, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2948.8M
[11/27 23:22:25   1037s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2948.8M
[11/27 23:22:25   1037s] Starting refinePlace ...
[11/27 23:22:25   1037s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 23:22:25   1037s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:22:25   1037s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:22:25   1037s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2948.8MB) @(0:17:18 - 0:17:18).
[11/27 23:22:25   1037s] Move report: preRPlace moves 27227 insts, mean move: 6.71 um, max move: 202.56 um 
[11/27 23:22:25   1037s] 	Max move on inst (CORE/U33365): (989.39, 972.76) --> (1009.36, 790.16)
[11/27 23:22:25   1037s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:22:25   1037s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 23:22:25   1037s] Placement tweakage begins.
[11/27 23:22:25   1038s] wire length = 2.070e+06
[11/27 23:22:26   1039s] wire length = 1.989e+06
[11/27 23:22:26   1039s] Placement tweakage ends.
[11/27 23:22:26   1039s] Move report: tweak moves 11457 insts, mean move: 5.72 um, max move: 68.20 um 
[11/27 23:22:26   1039s] 	Max move on inst (CORE/FE_OFC2994_n17179): (1109.18, 931.28) --> (1040.98, 931.28)
[11/27 23:22:26   1039s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=2948.8MB) @(0:17:18 - 0:17:19).
[11/27 23:22:26   1039s] 
[11/27 23:22:26   1039s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:22:26   1039s] Move report: legalization moves 3587 insts, mean move: 18.22 um, max move: 166.88 um spiral
[11/27 23:22:26   1039s] 	Max move on inst (CORE/U34292): (442.06, 956.48) --> (320.54, 911.12)
[11/27 23:22:26   1039s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2948.8MB) @(0:17:19 - 0:17:19).
[11/27 23:22:26   1039s] Move report: Detail placement moves 27227 insts, mean move: 9.08 um, max move: 283.44 um 
[11/27 23:22:26   1039s] 	Max move on inst (CORE/U24187): (1035.73, 976.02) --> (1212.72, 1082.48)
[11/27 23:22:26   1039s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2948.8MB
[11/27 23:22:26   1039s] Statistics of distance of Instance movement in refine placement:
[11/27 23:22:26   1039s]   maximum (X+Y) =       283.44 um
[11/27 23:22:26   1039s]   inst (CORE/U24187) with max move: (1035.73, 976.024) -> (1212.72, 1082.48)
[11/27 23:22:26   1039s]   mean    (X+Y) =         9.08 um
[11/27 23:22:26   1039s] Summary Report:
[11/27 23:22:26   1039s] Instances move: 27227 (out of 27227 movable)
[11/27 23:22:26   1039s] Instances flipped: 0
[11/27 23:22:26   1039s] Mean displacement: 9.08 um
[11/27 23:22:26   1039s] Max displacement: 283.44 um (Instance: CORE/U24187) (1035.73, 976.024) -> (1212.72, 1082.48)
[11/27 23:22:26   1039s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:22:26   1039s] Total instances moved : 27227
[11/27 23:22:26   1039s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.700, REAL:1.695, MEM:2948.8M
[11/27 23:22:26   1039s] Total net bbox length = 1.691e+06 (7.801e+05 9.110e+05) (ext = 1.737e+04)
[11/27 23:22:26   1039s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2948.8MB
[11/27 23:22:26   1039s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=2948.8MB) @(0:17:18 - 0:17:19).
[11/27 23:22:26   1039s] *** Finished refinePlace (0:17:19 mem=2948.8M) ***
[11/27 23:22:26   1039s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.4
[11/27 23:22:26   1039s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.740, REAL:1.734, MEM:2948.8M
[11/27 23:22:26   1039s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2948.8M
[11/27 23:22:26   1039s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.047, MEM:2904.8M
[11/27 23:22:26   1039s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.820, REAL:1.819, MEM:2904.8M
[11/27 23:22:26   1039s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2904.8M
[11/27 23:22:26   1039s] Starting Early Global Route congestion estimation: mem = 2904.8M
[11/27 23:22:26   1039s] (I)       Started Import and model ( Curr Mem: 2904.82 MB )
[11/27 23:22:26   1039s] (I)       Started Create place DB ( Curr Mem: 2904.82 MB )
[11/27 23:22:26   1039s] (I)       Started Import place data ( Curr Mem: 2904.82 MB )
[11/27 23:22:26   1039s] (I)       Started Read instances and placement ( Curr Mem: 2904.82 MB )
[11/27 23:22:26   1039s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2911.20 MB )
[11/27 23:22:26   1039s] (I)       Started Read nets ( Curr Mem: 2911.20 MB )
[11/27 23:22:26   1039s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Create route DB ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       == Non-default Options ==
[11/27 23:22:26   1039s] (I)       Maximum routing layer                              : 6
[11/27 23:22:26   1039s] (I)       Number of threads                                  : 1
[11/27 23:22:26   1039s] (I)       Use non-blocking free Dbs wires                    : false
[11/27 23:22:26   1039s] (I)       Method to set GCell size                           : row
[11/27 23:22:26   1039s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:22:26   1039s] (I)       Started Import route data (1T) ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       ============== Pin Summary ==============
[11/27 23:22:26   1039s] (I)       +-------+--------+---------+------------+
[11/27 23:22:26   1039s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:22:26   1039s] (I)       +-------+--------+---------+------------+
[11/27 23:22:26   1039s] (I)       |     1 |  96545 |  100.00 |        Pin |
[11/27 23:22:26   1039s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:22:26   1039s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:22:26   1039s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:22:26   1039s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:22:26   1039s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:22:26   1039s] (I)       +-------+--------+---------+------------+
[11/27 23:22:26   1039s] (I)       Use row-based GCell size
[11/27 23:22:26   1039s] (I)       Use row-based GCell align
[11/27 23:22:26   1039s] (I)       GCell unit size   : 5040
[11/27 23:22:26   1039s] (I)       GCell multiplier  : 1
[11/27 23:22:26   1039s] (I)       GCell row height  : 5040
[11/27 23:22:26   1039s] (I)       Actual row height : 5040
[11/27 23:22:26   1039s] (I)       GCell align ref   : 240560 240800
[11/27 23:22:26   1039s] [NR-eGR] Track table information for default rule: 
[11/27 23:22:26   1039s] [NR-eGR] metal1 has no routable track
[11/27 23:22:26   1039s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:22:26   1039s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:22:26   1039s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:22:26   1039s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:22:26   1039s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:22:26   1039s] (I)       =================== Default via ====================
[11/27 23:22:26   1039s] (I)       +---+------------------+---------------------------+
[11/27 23:22:26   1039s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:22:26   1039s] (I)       +---+------------------+---------------------------+
[11/27 23:22:26   1039s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:22:26   1039s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:22:26   1039s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:22:26   1039s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:22:26   1039s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:22:26   1039s] (I)       +---+------------------+---------------------------+
[11/27 23:22:26   1039s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read routing blockages ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read instance blockages ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read PG blockages ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] [NR-eGR] Read 6702 PG shapes
[11/27 23:22:26   1039s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read boundary cut boxes ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:22:26   1039s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:22:26   1039s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:22:26   1039s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:22:26   1039s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:22:26   1039s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read blackboxes ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:22:26   1039s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read prerouted ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:22:26   1039s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read unlegalized nets ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read nets ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] [NR-eGR] Read numTotalNets=28511  numIgnoredNets=0
[11/27 23:22:26   1039s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Set up via pillars ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       early_global_route_priority property id does not exist.
[11/27 23:22:26   1039s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Model blockages into capacity
[11/27 23:22:26   1039s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:22:26   1039s] (I)       Started Initialize 3D capacity ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:22:26   1039s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:22:26   1039s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:22:26   1039s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:22:26   1039s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:22:26   1039s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       -- layer congestion ratio --
[11/27 23:22:26   1039s] (I)       Layer 1 : 0.100000
[11/27 23:22:26   1039s] (I)       Layer 2 : 0.700000
[11/27 23:22:26   1039s] (I)       Layer 3 : 0.700000
[11/27 23:22:26   1039s] (I)       Layer 4 : 0.700000
[11/27 23:22:26   1039s] (I)       Layer 5 : 0.700000
[11/27 23:22:26   1039s] (I)       Layer 6 : 0.700000
[11/27 23:22:26   1039s] (I)       ----------------------------
[11/27 23:22:26   1039s] (I)       Number of ignored nets                =      0
[11/27 23:22:26   1039s] (I)       Number of connected nets              =      0
[11/27 23:22:26   1039s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:22:26   1039s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:22:26   1039s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:22:26   1039s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Read aux data ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Others data preparation ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:22:26   1039s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Create route kernel ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Ndr track 0 does not exist
[11/27 23:22:26   1039s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:22:26   1039s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:22:26   1039s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:22:26   1039s] (I)       Site width          :   620  (dbu)
[11/27 23:22:26   1039s] (I)       Row height          :  5040  (dbu)
[11/27 23:22:26   1039s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:22:26   1039s] (I)       GCell width         :  5040  (dbu)
[11/27 23:22:26   1039s] (I)       GCell height        :  5040  (dbu)
[11/27 23:22:26   1039s] (I)       Grid                :   290   286     6
[11/27 23:22:26   1039s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:22:26   1039s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:22:26   1039s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:22:26   1039s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:22:26   1039s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:22:26   1039s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:22:26   1039s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:22:26   1039s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:22:26   1039s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:22:26   1039s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:22:26   1039s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:22:26   1039s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:22:26   1039s] (I)       --------------------------------------------------------
[11/27 23:22:26   1039s] 
[11/27 23:22:26   1039s] [NR-eGR] ============ Routing rule table ============
[11/27 23:22:26   1039s] [NR-eGR] Rule id: 0  Nets: 28484 
[11/27 23:22:26   1039s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:22:26   1039s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:22:26   1039s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:22:26   1039s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:22:26   1039s] [NR-eGR] ========================================
[11/27 23:22:26   1039s] [NR-eGR] 
[11/27 23:22:26   1039s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:22:26   1039s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:22:26   1039s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:22:26   1039s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:22:26   1039s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:22:26   1039s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:22:26   1039s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Reset routing kernel
[11/27 23:22:26   1039s] (I)       Started Global Routing ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Initialization ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       totalPins=96491  totalGlobalPin=89525 (92.78%)
[11/27 23:22:26   1039s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Net group 1 ( Curr Mem: 2917.70 MB )
[11/27 23:22:26   1039s] (I)       Started Generate topology ( Curr Mem: 2917.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2917.70 MB )
[11/27 23:22:27   1039s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:22:27   1039s] [NR-eGR] Layer group 1: route 28484 net(s) in layer range [2, 6]
[11/27 23:22:27   1039s] (I)       
[11/27 23:22:27   1039s] (I)       ============  Phase 1a Route ============
[11/27 23:22:27   1039s] (I)       Started Phase 1a ( Curr Mem: 2917.70 MB )
[11/27 23:22:27   1039s] (I)       Started Pattern routing (1T) ( Curr Mem: 2917.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:22:27   1039s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Usage: 398215 = (184395 H, 213820 V) = (18.01% H, 21.20% V) = (9.294e+05um H, 1.078e+06um V)
[11/27 23:22:27   1039s] (I)       Started Add via demand to 2D ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       
[11/27 23:22:27   1039s] (I)       ============  Phase 1b Route ============
[11/27 23:22:27   1039s] (I)       Started Phase 1b ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Monotonic routing (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Usage: 398904 = (184809 H, 214095 V) = (18.06% H, 21.22% V) = (9.314e+05um H, 1.079e+06um V)
[11/27 23:22:27   1039s] (I)       Overflow of layer group 1: 0.05% H + 0.80% V. EstWL: 2.010476e+06um
[11/27 23:22:27   1039s] (I)       Congestion metric : 0.05%H 0.80%V, 0.85%HV
[11/27 23:22:27   1039s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:22:27   1039s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       
[11/27 23:22:27   1039s] (I)       ============  Phase 1c Route ============
[11/27 23:22:27   1039s] (I)       Started Phase 1c ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Two level routing ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Level2 Grid: 58 x 58
[11/27 23:22:27   1039s] (I)       Started Two Level Routing ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Usage: 398904 = (184809 H, 214095 V) = (18.06% H, 21.22% V) = (9.314e+05um H, 1.079e+06um V)
[11/27 23:22:27   1039s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       
[11/27 23:22:27   1039s] (I)       ============  Phase 1d Route ============
[11/27 23:22:27   1039s] (I)       Started Phase 1d ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Detoured routing ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Usage: 398979 = (184887 H, 214092 V) = (18.06% H, 21.22% V) = (9.318e+05um H, 1.079e+06um V)
[11/27 23:22:27   1039s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       
[11/27 23:22:27   1039s] (I)       ============  Phase 1e Route ============
[11/27 23:22:27   1039s] (I)       Started Phase 1e ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Route legalization ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Usage: 398979 = (184887 H, 214092 V) = (18.06% H, 21.22% V) = (9.318e+05um H, 1.079e+06um V)
[11/27 23:22:27   1039s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.75% V. EstWL: 2.010854e+06um
[11/27 23:22:27   1039s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       
[11/27 23:22:27   1039s] (I)       ============  Phase 1l Route ============
[11/27 23:22:27   1039s] (I)       Started Phase 1l ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Started Layer assignment (1T) ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1039s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Finished Layer assignment (1T) ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Finished Phase 1l ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Started Clean cong LA ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:22:27   1040s] (I)       Layer  2:     387564    126807      2249      251292      420571    (37.40%) 
[11/27 23:22:27   1040s] (I)       Layer  3:     431433    109594       334      280656      463230    (37.73%) 
[11/27 23:22:27   1040s] (I)       Layer  4:     487882    118743       558      171514      500350    (25.53%) 
[11/27 23:22:27   1040s] (I)       Layer  5:     590563     90055        20      142866      601020    (19.21%) 
[11/27 23:22:27   1040s] (I)       Layer  6:     131723     22370        63       33940      134025    (20.21%) 
[11/27 23:22:27   1040s] (I)       Total:       2029165    467569      3224      880268     2119196    (29.35%) 
[11/27 23:22:27   1040s] (I)       
[11/27 23:22:27   1040s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:22:27   1040s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/27 23:22:27   1040s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:22:27   1040s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/27 23:22:27   1040s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:22:27   1040s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:22:27   1040s] [NR-eGR]  metal2  (2)      1511( 2.92%)       106( 0.20%)         3( 0.01%)   ( 3.13%) 
[11/27 23:22:27   1040s] [NR-eGR]  metal3  (3)       228( 0.44%)        17( 0.03%)         0( 0.00%)   ( 0.48%) 
[11/27 23:22:27   1040s] [NR-eGR]  metal4  (4)       443( 0.72%)        14( 0.02%)         0( 0.00%)   ( 0.74%) 
[11/27 23:22:27   1040s] [NR-eGR]  metal5  (5)        19( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/27 23:22:27   1040s] [NR-eGR]  metal6  (6)        56( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[11/27 23:22:27   1040s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:22:27   1040s] [NR-eGR] Total             2257( 0.76%)       137( 0.05%)         3( 0.00%)   ( 0.81%) 
[11/27 23:22:27   1040s] [NR-eGR] 
[11/27 23:22:27   1040s] (I)       Finished Global Routing ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Started Export 3D cong map ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:22:27   1040s] (I)       Started Export 2D cong map ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.05% H + 0.51% V
[11/27 23:22:27   1040s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.62% V
[11/27 23:22:27   1040s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2928.7M
[11/27 23:22:27   1040s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.560, REAL:0.558, MEM:2928.7M
[11/27 23:22:27   1040s] OPERPROF: Starting HotSpotCal at level 1, MEM:2928.7M
[11/27 23:22:27   1040s] [hotspot] +------------+---------------+---------------+
[11/27 23:22:27   1040s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:22:27   1040s] [hotspot] +------------+---------------+---------------+
[11/27 23:22:27   1040s] [hotspot] | normalized |          3.74 |          4.79 |
[11/27 23:22:27   1040s] [hotspot] +------------+---------------+---------------+
[11/27 23:22:27   1040s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.74, normalized total congestion hotspot area = 4.79 (area is in unit of 4 std-cell row bins)
[11/27 23:22:27   1040s] [hotspot] max/total 3.74/4.79, big hotspot (>10) total 0.00
[11/27 23:22:27   1040s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[11/27 23:22:27   1040s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:22:27   1040s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 23:22:27   1040s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:22:27   1040s] [hotspot] |  1  |   568.16   810.32   648.80   890.96 |        3.74   |
[11/27 23:22:27   1040s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:22:27   1040s] [hotspot] |  2  |   648.80   810.32   729.44   890.96 |        0.52   |
[11/27 23:22:27   1040s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:22:27   1040s] [hotspot] |  3  |   971.36   770.00  1052.00   850.64 |        0.26   |
[11/27 23:22:27   1040s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:22:27   1040s] [hotspot] |  4  |   366.56   810.32   447.20   890.96 |        0.26   |
[11/27 23:22:27   1040s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:22:27   1040s] Top 4 hotspots total area: 4.79
[11/27 23:22:27   1040s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:2928.7M
[11/27 23:22:27   1040s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2928.7M
[11/27 23:22:27   1040s] Starting Early Global Route wiring: mem = 2928.7M
[11/27 23:22:27   1040s] (I)       ============= Track Assignment ============
[11/27 23:22:27   1040s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Started Track Assignment (1T) ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[11/27 23:22:27   1040s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Run Multi-thread track assignment
[11/27 23:22:27   1040s] (I)       Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] (I)       Started Export ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Started Export DB wires ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Started Export all nets ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Finished Export all nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Started Set wire vias ( Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:27   1040s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:22:27   1040s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 96491
[11/27 23:22:27   1040s] [NR-eGR] metal2  (2V) length: 4.330743e+05um, number of vias: 130278
[11/27 23:22:27   1040s] [NR-eGR] metal3  (3H) length: 5.062466e+05um, number of vias: 28349
[11/27 23:22:27   1040s] [NR-eGR] metal4  (4V) length: 5.783385e+05um, number of vias: 13757
[11/27 23:22:27   1040s] [NR-eGR] metal5  (5H) length: 4.495569e+05um, number of vias: 2680
[11/27 23:22:27   1040s] [NR-eGR] metal6  (6V) length: 1.132558e+05um, number of vias: 0
[11/27 23:22:27   1040s] [NR-eGR] Total length: 2.080472e+06um, number of vias: 271555
[11/27 23:22:27   1040s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:22:27   1040s] [NR-eGR] Total eGR-routed clock nets wire length: 3.148437e+04um 
[11/27 23:22:27   1040s] [NR-eGR] --------------------------------------------------------------------------
[11/27 23:22:27   1040s] (I)       Started Update net boxes ( Curr Mem: 2928.70 MB )
[11/27 23:22:28   1040s] (I)       Finished Update net boxes ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:28   1040s] (I)       Started Update timing ( Curr Mem: 2928.70 MB )
[11/27 23:22:28   1040s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:28   1040s] (I)       Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2928.70 MB )
[11/27 23:22:28   1040s] (I)       Started Postprocess design ( Curr Mem: 2928.70 MB )
[11/27 23:22:28   1040s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2903.70 MB )
[11/27 23:22:28   1040s] Early Global Route wiring runtime: 0.61 seconds, mem = 2903.7M
[11/27 23:22:28   1040s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.610, REAL:0.609, MEM:2903.7M
[11/27 23:22:28   1040s] 0 delay mode for cte disabled.
[11/27 23:22:28   1040s] SKP cleared!
[11/27 23:22:28   1040s] 
[11/27 23:22:28   1040s] *** Finished incrementalPlace (cpu=0:03:15, real=0:03:15)***
[11/27 23:22:28   1040s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2903.7M
[11/27 23:22:28   1040s] All LLGs are deleted
[11/27 23:22:28   1040s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2903.7M
[11/27 23:22:28   1040s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:2903.7M
[11/27 23:22:28   1040s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.014, MEM:2795.7M
[11/27 23:22:28   1040s] Start to check current routing status for nets...
[11/27 23:22:28   1040s] All nets are already routed correctly.
[11/27 23:22:28   1040s] End to check current routing status for nets (mem=2795.7M)
[11/27 23:22:28   1040s] 
[11/27 23:22:28   1040s] Creating Lib Analyzer ...
[11/27 23:22:28   1040s] 
[11/27 23:22:28   1040s] Trim Metal Layers:
[11/27 23:22:28   1040s] LayerId::1 widthSet size::4
[11/27 23:22:28   1040s] LayerId::2 widthSet size::4
[11/27 23:22:28   1040s] LayerId::3 widthSet size::4
[11/27 23:22:28   1040s] LayerId::4 widthSet size::4
[11/27 23:22:28   1040s] LayerId::5 widthSet size::4
[11/27 23:22:28   1040s] LayerId::6 widthSet size::2
[11/27 23:22:28   1040s] Updating RC grid for preRoute extraction ...
[11/27 23:22:28   1040s] eee: pegSigSF::1.070000
[11/27 23:22:28   1040s] Initializing multi-corner capacitance tables ... 
[11/27 23:22:28   1040s] Initializing multi-corner resistance tables ...
[11/27 23:22:28   1040s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:22:28   1040s] eee: l::2 avDens::0.234265 usedTrk::9764.748018 availTrk::41682.471938 sigTrk::9764.748018
[11/27 23:22:28   1040s] eee: l::3 avDens::0.245001 usedTrk::11281.689885 availTrk::46047.507366 sigTrk::11281.689885
[11/27 23:22:28   1040s] eee: l::4 avDens::0.339295 usedTrk::11477.013107 availTrk::33826.060547 sigTrk::11477.013107
[11/27 23:22:28   1040s] eee: l::5 avDens::0.245157 usedTrk::8920.278969 availTrk::36385.994527 sigTrk::8920.278969
[11/27 23:22:28   1040s] eee: l::6 avDens::0.334059 usedTrk::2247.138888 availTrk::6726.774194 sigTrk::2247.138888
[11/27 23:22:28   1040s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:22:28   1040s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.466704 ; uaWl: 1.000000 ; uaWlH: 0.548506 ; aWlH: 0.000000 ; Pmax: 0.914400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:22:28   1041s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:22:28   1041s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:22:28   1041s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:22:28   1041s] 
[11/27 23:22:28   1041s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:22:29   1042s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:22 mem=2801.7M
[11/27 23:22:29   1042s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:22 mem=2801.7M
[11/27 23:22:29   1042s] Creating Lib Analyzer, finished. 
[11/27 23:22:29   1042s] Extraction called for design 'CHIP' of instances=27277 and nets=28515 using extraction engine 'preRoute' .
[11/27 23:22:29   1042s] PreRoute RC Extraction called for design CHIP.
[11/27 23:22:29   1042s] RC Extraction called in multi-corner(1) mode.
[11/27 23:22:29   1042s] RCMode: PreRoute
[11/27 23:22:29   1042s]       RC Corner Indexes            0   
[11/27 23:22:29   1042s] Capacitance Scaling Factor   : 1.00000 
[11/27 23:22:29   1042s] Resistance Scaling Factor    : 1.00000 
[11/27 23:22:29   1042s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 23:22:29   1042s] Clock Res. Scaling Factor    : 1.00000 
[11/27 23:22:29   1042s] Shrink Factor                : 1.00000
[11/27 23:22:29   1042s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 23:22:29   1042s] Using capacitance table file ...
[11/27 23:22:29   1042s] 
[11/27 23:22:29   1042s] Trim Metal Layers:
[11/27 23:22:29   1042s] LayerId::1 widthSet size::4
[11/27 23:22:29   1042s] LayerId::2 widthSet size::4
[11/27 23:22:29   1042s] LayerId::3 widthSet size::4
[11/27 23:22:29   1042s] LayerId::4 widthSet size::4
[11/27 23:22:29   1042s] LayerId::5 widthSet size::4
[11/27 23:22:29   1042s] LayerId::6 widthSet size::2
[11/27 23:22:29   1042s] Updating RC grid for preRoute extraction ...
[11/27 23:22:29   1042s] eee: pegSigSF::1.070000
[11/27 23:22:29   1042s] Initializing multi-corner capacitance tables ... 
[11/27 23:22:29   1042s] Initializing multi-corner resistance tables ...
[11/27 23:22:29   1042s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:22:29   1042s] eee: l::2 avDens::0.234265 usedTrk::9764.748018 availTrk::41682.471938 sigTrk::9764.748018
[11/27 23:22:29   1042s] eee: l::3 avDens::0.245001 usedTrk::11281.689885 availTrk::46047.507366 sigTrk::11281.689885
[11/27 23:22:29   1042s] eee: l::4 avDens::0.339295 usedTrk::11477.013107 availTrk::33826.060547 sigTrk::11477.013107
[11/27 23:22:29   1042s] eee: l::5 avDens::0.245157 usedTrk::8920.278969 availTrk::36385.994527 sigTrk::8920.278969
[11/27 23:22:29   1042s] eee: l::6 avDens::0.334059 usedTrk::2247.138888 availTrk::6726.774194 sigTrk::2247.138888
[11/27 23:22:29   1042s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:22:29   1042s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.466704 ; uaWl: 1.000000 ; uaWlH: 0.548506 ; aWlH: 0.000000 ; Pmax: 0.914400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:22:29   1042s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2801.711M)
[11/27 23:22:30   1042s] Compute RC Scale Done ...
[11/27 23:22:30   1042s] **optDesign ... cpu = 0:12:03, real = 0:12:03, mem = 1966.1M, totSessionCpu=0:17:23 **
[11/27 23:22:30   1043s] #################################################################################
[11/27 23:22:30   1043s] # Design Stage: PreRoute
[11/27 23:22:30   1043s] # Design Name: CHIP
[11/27 23:22:30   1043s] # Design Mode: 180nm
[11/27 23:22:30   1043s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:22:30   1043s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:22:30   1043s] # Signoff Settings: SI Off 
[11/27 23:22:30   1043s] #################################################################################
[11/27 23:22:31   1043s] Calculate delays in BcWc mode...
[11/27 23:22:31   1043s] Topological Sorting (REAL = 0:00:00.0, MEM = 2815.4M, InitMEM = 2811.3M)
[11/27 23:22:31   1043s] Start delay calculation (fullDC) (1 T). (MEM=2815.43)
[11/27 23:22:31   1043s] End AAE Lib Interpolated Model. (MEM=2815.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:22:34   1047s] Total number of fetched objects 28581
[11/27 23:22:34   1047s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:22:34   1047s] End delay calculation. (MEM=2831.12 CPU=0:00:03.3 REAL=0:00:03.0)
[11/27 23:22:34   1047s] End delay calculation (fullDC). (MEM=2831.12 CPU=0:00:03.9 REAL=0:00:03.0)
[11/27 23:22:34   1047s] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 2831.1M) ***
[11/27 23:22:35   1048s] *** IncrReplace #2 [finish] : cpu/real = 0:03:21.9/0:03:21.9 (1.0), totSession cpu/real = 0:17:28.1/1:08:24.0 (0.3), mem = 2831.1M
[11/27 23:22:35   1048s] 
[11/27 23:22:35   1048s] =============================================================================================
[11/27 23:22:35   1048s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[11/27 23:22:35   1048s] =============================================================================================
[11/27 23:22:35   1048s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:22:35   1048s] ---------------------------------------------------------------------------------------------
[11/27 23:22:35   1048s] [ ExtractRC              ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:22:35   1048s] [ FullDelayCalc          ]      1   0:00:03.9  (   1.9 % )     0:00:03.9 /  0:00:03.9    1.0
[11/27 23:22:35   1048s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:22:35   1048s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/27 23:22:35   1048s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:22:35   1048s] [ MISC                   ]          0:03:16.5  (  97.3 % )     0:03:16.5 /  0:03:16.5    1.0
[11/27 23:22:35   1048s] ---------------------------------------------------------------------------------------------
[11/27 23:22:35   1048s]  IncrReplace #2 TOTAL               0:03:21.9  ( 100.0 % )     0:03:21.9 /  0:03:21.9    1.0
[11/27 23:22:35   1048s] ---------------------------------------------------------------------------------------------
[11/27 23:22:35   1048s] 
[11/27 23:22:36   1048s] Deleting Lib Analyzer.
[11/27 23:22:36   1048s] Begin: GigaOpt DRV Optimization
[11/27 23:22:36   1048s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[11/27 23:22:36   1048s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:17:28.7/1:08:24.6 (0.3), mem = 2847.1M
[11/27 23:22:36   1048s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:22:36   1048s] Info: 27 io nets excluded
[11/27 23:22:36   1048s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:22:36   1048s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.8
[11/27 23:22:36   1048s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:22:36   1048s] ### Creating PhyDesignMc. totSessionCpu=0:17:29 mem=2847.1M
[11/27 23:22:36   1048s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:22:36   1048s] OPERPROF: Starting DPlace-Init at level 1, MEM:2847.1M
[11/27 23:22:36   1048s] z: 2, totalTracks: 1
[11/27 23:22:36   1048s] z: 4, totalTracks: 1
[11/27 23:22:36   1048s] z: 6, totalTracks: 1
[11/27 23:22:36   1048s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[11/27 23:22:36   1048s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2847.1M
[11/27 23:22:36   1048s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2847.1M
[11/27 23:22:36   1048s] Core basic site is core_5040
[11/27 23:22:36   1048s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2847.1M
[11/27 23:22:36   1048s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2847.1M
[11/27 23:22:36   1048s] Fast DP-INIT is on for default
[11/27 23:22:36   1048s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 23:22:36   1048s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2847.1M
[11/27 23:22:36   1048s] OPERPROF:     Starting CMU at level 3, MEM:2847.1M
[11/27 23:22:36   1048s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2847.1M
[11/27 23:22:36   1048s] 
[11/27 23:22:36   1048s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:22:36   1048s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:2847.1M
[11/27 23:22:36   1048s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2847.1M
[11/27 23:22:36   1048s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2847.1M
[11/27 23:22:36   1048s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2847.1MB).
[11/27 23:22:36   1048s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2847.1M
[11/27 23:22:36   1048s] TotalInstCnt at PhyDesignMc Initialization: 27,227
[11/27 23:22:36   1048s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:29 mem=2847.1M
[11/27 23:22:36   1048s] ### Creating RouteCongInterface, started
[11/27 23:22:36   1048s] 
[11/27 23:22:36   1048s] Creating Lib Analyzer ...
[11/27 23:22:36   1048s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:22:36   1048s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:22:36   1048s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:22:36   1048s] 
[11/27 23:22:36   1048s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:22:37   1050s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:30 mem=2847.1M
[11/27 23:22:37   1050s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:30 mem=2847.1M
[11/27 23:22:37   1050s] Creating Lib Analyzer, finished. 
[11/27 23:22:37   1050s] 
[11/27 23:22:37   1050s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/27 23:22:37   1050s] 
[11/27 23:22:37   1050s] #optDebug: {0, 1.000}
[11/27 23:22:37   1050s] ### Creating RouteCongInterface, finished
[11/27 23:22:37   1050s] {MG  {5 0 44.3 0.828331} }
[11/27 23:22:37   1050s] ### Creating LA Mngr. totSessionCpu=0:17:30 mem=2847.1M
[11/27 23:22:37   1050s] ### Creating LA Mngr, finished. totSessionCpu=0:17:30 mem=2847.1M
[11/27 23:22:38   1051s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2866.2M
[11/27 23:22:38   1051s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2866.2M
[11/27 23:22:38   1051s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:22:38   1051s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/27 23:22:38   1051s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:22:38   1051s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/27 23:22:38   1051s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:22:38   1051s] Info: violation cost 15.673770 (cap = 3.261351, tran = 12.412418, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:22:38   1051s] |    15|    63|    -1.15|    15|    15|    -0.07|     0|     0|     0|     0|    -3.42| -6057.88|       0|       0|       0| 93.52%|          |         |
[11/27 23:22:39   1052s] Info: violation cost 4.218644 (cap = 0.508661, tran = 3.709984, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:22:39   1052s] |     1|     9|    -1.02|     1|     1|    -0.16|     0|     0|     0|     0|    -3.42| -6040.42|       6|       0|      13| 93.68%| 0:00:01.0|  2966.5M|
[11/27 23:22:40   1052s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:22:40   1052s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.42| -6040.42|       0|       0|       1| 93.68%| 0:00:01.0|  2966.5M|
[11/27 23:22:40   1052s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:22:40   1052s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.42| -6040.42|       0|       0|       0| 93.68%| 0:00:00.0|  2966.5M|
[11/27 23:22:40   1052s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] ###############################################################################
[11/27 23:22:40   1052s] #
[11/27 23:22:40   1052s] #  Large fanout net report:  
[11/27 23:22:40   1052s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/27 23:22:40   1052s] #     - current density: 93.68
[11/27 23:22:40   1052s] #
[11/27 23:22:40   1052s] #  List of high fanout nets:
[11/27 23:22:40   1052s] #        Net(1):  CORE/n16332: (fanouts = 108)
[11/27 23:22:40   1052s] #
[11/27 23:22:40   1052s] ###############################################################################
[11/27 23:22:40   1052s] Bottom Preferred Layer:
[11/27 23:22:40   1052s]     None
[11/27 23:22:40   1052s] Via Pillar Rule:
[11/27 23:22:40   1052s]     None
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] =======================================================================
[11/27 23:22:40   1052s]                 Reasons for remaining drv violations
[11/27 23:22:40   1052s] =======================================================================
[11/27 23:22:40   1052s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] MultiBuffering failure reasons
[11/27 23:22:40   1052s] ------------------------------------------------
[11/27 23:22:40   1052s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2966.5M) ***
[11/27 23:22:40   1052s] 
[11/27 23:22:40   1052s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2966.5M
[11/27 23:22:40   1053s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.058, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:       Starting CMU at level 4, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.036, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.037, MEM:2883.5M
[11/27 23:22:40   1053s] TDRefine: refinePlace mode is spiral
[11/27 23:22:40   1053s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.5
[11/27 23:22:40   1053s] OPERPROF: Starting RefinePlace at level 1, MEM:2883.5M
[11/27 23:22:40   1053s] *** Starting refinePlace (0:17:33 mem=2883.5M) ***
[11/27 23:22:40   1053s] Total net bbox length = 1.692e+06 (7.808e+05 9.113e+05) (ext = 1.737e+04)
[11/27 23:22:40   1053s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:22:40   1053s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2883.5M
[11/27 23:22:40   1053s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2883.5M
[11/27 23:22:40   1053s] Starting refinePlace ...
[11/27 23:22:40   1053s] One DDP V2 for no tweak run.
[11/27 23:22:40   1053s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 23:22:40   1053s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:22:40   1053s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:22:40   1053s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2889.1MB) @(0:17:33 - 0:17:33).
[11/27 23:22:40   1053s] Move report: preRPlace moves 1824 insts, mean move: 3.44 um, max move: 54.64 um 
[11/27 23:22:40   1053s] 	Max move on inst (CORE/U23570): (559.24, 1072.40) --> (608.84, 1077.44)
[11/27 23:22:40   1053s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/27 23:22:40   1053s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 23:22:40   1053s] 
[11/27 23:22:40   1053s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:22:40   1053s] Move report: legalization moves 18 insts, mean move: 12.79 um, max move: 46.04 um spiral
[11/27 23:22:40   1053s] 	Max move on inst (CORE/U20663): (642.94, 1127.84) --> (678.90, 1137.92)
[11/27 23:22:40   1053s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2889.1MB) @(0:17:33 - 0:17:34).
[11/27 23:22:40   1053s] Move report: Detail placement moves 1833 insts, mean move: 3.54 um, max move: 60.30 um 
[11/27 23:22:40   1053s] 	Max move on inst (CORE/U23570): (559.24, 1072.40) --> (609.46, 1082.48)
[11/27 23:22:40   1053s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2889.1MB
[11/27 23:22:40   1053s] Statistics of distance of Instance movement in refine placement:
[11/27 23:22:40   1053s]   maximum (X+Y) =        60.30 um
[11/27 23:22:40   1053s]   inst (CORE/U23570) with max move: (559.24, 1072.4) -> (609.46, 1082.48)
[11/27 23:22:40   1053s]   mean    (X+Y) =         3.54 um
[11/27 23:22:40   1053s] Summary Report:
[11/27 23:22:40   1053s] Instances move: 1833 (out of 27233 movable)
[11/27 23:22:40   1053s] Instances flipped: 0
[11/27 23:22:40   1053s] Mean displacement: 3.54 um
[11/27 23:22:40   1053s] Max displacement: 60.30 um (Instance: CORE/U23570) (559.24, 1072.4) -> (609.46, 1082.48)
[11/27 23:22:40   1053s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[11/27 23:22:40   1053s] Total instances moved : 1833
[11/27 23:22:40   1053s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.378, MEM:2889.1M
[11/27 23:22:40   1053s] Total net bbox length = 1.696e+06 (7.826e+05 9.132e+05) (ext = 1.738e+04)
[11/27 23:22:40   1053s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2889.1MB
[11/27 23:22:40   1053s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2889.1MB) @(0:17:33 - 0:17:34).
[11/27 23:22:40   1053s] *** Finished refinePlace (0:17:34 mem=2889.1M) ***
[11/27 23:22:40   1053s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.5
[11/27 23:22:40   1053s] OPERPROF: Finished RefinePlace at level 1, CPU:0.420, REAL:0.419, MEM:2889.1M
[11/27 23:22:40   1053s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2889.1M
[11/27 23:22:40   1053s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.045, MEM:2883.1M
[11/27 23:22:40   1053s] *** maximum move = 60.30 um ***
[11/27 23:22:40   1053s] *** Finished re-routing un-routed nets (2883.1M) ***
[11/27 23:22:41   1053s] OPERPROF: Starting DPlace-Init at level 1, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:     Starting CMU at level 3, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2883.1M
[11/27 23:22:41   1053s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:2883.1M
[11/27 23:22:41   1053s] 
[11/27 23:22:41   1053s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2883.1M) ***
[11/27 23:22:41   1054s] Total-nets :: 28517, Stn-nets :: 39, ratio :: 0.136761 %
[11/27 23:22:41   1054s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2864.1M
[11/27 23:22:41   1054s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:2822.1M
[11/27 23:22:41   1054s] TotalInstCnt at PhyDesignMc Destruction: 27,233
[11/27 23:22:41   1054s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.8
[11/27 23:22:41   1054s] *** DrvOpt #3 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:17:34.0/1:08:30.0 (0.3), mem = 2822.1M
[11/27 23:22:41   1054s] 
[11/27 23:22:41   1054s] =============================================================================================
[11/27 23:22:41   1054s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[11/27 23:22:41   1054s] =============================================================================================
[11/27 23:22:41   1054s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:22:41   1054s] ---------------------------------------------------------------------------------------------
[11/27 23:22:41   1054s] [ RefinePlace            ]      1   0:00:00.9  (  16.6 % )     0:00:00.9 /  0:00:00.9    1.0
[11/27 23:22:41   1054s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:22:41   1054s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  23.9 % )     0:00:01.3 /  0:00:01.3    1.0
[11/27 23:22:41   1054s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:22:41   1054s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:22:41   1054s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:01.3 /  0:00:01.3    1.0
[11/27 23:22:41   1054s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:22:41   1054s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[11/27 23:22:41   1054s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:22:41   1054s] [ OptEval                ]      4   0:00:01.0  (  18.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:22:41   1054s] [ OptCommit              ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:22:41   1054s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.1
[11/27 23:22:41   1054s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:22:41   1054s] [ IncrDelayCalc          ]     22   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 23:22:41   1054s] [ DrvFindVioNets         ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 23:22:41   1054s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[11/27 23:22:41   1054s] [ MISC                   ]          0:00:01.1  (  21.2 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:22:41   1054s] ---------------------------------------------------------------------------------------------
[11/27 23:22:41   1054s]  DrvOpt #3 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[11/27 23:22:41   1054s] ---------------------------------------------------------------------------------------------
[11/27 23:22:41   1054s] 
[11/27 23:22:41   1054s] End: GigaOpt DRV Optimization
[11/27 23:22:41   1054s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/27 23:22:41   1054s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2822.1M
[11/27 23:22:41   1054s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2822.1M
[11/27 23:22:41   1054s] 
------------------------------------------------------------------
     Summary (cpu=0.09min real=0.08min mem=2822.1M)
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.422  | -3.422  | -2.206  |
|           TNS (ns):| -6040.4 | -6033.5 | -3030.5 |
|    Violating Paths:|  2213   |  2208   |  2082   |
|          All Paths:|  2907   |  2716   |  2401   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:22:41   1054s] Density: 93.680%
Routing Overflow: 0.06% H and 0.62% V
------------------------------------------------------------------
**optDesign ... cpu = 0:12:14, real = 0:12:14, mem = 2006.5M, totSessionCpu=0:17:35 **
[11/27 23:22:41   1054s] *** Timing NOT met, worst failing slack is -3.422
[11/27 23:22:41   1054s] *** Check timing (0:00:00.0)
[11/27 23:22:41   1054s] Deleting Lib Analyzer.
[11/27 23:22:41   1054s] Begin: GigaOpt Optimization in WNS mode
[11/27 23:22:41   1054s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/27 23:22:41   1054s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:22:41   1054s] Info: 27 io nets excluded
[11/27 23:22:41   1054s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:22:41   1054s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:17:34.6/1:08:30.5 (0.3), mem = 2822.1M
[11/27 23:22:41   1054s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.9
[11/27 23:22:41   1054s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:22:41   1054s] ### Creating PhyDesignMc. totSessionCpu=0:17:35 mem=2822.1M
[11/27 23:22:41   1054s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:22:41   1054s] OPERPROF: Starting DPlace-Init at level 1, MEM:2822.1M
[11/27 23:22:41   1054s] z: 2, totalTracks: 1
[11/27 23:22:41   1054s] z: 4, totalTracks: 1
[11/27 23:22:41   1054s] z: 6, totalTracks: 1
[11/27 23:22:41   1054s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:22:41   1054s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2822.1M
[11/27 23:22:41   1054s] OPERPROF:     Starting CMU at level 3, MEM:2822.1M
[11/27 23:22:41   1054s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2822.1M
[11/27 23:22:41   1054s] 
[11/27 23:22:41   1054s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:22:41   1054s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2822.1M
[11/27 23:22:41   1054s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2822.1M
[11/27 23:22:41   1054s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2822.1M
[11/27 23:22:41   1054s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2822.1MB).
[11/27 23:22:41   1054s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2822.1M
[11/27 23:22:42   1054s] TotalInstCnt at PhyDesignMc Initialization: 27,233
[11/27 23:22:42   1054s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:35 mem=2822.1M
[11/27 23:22:42   1054s] ### Creating RouteCongInterface, started
[11/27 23:22:42   1054s] 
[11/27 23:22:42   1054s] Creating Lib Analyzer ...
[11/27 23:22:42   1054s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:22:42   1054s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:22:42   1054s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:22:42   1054s] 
[11/27 23:22:42   1054s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:22:43   1056s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:36 mem=2822.1M
[11/27 23:22:43   1056s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:36 mem=2822.1M
[11/27 23:22:43   1056s] Creating Lib Analyzer, finished. 
[11/27 23:22:43   1056s] 
[11/27 23:22:43   1056s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/27 23:22:43   1056s] 
[11/27 23:22:43   1056s] #optDebug: {0, 1.000}
[11/27 23:22:43   1056s] ### Creating RouteCongInterface, finished
[11/27 23:22:43   1056s] {MG  {5 0 44.3 0.828331} }
[11/27 23:22:43   1056s] ### Creating LA Mngr. totSessionCpu=0:17:36 mem=2822.1M
[11/27 23:22:43   1056s] ### Creating LA Mngr, finished. totSessionCpu=0:17:36 mem=2822.1M
[11/27 23:22:44   1056s] *info: 27 io nets excluded
[11/27 23:22:44   1056s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:22:44   1056s] *info: 2 clock nets excluded
[11/27 23:22:44   1056s] *info: 2 no-driver nets excluded.
[11/27 23:22:44   1057s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.130874.2
[11/27 23:22:44   1057s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[11/27 23:22:44   1057s] ** GigaOpt Optimizer WNS Slack -3.422 TNS Slack -6040.427 Density 93.68
[11/27 23:22:44   1057s] Optimizer WNS Pass 0
[11/27 23:22:44   1057s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.205|-3030.490|
|reg2reg   |-3.422|-6033.492|
|HEPG      |-3.422|-6033.492|
|All Paths |-3.422|-6040.427|
+----------+------+---------+

[11/27 23:22:44   1057s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2841.1M
[11/27 23:22:44   1057s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2841.1M
[11/27 23:22:44   1057s] Active Path Group: reg2reg  
[11/27 23:22:44   1057s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:22:44   1057s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:22:44   1057s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:22:44   1057s] |  -3.422|   -3.422|-6033.492|-6040.427|   93.68%|   0:00:00.0| 2841.1M|av_func_mode_max|  reg2reg| CORE/img_reg_7__4__7_/D          |
[11/27 23:22:45   1058s] |  -3.168|   -3.168|-5727.686|-5734.622|   93.68%|   0:00:01.0| 2879.3M|av_func_mode_max|  reg2reg| CORE/img_reg_7__4__7_/D          |
[11/27 23:22:46   1059s] |  -3.065|   -3.065|-5628.915|-5635.850|   93.69%|   0:00:01.0| 2879.3M|av_func_mode_max|  reg2reg| CORE/img_reg_3__11__4_/D         |
[11/27 23:22:46   1059s] |  -3.028|   -3.028|-5542.999|-5549.934|   93.70%|   0:00:00.0| 2879.3M|av_func_mode_max|  reg2reg| CORE/img_reg_7__4__7_/D          |
[11/27 23:22:46   1059s] |  -2.981|   -2.981|-5532.394|-5539.329|   93.70%|   0:00:00.0| 2879.3M|av_func_mode_max|  reg2reg| CORE/img_reg_7__4__7_/D          |
[11/27 23:22:47   1059s] |  -2.931|   -2.931|-5485.710|-5492.646|   93.72%|   0:00:01.0| 2879.3M|av_func_mode_max|  reg2reg| CORE/img_reg_3__11__4_/D         |
[11/27 23:22:47   1060s] |  -2.886|   -2.886|-5441.843|-5448.779|   93.74%|   0:00:00.0| 2939.6M|av_func_mode_max|  reg2reg| CORE/img_reg_3__4__5_/D          |
[11/27 23:22:47   1060s] |  -2.844|   -2.844|-5421.175|-5428.110|   93.75%|   0:00:00.0| 2939.6M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:22:47   1060s] |  -2.844|   -2.844|-5355.589|-5362.524|   93.77%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:22:48   1060s] |  -2.816|   -2.816|-5289.030|-5295.965|   93.78%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_3__4__5_/D          |
[11/27 23:22:48   1061s] |  -2.780|   -2.780|-5261.959|-5268.895|   93.78%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_3__11__6_/D         |
[11/27 23:22:48   1061s] |  -2.752|   -2.752|-5228.539|-5235.475|   93.79%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__12__2_/D        |
[11/27 23:22:48   1061s] |  -2.728|   -2.728|-5158.858|-5165.793|   93.80%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_3__11__4_/D         |
[11/27 23:22:49   1062s] |  -2.674|   -2.674|-4997.044|-5003.979|   93.81%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:22:49   1062s] |  -2.566|   -2.566|-4822.381|-4829.317|   93.81%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_4__10__0_/D         |
[11/27 23:22:50   1062s] |  -2.532|   -2.532|-4765.925|-4772.861|   93.83%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__1_/D          |
[11/27 23:22:50   1063s] |  -2.538|   -2.538|-4743.349|-4750.285|   93.87%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_8__1__6_/D          |
[11/27 23:22:50   1063s] |  -2.499|   -2.499|-4741.189|-4748.125|   93.87%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:22:51   1063s] |  -2.478|   -2.478|-4701.950|-4708.885|   93.88%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__0__7_/D         |
[11/27 23:22:51   1064s] |  -2.441|   -2.441|-4624.005|-4630.941|   93.90%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_2__5__3_/D          |
[11/27 23:22:51   1064s] |  -2.409|   -2.409|-4606.191|-4613.126|   93.92%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_6__1__7_/D          |
[11/27 23:22:52   1064s] |  -2.380|   -2.380|-4587.232|-4594.167|   93.94%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__12__1_/D         |
[11/27 23:22:52   1065s] |  -2.337|   -2.337|-4532.705|-4539.640|   93.97%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_12__2__0_/D         |
[11/27 23:22:53   1065s] |  -2.307|   -2.307|-4464.720|-4471.655|   94.03%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__11__6_/D         |
[11/27 23:22:53   1066s] |  -2.303|   -2.303|-4457.495|-4464.430|   94.09%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__3__2_/D         |
[11/27 23:22:53   1066s] |  -2.273|   -2.273|-4453.989|-4460.924|   94.09%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_3__3__0_/D          |
[11/27 23:22:54   1067s] |  -2.256|   -2.256|-4372.141|-4379.076|   94.12%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_4__15__3_/D         |
[11/27 23:22:54   1067s] |  -2.204|   -2.204|-4295.486|-4302.421|   94.12%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_4__15__3_/D         |
[11/27 23:22:55   1067s] |  -2.183|   -2.183|-4239.460|-4246.396|   94.13%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_5__7__3_/D          |
[11/27 23:22:55   1068s] |  -2.164|   -2.164|-4218.662|-4225.597|   94.14%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:22:55   1068s] |  -2.150|   -2.150|-4175.264|-4182.200|   94.15%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__0__7_/D         |
[11/27 23:22:55   1068s] |  -2.138|   -2.138|-4137.906|-4144.842|   94.16%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__3_/D          |
[11/27 23:22:56   1069s] |  -2.133|   -2.133|-4152.196|-4159.132|   94.18%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__12__3_/D         |
[11/27 23:22:56   1069s] |  -2.114|   -2.114|-4113.588|-4120.524|   94.18%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__12__3_/D         |
[11/27 23:22:56   1069s] |  -2.101|   -2.101|-4086.382|-4093.318|   94.20%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__12__3_/D         |
[11/27 23:22:57   1069s] |  -2.069|   -2.069|-4019.616|-4026.552|   94.20%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__0__7_/D         |
[11/27 23:22:57   1070s] |  -2.038|   -2.038|-3980.687|-3987.622|   94.21%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:22:57   1070s] |  -2.009|   -2.009|-3862.911|-3869.846|   94.25%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:22:58   1070s] |  -1.981|   -1.981|-3842.930|-3849.865|   94.29%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_2__4__1_/D          |
[11/27 23:22:58   1071s] |  -1.961|   -1.961|-3798.833|-3805.769|   94.31%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:22:58   1071s] |  -1.931|   -1.931|-3761.414|-3768.349|   94.35%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:22:59   1072s] |  -1.902|   -1.902|-3660.073|-3667.008|   94.41%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:00   1072s] |  -1.884|   -1.884|-3626.880|-3633.816|   94.45%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:00   1073s] |  -1.855|   -1.855|-3595.054|-3601.995|   94.48%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:01   1073s] |  -1.827|   -1.827|-3506.827|-3513.774|   94.52%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:01   1074s] |  -1.819|   -1.819|-3476.438|-3483.391|   94.56%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:01   1074s] |  -1.790|   -1.790|-3428.511|-3436.502|   94.57%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__12__3_/D         |
[11/27 23:23:02   1075s] |  -1.781|   -1.781|-3414.549|-3422.797|   94.62%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:02   1075s] |  -1.753|   -1.753|-3355.566|-3364.723|   94.65%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:03   1076s] |  -1.750|   -1.750|-3308.842|-3325.210|   94.70%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:03   1076s] |  -1.723|   -1.739|-3294.144|-3311.407|   94.71%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:03   1076s] |  -1.719|   -1.739|-3240.280|-3263.479|   94.76%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:04   1076s] |  -1.697|   -1.739|-3229.117|-3254.380|   94.78%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:05   1077s] |  -1.680|   -1.739|-3191.369|-3228.058|   94.87%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:23:05   1078s] |  -1.652|   -1.739|-3168.971|-3207.625|   94.93%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__12__3_/D         |
[11/27 23:23:06   1079s] |  -1.643|   -1.739|-3117.005|-3173.062|   95.00%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:09   1082s] |  -1.627|   -1.739|-3102.042|-3163.862|   95.00%|   0:00:03.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__12__3_/D         |
[11/27 23:23:10   1083s] |  -1.618|   -1.739|-3019.705|-3109.051|   95.01%|   0:00:01.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:23:16   1088s] |  -1.614|   -1.739|-3013.696|-3105.230|   95.01%|   0:00:06.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:16   1089s] |  -1.608|   -1.739|-3009.859|-3103.225|   95.01%|   0:00:00.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:20   1092s] |  -1.601|   -1.739|-2986.684|-3097.542|   95.00%|   0:00:04.0| 2977.7M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:23:21   1094s] |  -1.598|   -1.739|-2983.515|-3095.999|   95.00%|   0:00:01.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:23   1095s] |  -1.585|   -1.739|-2966.764|-3088.402|   95.00%|   0:00:02.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:23:27   1099s] |  -1.584|   -1.739|-2958.139|-3084.918|   95.00%|   0:00:04.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:27   1100s] |  -1.577|   -1.739|-2942.262|-3081.509|   95.00%|   0:00:00.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:30   1102s] |  -1.577|   -1.739|-2935.885|-3080.645|   95.00%|   0:00:03.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:30   1102s] |  -1.577|   -1.739|-2935.756|-3080.516|   95.00%|   0:00:00.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:43   1116s] |  -1.582|   -1.739|-2896.487|-3071.488|   94.98%|   0:00:13.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:46   1119s] |  -1.582|   -1.739|-2892.559|-3070.827|   95.00%|   0:00:03.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:49   1122s] |  -1.582|   -1.739|-2892.099|-3070.790|   95.00%|   0:00:03.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:49   1122s] |  -1.582|   -1.739|-2892.099|-3070.789|   95.00%|   0:00:00.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:49   1122s] |  -1.582|   -1.739|-2892.099|-3070.789|   95.00%|   0:00:00.0| 2939.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:23:49   1122s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:23:49   1122s] 
[11/27 23:23:49   1122s] *** Finish Core Optimize Step (cpu=0:01:05 real=0:01:05 mem=2939.7M) ***
[11/27 23:23:49   1122s] Active Path Group: default 
[11/27 23:23:49   1122s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:23:49   1122s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:23:49   1122s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:23:49   1122s] |  -1.739|   -1.739|-2970.426|-3070.789|   95.00%|   0:00:00.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_15__15__3_/D        |
[11/27 23:23:50   1123s] |  -1.739|   -1.739|-2719.875|-2931.078|   95.01%|   0:00:01.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_15__15__3_/D        |
[11/27 23:23:50   1123s] |  -1.664|   -1.664|-2719.421|-2930.436|   95.01%|   0:00:00.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_15__15__3_/D        |
[11/27 23:23:51   1123s] |  -1.640|   -1.640|-2719.036|-2929.844|   95.02%|   0:00:01.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_5__4__3_/D          |
[11/27 23:23:51   1124s] |  -1.633|   -1.633|-2718.786|-2929.578|   95.02%|   0:00:00.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:23:53   1125s] |  -1.633|   -1.633|-2717.789|-2929.060|   95.02%|   0:00:02.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:23:53   1125s] |  -1.633|   -1.633|-2717.789|-2929.060|   95.02%|   0:00:00.0| 2939.7M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:23:53   1125s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:23:53   1125s] 
[11/27 23:23:53   1125s] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:04.0 mem=2939.7M) ***
[11/27 23:23:53   1125s] 
[11/27 23:23:53   1125s] *** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:09 mem=2939.7M) ***
[11/27 23:23:53   1125s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.633|-2717.789|
|reg2reg   |-1.582|-2891.565|
|HEPG      |-1.582|-2891.565|
|All Paths |-1.633|-2929.060|
+----------+------+---------+

[11/27 23:23:53   1125s] ** GigaOpt Optimizer WNS Slack -1.633 TNS Slack -2929.060 Density 95.02
[11/27 23:23:53   1125s] Placement Snapshot: Density distribution:
[11/27 23:23:53   1125s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:23:53   1125s] [0.60 - 0.65]: 1 (0.30%)
[11/27 23:23:53   1125s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:23:53   1125s] [0.50 - 0.55]: 2 (0.61%)
[11/27 23:23:53   1125s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:23:53   1125s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:23:53   1125s] [0.35 - 0.40]: 2 (0.61%)
[11/27 23:23:53   1125s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:23:53   1125s] [0.25 - 0.30]: 6 (1.83%)
[11/27 23:23:53   1125s] [0.20 - 0.25]: 9 (2.74%)
[11/27 23:23:53   1125s] [0.15 - 0.20]: 24 (7.32%)
[11/27 23:23:53   1125s] [0.10 - 0.15]: 35 (10.67%)
[11/27 23:23:53   1125s] [0.05 - 0.10]: 133 (40.55%)
[11/27 23:23:53   1125s] [0.00 - 0.05]: 112 (34.15%)
[11/27 23:23:53   1125s] Begin: Area Reclaim Optimization
[11/27 23:23:53   1125s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:18:45.8/1:09:41.7 (0.3), mem = 2939.7M
[11/27 23:23:53   1125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2939.7M
[11/27 23:23:53   1125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2939.7M
[11/27 23:23:53   1126s] Reclaim Optimization WNS Slack -1.633  TNS Slack -2929.060 Density 95.02
[11/27 23:23:53   1126s] +---------+---------+--------+---------+------------+--------+
[11/27 23:23:53   1126s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:23:53   1126s] +---------+---------+--------+---------+------------+--------+
[11/27 23:23:53   1126s] |   95.02%|        -|  -1.633|-2929.060|   0:00:00.0| 2939.7M|
[11/27 23:23:53   1126s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:23:54   1127s] |   94.95%|       20|  -1.633|-2928.349|   0:00:01.0| 2939.7M|
[11/27 23:24:08   1141s] |   94.19%|      986|  -1.579|-2966.075|   0:00:14.0| 2939.7M|
[11/27 23:24:09   1141s] |   94.18%|        7|  -1.579|-2966.000|   0:00:01.0| 2939.7M|
[11/27 23:24:09   1142s] |   94.18%|        0|  -1.579|-2966.000|   0:00:00.0| 2939.7M|
[11/27 23:24:09   1142s] +---------+---------+--------+---------+------------+--------+
[11/27 23:24:09   1142s] Reclaim Optimization End WNS Slack -1.579  TNS Slack -2965.999 Density 94.18
[11/27 23:24:09   1142s] 
[11/27 23:24:09   1142s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 7 Resize = 733 **
[11/27 23:24:09   1142s] --------------------------------------------------------------
[11/27 23:24:09   1142s] |                                   | Total     | Sequential |
[11/27 23:24:09   1142s] --------------------------------------------------------------
[11/27 23:24:09   1142s] | Num insts resized                 |     727  |       0    |
[11/27 23:24:09   1142s] | Num insts undone                  |     259  |       0    |
[11/27 23:24:09   1142s] | Num insts Downsized               |     727  |       0    |
[11/27 23:24:09   1142s] | Num insts Samesized               |       0  |       0    |
[11/27 23:24:09   1142s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:24:09   1142s] | Num multiple commits+uncommits    |       8  |       -    |
[11/27 23:24:09   1142s] --------------------------------------------------------------
[11/27 23:24:09   1142s] Bottom Preferred Layer:
[11/27 23:24:09   1142s]     None
[11/27 23:24:09   1142s] Via Pillar Rule:
[11/27 23:24:09   1142s]     None
[11/27 23:24:09   1142s] End: Core Area Reclaim Optimization (cpu = 0:00:16.3) (real = 0:00:16.0) **
[11/27 23:24:09   1142s] *** AreaOpt #4 [finish] : cpu/real = 0:00:16.3/0:00:16.3 (1.0), totSession cpu/real = 0:19:02.1/1:09:58.0 (0.3), mem = 2939.7M
[11/27 23:24:09   1142s] 
[11/27 23:24:09   1142s] =============================================================================================
[11/27 23:24:09   1142s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[11/27 23:24:09   1142s] =============================================================================================
[11/27 23:24:09   1142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:24:09   1142s] ---------------------------------------------------------------------------------------------
[11/27 23:24:09   1142s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:24:09   1142s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:24:09   1142s] [ OptSingleIteration     ]      4   0:00:00.1  (   0.9 % )     0:00:15.8 /  0:00:15.8    1.0
[11/27 23:24:09   1142s] [ OptGetWeight           ]    224   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:24:09   1142s] [ OptEval                ]    224   0:00:04.0  (  24.4 % )     0:00:04.0 /  0:00:04.0    1.0
[11/27 23:24:09   1142s] [ OptCommit              ]    224   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    0.8
[11/27 23:24:09   1142s] [ IncrTimingUpdate       ]    115   0:00:07.3  (  45.0 % )     0:00:07.3 /  0:00:07.4    1.0
[11/27 23:24:09   1142s] [ PostCommitDelayUpdate  ]    270   0:00:00.3  (   2.0 % )     0:00:04.1 /  0:00:04.1    1.0
[11/27 23:24:09   1142s] [ IncrDelayCalc          ]    585   0:00:03.8  (  23.3 % )     0:00:03.8 /  0:00:03.8    1.0
[11/27 23:24:09   1142s] [ MISC                   ]          0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:24:09   1142s] ---------------------------------------------------------------------------------------------
[11/27 23:24:09   1142s]  AreaOpt #4 TOTAL                   0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:16.3    1.0
[11/27 23:24:09   1142s] ---------------------------------------------------------------------------------------------
[11/27 23:24:09   1142s] 
[11/27 23:24:09   1142s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2885.74M, totSessionCpu=0:19:02).
[11/27 23:24:09   1142s] Placement Snapshot: Density distribution:
[11/27 23:24:09   1142s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:24:09   1142s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:24:09   1142s] [0.60 - 0.65]: 1 (0.30%)
[11/27 23:24:09   1142s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:24:09   1142s] [0.50 - 0.55]: 1 (0.30%)
[11/27 23:24:09   1142s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:24:09   1142s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:24:09   1142s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:24:09   1142s] [0.30 - 0.35]: 3 (0.91%)
[11/27 23:24:09   1142s] [0.25 - 0.30]: 5 (1.52%)
[11/27 23:24:09   1142s] [0.20 - 0.25]: 13 (3.96%)
[11/27 23:24:09   1142s] [0.15 - 0.20]: 25 (7.62%)
[11/27 23:24:09   1142s] [0.10 - 0.15]: 41 (12.50%)
[11/27 23:24:09   1142s] [0.05 - 0.10]: 144 (43.90%)
[11/27 23:24:09   1142s] [0.00 - 0.05]: 89 (27.13%)
[11/27 23:24:09   1142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.2
[11/27 23:24:09   1142s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2885.7M
[11/27 23:24:09   1142s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:       Starting CMU at level 4, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.038, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.038, MEM:2880.7M
[11/27 23:24:09   1142s] TDRefine: refinePlace mode is spiral
[11/27 23:24:09   1142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.6
[11/27 23:24:09   1142s] OPERPROF: Starting RefinePlace at level 1, MEM:2880.7M
[11/27 23:24:09   1142s] *** Starting refinePlace (0:19:02 mem=2880.7M) ***
[11/27 23:24:09   1142s] Total net bbox length = 1.702e+06 (7.858e+05 9.159e+05) (ext = 1.738e+04)
[11/27 23:24:09   1142s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:24:09   1142s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2880.7M
[11/27 23:24:09   1142s] 
[11/27 23:24:09   1142s] Starting Small incrNP...
[11/27 23:24:09   1142s] User Input Parameters:
[11/27 23:24:09   1142s] - Congestion Driven    : Off
[11/27 23:24:09   1142s] - Timing Driven        : Off
[11/27 23:24:09   1142s] - Area-Violation Based : Off
[11/27 23:24:09   1142s] - Start Rollback Level : -5
[11/27 23:24:09   1142s] - Legalized            : On
[11/27 23:24:09   1142s] - Window Based         : Off
[11/27 23:24:09   1142s] - eDen incr mode       : Off
[11/27 23:24:09   1142s] - Small incr mode      : On
[11/27 23:24:09   1142s] 
[11/27 23:24:09   1142s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2880.7M
[11/27 23:24:09   1142s] default core: bins with density > 0.750 = 69.50 % ( 278 / 400 )
[11/27 23:24:09   1142s] Density distribution unevenness ratio = 3.839%
[11/27 23:24:09   1142s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.007, MEM:2880.7M
[11/27 23:24:09   1142s] cost 1.079012, thresh 1.000000
[11/27 23:24:09   1142s] OPERPROF:   Starting spMPad at level 2, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Starting spContextMPad at level 3, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2880.7M
[11/27 23:24:09   1142s] MP Top (27307): mp=1.009. U=0.942.
[11/27 23:24:09   1142s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2880.7M
[11/27 23:24:09   1142s] MPU (27307) 0.942 -> 0.950
[11/27 23:24:09   1142s] incrNP th 1.000, 0.100
[11/27 23:24:09   1142s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:24:09   1142s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2880.7M
[11/27 23:24:09   1142s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2880.7M
[11/27 23:24:09   1142s] no activity file in design. spp won't run.
[11/27 23:24:09   1142s] [spp] 0
[11/27 23:24:09   1142s] [adp] 0:1:1:3
[11/27 23:24:09   1142s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.005, MEM:2880.7M
[11/27 23:24:09   1142s] SP #FI/SF FL/PI 0/0 24644/2663
[11/27 23:24:09   1142s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.010, MEM:2880.7M
[11/27 23:24:09   1142s] NP #FI/FS/SF FL/PI: 3/47/0 27307/2663
[11/27 23:24:09   1142s] no activity file in design. spp won't run.
[11/27 23:24:09   1142s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:24:09   1142s] OPERPROF:   Starting npPlace at level 2, MEM:2888.0M
[11/27 23:24:09   1142s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:24:09   1142s] No instances found in the vector
[11/27 23:24:09   1142s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2892.0M, DRC: 0)
[11/27 23:24:09   1142s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:24:12   1145s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:24:12   1145s] No instances found in the vector
[11/27 23:24:12   1145s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2902.0M, DRC: 0)
[11/27 23:24:12   1145s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:24:14   1147s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:24:14   1147s] No instances found in the vector
[11/27 23:24:14   1147s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2903.7M, DRC: 0)
[11/27 23:24:14   1147s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:24:16   1148s] OPERPROF:   Finished npPlace at level 2, CPU:6.570, REAL:6.547, MEM:2905.9M
[11/27 23:24:16   1148s] no activity file in design. spp won't run.
[11/27 23:24:16   1148s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2905.9M
[11/27 23:24:16   1148s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2905.9M
[11/27 23:24:16   1148s] 
[11/27 23:24:16   1148s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2905.9M
[11/27 23:24:16   1148s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2905.9M
[11/27 23:24:16   1149s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2905.9M
[11/27 23:24:16   1149s] default core: bins with density > 0.750 = 74.50 % ( 298 / 400 )
[11/27 23:24:16   1149s] Density distribution unevenness ratio = 3.243%
[11/27 23:24:16   1149s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2905.9M
[11/27 23:24:16   1149s] RPlace postIncrNP: Density = 1.079012 -> 1.069136.
[11/27 23:24:16   1149s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:24:16   1149s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:24:16   1149s] [1.05 - 1.10] :	 2 (0.50%) -> 3 (0.75%)
[11/27 23:24:16   1149s] [1.00 - 1.05] :	 80 (20.00%) -> 83 (20.75%)
[11/27 23:24:16   1149s] [0.95 - 1.00] :	 133 (33.25%) -> 102 (25.50%)
[11/27 23:24:16   1149s] [0.90 - 0.95] :	 49 (12.25%) -> 78 (19.50%)
[11/27 23:24:16   1149s] [0.85 - 0.90] :	 31 (7.75%) -> 44 (11.00%)
[11/27 23:24:16   1149s] [0.80 - 0.85] :	 23 (5.75%) -> 14 (3.50%)
[11/27 23:24:16   1149s] Move report: incrNP moves 26837 insts, mean move: 15.33 um, max move: 315.90 um 
[11/27 23:24:16   1149s] 	Max move on inst (CORE/FE_OFC595_n27025): (559.24, 926.24) --> (698.74, 749.84)
[11/27 23:24:16   1149s] Finished incrNP (cpu=0:00:06.7, real=0:00:07.0, mem=2905.9M)
[11/27 23:24:16   1149s] End of Small incrNP (cpu=0:00:06.7, real=0:00:07.0)
[11/27 23:24:16   1149s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2905.9M
[11/27 23:24:16   1149s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2905.9M
[11/27 23:24:16   1149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2905.9M
[11/27 23:24:16   1149s] Starting refinePlace ...
[11/27 23:24:16   1149s] Rule aware DDP is turned off due to no Spiral.
[11/27 23:24:16   1149s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:24:16   1149s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:24:16   1149s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2905.9MB) @(0:19:09 - 0:19:09).
[11/27 23:24:16   1149s] Move report: preRPlace moves 21621 insts, mean move: 4.86 um, max move: 262.26 um 
[11/27 23:24:16   1149s] 	Max move on inst (CORE/U20405): (698.12, 820.40) --> (960.38, 820.40)
[11/27 23:24:16   1149s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:24:16   1149s] Move report: Detail placement moves 21621 insts, mean move: 4.86 um, max move: 262.26 um 
[11/27 23:24:16   1149s] 	Max move on inst (CORE/U20405): (698.12, 820.40) --> (960.38, 820.40)
[11/27 23:24:16   1149s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2905.9MB
[11/27 23:24:16   1149s] Statistics of distance of Instance movement in refine placement:
[11/27 23:24:16   1149s]   maximum (X+Y) =       311.56 um
[11/27 23:24:16   1149s]   inst (CORE/FE_OFC595_n27025) with max move: (559.24, 926.24) -> (694.4, 749.84)
[11/27 23:24:16   1149s]   mean    (X+Y) =        16.82 um
[11/27 23:24:16   1149s] Total instances flipped for legalization: 420
[11/27 23:24:16   1149s] Summary Report:
[11/27 23:24:16   1149s] Instances move: 26708 (out of 27307 movable)
[11/27 23:24:16   1149s] Instances flipped: 420
[11/27 23:24:16   1149s] Mean displacement: 16.82 um
[11/27 23:24:16   1149s] Max displacement: 311.56 um (Instance: CORE/FE_OFC595_n27025) (559.24, 926.24) -> (694.4, 749.84)
[11/27 23:24:16   1149s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
[11/27 23:24:16   1149s] Total instances moved : 26708
[11/27 23:24:16   1149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.200, REAL:0.204, MEM:2905.9M
[11/27 23:24:16   1149s] Total net bbox length = 1.595e+06 (7.709e+05 8.243e+05) (ext = 1.743e+04)
[11/27 23:24:16   1149s] Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 2905.9MB
[11/27 23:24:16   1149s] [CPU] RefinePlace/total (cpu=0:00:07.0, real=0:00:07.0, mem=2905.9MB) @(0:19:02 - 0:19:09).
[11/27 23:24:16   1149s] *** Finished refinePlace (0:19:09 mem=2905.9M) ***
[11/27 23:24:16   1149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.6
[11/27 23:24:16   1149s] OPERPROF: Finished RefinePlace at level 1, CPU:6.970, REAL:6.952, MEM:2905.9M
[11/27 23:24:16   1149s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2905.9M
[11/27 23:24:16   1149s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.041, MEM:2881.9M
[11/27 23:24:16   1149s] *** maximum move = 311.56 um ***
[11/27 23:24:16   1149s] *** Finished re-routing un-routed nets (2881.9M) ***
[11/27 23:24:19   1151s] OPERPROF: Starting DPlace-Init at level 1, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF:     Starting CMU at level 3, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2881.9M
[11/27 23:24:19   1151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2881.9M
[11/27 23:24:19   1151s] 
[11/27 23:24:19   1151s] *** Finish Physical Update (cpu=0:00:09.8 real=0:00:10.0 mem=2881.9M) ***
[11/27 23:24:19   1151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.2
[11/27 23:24:19   1152s] ** GigaOpt Optimizer WNS Slack -2.476 TNS Slack -4700.921 Density 94.18
[11/27 23:24:19   1152s] Skipped Place ECO bump recovery (WNS opt)
[11/27 23:24:19   1152s] Optimizer WNS Pass 1
[11/27 23:24:19   1152s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.041|-3368.477|
|reg2reg   |-2.476|-4689.761|
|HEPG      |-2.476|-4689.761|
|All Paths |-2.476|-4700.921|
+----------+------+---------+

[11/27 23:24:19   1152s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2881.9M
[11/27 23:24:19   1152s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2881.9M
[11/27 23:24:19   1152s] Active Path Group: reg2reg  
[11/27 23:24:19   1152s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:24:19   1152s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:24:19   1152s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:24:19   1152s] |  -2.476|   -2.476|-4689.761|-4700.921|   94.18%|   0:00:00.0| 2881.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__11__7_/D         |
[11/27 23:24:20   1153s] |  -2.268|   -2.268|-4283.662|-4295.134|   94.19%|   0:00:01.0| 2881.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__11__7_/D         |
[11/27 23:24:21   1153s] |  -2.234|   -2.234|-4279.907|-4291.375|   94.20%|   0:00:01.0| 2920.0M|av_func_mode_max|  reg2reg| CORE/img_reg_0__11__1_/D         |
[11/27 23:24:21   1154s] |  -2.200|   -2.200|-4275.494|-4286.946|   94.20%|   0:00:00.0| 2920.0M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:24:21   1154s] |  -2.188|   -2.188|-4203.773|-4215.403|   94.21%|   0:00:00.0| 2920.0M|av_func_mode_max|  reg2reg| CORE/img_reg_15__1__6_/D         |
[11/27 23:24:21   1154s] |  -2.155|   -2.155|-4132.028|-4143.921|   94.24%|   0:00:00.0| 2920.0M|av_func_mode_max|  reg2reg| CORE/img_reg_13__15__2_/D        |
[11/27 23:24:22   1154s] |  -2.105|   -2.105|-4041.935|-4054.390|   94.24%|   0:00:01.0| 2920.0M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__4_/D          |
[11/27 23:24:22   1155s] |  -2.065|   -2.065|-3982.652|-3995.509|   94.25%|   0:00:00.0| 2939.1M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__4_/D          |
[11/27 23:24:22   1155s] |  -1.988|   -2.041|-3840.387|-3855.740|   94.25%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__0_/D         |
[11/27 23:24:23   1156s] |  -1.841|   -2.041|-3546.220|-3614.283|   94.26%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:23   1156s] |  -1.761|   -2.041|-3391.092|-3512.118|   94.26%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:24:24   1157s] |  -1.729|   -2.041|-3332.021|-3497.713|   94.30%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__4_/D          |
[11/27 23:24:24   1157s] |  -1.669|   -2.041|-3191.239|-3480.998|   94.30%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:24:24   1157s] |  -1.637|   -2.041|-3132.839|-3477.155|   94.31%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:24:25   1157s] |  -1.610|   -2.041|-3077.099|-3450.141|   94.32%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:25   1158s] |  -1.572|   -2.041|-3006.417|-3448.408|   94.33%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__4_/D          |
[11/27 23:24:25   1158s] |  -1.534|   -2.041|-2945.297|-3445.713|   94.35%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__0_/D         |
[11/27 23:24:26   1159s] |  -1.494|   -2.041|-2852.475|-3442.183|   94.40%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_5__15__0_/D         |
[11/27 23:24:27   1159s] |  -1.466|   -2.041|-2793.958|-3441.677|   94.43%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_0__3__0_/D          |
[11/27 23:24:27   1160s] |  -1.433|   -2.041|-2714.085|-3438.795|   94.45%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_5__15__0_/D         |
[11/27 23:24:27   1160s] |  -1.416|   -2.041|-2700.292|-3438.636|   94.47%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_5__15__0_/D         |
[11/27 23:24:28   1161s] |  -1.396|   -2.041|-2656.875|-3436.091|   94.50%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:24:29   1162s] |  -1.371|   -2.041|-2622.099|-3435.596|   94.54%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_0__0__3_/D          |
[11/27 23:24:30   1163s] |  -1.374|   -2.041|-2571.379|-3429.298|   94.60%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:30   1163s] |  -1.348|   -2.041|-2559.816|-3427.829|   94.61%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:32   1164s] |  -1.333|   -2.041|-2520.518|-3423.416|   94.70%|   0:00:02.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:24:33   1165s] |  -1.322|   -2.041|-2506.273|-3421.865|   94.76%|   0:00:01.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:33   1166s] |  -1.294|   -2.041|-2453.948|-3419.827|   94.80%|   0:00:00.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:35   1167s] |  -1.265|   -2.041|-2398.896|-3414.198|   94.86%|   0:00:02.0| 2996.3M|av_func_mode_max|  reg2reg| CORE/img_reg_0__0__3_/D          |
[11/27 23:24:39   1172s] |  -1.234|   -2.041|-2364.683|-3412.211|   94.94%|   0:00:04.0| 2961.3M|av_func_mode_max|  reg2reg| CORE/img_reg_3__11__4_/D         |
[11/27 23:24:44   1177s] |  -1.218|   -2.041|-2335.163|-3404.882|   95.00%|   0:00:05.0| 2961.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__4_/D          |
[11/27 23:24:48   1181s] |  -1.218|   -2.041|-2317.882|-3404.150|   94.99%|   0:00:04.0| 2961.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__4_/D          |
[11/27 23:24:48   1181s] |  -1.203|   -2.041|-2287.408|-3401.083|   94.99%|   0:00:00.0| 2961.3M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__7_/D         |
[11/27 23:24:50   1183s] |  -1.189|   -2.041|-2262.185|-3400.728|   95.00%|   0:00:02.0| 2961.3M|av_func_mode_max|  reg2reg| CORE/img_reg_5__1__5_/D          |
[11/27 23:24:56   1188s] |  -1.171|   -2.041|-2240.021|-3400.439|   94.99%|   0:00:06.0| 2970.9M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:24:57   1190s] |  -1.171|   -2.041|-2227.722|-3390.936|   95.00%|   0:00:01.0| 2970.9M|av_func_mode_max|  reg2reg| CORE/img_reg_2__6__7_/D          |
[11/27 23:24:59   1192s] |  -1.156|   -2.041|-2207.640|-3389.222|   94.99%|   0:00:02.0| 2970.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__1__5_/D          |
[11/27 23:25:00   1193s] |  -1.139|   -2.041|-2183.521|-3390.961|   95.00%|   0:00:01.0| 2970.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__1__5_/D          |
[11/27 23:25:03   1195s] |  -1.133|   -2.041|-2133.085|-3390.754|   94.99%|   0:00:03.0| 2894.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:25:03   1196s] |  -1.114|   -2.041|-2109.553|-3390.244|   94.99%|   0:00:00.0| 2894.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__1__5_/D          |
[11/27 23:25:04   1196s] |  -1.111|   -2.029|-2106.094|-3367.622|   95.01%|   0:00:01.0| 2894.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:25:06   1199s] |  -1.100|   -2.029|-2096.270|-3366.893|   95.01%|   0:00:02.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:10   1203s] |  -1.100|   -2.029|-2095.457|-3366.297|   95.00%|   0:00:04.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:10   1203s] |  -1.100|   -2.029|-2095.230|-3366.220|   95.00%|   0:00:00.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:31   1224s] |  -1.100|   -2.029|-2085.881|-3360.408|   94.94%|   0:00:21.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:39   1232s] |  -1.100|   -2.029|-2077.165|-3360.057|   95.00%|   0:00:08.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:42   1235s] |  -1.100|   -2.029|-2076.393|-3359.434|   95.00%|   0:00:03.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:43   1236s] |  -1.100|   -2.029|-2076.341|-3359.388|   95.00%|   0:00:01.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:43   1236s] |  -1.100|   -2.029|-2076.341|-3359.388|   95.00%|   0:00:00.0| 2952.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:25:43   1236s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:25:43   1236s] 
[11/27 23:25:43   1236s] *** Finish Core Optimize Step (cpu=0:01:24 real=0:01:24 mem=2952.1M) ***
[11/27 23:25:43   1236s] Active Path Group: default 
[11/27 23:25:43   1236s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:25:43   1236s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:25:43   1236s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:25:43   1236s] |  -2.029|   -2.029|-3298.851|-3359.388|   95.00%|   0:00:00.0| 2952.1M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:25:44   1237s] |  -1.996|   -1.996|-3290.135|-3350.672|   95.00%|   0:00:01.0| 2952.1M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:25:45   1238s] |  -1.996|   -1.996|-3290.135|-3350.672|   95.00%|   0:00:01.0| 2952.1M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:25:45   1238s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:25:45   1238s] 
[11/27 23:25:45   1238s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2952.1M) ***
[11/27 23:25:45   1238s] 
[11/27 23:25:45   1238s] *** Finished Optimize Step Cumulative (cpu=0:01:26 real=0:01:26 mem=2952.1M) ***
[11/27 23:25:45   1238s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.996|-3290.135|
|reg2reg   |-1.100|-2076.307|
|HEPG      |-1.100|-2076.307|
|All Paths |-1.996|-3350.672|
+----------+------+---------+

[11/27 23:25:45   1238s] ** GigaOpt Optimizer WNS Slack -1.996 TNS Slack -3350.672 Density 95.00
[11/27 23:25:45   1238s] Placement Snapshot: Density distribution:
[11/27 23:25:45   1238s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:25:45   1238s] [0.60 - 0.65]: 1 (0.30%)
[11/27 23:25:45   1238s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:25:45   1238s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:25:45   1238s] [0.35 - 0.40]: 0 (0.00%)
[11/27 23:25:45   1238s] [0.30 - 0.35]: 3 (0.91%)
[11/27 23:25:45   1238s] [0.25 - 0.30]: 2 (0.61%)
[11/27 23:25:45   1238s] [0.20 - 0.25]: 6 (1.83%)
[11/27 23:25:45   1238s] [0.15 - 0.20]: 25 (7.62%)
[11/27 23:25:45   1238s] [0.10 - 0.15]: 61 (18.60%)
[11/27 23:25:45   1238s] [0.05 - 0.10]: 137 (41.77%)
[11/27 23:25:45   1238s] [0.00 - 0.05]: 89 (27.13%)
[11/27 23:25:45   1238s] Begin: Area Reclaim Optimization
[11/27 23:25:45   1238s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:20:38.6/1:11:34.3 (0.3), mem = 2952.1M
[11/27 23:25:46   1239s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2952.1M
[11/27 23:25:46   1239s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2952.1M
[11/27 23:25:46   1239s] Reclaim Optimization WNS Slack -1.996  TNS Slack -3350.672 Density 95.00
[11/27 23:25:46   1239s] +---------+---------+--------+---------+------------+--------+
[11/27 23:25:46   1239s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:25:46   1239s] +---------+---------+--------+---------+------------+--------+
[11/27 23:25:46   1239s] |   95.00%|        -|  -1.996|-3350.672|   0:00:00.0| 2952.1M|
[11/27 23:25:46   1239s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:25:48   1241s] |   94.91%|       29|  -1.996|-3344.803|   0:00:02.0| 2952.1M|
[11/27 23:26:01   1254s] |   94.26%|      847|  -1.978|-3412.128|   0:00:13.0| 2952.1M|
[11/27 23:26:01   1254s] |   94.26%|        4|  -1.978|-3412.097|   0:00:00.0| 2952.1M|
[11/27 23:26:01   1254s] |   94.26%|        0|  -1.978|-3412.097|   0:00:00.0| 2952.1M|
[11/27 23:26:01   1254s] +---------+---------+--------+---------+------------+--------+
[11/27 23:26:01   1254s] Reclaim Optimization End WNS Slack -1.978  TNS Slack -3412.097 Density 94.26
[11/27 23:26:01   1254s] 
[11/27 23:26:01   1254s] ** Summary: Restruct = 0 Buffer Deletion = 18 Declone = 11 Resize = 611 **
[11/27 23:26:01   1254s] --------------------------------------------------------------
[11/27 23:26:01   1254s] |                                   | Total     | Sequential |
[11/27 23:26:01   1254s] --------------------------------------------------------------
[11/27 23:26:01   1254s] | Num insts resized                 |     607  |       7    |
[11/27 23:26:01   1254s] | Num insts undone                  |     240  |       0    |
[11/27 23:26:01   1254s] | Num insts Downsized               |     607  |       7    |
[11/27 23:26:01   1254s] | Num insts Samesized               |       0  |       0    |
[11/27 23:26:01   1254s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:26:01   1254s] | Num multiple commits+uncommits    |       4  |       -    |
[11/27 23:26:01   1254s] --------------------------------------------------------------
[11/27 23:26:01   1254s] Bottom Preferred Layer:
[11/27 23:26:01   1254s]     None
[11/27 23:26:01   1254s] Via Pillar Rule:
[11/27 23:26:01   1254s]     None
[11/27 23:26:01   1254s] End: Core Area Reclaim Optimization (cpu = 0:00:16.2) (real = 0:00:16.0) **
[11/27 23:26:01   1254s] *** AreaOpt #5 [finish] : cpu/real = 0:00:16.2/0:00:16.2 (1.0), totSession cpu/real = 0:20:54.8/1:11:50.6 (0.3), mem = 2952.1M
[11/27 23:26:01   1254s] 
[11/27 23:26:01   1254s] =============================================================================================
[11/27 23:26:01   1254s]  Step TAT Report for AreaOpt #5                                                 20.15-s105_1
[11/27 23:26:01   1254s] =============================================================================================
[11/27 23:26:01   1254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:26:01   1254s] ---------------------------------------------------------------------------------------------
[11/27 23:26:01   1254s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:26:01   1254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:26:01   1254s] [ OptSingleIteration     ]      4   0:00:00.1  (   0.9 % )     0:00:15.1 /  0:00:15.1    1.0
[11/27 23:26:01   1254s] [ OptGetWeight           ]    222   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:26:01   1254s] [ OptEval                ]    222   0:00:04.0  (  24.5 % )     0:00:04.0 /  0:00:04.0    1.0
[11/27 23:26:01   1254s] [ OptCommit              ]    222   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.1    0.8
[11/27 23:26:01   1254s] [ IncrTimingUpdate       ]    109   0:00:07.3  (  44.9 % )     0:00:07.3 /  0:00:07.2    1.0
[11/27 23:26:01   1254s] [ PostCommitDelayUpdate  ]    267   0:00:00.3  (   1.8 % )     0:00:03.5 /  0:00:03.5    1.0
[11/27 23:26:01   1254s] [ IncrDelayCalc          ]    546   0:00:03.2  (  20.0 % )     0:00:03.2 /  0:00:03.2    1.0
[11/27 23:26:01   1254s] [ MISC                   ]          0:00:01.0  (   6.1 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:26:01   1254s] ---------------------------------------------------------------------------------------------
[11/27 23:26:01   1254s]  AreaOpt #5 TOTAL                   0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:00:16.2    1.0
[11/27 23:26:01   1254s] ---------------------------------------------------------------------------------------------
[11/27 23:26:01   1254s] 
[11/27 23:26:01   1254s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2895.11M, totSessionCpu=0:20:55).
[11/27 23:26:01   1254s] Placement Snapshot: Density distribution:
[11/27 23:26:01   1254s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:26:01   1254s] [0.60 - 0.65]: 1 (0.30%)
[11/27 23:26:01   1254s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:26:01   1254s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:26:01   1254s] [0.35 - 0.40]: 0 (0.00%)
[11/27 23:26:01   1254s] [0.30 - 0.35]: 3 (0.91%)
[11/27 23:26:01   1254s] [0.25 - 0.30]: 2 (0.61%)
[11/27 23:26:01   1254s] [0.20 - 0.25]: 10 (3.05%)
[11/27 23:26:01   1254s] [0.15 - 0.20]: 30 (9.15%)
[11/27 23:26:01   1254s] [0.10 - 0.15]: 58 (17.68%)
[11/27 23:26:01   1254s] [0.05 - 0.10]: 159 (48.48%)
[11/27 23:26:01   1254s] [0.00 - 0.05]: 61 (18.60%)
[11/27 23:26:01   1254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.3
[11/27 23:26:01   1254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2895.1M
[11/27 23:26:02   1254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.106, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:       Starting CMU at level 4, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.045, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:2892.1M
[11/27 23:26:02   1254s] TDRefine: refinePlace mode is spiral
[11/27 23:26:02   1254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.7
[11/27 23:26:02   1254s] OPERPROF: Starting RefinePlace at level 1, MEM:2892.1M
[11/27 23:26:02   1254s] *** Starting refinePlace (0:20:55 mem=2892.1M) ***
[11/27 23:26:02   1254s] Total net bbox length = 1.600e+06 (7.731e+05 8.269e+05) (ext = 1.743e+04)
[11/27 23:26:02   1254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:26:02   1254s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2892.1M
[11/27 23:26:02   1254s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2892.1M
[11/27 23:26:02   1255s] 
[11/27 23:26:02   1255s] Starting Small incrNP...
[11/27 23:26:02   1255s] User Input Parameters:
[11/27 23:26:02   1255s] - Congestion Driven    : Off
[11/27 23:26:02   1255s] - Timing Driven        : Off
[11/27 23:26:02   1255s] - Area-Violation Based : Off
[11/27 23:26:02   1255s] - Start Rollback Level : -5
[11/27 23:26:02   1255s] - Legalized            : On
[11/27 23:26:02   1255s] - Window Based         : Off
[11/27 23:26:02   1255s] - eDen incr mode       : Off
[11/27 23:26:02   1255s] - Small incr mode      : On
[11/27 23:26:02   1255s] 
[11/27 23:26:02   1255s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2892.1M
[11/27 23:26:02   1255s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2892.1M
[11/27 23:26:02   1255s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2892.1M
[11/27 23:26:02   1255s] default core: bins with density > 0.750 = 70.75 % ( 283 / 400 )
[11/27 23:26:02   1255s] Density distribution unevenness ratio = 3.119%
[11/27 23:26:02   1255s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2892.1M
[11/27 23:26:02   1255s] cost 1.087654, thresh 1.000000
[11/27 23:26:02   1255s] OPERPROF:   Starting spMPad at level 2, MEM:2892.1M
[11/27 23:26:02   1255s] OPERPROF:     Starting spContextMPad at level 3, MEM:2892.1M
[11/27 23:26:02   1255s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2892.1M
[11/27 23:26:02   1255s] MP Top (27334): mp=1.008. U=0.943.
[11/27 23:26:02   1255s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2892.1M
[11/27 23:26:02   1255s] MPU (27334) 0.943 -> 0.950
[11/27 23:26:02   1255s] incrNP th 1.000, 0.100
[11/27 23:26:02   1255s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:26:02   1255s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2892.1M
[11/27 23:26:02   1255s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2892.1M
[11/27 23:26:02   1255s] no activity file in design. spp won't run.
[11/27 23:26:02   1255s] [spp] 0
[11/27 23:26:02   1255s] [adp] 0:1:1:3
[11/27 23:26:02   1255s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.006, MEM:2892.1M
[11/27 23:26:02   1255s] SP #FI/SF FL/PI 0/0 24671/2663
[11/27 23:26:02   1255s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.011, MEM:2892.1M
[11/27 23:26:02   1255s] NP #FI/FS/SF FL/PI: 3/47/0 27334/2663
[11/27 23:26:02   1255s] no activity file in design. spp won't run.
[11/27 23:26:02   1255s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:26:02   1255s] OPERPROF:   Starting npPlace at level 2, MEM:2899.3M
[11/27 23:26:02   1255s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:26:02   1255s] No instances found in the vector
[11/27 23:26:02   1255s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2903.3M, DRC: 0)
[11/27 23:26:02   1255s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:26:05   1258s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:26:05   1258s] No instances found in the vector
[11/27 23:26:05   1258s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2913.3M, DRC: 0)
[11/27 23:26:05   1258s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:26:08   1261s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:26:08   1261s] No instances found in the vector
[11/27 23:26:08   1261s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2913.3M, DRC: 0)
[11/27 23:26:08   1261s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:26:10   1263s] OPERPROF:   Finished npPlace at level 2, CPU:8.100, REAL:8.120, MEM:2915.5M
[11/27 23:26:10   1263s] no activity file in design. spp won't run.
[11/27 23:26:10   1263s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2915.5M
[11/27 23:26:10   1263s] 
[11/27 23:26:10   1263s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2915.5M
[11/27 23:26:10   1263s] default core: bins with density > 0.750 = 75.25 % ( 301 / 400 )
[11/27 23:26:10   1263s] Density distribution unevenness ratio = 3.244%
[11/27 23:26:10   1263s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.007, MEM:2915.5M
[11/27 23:26:10   1263s] RPlace postIncrNP: Density = 1.087654 -> 1.055556.
[11/27 23:26:10   1263s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:26:10   1263s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:26:10   1263s] [1.05 - 1.10] :	 2 (0.50%) -> 2 (0.50%)
[11/27 23:26:10   1263s] [1.00 - 1.05] :	 58 (14.50%) -> 85 (21.25%)
[11/27 23:26:10   1263s] [0.95 - 1.00] :	 140 (35.00%) -> 102 (25.50%)
[11/27 23:26:10   1263s] [0.90 - 0.95] :	 69 (17.25%) -> 79 (19.75%)
[11/27 23:26:10   1263s] [0.85 - 0.90] :	 32 (8.00%) -> 37 (9.25%)
[11/27 23:26:10   1263s] [0.80 - 0.85] :	 21 (5.25%) -> 20 (5.00%)
[11/27 23:26:10   1263s] Move report: incrNP moves 26356 insts, mean move: 9.87 um, max move: 334.78 um 
[11/27 23:26:10   1263s] 	Max move on inst (CORE/FE_OFC593_n27025): (499.10, 754.88) --> (717.96, 638.96)
[11/27 23:26:10   1263s] Finished incrNP (cpu=0:00:08.3, real=0:00:08.0, mem=2915.5M)
[11/27 23:26:10   1263s] End of Small incrNP (cpu=0:00:08.3, real=0:00:08.0)
[11/27 23:26:10   1263s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2915.5M
[11/27 23:26:10   1263s] Starting refinePlace ...
[11/27 23:26:10   1263s] Rule aware DDP is turned off due to no Spiral.
[11/27 23:26:10   1263s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:26:10   1263s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:26:10   1263s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2915.5MB) @(0:21:03 - 0:21:04).
[11/27 23:26:10   1263s] Move report: preRPlace moves 21821 insts, mean move: 5.46 um, max move: 300.28 um 
[11/27 23:26:10   1263s] 	Max move on inst (CORE/U29623): (652.24, 764.96) --> (598.92, 1011.92)
[11/27 23:26:10   1263s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:26:10   1263s] Move report: Detail placement moves 21821 insts, mean move: 5.46 um, max move: 300.28 um 
[11/27 23:26:10   1263s] 	Max move on inst (CORE/U29623): (652.24, 764.96) --> (598.92, 1011.92)
[11/27 23:26:10   1263s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2915.5MB
[11/27 23:26:10   1263s] Statistics of distance of Instance movement in refine placement:
[11/27 23:26:10   1263s]   maximum (X+Y) =       366.42 um
[11/27 23:26:10   1263s]   inst (CORE/U20550) with max move: (499.1, 724.64) -> (709.28, 880.88)
[11/27 23:26:10   1263s]   mean    (X+Y) =        11.56 um
[11/27 23:26:10   1263s] Total instances flipped for legalization: 16
[11/27 23:26:10   1263s] Summary Report:
[11/27 23:26:10   1263s] Instances move: 26169 (out of 27334 movable)
[11/27 23:26:10   1263s] Instances flipped: 16
[11/27 23:26:10   1263s] Mean displacement: 11.56 um
[11/27 23:26:10   1263s] Max displacement: 366.42 um (Instance: CORE/U20550) (499.1, 724.64) -> (709.28, 880.88)
[11/27 23:26:10   1263s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:26:10   1263s] Total instances moved : 26169
[11/27 23:26:10   1263s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.216, MEM:2915.5M
[11/27 23:26:10   1263s] Total net bbox length = 1.614e+06 (7.730e+05 8.415e+05) (ext = 1.759e+04)
[11/27 23:26:10   1263s] Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 2915.5MB
[11/27 23:26:10   1263s] [CPU] RefinePlace/total (cpu=0:00:08.5, real=0:00:08.0, mem=2915.5MB) @(0:20:55 - 0:21:04).
[11/27 23:26:10   1263s] *** Finished refinePlace (0:21:04 mem=2915.5M) ***
[11/27 23:26:10   1263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.7
[11/27 23:26:10   1263s] OPERPROF: Finished RefinePlace at level 1, CPU:8.560, REAL:8.571, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2915.5M
[11/27 23:26:10   1263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2892.5M
[11/27 23:26:10   1263s] *** maximum move = 366.42 um ***
[11/27 23:26:11   1263s] *** Finished re-routing un-routed nets (2892.5M) ***
[11/27 23:26:13   1265s] OPERPROF: Starting DPlace-Init at level 1, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF:     Starting CMU at level 3, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2892.5M
[11/27 23:26:13   1265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2892.5M
[11/27 23:26:13   1266s] 
[11/27 23:26:13   1266s] *** Finish Physical Update (cpu=0:00:11.3 real=0:00:12.0 mem=2892.5M) ***
[11/27 23:26:13   1266s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.3
[11/27 23:26:13   1266s] ** GigaOpt Optimizer WNS Slack -2.197 TNS Slack -3973.959 Density 94.26
[11/27 23:26:13   1266s] Skipped Place ECO bump recovery (WNS opt)
[11/27 23:26:13   1266s] Optimizer WNS Pass 2
[11/27 23:26:13   1266s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.197|-3681.116|
|reg2reg   |-1.981|-3775.359|
|HEPG      |-1.981|-3775.359|
|All Paths |-2.197|-3973.959|
+----------+------+---------+

[11/27 23:26:13   1266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2892.5M
[11/27 23:26:13   1266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2892.5M
[11/27 23:26:13   1266s] Active Path Group: reg2reg  
[11/27 23:26:13   1266s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:26:13   1266s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:26:13   1266s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:26:13   1266s] |  -1.981|   -2.197|-3775.359|-3973.959|   94.26%|   0:00:00.0| 2892.5M|av_func_mode_max|  reg2reg| CORE/img_reg_3__3__7_/D          |
[11/27 23:26:14   1267s] |  -1.920|   -2.197|-3649.570|-3894.129|   94.26%|   0:00:01.0| 2892.5M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__2_/D          |
[11/27 23:26:15   1267s] |  -1.824|   -2.197|-3482.834|-3813.022|   94.27%|   0:00:01.0| 2892.5M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__2_/D          |
[11/27 23:26:15   1268s] |  -1.663|   -2.197|-3188.542|-3759.451|   94.30%|   0:00:00.0| 2930.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__4__3_/D          |
[11/27 23:26:15   1268s] |  -1.568|   -2.197|-2968.751|-3755.180|   94.31%|   0:00:00.0| 2930.7M|av_func_mode_max|  reg2reg| CORE/img_reg_0__3__3_/D          |
[11/27 23:26:15   1268s] |  -1.537|   -2.197|-2792.470|-3745.850|   94.31%|   0:00:00.0| 2930.7M|av_func_mode_max|  reg2reg| CORE/row_reg_2_/D                |
[11/27 23:26:15   1268s] |  -1.474|   -2.197|-2791.889|-3745.269|   94.32%|   0:00:00.0| 2930.7M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:26:16   1268s] |  -1.430|   -2.197|-2676.401|-3731.241|   94.33%|   0:00:01.0| 2930.7M|av_func_mode_max|  reg2reg| CORE/img_reg_3__2__5_/D          |
[11/27 23:26:16   1269s] |  -1.391|   -2.197|-2643.681|-3734.879|   94.33%|   0:00:00.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/row_reg_2_/D                |
[11/27 23:26:17   1270s] |  -1.357|   -2.197|-2582.747|-3734.017|   94.33%|   0:00:01.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__1__3_/D          |
[11/27 23:26:18   1271s] |  -1.327|   -2.197|-2540.633|-3706.109|   94.37%|   0:00:01.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_1__2__2_/D          |
[11/27 23:26:18   1271s] |  -1.308|   -2.197|-2485.973|-3718.752|   94.39%|   0:00:00.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_9__15__3_/D         |
[11/27 23:26:19   1272s] |  -1.285|   -2.197|-2443.102|-3730.777|   94.41%|   0:00:01.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_12__13__5_/D        |
[11/27 23:26:19   1272s] |  -1.257|   -2.197|-2421.017|-3719.830|   94.42%|   0:00:00.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_9__15__3_/D         |
[11/27 23:26:21   1274s] |  -1.218|   -2.197|-2315.267|-3709.578|   94.47%|   0:00:02.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:26:22   1274s] |  -1.201|   -2.197|-2278.633|-3711.100|   94.49%|   0:00:01.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:22   1275s] |  -1.184|   -2.197|-2253.027|-3709.283|   94.51%|   0:00:00.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:23   1275s] |  -1.176|   -2.197|-2214.226|-3707.308|   94.54%|   0:00:01.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:23   1276s] |  -1.152|   -2.197|-2200.452|-3706.932|   94.55%|   0:00:00.0| 2987.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:24   1277s] |  -1.143|   -2.179|-2143.208|-3631.209|   94.64%|   0:00:01.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__6__5_/D          |
[11/27 23:26:25   1277s] |  -1.128|   -2.136|-2109.588|-3581.381|   94.66%|   0:00:01.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_6__14__5_/D         |
[11/27 23:26:25   1278s] |  -1.118|   -2.136|-2105.037|-3579.900|   94.70%|   0:00:00.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__6__5_/D          |
[11/27 23:26:26   1279s] |  -1.097|   -2.136|-2073.613|-3578.550|   94.72%|   0:00:01.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_6__14__5_/D         |
[11/27 23:26:27   1280s] |  -1.074|   -2.088|-2023.600|-3463.056|   94.79%|   0:00:01.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:29   1282s] |  -1.050|   -2.088|-1984.334|-3461.639|   94.90%|   0:00:02.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:31   1284s] |  -1.042|   -2.016|-1948.517|-3358.287|   95.00%|   0:00:02.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__3_/D          |
[11/27 23:26:35   1288s] |  -1.028|   -2.016|-1931.497|-3356.942|   94.98%|   0:00:04.0| 3007.0M|av_func_mode_max|  reg2reg| CORE/img_reg_0__2__2_/D          |
[11/27 23:26:38   1291s] |  -1.019|   -2.016|-1911.615|-3358.628|   95.00%|   0:00:03.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__3_/D        |
[11/27 23:26:47   1300s] |  -1.014|   -2.016|-1901.132|-3358.244|   95.00%|   0:00:09.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_8__15__3_/D         |
[11/27 23:26:54   1307s] |  -1.007|   -2.016|-1885.426|-3358.005|   94.99%|   0:00:07.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__3_/D        |
[11/27 23:26:57   1310s] |  -1.005|   -2.016|-1878.729|-3357.385|   95.02%|   0:00:03.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:00   1312s] |  -1.005|   -2.016|-1877.248|-3356.685|   95.02%|   0:00:03.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:00   1312s] |  -1.005|   -2.016|-1877.224|-3356.661|   95.02%|   0:00:00.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:24   1337s] |  -1.006|   -2.017|-1874.872|-3349.060|   95.00%|   0:00:24.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__3_/D        |
[11/27 23:27:30   1343s] |  -1.005|   -1.916|-1869.378|-3315.929|   95.01%|   0:00:06.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:34   1347s] |  -1.003|   -1.916|-1869.077|-3313.951|   95.01%|   0:00:04.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:35   1348s] |  -1.003|   -1.916|-1868.914|-3313.985|   95.01%|   0:00:01.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:35   1348s] |  -1.003|   -1.916|-1868.884|-3313.975|   95.01%|   0:00:00.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:36   1348s] |  -1.003|   -1.915|-1868.884|-3313.975|   95.01%|   0:00:01.0| 3045.2M|av_func_mode_max|  reg2reg| CORE/img_reg_15__15__0_/D        |
[11/27 23:27:36   1348s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:27:36   1348s] 
[11/27 23:27:36   1348s] *** Finish Core Optimize Step (cpu=0:01:22 real=0:01:23 mem=3045.2M) ***
[11/27 23:27:36   1348s] Active Path Group: default 
[11/27 23:27:36   1348s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:27:36   1348s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:27:36   1348s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:27:36   1348s] |  -1.915|   -1.915|-3254.431|-3313.975|   95.01%|   0:00:00.0| 3045.2M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:27:38   1350s] |  -1.916|   -1.916|-3253.717|-3313.261|   95.01%|   0:00:02.0| 3045.2M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:27:39   1351s] |  -1.916|   -1.916|-3253.120|-3312.664|   95.01%|   0:00:01.0| 3045.2M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:27:39   1352s] |  -1.915|   -1.915|-3253.120|-3312.664|   95.01%|   0:00:00.0| 3045.2M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:27:39   1352s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:27:39   1352s] 
[11/27 23:27:39   1352s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=3045.2M) ***
[11/27 23:27:39   1352s] 
[11/27 23:27:39   1352s] *** Finished Optimize Step Cumulative (cpu=0:01:26 real=0:01:26 mem=3045.2M) ***
[11/27 23:27:39   1352s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.915|-3253.120|
|reg2reg   |-1.003|-1868.917|
|HEPG      |-1.003|-1868.917|
|All Paths |-1.915|-3312.664|
+----------+------+---------+

[11/27 23:27:39   1352s] ** GigaOpt Optimizer WNS Slack -1.915 TNS Slack -3312.664 Density 95.01
[11/27 23:27:39   1352s] Placement Snapshot: Density distribution:
[11/27 23:27:39   1352s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.70 - 0.75]: 1 (0.30%)
[11/27 23:27:39   1352s] [0.65 - 0.70]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.60 - 0.65]: 1 (0.30%)
[11/27 23:27:39   1352s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:27:39   1352s] [0.45 - 0.50]: 2 (0.61%)
[11/27 23:27:39   1352s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:27:39   1352s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:27:39   1352s] [0.30 - 0.35]: 2 (0.61%)
[11/27 23:27:39   1352s] [0.25 - 0.30]: 1 (0.30%)
[11/27 23:27:39   1352s] [0.20 - 0.25]: 11 (3.35%)
[11/27 23:27:39   1352s] [0.15 - 0.20]: 23 (7.01%)
[11/27 23:27:39   1352s] [0.10 - 0.15]: 53 (16.16%)
[11/27 23:27:39   1352s] [0.05 - 0.10]: 137 (41.77%)
[11/27 23:27:39   1352s] [0.00 - 0.05]: 95 (28.96%)
[11/27 23:27:39   1352s] Begin: Area Reclaim Optimization
[11/27 23:27:39   1352s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:22:32.1/1:13:27.8 (0.3), mem = 3045.2M
[11/27 23:27:39   1352s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3045.2M
[11/27 23:27:39   1352s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3045.2M
[11/27 23:27:40   1352s] Reclaim Optimization WNS Slack -1.915  TNS Slack -3312.664 Density 95.01
[11/27 23:27:40   1352s] +---------+---------+--------+---------+------------+--------+
[11/27 23:27:40   1352s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:27:40   1352s] +---------+---------+--------+---------+------------+--------+
[11/27 23:27:40   1352s] |   95.01%|        -|  -1.915|-3312.664|   0:00:00.0| 3045.2M|
[11/27 23:27:40   1352s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:27:41   1354s] |   94.97%|       15|  -1.916|-3312.505|   0:00:01.0| 3045.2M|
[11/27 23:27:53   1366s] |   94.57%|      573|  -1.912|-3379.727|   0:00:12.0| 3045.2M|
[11/27 23:27:53   1366s] |   94.56%|        3|  -1.912|-3379.720|   0:00:00.0| 3045.2M|
[11/27 23:27:53   1366s] |   94.56%|        0|  -1.912|-3379.720|   0:00:00.0| 3045.2M|
[11/27 23:27:53   1366s] +---------+---------+--------+---------+------------+--------+
[11/27 23:27:53   1366s] Reclaim Optimization End WNS Slack -1.912  TNS Slack -3379.720 Density 94.56
[11/27 23:27:53   1366s] 
[11/27 23:27:53   1366s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 5 Resize = 356 **
[11/27 23:27:53   1366s] --------------------------------------------------------------
[11/27 23:27:53   1366s] |                                   | Total     | Sequential |
[11/27 23:27:53   1366s] --------------------------------------------------------------
[11/27 23:27:53   1366s] | Num insts resized                 |     353  |       1    |
[11/27 23:27:53   1366s] | Num insts undone                  |     220  |       0    |
[11/27 23:27:53   1366s] | Num insts Downsized               |     353  |       1    |
[11/27 23:27:53   1366s] | Num insts Samesized               |       0  |       0    |
[11/27 23:27:53   1366s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:27:53   1366s] | Num multiple commits+uncommits    |       3  |       -    |
[11/27 23:27:53   1366s] --------------------------------------------------------------
[11/27 23:27:53   1366s] Bottom Preferred Layer:
[11/27 23:27:53   1366s]     None
[11/27 23:27:53   1366s] Via Pillar Rule:
[11/27 23:27:53   1366s]     None
[11/27 23:27:53   1366s] End: Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:14.0) **
[11/27 23:27:53   1366s] *** AreaOpt #6 [finish] : cpu/real = 0:00:14.6/0:00:14.6 (1.0), totSession cpu/real = 0:22:46.7/1:13:42.4 (0.3), mem = 3045.2M
[11/27 23:27:53   1366s] 
[11/27 23:27:53   1366s] =============================================================================================
[11/27 23:27:53   1366s]  Step TAT Report for AreaOpt #6                                                 20.15-s105_1
[11/27 23:27:53   1366s] =============================================================================================
[11/27 23:27:53   1366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:27:53   1366s] ---------------------------------------------------------------------------------------------
[11/27 23:27:53   1366s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:27:53   1366s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:27:53   1366s] [ OptSingleIteration     ]      4   0:00:00.1  (   0.9 % )     0:00:13.5 /  0:00:13.6    1.0
[11/27 23:27:53   1366s] [ OptGetWeight           ]    217   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:27:53   1366s] [ OptEval                ]    217   0:00:03.5  (  23.9 % )     0:00:03.5 /  0:00:03.5    1.0
[11/27 23:27:53   1366s] [ OptCommit              ]    217   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:27:53   1366s] [ IncrTimingUpdate       ]    108   0:00:06.7  (  45.7 % )     0:00:06.7 /  0:00:06.6    1.0
[11/27 23:27:53   1366s] [ PostCommitDelayUpdate  ]    262   0:00:00.3  (   1.7 % )     0:00:03.1 /  0:00:03.1    1.0
[11/27 23:27:53   1366s] [ IncrDelayCalc          ]    515   0:00:02.8  (  19.3 % )     0:00:02.8 /  0:00:02.9    1.0
[11/27 23:27:53   1366s] [ MISC                   ]          0:00:01.0  (   6.7 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:27:53   1366s] ---------------------------------------------------------------------------------------------
[11/27 23:27:53   1366s]  AreaOpt #6 TOTAL                   0:00:14.6  ( 100.0 % )     0:00:14.6 /  0:00:14.6    1.0
[11/27 23:27:53   1366s] ---------------------------------------------------------------------------------------------
[11/27 23:27:53   1366s] 
[11/27 23:27:53   1366s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:14, mem=2895.16M, totSessionCpu=0:22:47).
[11/27 23:27:53   1366s] Placement Snapshot: Density distribution:
[11/27 23:27:53   1366s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.70 - 0.75]: 1 (0.30%)
[11/27 23:27:53   1366s] [0.65 - 0.70]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.60 - 0.65]: 1 (0.30%)
[11/27 23:27:53   1366s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:27:53   1366s] [0.45 - 0.50]: 2 (0.61%)
[11/27 23:27:53   1366s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:27:53   1366s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:27:53   1366s] [0.30 - 0.35]: 2 (0.61%)
[11/27 23:27:53   1366s] [0.25 - 0.30]: 1 (0.30%)
[11/27 23:27:53   1366s] [0.20 - 0.25]: 13 (3.96%)
[11/27 23:27:53   1366s] [0.15 - 0.20]: 23 (7.01%)
[11/27 23:27:53   1366s] [0.10 - 0.15]: 54 (16.46%)
[11/27 23:27:53   1366s] [0.05 - 0.10]: 148 (45.12%)
[11/27 23:27:53   1366s] [0.00 - 0.05]: 81 (24.70%)
[11/27 23:27:53   1366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.4
[11/27 23:27:53   1366s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2895.2M
[11/27 23:27:53   1366s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:       Starting CMU at level 4, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.037, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.037, MEM:2892.2M
[11/27 23:27:53   1366s] TDRefine: refinePlace mode is spiral
[11/27 23:27:53   1366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.8
[11/27 23:27:53   1366s] OPERPROF: Starting RefinePlace at level 1, MEM:2892.2M
[11/27 23:27:53   1366s] *** Starting refinePlace (0:22:47 mem=2892.2M) ***
[11/27 23:27:53   1366s] Total net bbox length = 1.620e+06 (7.760e+05 8.443e+05) (ext = 1.759e+04)
[11/27 23:27:53   1366s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:27:53   1366s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2892.2M
[11/27 23:27:53   1366s] 
[11/27 23:27:53   1366s] Starting Small incrNP...
[11/27 23:27:53   1366s] User Input Parameters:
[11/27 23:27:53   1366s] - Congestion Driven    : Off
[11/27 23:27:53   1366s] - Timing Driven        : Off
[11/27 23:27:53   1366s] - Area-Violation Based : Off
[11/27 23:27:53   1366s] - Start Rollback Level : -5
[11/27 23:27:53   1366s] - Legalized            : On
[11/27 23:27:53   1366s] - Window Based         : Off
[11/27 23:27:53   1366s] - eDen incr mode       : Off
[11/27 23:27:53   1366s] - Small incr mode      : On
[11/27 23:27:53   1366s] 
[11/27 23:27:53   1366s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2892.2M
[11/27 23:27:53   1366s] default core: bins with density > 0.750 = 70.00 % ( 280 / 400 )
[11/27 23:27:53   1366s] Density distribution unevenness ratio = 3.069%
[11/27 23:27:53   1366s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2892.2M
[11/27 23:27:53   1366s] cost 1.053086, thresh 1.000000
[11/27 23:27:53   1366s] OPERPROF:   Starting spMPad at level 2, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Starting spContextMPad at level 3, MEM:2892.2M
[11/27 23:27:53   1366s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2892.2M
[11/27 23:27:53   1366s] MP Top (27359): mp=1.005. U=0.946.
[11/27 23:27:53   1366s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2892.2M
[11/27 23:27:53   1366s] MPU (27359) 0.946 -> 0.950
[11/27 23:27:53   1366s] incrNP th 1.000, 0.100
[11/27 23:27:54   1366s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:27:54   1366s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2892.2M
[11/27 23:27:54   1366s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2892.2M
[11/27 23:27:54   1366s] no activity file in design. spp won't run.
[11/27 23:27:54   1366s] [spp] 0
[11/27 23:27:54   1366s] [adp] 0:1:1:3
[11/27 23:27:54   1366s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.005, MEM:2892.2M
[11/27 23:27:54   1366s] SP #FI/SF FL/PI 0/0 24696/2663
[11/27 23:27:54   1366s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.010, MEM:2892.2M
[11/27 23:27:54   1366s] NP #FI/FS/SF FL/PI: 3/47/0 27359/2663
[11/27 23:27:54   1366s] no activity file in design. spp won't run.
[11/27 23:27:54   1366s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:27:54   1366s] OPERPROF:   Starting npPlace at level 2, MEM:2899.4M
[11/27 23:27:54   1366s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:27:54   1366s] No instances found in the vector
[11/27 23:27:54   1366s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2903.4M, DRC: 0)
[11/27 23:27:54   1366s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:27:57   1369s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:27:57   1369s] No instances found in the vector
[11/27 23:27:57   1369s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2913.4M, DRC: 0)
[11/27 23:27:57   1369s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:27:59   1372s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:27:59   1372s] No instances found in the vector
[11/27 23:27:59   1372s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2913.4M, DRC: 0)
[11/27 23:27:59   1372s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:28:00   1373s] OPERPROF:   Finished npPlace at level 2, CPU:6.780, REAL:6.799, MEM:2915.6M
[11/27 23:28:00   1373s] no activity file in design. spp won't run.
[11/27 23:28:00   1373s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2915.6M
[11/27 23:28:00   1373s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2915.6M
[11/27 23:28:00   1373s] 
[11/27 23:28:00   1373s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2915.6M
[11/27 23:28:00   1373s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2915.6M
[11/27 23:28:00   1373s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2915.6M
[11/27 23:28:00   1373s] default core: bins with density > 0.750 = 76.00 % ( 304 / 400 )
[11/27 23:28:00   1373s] Density distribution unevenness ratio = 3.252%
[11/27 23:28:00   1373s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.007, MEM:2915.6M
[11/27 23:28:00   1373s] RPlace postIncrNP: Density = 1.053086 -> 1.071605.
[11/27 23:28:00   1373s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:28:00   1373s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:28:00   1373s] [1.05 - 1.10] :	 1 (0.25%) -> 4 (1.00%)
[11/27 23:28:00   1373s] [1.00 - 1.05] :	 66 (16.50%) -> 93 (23.25%)
[11/27 23:28:00   1373s] [0.95 - 1.00] :	 148 (37.00%) -> 104 (26.00%)
[11/27 23:28:00   1373s] [0.90 - 0.95] :	 61 (15.25%) -> 76 (19.00%)
[11/27 23:28:00   1373s] [0.85 - 0.90] :	 31 (7.75%) -> 35 (8.75%)
[11/27 23:28:00   1373s] [0.80 - 0.85] :	 13 (3.25%) -> 14 (3.50%)
[11/27 23:28:00   1373s] Move report: incrNP moves 26265 insts, mean move: 9.58 um, max move: 306.46 um 
[11/27 23:28:00   1373s] 	Max move on inst (CORE/U28955): (598.92, 956.48) --> (698.74, 749.84)
[11/27 23:28:00   1373s] Finished incrNP (cpu=0:00:06.9, real=0:00:07.0, mem=2915.6M)
[11/27 23:28:00   1373s] End of Small incrNP (cpu=0:00:06.9, real=0:00:07.0)
[11/27 23:28:00   1373s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2915.6M
[11/27 23:28:00   1373s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2915.6M
[11/27 23:28:00   1373s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2915.6M
[11/27 23:28:00   1373s] Starting refinePlace ...
[11/27 23:28:00   1373s] Rule aware DDP is turned off due to no Spiral.
[11/27 23:28:00   1373s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:28:00   1373s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:28:01   1374s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2915.6MB) @(0:22:54 - 0:22:54).
[11/27 23:28:01   1374s] Move report: preRPlace moves 22077 insts, mean move: 5.81 um, max move: 328.60 um 
[11/27 23:28:01   1374s] 	Max move on inst (CORE/FE_OFC585_n21523): (627.44, 709.52) --> (298.84, 709.52)
[11/27 23:28:01   1374s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:28:01   1374s] Move report: Detail placement moves 22077 insts, mean move: 5.81 um, max move: 328.60 um 
[11/27 23:28:01   1374s] 	Max move on inst (CORE/FE_OFC585_n21523): (627.44, 709.52) --> (298.84, 709.52)
[11/27 23:28:01   1374s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2915.6MB
[11/27 23:28:01   1374s] Statistics of distance of Instance movement in refine placement:
[11/27 23:28:01   1374s]   maximum (X+Y) =       560.50 um
[11/27 23:28:01   1374s]   inst (CORE/U31758) with max move: (596.44, 981.68) -> (960.38, 785.12)
[11/27 23:28:01   1374s]   mean    (X+Y) =        10.98 um
[11/27 23:28:01   1374s] Total instances flipped for legalization: 5
[11/27 23:28:01   1374s] Summary Report:
[11/27 23:28:01   1374s] Instances move: 25990 (out of 27359 movable)
[11/27 23:28:01   1374s] Instances flipped: 5
[11/27 23:28:01   1374s] Mean displacement: 10.98 um
[11/27 23:28:01   1374s] Max displacement: 560.50 um (Instance: CORE/U31758) (596.44, 981.68) -> (960.38, 785.12)
[11/27 23:28:01   1374s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:28:01   1374s] Total instances moved : 25990
[11/27 23:28:01   1374s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.211, MEM:2915.6M
[11/27 23:28:01   1374s] Total net bbox length = 1.628e+06 (7.883e+05 8.394e+05) (ext = 1.768e+04)
[11/27 23:28:01   1374s] Runtime: CPU: 0:00:07.2 REAL: 0:00:08.0 MEM: 2915.6MB
[11/27 23:28:01   1374s] [CPU] RefinePlace/total (cpu=0:00:07.2, real=0:00:08.0, mem=2915.6MB) @(0:22:47 - 0:22:54).
[11/27 23:28:01   1374s] *** Finished refinePlace (0:22:54 mem=2915.6M) ***
[11/27 23:28:01   1374s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.8
[11/27 23:28:01   1374s] OPERPROF: Finished RefinePlace at level 1, CPU:7.190, REAL:7.207, MEM:2915.6M
[11/27 23:28:01   1374s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2915.6M
[11/27 23:28:01   1374s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.041, MEM:2893.6M
[11/27 23:28:01   1374s] *** maximum move = 560.50 um ***
[11/27 23:28:01   1374s] *** Finished re-routing un-routed nets (2893.6M) ***
[11/27 23:28:03   1376s] OPERPROF: Starting DPlace-Init at level 1, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF:     Starting CMU at level 3, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2893.6M
[11/27 23:28:03   1376s] 
[11/27 23:28:03   1376s] *** Finish Physical Update (cpu=0:00:09.5 real=0:00:10.0 mem=2893.6M) ***
[11/27 23:28:03   1376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.4
[11/27 23:28:03   1376s] ** GigaOpt Optimizer WNS Slack -2.699 TNS Slack -4680.491 Density 94.56
[11/27 23:28:03   1376s] Skipped Place ECO bump recovery (WNS opt)
[11/27 23:28:03   1376s] Optimizer WNS Pass 3
[11/27 23:28:03   1376s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.699|-4597.308|
|reg2reg   |-1.904|-3123.190|
|HEPG      |-1.904|-3123.190|
|All Paths |-2.699|-4680.491|
+----------+------+---------+

[11/27 23:28:03   1376s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2893.6M
[11/27 23:28:03   1376s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2893.6M
[11/27 23:28:03   1376s] Active Path Group: reg2reg  
[11/27 23:28:03   1376s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:28:03   1376s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:28:03   1376s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:28:03   1376s] |  -1.904|   -2.699|-3123.190|-4680.491|   94.56%|   0:00:00.0| 2893.6M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:28:04   1377s] |  -1.704|   -2.699|-3061.218|-4680.491|   94.56%|   0:00:01.0| 2893.6M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:28:04   1377s] |  -1.653|   -2.699|-3032.704|-4680.491|   94.57%|   0:00:00.0| 2893.6M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:28:05   1378s] |  -1.546|   -2.699|-2707.782|-4668.145|   94.57%|   0:00:01.0| 2893.6M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:28:05   1378s] |  -1.453|   -2.520|-2685.062|-4636.225|   94.58%|   0:00:00.0| 2896.6M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:28:05   1378s] |  -1.389|   -2.520|-2566.863|-4621.375|   94.59%|   0:00:00.0| 2973.0M|av_func_mode_max|  reg2reg| CORE/img_reg_15__14__4_/D        |
[11/27 23:28:06   1378s] |  -1.362|   -2.520|-2449.340|-4616.870|   94.60%|   0:00:01.0| 2973.0M|av_func_mode_max|  reg2reg| CORE/img_reg_1__14__2_/D         |
[11/27 23:28:06   1379s] |  -1.330|   -2.520|-2441.960|-4616.870|   94.60%|   0:00:00.0| 2973.0M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__3_/D          |
[11/27 23:28:06   1379s] |  -1.296|   -2.520|-2410.062|-4616.335|   94.61%|   0:00:00.0| 2973.0M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__3_/D          |
[11/27 23:28:06   1379s] |  -1.273|   -2.520|-2359.811|-4613.207|   94.62%|   0:00:00.0| 2992.0M|av_func_mode_max|  reg2reg| CORE/img_reg_3__1__5_/D          |
[11/27 23:28:07   1380s] |  -1.245|   -2.555|-2329.034|-4614.471|   94.61%|   0:00:01.0| 2897.0M|av_func_mode_max|  reg2reg| CORE/img_reg_12__13__5_/D        |
[11/27 23:28:07   1380s] |  -1.230|   -2.483|-2237.238|-4447.220|   94.62%|   0:00:00.0| 2897.0M|av_func_mode_max|  reg2reg| CORE/img_reg_15__14__4_/D        |
[11/27 23:28:07   1380s] |  -1.208|   -2.483|-2229.571|-4446.416|   94.63%|   0:00:00.0| 2897.0M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:28:08   1381s] |  -1.172|   -2.483|-2162.500|-4438.796|   94.64%|   0:00:01.0| 2897.0M|av_func_mode_max|  reg2reg| CORE/img_reg_12__13__5_/D        |
[11/27 23:28:08   1381s] |  -1.126|   -2.329|-2121.034|-4343.855|   94.64%|   0:00:00.0| 2897.0M|av_func_mode_max|  reg2reg| CORE/img_reg_14__15__7_/D        |
[11/27 23:28:09   1381s] |  -1.096|   -2.335|-2078.555|-4326.367|   94.66%|   0:00:01.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:28:09   1382s] |  -1.076|   -2.327|-2007.798|-4322.899|   94.68%|   0:00:00.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_0__3__0_/D          |
[11/27 23:28:10   1383s] |  -1.072|   -2.327|-2004.115|-4320.604|   94.70%|   0:00:01.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__0_/D         |
[11/27 23:28:10   1383s] |  -1.043|   -2.327|-1960.304|-4319.060|   94.71%|   0:00:00.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_15__14__1_/D        |
[11/27 23:28:11   1384s] |  -1.049|   -2.327|-1923.508|-4323.274|   94.75%|   0:00:01.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:28:11   1384s] |  -1.031|   -2.327|-1907.861|-4323.173|   94.75%|   0:00:00.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:28:11   1384s] |  -1.011|   -2.327|-1900.157|-4323.043|   94.77%|   0:00:00.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:28:12   1385s] |  -0.999|   -2.327|-1850.045|-4321.413|   94.82%|   0:00:01.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:13   1386s] |  -0.987|   -2.327|-1829.487|-4317.047|   94.85%|   0:00:01.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:13   1386s] |  -0.971|   -2.327|-1809.903|-4314.072|   94.89%|   0:00:00.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:15   1388s] |  -0.956|   -2.311|-1782.007|-4236.332|   94.93%|   0:00:02.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:16   1389s] |  -0.944|   -2.341|-1756.333|-4297.445|   95.00%|   0:00:01.0| 2916.1M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:22   1395s] |  -0.936|   -2.342|-1760.590|-4296.876|   95.00%|   0:00:06.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_14__12__1_/D        |
[11/27 23:28:27   1400s] |  -0.930|   -2.342|-1751.915|-4297.786|   94.99%|   0:00:05.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:29   1402s] |  -0.927|   -2.342|-1746.300|-4296.836|   95.01%|   0:00:02.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:28:32   1405s] |  -0.927|   -2.342|-1746.275|-4296.810|   95.01%|   0:00:03.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:29:04   1437s] |  -0.928|   -2.344|-1743.868|-4291.223|   94.98%|   0:00:32.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:29:10   1443s] |  -0.928|   -2.344|-1740.369|-4287.507|   95.00%|   0:00:06.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:29:13   1446s] |  -0.928|   -2.344|-1739.554|-4287.506|   95.00%|   0:00:03.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:29:14   1447s] |  -0.928|   -2.344|-1738.642|-4287.513|   95.00%|   0:00:01.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:29:14   1447s] |  -0.928|   -2.344|-1738.642|-4287.513|   95.00%|   0:00:00.0| 2992.4M|av_func_mode_max|  reg2reg| CORE/img_reg_8__7__4_/D          |
[11/27 23:29:14   1447s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:29:14   1447s] 
[11/27 23:29:14   1447s] *** Finish Core Optimize Step (cpu=0:01:11 real=0:01:11 mem=2992.4M) ***
[11/27 23:29:14   1447s] Active Path Group: default 
[11/27 23:29:14   1447s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:29:14   1447s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:29:14   1447s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:29:14   1447s] |  -2.344|   -2.344|-4238.199|-4287.513|   95.00%|   0:00:00.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_1__2__2_/D          |
[11/27 23:29:15   1448s] |  -2.283|   -2.283|-3897.773|-3947.088|   95.01%|   0:00:01.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:29:15   1448s] |  -2.166|   -2.166|-3902.909|-3952.224|   95.01%|   0:00:00.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_1__2__2_/D          |
[11/27 23:29:17   1450s] |  -2.134|   -2.134|-3800.209|-3849.524|   95.01%|   0:00:02.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:29:19   1452s] |  -2.134|   -2.134|-3800.198|-3849.512|   95.01%|   0:00:02.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:29:19   1452s] |  -2.134|   -2.134|-3800.140|-3849.455|   95.01%|   0:00:00.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:29:21   1454s] |  -2.134|   -2.134|-3800.010|-3849.325|   95.01%|   0:00:02.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:29:21   1454s] |  -2.134|   -2.134|-3800.010|-3849.325|   95.01%|   0:00:00.0| 2992.4M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:29:21   1454s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:29:21   1454s] 
[11/27 23:29:21   1454s] *** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=2992.4M) ***
[11/27 23:29:21   1454s] 
[11/27 23:29:21   1454s] *** Finished Optimize Step Cumulative (cpu=0:01:18 real=0:01:18 mem=2992.4M) ***
[11/27 23:29:21   1454s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.134|-3800.010|
|reg2reg   |-0.928|-1738.547|
|HEPG      |-0.928|-1738.547|
|All Paths |-2.134|-3849.325|
+----------+------+---------+

[11/27 23:29:21   1454s] ** GigaOpt Optimizer WNS Slack -2.134 TNS Slack -3849.325 Density 95.01
[11/27 23:29:21   1454s] Placement Snapshot: Density distribution:
[11/27 23:29:21   1454s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:29:21   1454s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:29:21   1454s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:29:21   1454s] [0.45 - 0.50]: 2 (0.61%)
[11/27 23:29:21   1454s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:29:21   1454s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:29:21   1454s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:29:21   1454s] [0.25 - 0.30]: 2 (0.61%)
[11/27 23:29:21   1454s] [0.20 - 0.25]: 9 (2.74%)
[11/27 23:29:21   1454s] [0.15 - 0.20]: 21 (6.40%)
[11/27 23:29:21   1454s] [0.10 - 0.15]: 53 (16.16%)
[11/27 23:29:21   1454s] [0.05 - 0.10]: 156 (47.56%)
[11/27 23:29:21   1454s] [0.00 - 0.05]: 80 (24.39%)
[11/27 23:29:21   1454s] Begin: Area Reclaim Optimization
[11/27 23:29:21   1454s] *** AreaOpt #7 [begin] : totSession cpu/real = 0:24:14.8/1:15:10.5 (0.3), mem = 2992.4M
[11/27 23:29:22   1455s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2992.4M
[11/27 23:29:22   1455s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2992.4M
[11/27 23:29:22   1455s] Reclaim Optimization WNS Slack -2.134  TNS Slack -3849.325 Density 95.01
[11/27 23:29:22   1455s] +---------+---------+--------+---------+------------+--------+
[11/27 23:29:22   1455s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:29:22   1455s] +---------+---------+--------+---------+------------+--------+
[11/27 23:29:22   1455s] |   95.01%|        -|  -2.134|-3849.325|   0:00:00.0| 2992.4M|
[11/27 23:29:22   1455s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:29:24   1457s] |   94.97%|       12|  -2.134|-3849.276|   0:00:02.0| 2992.4M|
[11/27 23:29:36   1469s] |   94.66%|      468|  -2.124|-3842.817|   0:00:12.0| 2992.4M|
[11/27 23:29:36   1469s] |   94.66%|        1|  -2.124|-3842.817|   0:00:00.0| 2992.4M|
[11/27 23:29:37   1470s] |   94.66%|        0|  -2.124|-3842.817|   0:00:01.0| 2992.4M|
[11/27 23:29:37   1470s] +---------+---------+--------+---------+------------+--------+
[11/27 23:29:37   1470s] Reclaim Optimization End WNS Slack -2.124  TNS Slack -3842.817 Density 94.66
[11/27 23:29:37   1470s] 
[11/27 23:29:37   1470s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 3 Resize = 242 **
[11/27 23:29:37   1470s] --------------------------------------------------------------
[11/27 23:29:37   1470s] |                                   | Total     | Sequential |
[11/27 23:29:37   1470s] --------------------------------------------------------------
[11/27 23:29:37   1470s] | Num insts resized                 |     241  |       4    |
[11/27 23:29:37   1470s] | Num insts undone                  |     227  |       0    |
[11/27 23:29:37   1470s] | Num insts Downsized               |     241  |       4    |
[11/27 23:29:37   1470s] | Num insts Samesized               |       0  |       0    |
[11/27 23:29:37   1470s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:29:37   1470s] | Num multiple commits+uncommits    |       1  |       -    |
[11/27 23:29:37   1470s] --------------------------------------------------------------
[11/27 23:29:37   1470s] Bottom Preferred Layer:
[11/27 23:29:37   1470s]     None
[11/27 23:29:37   1470s] Via Pillar Rule:
[11/27 23:29:37   1470s]     None
[11/27 23:29:37   1470s] End: Core Area Reclaim Optimization (cpu = 0:00:15.4) (real = 0:00:16.0) **
[11/27 23:29:37   1470s] *** AreaOpt #7 [finish] : cpu/real = 0:00:15.4/0:00:15.4 (1.0), totSession cpu/real = 0:24:30.2/1:15:25.9 (0.3), mem = 2992.4M
[11/27 23:29:37   1470s] 
[11/27 23:29:37   1470s] =============================================================================================
[11/27 23:29:37   1470s]  Step TAT Report for AreaOpt #7                                                 20.15-s105_1
[11/27 23:29:37   1470s] =============================================================================================
[11/27 23:29:37   1470s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:29:37   1470s] ---------------------------------------------------------------------------------------------
[11/27 23:29:37   1470s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:29:37   1470s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:29:37   1470s] [ OptSingleIteration     ]      4   0:00:00.1  (   1.0 % )     0:00:14.3 /  0:00:14.3    1.0
[11/27 23:29:37   1470s] [ OptGetWeight           ]    214   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:29:37   1470s] [ OptEval                ]    214   0:00:03.5  (  22.6 % )     0:00:03.5 /  0:00:03.5    1.0
[11/27 23:29:37   1470s] [ OptCommit              ]    214   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:29:37   1470s] [ IncrTimingUpdate       ]     99   0:00:07.3  (  47.6 % )     0:00:07.3 /  0:00:07.3    1.0
[11/27 23:29:37   1470s] [ PostCommitDelayUpdate  ]    256   0:00:00.3  (   1.9 % )     0:00:03.1 /  0:00:03.2    1.0
[11/27 23:29:37   1470s] [ IncrDelayCalc          ]    494   0:00:02.9  (  18.6 % )     0:00:02.9 /  0:00:02.8    1.0
[11/27 23:29:37   1470s] [ MISC                   ]          0:00:01.0  (   6.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:29:37   1470s] ---------------------------------------------------------------------------------------------
[11/27 23:29:37   1470s]  AreaOpt #7 TOTAL                   0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:15.4    1.0
[11/27 23:29:37   1470s] ---------------------------------------------------------------------------------------------
[11/27 23:29:37   1470s] 
[11/27 23:29:37   1470s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=2897.43M, totSessionCpu=0:24:30).
[11/27 23:29:37   1470s] Placement Snapshot: Density distribution:
[11/27 23:29:37   1470s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:29:37   1470s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:29:37   1470s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:29:37   1470s] [0.45 - 0.50]: 2 (0.61%)
[11/27 23:29:37   1470s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:29:37   1470s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:29:37   1470s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:29:37   1470s] [0.25 - 0.30]: 2 (0.61%)
[11/27 23:29:37   1470s] [0.20 - 0.25]: 9 (2.74%)
[11/27 23:29:37   1470s] [0.15 - 0.20]: 21 (6.40%)
[11/27 23:29:37   1470s] [0.10 - 0.15]: 57 (17.38%)
[11/27 23:29:37   1470s] [0.05 - 0.10]: 175 (53.35%)
[11/27 23:29:37   1470s] [0.00 - 0.05]: 57 (17.38%)
[11/27 23:29:37   1470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.5
[11/27 23:29:37   1470s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2897.4M
[11/27 23:29:37   1470s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.075, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:       Starting CMU at level 4, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:2894.4M
[11/27 23:29:37   1470s] TDRefine: refinePlace mode is spiral
[11/27 23:29:37   1470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.9
[11/27 23:29:37   1470s] OPERPROF: Starting RefinePlace at level 1, MEM:2894.4M
[11/27 23:29:37   1470s] *** Starting refinePlace (0:24:30 mem=2894.4M) ***
[11/27 23:29:37   1470s] Total net bbox length = 1.628e+06 (7.882e+05 8.395e+05) (ext = 1.768e+04)
[11/27 23:29:37   1470s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:29:37   1470s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2894.4M
[11/27 23:29:37   1470s] 
[11/27 23:29:37   1470s] Starting Small incrNP...
[11/27 23:29:37   1470s] User Input Parameters:
[11/27 23:29:37   1470s] - Congestion Driven    : Off
[11/27 23:29:37   1470s] - Timing Driven        : Off
[11/27 23:29:37   1470s] - Area-Violation Based : Off
[11/27 23:29:37   1470s] - Start Rollback Level : -5
[11/27 23:29:37   1470s] - Legalized            : On
[11/27 23:29:37   1470s] - Window Based         : Off
[11/27 23:29:37   1470s] - eDen incr mode       : Off
[11/27 23:29:37   1470s] - Small incr mode      : On
[11/27 23:29:37   1470s] 
[11/27 23:29:37   1470s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2894.4M
[11/27 23:29:37   1470s] default core: bins with density > 0.750 = 70.50 % ( 282 / 400 )
[11/27 23:29:37   1470s] Density distribution unevenness ratio = 2.743%
[11/27 23:29:37   1470s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.007, MEM:2894.4M
[11/27 23:29:37   1470s] cost 1.032099, thresh 1.000000
[11/27 23:29:37   1470s] OPERPROF:   Starting spMPad at level 2, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Starting spContextMPad at level 3, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2894.4M
[11/27 23:29:37   1470s] MP Top (27357): mp=1.004. U=0.947.
[11/27 23:29:37   1470s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2894.4M
[11/27 23:29:37   1470s] MPU (27357) 0.947 -> 0.950
[11/27 23:29:37   1470s] incrNP th 1.000, 0.100
[11/27 23:29:37   1470s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:29:37   1470s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2894.4M
[11/27 23:29:37   1470s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2894.4M
[11/27 23:29:37   1470s] no activity file in design. spp won't run.
[11/27 23:29:37   1470s] [spp] 0
[11/27 23:29:37   1470s] [adp] 0:1:1:3
[11/27 23:29:37   1470s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.005, MEM:2894.4M
[11/27 23:29:37   1470s] SP #FI/SF FL/PI 0/0 24694/2663
[11/27 23:29:37   1470s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.011, MEM:2894.4M
[11/27 23:29:37   1470s] NP #FI/FS/SF FL/PI: 3/47/0 27357/2663
[11/27 23:29:37   1470s] no activity file in design. spp won't run.
[11/27 23:29:37   1470s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:29:37   1470s] OPERPROF:   Starting npPlace at level 2, MEM:2901.7M
[11/27 23:29:37   1470s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:29:37   1470s] No instances found in the vector
[11/27 23:29:37   1470s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2905.7M, DRC: 0)
[11/27 23:29:37   1470s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:29:40   1473s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:29:40   1473s] No instances found in the vector
[11/27 23:29:40   1473s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2915.7M, DRC: 0)
[11/27 23:29:40   1473s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:29:43   1476s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:29:43   1476s] No instances found in the vector
[11/27 23:29:43   1476s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2915.7M, DRC: 0)
[11/27 23:29:43   1476s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:29:45   1478s] OPERPROF:   Finished npPlace at level 2, CPU:7.970, REAL:7.955, MEM:2917.9M
[11/27 23:29:45   1478s] no activity file in design. spp won't run.
[11/27 23:29:45   1478s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2917.9M
[11/27 23:29:45   1478s] 
[11/27 23:29:45   1478s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2917.9M
[11/27 23:29:45   1478s] default core: bins with density > 0.750 = 75.50 % ( 302 / 400 )
[11/27 23:29:45   1478s] Density distribution unevenness ratio = 3.200%
[11/27 23:29:45   1478s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2917.9M
[11/27 23:29:45   1478s] RPlace postIncrNP: Density = 1.032099 -> 1.061728.
[11/27 23:29:45   1478s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:29:45   1478s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:29:45   1478s] [1.05 - 1.10] :	 0 (0.00%) -> 4 (1.00%)
[11/27 23:29:45   1478s] [1.00 - 1.05] :	 47 (11.75%) -> 98 (24.50%)
[11/27 23:29:45   1478s] [0.95 - 1.00] :	 169 (42.25%) -> 103 (25.75%)
[11/27 23:29:45   1478s] [0.90 - 0.95] :	 70 (17.50%) -> 70 (17.50%)
[11/27 23:29:45   1478s] [0.85 - 0.90] :	 24 (6.00%) -> 43 (10.75%)
[11/27 23:29:45   1478s] [0.80 - 0.85] :	 18 (4.50%) -> 11 (2.75%)
[11/27 23:29:45   1478s] Move report: incrNP moves 26130 insts, mean move: 9.26 um, max move: 271.98 um 
[11/27 23:29:45   1478s] 	Max move on inst (CORE/U26944): (499.10, 759.92) --> (705.56, 694.40)
[11/27 23:29:45   1478s] Finished incrNP (cpu=0:00:08.2, real=0:00:08.0, mem=2917.9M)
[11/27 23:29:45   1478s] End of Small incrNP (cpu=0:00:08.2, real=0:00:08.0)
[11/27 23:29:45   1478s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2917.9M
[11/27 23:29:45   1478s] Starting refinePlace ...
[11/27 23:29:45   1478s] Rule aware DDP is turned off due to no Spiral.
[11/27 23:29:45   1478s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:29:45   1478s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:29:45   1478s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2917.9MB) @(0:24:39 - 0:24:39).
[11/27 23:29:45   1478s] Move report: preRPlace moves 22070 insts, mean move: 5.55 um, max move: 321.24 um 
[11/27 23:29:45   1478s] 	Max move on inst (CORE/U26956): (644.18, 664.16) --> (960.38, 669.20)
[11/27 23:29:45   1478s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:29:45   1478s] Move report: Detail placement moves 22070 insts, mean move: 5.55 um, max move: 321.24 um 
[11/27 23:29:45   1478s] 	Max move on inst (CORE/U26956): (644.18, 664.16) --> (960.38, 669.20)
[11/27 23:29:45   1478s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2917.9MB
[11/27 23:29:45   1478s] Statistics of distance of Instance movement in refine placement:
[11/27 23:29:45   1478s]   maximum (X+Y) =       541.92 um
[11/27 23:29:45   1478s]   inst (CORE/U26956) with max move: (499.1, 749.84) -> (960.38, 669.2)
[11/27 23:29:45   1478s]   mean    (X+Y) =        10.58 um
[11/27 23:29:45   1478s] Total instances flipped for legalization: 8
[11/27 23:29:45   1478s] Summary Report:
[11/27 23:29:45   1478s] Instances move: 25755 (out of 27357 movable)
[11/27 23:29:45   1478s] Instances flipped: 8
[11/27 23:29:45   1478s] Mean displacement: 10.58 um
[11/27 23:29:45   1478s] Max displacement: 541.92 um (Instance: CORE/U26956) (499.1, 749.84) -> (960.38, 669.2)
[11/27 23:29:45   1478s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:29:45   1478s] Total instances moved : 25755
[11/27 23:29:45   1478s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.211, MEM:2917.9M
[11/27 23:29:45   1478s] Total net bbox length = 1.621e+06 (7.891e+05 8.314e+05) (ext = 1.772e+04)
[11/27 23:29:45   1478s] Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2917.9MB
[11/27 23:29:45   1478s] [CPU] RefinePlace/total (cpu=0:00:08.4, real=0:00:08.0, mem=2917.9MB) @(0:24:30 - 0:24:39).
[11/27 23:29:45   1478s] *** Finished refinePlace (0:24:39 mem=2917.9M) ***
[11/27 23:29:45   1478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.9
[11/27 23:29:45   1478s] OPERPROF: Finished RefinePlace at level 1, CPU:8.410, REAL:8.399, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2917.9M
[11/27 23:29:45   1478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:2893.9M
[11/27 23:29:45   1478s] *** maximum move = 541.92 um ***
[11/27 23:29:46   1479s] *** Finished re-routing un-routed nets (2893.9M) ***
[11/27 23:29:47   1480s] OPERPROF: Starting DPlace-Init at level 1, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF:     Starting CMU at level 3, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2893.9M
[11/27 23:29:47   1480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2893.9M
[11/27 23:29:47   1480s] 
[11/27 23:29:47   1480s] *** Finish Physical Update (cpu=0:00:10.7 real=0:00:10.0 mem=2893.9M) ***
[11/27 23:29:47   1480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.5
[11/27 23:29:48   1481s] ** GigaOpt Optimizer WNS Slack -2.352 TNS Slack -4302.835 Density 94.66
[11/27 23:29:48   1481s] Skipped Place ECO bump recovery (WNS opt)
[11/27 23:29:48   1481s] Optimizer WNS Pass 4
[11/27 23:29:48   1481s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.352|-4218.460|
|reg2reg   |-1.798|-3249.865|
|HEPG      |-1.798|-3249.865|
|All Paths |-2.352|-4302.835|
+----------+------+---------+

[11/27 23:29:48   1481s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2893.9M
[11/27 23:29:48   1481s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2893.9M
[11/27 23:29:48   1481s] Active Path Group: reg2reg  
[11/27 23:29:48   1481s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:29:48   1481s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:29:48   1481s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:29:48   1481s] |  -1.798|   -2.352|-3249.865|-4302.835|   94.66%|   0:00:00.0| 2893.9M|av_func_mode_max|  reg2reg| CORE/row_reg_0_/D                |
[11/27 23:29:48   1481s] |  -1.722|   -2.352|-3248.306|-4301.276|   94.66%|   0:00:00.0| 2893.9M|av_func_mode_max|  reg2reg| CORE/img_reg_0__0__7_/D          |
[11/27 23:29:49   1482s] |  -1.637|   -2.352|-3052.996|-4300.967|   94.66%|   0:00:01.0| 2893.9M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:29:49   1482s] |  -1.521|   -2.352|-2837.445|-4317.193|   94.68%|   0:00:00.0| 2896.9M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:29:49   1482s] |  -1.469|   -2.352|-2793.615|-4316.859|   94.68%|   0:00:00.0| 2896.9M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:29:50   1483s] |  -1.427|   -2.339|-2706.897|-4286.507|   94.70%|   0:00:01.0| 2896.9M|av_func_mode_max|  reg2reg| CORE/img_reg_0__13__5_/D         |
[11/27 23:29:50   1483s] |  -1.395|   -2.339|-2581.762|-4283.959|   94.70%|   0:00:00.0| 2935.1M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__4_/D       |
[11/27 23:29:50   1483s] |  -1.369|   -2.339|-2565.234|-4283.041|   94.71%|   0:00:00.0| 2935.1M|av_func_mode_max|  reg2reg| CORE/img_reg_7__1__3_/D          |
[11/27 23:29:51   1484s] |  -1.339|   -2.300|-2529.071|-4268.520|   94.72%|   0:00:01.0| 2935.1M|av_func_mode_max|  reg2reg| CORE/img_reg_9__12__1_/D         |
[11/27 23:29:51   1484s] |  -1.307|   -2.339|-2430.262|-4276.182|   94.73%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_7__1__3_/D          |
[11/27 23:29:52   1485s] |  -1.282|   -2.300|-2404.169|-4262.970|   94.72%|   0:00:01.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_4__2__3_/D          |
[11/27 23:29:52   1485s] |  -1.245|   -2.300|-2362.548|-4263.752|   94.73%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:29:52   1485s] |  -1.234|   -2.300|-2311.897|-4254.767|   94.74%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_4__2__3_/D          |
[11/27 23:29:52   1485s] |  -1.207|   -2.308|-2282.113|-4202.362|   94.74%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_7__14__2_/D         |
[11/27 23:29:53   1486s] |  -1.157|   -2.308|-2202.536|-4200.519|   94.75%|   0:00:01.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_9__12__1_/D         |
[11/27 23:29:53   1486s] |  -1.131|   -2.308|-2141.620|-4203.220|   94.79%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_0__0__7_/D          |
[11/27 23:29:54   1487s] |  -1.103|   -2.308|-2100.156|-4203.150|   94.80%|   0:00:01.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_6__3__1_/D          |
[11/27 23:29:54   1487s] |  -1.075|   -2.308|-2039.755|-4198.686|   94.82%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:29:55   1488s] |  -1.060|   -2.308|-1994.257|-4197.938|   94.84%|   0:00:01.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:29:55   1488s] |  -1.032|   -2.308|-1967.348|-4197.163|   94.85%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:29:57   1490s] |  -1.035|   -2.319|-1916.741|-4199.842|   94.92%|   0:00:02.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:29:57   1490s] |  -1.001|   -2.319|-1900.083|-4199.819|   94.92%|   0:00:00.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:29:58   1491s] |  -0.982|   -2.319|-1840.339|-4198.885|   94.96%|   0:00:01.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:00   1492s] |  -0.962|   -2.319|-1806.462|-4197.613|   95.00%|   0:00:02.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:08   1501s] |  -0.957|   -2.319|-1802.051|-4196.377|   95.00%|   0:00:08.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:13   1506s] |  -0.954|   -2.319|-1795.869|-4198.083|   95.01%|   0:00:05.0| 2992.3M|av_func_mode_max|  reg2reg| CORE/img_reg_11__13__1_/D        |
[11/27 23:30:21   1514s] |  -0.954|   -2.319|-1780.232|-4198.038|   95.01%|   0:00:08.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:21   1514s] |  -0.954|   -2.319|-1780.219|-4198.024|   95.01%|   0:00:00.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:47   1540s] |  -0.954|   -2.319|-1778.158|-4196.335|   95.00%|   0:00:26.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:52   1545s] |  -0.954|   -2.319|-1777.817|-4195.851|   95.00%|   0:00:05.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:52   1545s] Starting generalSmallTnsOpt
[11/27 23:30:52   1545s] Ending generalSmallTnsOpt End
[11/27 23:30:52   1545s] Analyzing useful skew in preCTS mode ...
[11/27 23:30:52   1545s] The view delay ratios are: (av_func_mode_max 1) (av_func_mode_min 0.413394)
[11/27 23:30:52   1545s] skewClock is  advancing: -300ps, CORE/i_row_reg_2_/CK
[11/27 23:30:52   1545s] skewClock is  advancing: -293.3ps, CORE/i_row_reg_1_/CK
[11/27 23:30:52   1545s] skewClock is  advancing: -203ps, CORE/i_row_reg_3_/CK
[11/27 23:30:52   1545s] skewClock is  advancing: -300ps, CORE/i_row_reg_0_/CK
[11/27 23:30:52   1545s] skewClock is  advancing: -95.9ps, CORE/img_size_reg_4_/CK
[11/27 23:30:52   1545s] Finish useful skew analysis
[11/27 23:30:53   1546s] |  -0.804|   -2.243|-1416.280|-4014.868|   95.00%|   0:00:01.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:53   1546s] |  -0.768|   -2.243|-1339.217|-4013.787|   95.01%|   0:00:00.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_12__7__2_/D         |
[11/27 23:30:54   1547s] |  -0.738|   -2.282|-1309.403|-4085.632|   95.00%|   0:00:01.0| 2916.4M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:55   1548s] |  -0.723|   -2.282|-1304.593|-4085.605|   95.00%|   0:00:01.0| 2954.5M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:30:57   1550s] |  -0.720|   -2.252|-1292.520|-4077.475|   94.99%|   0:00:02.0| 2954.5M|av_func_mode_max|  reg2reg| CORE/img_reg_7__0__0_/D          |
[11/27 23:30:59   1552s] |  -0.716|   -2.252|-1280.398|-4077.161|   95.04%|   0:00:02.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:00   1553s] |  -0.712|   -2.252|-1278.600|-4077.242|   95.04%|   0:00:01.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:05   1558s] |  -0.706|   -2.252|-1257.964|-4076.163|   95.05%|   0:00:05.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:06   1559s] |  -0.706|   -2.252|-1257.926|-4076.124|   95.05%|   0:00:01.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:12   1565s] |  -0.706|   -2.252|-1257.516|-4075.970|   95.04%|   0:00:06.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:14   1567s] |  -0.706|   -2.252|-1257.302|-4075.938|   95.04%|   0:00:02.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:14   1567s] Starting generalSmallTnsOpt
[11/27 23:31:14   1567s] Ending generalSmallTnsOpt End
[11/27 23:31:14   1567s] Analyzing useful skew in preCTS mode ...
[11/27 23:31:14   1567s] skewClock is  advancing: -90.5ps, CORE/img_size_reg_5_/CK
[11/27 23:31:14   1567s] Finish useful skew analysis
[11/27 23:31:15   1568s] |  -0.706|   -2.252|-1256.596|-4076.014|   95.04%|   0:00:01.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:15   1568s] |  -0.706|   -2.252|-1256.596|-4076.014|   95.04%|   0:00:00.0| 2973.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:15   1568s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:31:15   1568s] 
[11/27 23:31:15   1568s] *** Finish Core Optimize Step (cpu=0:01:27 real=0:01:27 mem=2973.6M) ***
[11/27 23:31:15   1568s] Active Path Group: default 
[11/27 23:31:15   1568s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:31:15   1568s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:31:15   1568s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:31:15   1568s] |  -2.252|   -2.252|-4041.617|-4076.014|   95.04%|   0:00:00.0| 2973.6M|av_func_mode_max|  default| CORE/img_reg_0__0__7_/D          |
[11/27 23:31:16   1569s] |  -2.226|   -2.226|-4034.807|-4069.205|   95.04%|   0:00:01.0| 2973.6M|av_func_mode_max|  default| CORE/img_reg_0__0__7_/D          |
[11/27 23:31:19   1572s] |  -2.170|   -2.170|-3893.589|-3927.987|   95.05%|   0:00:03.0| 2973.6M|av_func_mode_max|  default| CORE/img_reg_7__0__0_/D          |
[11/27 23:31:23   1576s] |  -2.170|   -2.170|-3893.318|-3927.716|   95.05%|   0:00:04.0| 2992.7M|av_func_mode_max|  default| CORE/img_reg_7__0__0_/D          |
[11/27 23:31:23   1576s] |  -2.170|   -2.170|-3893.308|-3927.705|   95.05%|   0:00:00.0| 2992.7M|av_func_mode_max|  default| CORE/img_reg_7__0__0_/D          |
[11/27 23:31:23   1576s] Starting generalSmallTnsOpt
[11/27 23:31:23   1576s] Ending generalSmallTnsOpt End
[11/27 23:31:23   1576s] Analyzing useful skew in preCTS mode ...
[11/27 23:31:23   1576s] skewClock did not found any end points to delay or to advance
[11/27 23:31:23   1576s] skewClock did not found any end points to delay or to advance
[11/27 23:31:23   1576s] skewClock did not found any end points to delay or to advance
[11/27 23:31:23   1576s] skewClock did not found any end points to delay or to advance
[11/27 23:31:23   1576s] Finish useful skew analysis
[11/27 23:31:23   1576s] |  -2.170|   -2.170|-3893.307|-3927.705|   95.05%|   0:00:00.0| 2992.7M|av_func_mode_max|  default| CORE/img_reg_7__0__0_/D          |
[11/27 23:31:23   1576s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:31:23   1576s] 
[11/27 23:31:23   1576s] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=2992.7M) ***
[11/27 23:31:23   1576s] 
[11/27 23:31:23   1576s] *** Finished Optimize Step Cumulative (cpu=0:01:35 real=0:01:35 mem=2992.7M) ***
[11/27 23:31:23   1576s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.170|-3893.307|
|reg2reg   |-0.706|-1256.578|
|HEPG      |-0.706|-1256.578|
|All Paths |-2.170|-3927.705|
+----------+------+---------+

[11/27 23:31:23   1576s] ** GigaOpt Optimizer WNS Slack -2.170 TNS Slack -3927.705 Density 95.05
[11/27 23:31:23   1576s] Placement Snapshot: Density distribution:
[11/27 23:31:23   1576s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:31:23   1576s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:31:23   1576s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:31:23   1576s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:31:23   1576s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:31:23   1576s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:31:23   1576s] [0.25 - 0.30]: 0 (0.00%)
[11/27 23:31:23   1576s] [0.20 - 0.25]: 11 (3.35%)
[11/27 23:31:23   1576s] [0.15 - 0.20]: 22 (6.71%)
[11/27 23:31:23   1576s] [0.10 - 0.15]: 56 (17.07%)
[11/27 23:31:23   1576s] [0.05 - 0.10]: 160 (48.78%)
[11/27 23:31:23   1576s] [0.00 - 0.05]: 72 (21.95%)
[11/27 23:31:23   1576s] Begin: Area Reclaim Optimization
[11/27 23:31:23   1576s] *** AreaOpt #8 [begin] : totSession cpu/real = 0:26:16.7/1:17:12.3 (0.3), mem = 2992.7M
[11/27 23:31:24   1577s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2992.7M
[11/27 23:31:24   1577s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2992.7M
[11/27 23:31:24   1577s] Reclaim Optimization WNS Slack -2.170  TNS Slack -3927.705 Density 95.05
[11/27 23:31:24   1577s] +---------+---------+--------+---------+------------+--------+
[11/27 23:31:24   1577s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:31:24   1577s] +---------+---------+--------+---------+------------+--------+
[11/27 23:31:24   1577s] |   95.05%|        -|  -2.170|-3927.705|   0:00:00.0| 2992.7M|
[11/27 23:31:24   1577s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:31:26   1579s] |   95.00%|       18|  -2.170|-3927.012|   0:00:02.0| 2992.7M|
[11/27 23:31:39   1592s] |   94.66%|      490|  -2.102|-3877.814|   0:00:13.0| 2992.7M|
[11/27 23:31:39   1592s] |   94.65%|        3|  -2.102|-3877.111|   0:00:00.0| 2992.7M|
[11/27 23:31:40   1593s] |   94.65%|        0|  -2.102|-3877.111|   0:00:01.0| 2992.7M|
[11/27 23:31:40   1593s] +---------+---------+--------+---------+------------+--------+
[11/27 23:31:40   1593s] Reclaim Optimization End WNS Slack -2.102  TNS Slack -3877.110 Density 94.65
[11/27 23:31:40   1593s] 
[11/27 23:31:40   1593s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 5 Resize = 255 **
[11/27 23:31:40   1593s] --------------------------------------------------------------
[11/27 23:31:40   1593s] |                                   | Total     | Sequential |
[11/27 23:31:40   1593s] --------------------------------------------------------------
[11/27 23:31:40   1593s] | Num insts resized                 |     252  |       2    |
[11/27 23:31:40   1593s] | Num insts undone                  |     238  |       0    |
[11/27 23:31:40   1593s] | Num insts Downsized               |     252  |       2    |
[11/27 23:31:40   1593s] | Num insts Samesized               |       0  |       0    |
[11/27 23:31:40   1593s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:31:40   1593s] | Num multiple commits+uncommits    |       3  |       -    |
[11/27 23:31:40   1593s] --------------------------------------------------------------
[11/27 23:31:40   1593s] Bottom Preferred Layer:
[11/27 23:31:40   1593s]     None
[11/27 23:31:40   1593s] Via Pillar Rule:
[11/27 23:31:40   1593s]     None
[11/27 23:31:40   1593s] End: Core Area Reclaim Optimization (cpu = 0:00:16.4) (real = 0:00:17.0) **
[11/27 23:31:40   1593s] *** AreaOpt #8 [finish] : cpu/real = 0:00:16.4/0:00:16.4 (1.0), totSession cpu/real = 0:26:33.1/1:17:28.8 (0.3), mem = 2992.7M
[11/27 23:31:40   1593s] 
[11/27 23:31:40   1593s] =============================================================================================
[11/27 23:31:40   1593s]  Step TAT Report for AreaOpt #8                                                 20.15-s105_1
[11/27 23:31:40   1593s] =============================================================================================
[11/27 23:31:40   1593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:31:40   1593s] ---------------------------------------------------------------------------------------------
[11/27 23:31:40   1593s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:31:40   1593s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:31:40   1593s] [ OptSingleIteration     ]      4   0:00:00.2  (   0.9 % )     0:00:15.3 /  0:00:15.3    1.0
[11/27 23:31:40   1593s] [ OptGetWeight           ]    228   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/27 23:31:40   1593s] [ OptEval                ]    228   0:00:03.7  (  22.3 % )     0:00:03.7 /  0:00:03.6    1.0
[11/27 23:31:40   1593s] [ OptCommit              ]    228   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.0
[11/27 23:31:40   1593s] [ IncrTimingUpdate       ]    108   0:00:08.1  (  49.2 % )     0:00:08.1 /  0:00:08.1    1.0
[11/27 23:31:40   1593s] [ PostCommitDelayUpdate  ]    272   0:00:00.3  (   1.8 % )     0:00:03.3 /  0:00:03.3    1.0
[11/27 23:31:40   1593s] [ IncrDelayCalc          ]    524   0:00:03.0  (  18.1 % )     0:00:03.0 /  0:00:03.0    1.0
[11/27 23:31:40   1593s] [ MISC                   ]          0:00:01.0  (   6.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:31:40   1593s] ---------------------------------------------------------------------------------------------
[11/27 23:31:40   1593s]  AreaOpt #8 TOTAL                   0:00:16.4  ( 100.0 % )     0:00:16.4 /  0:00:16.4    1.0
[11/27 23:31:40   1593s] ---------------------------------------------------------------------------------------------
[11/27 23:31:40   1593s] 
[11/27 23:31:40   1593s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:17, mem=2896.70M, totSessionCpu=0:26:33).
[11/27 23:31:40   1593s] Placement Snapshot: Density distribution:
[11/27 23:31:40   1593s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:31:40   1593s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:31:40   1593s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:31:40   1593s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:31:40   1593s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:31:40   1593s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:31:40   1593s] [0.25 - 0.30]: 0 (0.00%)
[11/27 23:31:40   1593s] [0.20 - 0.25]: 11 (3.35%)
[11/27 23:31:40   1593s] [0.15 - 0.20]: 22 (6.71%)
[11/27 23:31:40   1593s] [0.10 - 0.15]: 59 (17.99%)
[11/27 23:31:40   1593s] [0.05 - 0.10]: 176 (53.66%)
[11/27 23:31:40   1593s] [0.00 - 0.05]: 53 (16.16%)
[11/27 23:31:40   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.6
[11/27 23:31:40   1593s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2896.7M
[11/27 23:31:40   1593s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.093, MEM:2893.7M
[11/27 23:31:40   1593s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2893.7M
[11/27 23:31:40   1593s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2893.7M
[11/27 23:31:40   1593s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2893.7M
[11/27 23:31:40   1593s] OPERPROF:       Starting CMU at level 4, MEM:2893.7M
[11/27 23:31:40   1593s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.043, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.043, MEM:2896.8M
[11/27 23:31:40   1593s] TDRefine: refinePlace mode is spiral
[11/27 23:31:40   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.10
[11/27 23:31:40   1593s] OPERPROF: Starting RefinePlace at level 1, MEM:2896.8M
[11/27 23:31:40   1593s] *** Starting refinePlace (0:26:33 mem=2896.8M) ***
[11/27 23:31:40   1593s] Total net bbox length = 1.621e+06 (7.897e+05 8.311e+05) (ext = 1.772e+04)
[11/27 23:31:40   1593s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:31:40   1593s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2896.8M
[11/27 23:31:40   1593s] 
[11/27 23:31:40   1593s] Starting Small incrNP...
[11/27 23:31:40   1593s] User Input Parameters:
[11/27 23:31:40   1593s] - Congestion Driven    : Off
[11/27 23:31:40   1593s] - Timing Driven        : Off
[11/27 23:31:40   1593s] - Area-Violation Based : Off
[11/27 23:31:40   1593s] - Start Rollback Level : -5
[11/27 23:31:40   1593s] - Legalized            : On
[11/27 23:31:40   1593s] - Window Based         : Off
[11/27 23:31:40   1593s] - eDen incr mode       : Off
[11/27 23:31:40   1593s] - Small incr mode      : On
[11/27 23:31:40   1593s] 
[11/27 23:31:40   1593s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2896.8M
[11/27 23:31:40   1593s] default core: bins with density > 0.750 = 70.25 % ( 281 / 400 )
[11/27 23:31:40   1593s] Density distribution unevenness ratio = 2.675%
[11/27 23:31:40   1593s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.007, MEM:2896.8M
[11/27 23:31:40   1593s] cost 1.029630, thresh 1.000000
[11/27 23:31:40   1593s] OPERPROF:   Starting spMPad at level 2, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Starting spContextMPad at level 3, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2896.8M
[11/27 23:31:40   1593s] MP Top (27357): mp=1.004. U=0.947.
[11/27 23:31:40   1593s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2896.8M
[11/27 23:31:40   1593s] MPU (27357) 0.947 -> 0.950
[11/27 23:31:40   1593s] incrNP th 1.000, 0.100
[11/27 23:31:40   1593s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:31:40   1593s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2896.8M
[11/27 23:31:40   1593s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2896.8M
[11/27 23:31:40   1593s] no activity file in design. spp won't run.
[11/27 23:31:40   1593s] [spp] 0
[11/27 23:31:40   1593s] [adp] 0:1:1:3
[11/27 23:31:40   1593s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.006, MEM:2896.8M
[11/27 23:31:40   1593s] SP #FI/SF FL/PI 0/0 24694/2663
[11/27 23:31:40   1593s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.011, MEM:2896.8M
[11/27 23:31:40   1593s] NP #FI/FS/SF FL/PI: 3/47/0 27357/2663
[11/27 23:31:40   1593s] no activity file in design. spp won't run.
[11/27 23:31:40   1593s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:31:40   1593s] OPERPROF:   Starting npPlace at level 2, MEM:2904.0M
[11/27 23:31:40   1593s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:31:40   1593s] No instances found in the vector
[11/27 23:31:40   1593s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2908.0M, DRC: 0)
[11/27 23:31:40   1593s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:31:43   1596s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:31:43   1596s] No instances found in the vector
[11/27 23:31:43   1596s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2918.0M, DRC: 0)
[11/27 23:31:43   1596s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:31:46   1599s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:31:46   1599s] No instances found in the vector
[11/27 23:31:46   1599s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2918.0M, DRC: 0)
[11/27 23:31:46   1599s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:31:48   1601s] OPERPROF:   Finished npPlace at level 2, CPU:8.030, REAL:8.012, MEM:2920.2M
[11/27 23:31:48   1601s] no activity file in design. spp won't run.
[11/27 23:31:48   1601s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2920.2M
[11/27 23:31:48   1601s] 
[11/27 23:31:48   1601s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2920.2M
[11/27 23:31:48   1601s] default core: bins with density > 0.750 = 76.00 % ( 304 / 400 )
[11/27 23:31:48   1601s] Density distribution unevenness ratio = 3.139%
[11/27 23:31:48   1601s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2920.2M
[11/27 23:31:48   1601s] RPlace postIncrNP: Density = 1.029630 -> 1.061728.
[11/27 23:31:48   1601s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:31:48   1601s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:31:48   1601s] [1.05 - 1.10] :	 0 (0.00%) -> 4 (1.00%)
[11/27 23:31:48   1601s] [1.00 - 1.05] :	 39 (9.75%) -> 95 (23.75%)
[11/27 23:31:48   1601s] [0.95 - 1.00] :	 178 (44.50%) -> 113 (28.25%)
[11/27 23:31:48   1601s] [0.90 - 0.95] :	 70 (17.50%) -> 61 (15.25%)
[11/27 23:31:48   1601s] [0.85 - 0.90] :	 26 (6.50%) -> 42 (10.50%)
[11/27 23:31:48   1601s] [0.80 - 0.85] :	 11 (2.75%) -> 16 (4.00%)
[11/27 23:31:48   1601s] Move report: incrNP moves 26149 insts, mean move: 9.20 um, max move: 298.18 um 
[11/27 23:31:48   1601s] 	Max move on inst (CORE/FE_OFC514_n18587): (399.28, 618.80) --> (621.86, 694.40)
[11/27 23:31:48   1601s] Finished incrNP (cpu=0:00:08.2, real=0:00:08.0, mem=2920.2M)
[11/27 23:31:48   1601s] End of Small incrNP (cpu=0:00:08.2, real=0:00:08.0)
[11/27 23:31:48   1601s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2920.2M
[11/27 23:31:48   1601s] Starting refinePlace ...
[11/27 23:31:48   1601s] Rule aware DDP is turned off due to no Spiral.
[11/27 23:31:48   1601s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:31:48   1601s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:31:48   1601s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2920.2MB) @(0:26:42 - 0:26:42).
[11/27 23:31:48   1601s] Move report: preRPlace moves 21947 insts, mean move: 5.36 um, max move: 326.48 um 
[11/27 23:31:48   1601s] 	Max move on inst (CORE/U24035): (668.36, 729.68) --> (598.92, 986.72)
[11/27 23:31:48   1601s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:31:48   1601s] Move report: Detail placement moves 21947 insts, mean move: 5.36 um, max move: 326.48 um 
[11/27 23:31:48   1601s] 	Max move on inst (CORE/U24035): (668.36, 729.68) --> (598.92, 986.72)
[11/27 23:31:48   1601s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2920.2MB
[11/27 23:31:48   1601s] Statistics of distance of Instance movement in refine placement:
[11/27 23:31:48   1601s]   maximum (X+Y) =       493.38 um
[11/27 23:31:48   1601s]   inst (CORE/U28857) with max move: (497.24, 623.84) -> (960.38, 654.08)
[11/27 23:31:48   1601s]   mean    (X+Y) =        10.81 um
[11/27 23:31:48   1601s] Total instances flipped for legalization: 13
[11/27 23:31:48   1601s] Summary Report:
[11/27 23:31:48   1601s] Instances move: 25913 (out of 27357 movable)
[11/27 23:31:48   1601s] Instances flipped: 13
[11/27 23:31:48   1601s] Mean displacement: 10.81 um
[11/27 23:31:48   1601s] Max displacement: 493.38 um (Instance: CORE/U28857) (497.24, 623.84) -> (960.38, 654.08)
[11/27 23:31:48   1601s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:31:48   1601s] Total instances moved : 25913
[11/27 23:31:48   1601s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.230, REAL:0.228, MEM:2920.2M
[11/27 23:31:48   1601s] Total net bbox length = 1.614e+06 (7.827e+05 8.315e+05) (ext = 1.782e+04)
[11/27 23:31:48   1601s] Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 2920.2MB
[11/27 23:31:48   1601s] [CPU] RefinePlace/total (cpu=0:00:08.5, real=0:00:08.0, mem=2920.2MB) @(0:26:33 - 0:26:42).
[11/27 23:31:48   1601s] *** Finished refinePlace (0:26:42 mem=2920.2M) ***
[11/27 23:31:48   1601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.10
[11/27 23:31:48   1601s] OPERPROF: Finished RefinePlace at level 1, CPU:8.500, REAL:8.487, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2920.2M
[11/27 23:31:48   1601s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2893.2M
[11/27 23:31:48   1601s] *** maximum move = 493.38 um ***
[11/27 23:31:49   1602s] *** Finished re-routing un-routed nets (2893.2M) ***
[11/27 23:31:50   1603s] OPERPROF: Starting DPlace-Init at level 1, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF:     Starting CMU at level 3, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2893.2M
[11/27 23:31:50   1603s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.033, MEM:2893.2M
[11/27 23:31:50   1603s] 
[11/27 23:31:50   1603s] *** Finish Physical Update (cpu=0:00:10.7 real=0:00:10.0 mem=2893.2M) ***
[11/27 23:31:50   1603s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.6
[11/27 23:31:51   1604s] ** GigaOpt Optimizer WNS Slack -2.063 TNS Slack -3457.293 Density 94.65
[11/27 23:31:51   1604s] Skipped Place ECO bump recovery (WNS opt)
[11/27 23:31:51   1604s] Optimizer WNS Pass 5
[11/27 23:31:51   1604s] OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.063|-3387.726|
|reg2reg   |-1.410|-2298.569|
|HEPG      |-1.410|-2298.569|
|All Paths |-2.063|-3457.293|
+----------+------+---------+

[11/27 23:31:51   1604s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2893.2M
[11/27 23:31:51   1604s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2893.2M
[11/27 23:31:51   1604s] Active Path Group: reg2reg  
[11/27 23:31:51   1604s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:31:51   1604s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:31:51   1604s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:31:51   1604s] |  -1.410|   -2.063|-2298.569|-3457.293|   94.65%|   0:00:00.0| 2893.2M|av_func_mode_max|  reg2reg| CORE/row_reg_0_/D                |
[11/27 23:31:51   1604s] |  -1.299|   -2.063|-2297.824|-3456.548|   94.66%|   0:00:00.0| 2893.2M|av_func_mode_max|  reg2reg| CORE/img_reg_2__4__1_/D          |
[11/27 23:31:52   1605s] |  -1.232|   -2.063|-2210.088|-3452.847|   94.66%|   0:00:01.0| 2893.2M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:52   1605s] |  -1.194|   -2.063|-2117.760|-3449.854|   94.66%|   0:00:00.0| 2912.3M|av_func_mode_max|  reg2reg| CORE/img_reg_2__4__1_/D          |
[11/27 23:31:53   1606s] |  -1.128|   -2.063|-1996.139|-3446.625|   94.68%|   0:00:01.0| 2912.3M|av_func_mode_max|  reg2reg| CORE/img_reg_2__4__1_/D          |
[11/27 23:31:53   1606s] |  -1.086|   -2.063|-1795.187|-3441.552|   94.68%|   0:00:00.0| 2912.3M|av_func_mode_max|  reg2reg| CORE/img_reg_11__4__1_/D         |
[11/27 23:31:53   1606s] |  -1.018|   -1.967|-1761.386|-3386.322|   94.68%|   0:00:00.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_2__4__1_/D          |
[11/27 23:31:53   1606s] |  -0.963|   -1.967|-1728.638|-3392.444|   94.69%|   0:00:00.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_1__4__0_/D          |
[11/27 23:31:54   1607s] |  -0.915|   -1.967|-1625.781|-3390.322|   94.72%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__3_/D       |
[11/27 23:31:54   1607s] |  -0.888|   -1.967|-1585.721|-3387.303|   94.72%|   0:00:00.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_2__4__1_/D          |
[11/27 23:31:55   1608s] |  -0.861|   -1.967|-1556.408|-3385.668|   94.74%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_4__2__3_/D          |
[11/27 23:31:55   1608s] |  -0.828|   -1.967|-1494.665|-3378.494|   94.76%|   0:00:00.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_7__14__2_/D         |
[11/27 23:31:56   1609s] |  -0.797|   -1.967|-1436.418|-3378.715|   94.80%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:31:57   1610s] |  -0.769|   -1.967|-1403.011|-3381.727|   94.81%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_12__7__2_/D         |
[11/27 23:31:58   1611s] |  -0.745|   -1.967|-1335.230|-3336.336|   94.86%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:31:59   1612s] |  -0.715|   -1.967|-1293.380|-3335.094|   94.89%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:32:01   1614s] |  -0.706|   -1.967|-1261.380|-3332.042|   95.00%|   0:00:02.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:32:04   1617s] |  -0.688|   -1.967|-1234.422|-3314.207|   95.00%|   0:00:03.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:32:05   1618s] |  -0.684|   -1.967|-1211.814|-3310.828|   95.00%|   0:00:01.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:32:11   1624s] |  -0.674|   -1.967|-1200.152|-3310.246|   95.00%|   0:00:06.0| 2988.6M|av_func_mode_max|  reg2reg| CORE/img_reg_13__15__4_/D        |
[11/27 23:32:14   1627s] |  -0.674|   -1.967|-1194.791|-3310.323|   95.00%|   0:00:03.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__0__4_/D          |
[11/27 23:32:18   1631s] |  -0.670|   -1.967|-1182.322|-3310.317|   94.99%|   0:00:04.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:32:20   1633s] |  -0.664|   -1.967|-1169.866|-3309.806|   95.00%|   0:00:02.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_9__0__4_/D          |
[11/27 23:32:22   1635s] |  -0.647|   -1.967|-1150.633|-3309.432|   95.00%|   0:00:02.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:32:26   1639s] |  -0.647|   -1.967|-1141.045|-3309.281|   95.00%|   0:00:04.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:32:57   1670s] |  -0.647|   -1.967|-1139.686|-3312.306|   94.99%|   0:00:31.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:33:02   1675s] |  -0.647|   -1.967|-1139.568|-3312.220|   95.00%|   0:00:05.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:33:02   1675s] Starting generalSmallTnsOpt
[11/27 23:33:02   1675s] Ending generalSmallTnsOpt End
[11/27 23:33:02   1675s] Analyzing useful skew in preCTS mode ...
[11/27 23:33:02   1675s] skewClock is  advancing: -132.2ps, CORE/img_size_reg_0_/CK
[11/27 23:33:02   1675s] skewClock is  advancing: -300ps, CORE/img_size_reg_3_/CK
[11/27 23:33:02   1675s] skewClock is  advancing: -161.4ps, CORE/img_size_reg_1_/CK
[11/27 23:33:02   1675s] Finish useful skew analysis
[11/27 23:33:02   1675s] |  -0.647|   -1.967|-1120.945|-3312.808|   95.00%|   0:00:00.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:33:05   1678s] |  -0.647|   -1.967|-1120.817|-3312.715|   95.00%|   0:00:03.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:33:07   1680s] |  -0.647|   -1.967|-1120.781|-3312.729|   95.00%|   0:00:02.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:33:07   1680s] |  -0.647|   -1.966|-1120.781|-3312.729|   95.00%|   0:00:00.0| 3026.7M|av_func_mode_max|  reg2reg| CORE/img_reg_14__13__1_/D        |
[11/27 23:33:07   1680s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:33:07   1680s] 
[11/27 23:33:07   1680s] *** Finish Core Optimize Step (cpu=0:01:16 real=0:01:16 mem=3026.7M) ***
[11/27 23:33:07   1680s] Active Path Group: default 
[11/27 23:33:07   1680s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:33:07   1680s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:33:07   1680s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:33:07   1680s] |  -1.966|   -1.966|-3283.213|-3312.729|   95.00%|   0:00:00.0| 3026.7M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:33:09   1682s] Starting generalSmallTnsOpt
[11/27 23:33:09   1682s] Ending generalSmallTnsOpt End
[11/27 23:33:09   1682s] Analyzing useful skew in preCTS mode ...
[11/27 23:33:09   1682s] skewClock did not found any end points to delay or to advance
[11/27 23:33:09   1682s] skewClock did not found any end points to delay or to advance
[11/27 23:33:09   1682s] skewClock did not found any end points to delay or to advance
[11/27 23:33:09   1682s] skewClock did not found any end points to delay or to advance
[11/27 23:33:09   1682s] Finish useful skew analysis
[11/27 23:33:09   1682s] |  -1.966|   -1.966|-3283.213|-3312.729|   95.00%|   0:00:02.0| 3026.7M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:33:09   1682s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:33:09   1682s] 
[11/27 23:33:09   1682s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=3026.7M) ***
[11/27 23:33:09   1682s] 
[11/27 23:33:09   1682s] *** Finished Optimize Step Cumulative (cpu=0:01:18 real=0:01:18 mem=3026.7M) ***
[11/27 23:33:09   1682s] OptDebug: End of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.966|-3283.213|
|reg2reg   |-0.647|-1120.781|
|HEPG      |-0.647|-1120.781|
|All Paths |-1.966|-3312.729|
+----------+------+---------+

[11/27 23:33:09   1682s] ** GigaOpt Optimizer WNS Slack -1.966 TNS Slack -3312.729 Density 95.00
[11/27 23:33:09   1682s] Placement Snapshot: Density distribution:
[11/27 23:33:09   1682s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.70 - 0.75]: 1 (0.30%)
[11/27 23:33:09   1682s] [0.65 - 0.70]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:33:09   1682s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:33:09   1682s] [0.45 - 0.50]: 2 (0.61%)
[11/27 23:33:09   1682s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:33:09   1682s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:33:09   1682s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:33:09   1682s] [0.25 - 0.30]: 2 (0.61%)
[11/27 23:33:09   1682s] [0.20 - 0.25]: 6 (1.83%)
[11/27 23:33:09   1682s] [0.15 - 0.20]: 26 (7.93%)
[11/27 23:33:09   1682s] [0.10 - 0.15]: 53 (16.16%)
[11/27 23:33:09   1682s] [0.05 - 0.10]: 154 (46.95%)
[11/27 23:33:09   1682s] [0.00 - 0.05]: 80 (24.39%)
[11/27 23:33:09   1682s] Begin: Area Reclaim Optimization
[11/27 23:33:09   1682s] *** AreaOpt #9 [begin] : totSession cpu/real = 0:28:02.3/1:18:57.9 (0.4), mem = 3026.7M
[11/27 23:33:09   1682s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3026.7M
[11/27 23:33:09   1682s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:3026.7M
[11/27 23:33:10   1683s] Reclaim Optimization WNS Slack -1.966  TNS Slack -3312.729 Density 95.00
[11/27 23:33:10   1683s] +---------+---------+--------+---------+------------+--------+
[11/27 23:33:10   1683s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:33:10   1683s] +---------+---------+--------+---------+------------+--------+
[11/27 23:33:10   1683s] |   95.00%|        -|  -1.966|-3312.729|   0:00:00.0| 3026.7M|
[11/27 23:33:10   1683s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:33:11   1684s] |   94.97%|        7|  -1.967|-3305.831|   0:00:01.0| 3026.7M|
[11/27 23:33:22   1696s] |   94.73%|      395|  -1.942|-3304.419|   0:00:11.0| 3026.7M|
[11/27 23:33:23   1696s] |   94.73%|        1|  -1.942|-3304.419|   0:00:01.0| 3026.7M|
[11/27 23:33:23   1696s] |   94.73%|        0|  -1.942|-3304.419|   0:00:00.0| 3026.7M|
[11/27 23:33:23   1696s] +---------+---------+--------+---------+------------+--------+
[11/27 23:33:23   1696s] Reclaim Optimization End WNS Slack -1.942  TNS Slack -3304.419 Density 94.73
[11/27 23:33:23   1696s] 
[11/27 23:33:23   1696s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1 Resize = 180 **
[11/27 23:33:23   1696s] --------------------------------------------------------------
[11/27 23:33:23   1696s] |                                   | Total     | Sequential |
[11/27 23:33:23   1696s] --------------------------------------------------------------
[11/27 23:33:23   1696s] | Num insts resized                 |     180  |       0    |
[11/27 23:33:23   1696s] | Num insts undone                  |     215  |       0    |
[11/27 23:33:23   1696s] | Num insts Downsized               |     180  |       0    |
[11/27 23:33:23   1696s] | Num insts Samesized               |       0  |       0    |
[11/27 23:33:23   1696s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:33:23   1696s] | Num multiple commits+uncommits    |       2  |       -    |
[11/27 23:33:23   1696s] --------------------------------------------------------------
[11/27 23:33:23   1696s] Bottom Preferred Layer:
[11/27 23:33:23   1696s]     None
[11/27 23:33:23   1696s] Via Pillar Rule:
[11/27 23:33:23   1696s]     None
[11/27 23:33:23   1696s] End: Core Area Reclaim Optimization (cpu = 0:00:14.3) (real = 0:00:14.0) **
[11/27 23:33:23   1696s] *** AreaOpt #9 [finish] : cpu/real = 0:00:14.3/0:00:14.3 (1.0), totSession cpu/real = 0:28:16.6/1:19:12.2 (0.4), mem = 3026.7M
[11/27 23:33:23   1696s] 
[11/27 23:33:23   1696s] =============================================================================================
[11/27 23:33:23   1696s]  Step TAT Report for AreaOpt #9                                                 20.15-s105_1
[11/27 23:33:23   1696s] =============================================================================================
[11/27 23:33:23   1696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:33:23   1696s] ---------------------------------------------------------------------------------------------
[11/27 23:33:23   1696s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 23:33:23   1696s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:33:23   1696s] [ OptSingleIteration     ]      4   0:00:00.1  (   1.0 % )     0:00:13.2 /  0:00:13.2    1.0
[11/27 23:33:23   1696s] [ OptGetWeight           ]    218   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:33:23   1696s] [ OptEval                ]    218   0:00:03.3  (  22.8 % )     0:00:03.3 /  0:00:03.3    1.0
[11/27 23:33:23   1696s] [ OptCommit              ]    218   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 23:33:23   1696s] [ IncrTimingUpdate       ]     95   0:00:06.8  (  47.9 % )     0:00:06.8 /  0:00:06.9    1.0
[11/27 23:33:23   1696s] [ PostCommitDelayUpdate  ]    261   0:00:00.2  (   1.6 % )     0:00:02.9 /  0:00:02.8    1.0
[11/27 23:33:23   1696s] [ IncrDelayCalc          ]    466   0:00:02.6  (  18.4 % )     0:00:02.6 /  0:00:02.6    1.0
[11/27 23:33:23   1696s] [ MISC                   ]          0:00:01.0  (   6.8 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:33:23   1696s] ---------------------------------------------------------------------------------------------
[11/27 23:33:23   1696s]  AreaOpt #9 TOTAL                   0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:14.3    1.0
[11/27 23:33:23   1696s] ---------------------------------------------------------------------------------------------
[11/27 23:33:23   1696s] 
[11/27 23:33:23   1696s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2895.74M, totSessionCpu=0:28:17).
[11/27 23:33:23   1696s] Placement Snapshot: Density distribution:
[11/27 23:33:23   1696s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.70 - 0.75]: 1 (0.30%)
[11/27 23:33:23   1696s] [0.65 - 0.70]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:33:23   1696s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:33:23   1696s] [0.45 - 0.50]: 2 (0.61%)
[11/27 23:33:23   1696s] [0.40 - 0.45]: 1 (0.30%)
[11/27 23:33:23   1696s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:33:23   1696s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:33:23   1696s] [0.25 - 0.30]: 2 (0.61%)
[11/27 23:33:23   1696s] [0.20 - 0.25]: 6 (1.83%)
[11/27 23:33:23   1696s] [0.15 - 0.20]: 27 (8.23%)
[11/27 23:33:23   1696s] [0.10 - 0.15]: 53 (16.16%)
[11/27 23:33:23   1696s] [0.05 - 0.10]: 177 (53.96%)
[11/27 23:33:23   1696s] [0.00 - 0.05]: 56 (17.07%)
[11/27 23:33:23   1696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.7
[11/27 23:33:23   1696s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2895.7M
[11/27 23:33:23   1696s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.077, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:       Starting CMU at level 4, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.024, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.047, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.047, MEM:2892.7M
[11/27 23:33:23   1696s] TDRefine: refinePlace mode is spiral
[11/27 23:33:23   1696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.11
[11/27 23:33:23   1696s] OPERPROF: Starting RefinePlace at level 1, MEM:2892.7M
[11/27 23:33:23   1696s] *** Starting refinePlace (0:28:17 mem=2892.7M) ***
[11/27 23:33:23   1696s] Total net bbox length = 1.616e+06 (7.833e+05 8.324e+05) (ext = 1.782e+04)
[11/27 23:33:23   1696s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:33:23   1696s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2892.7M
[11/27 23:33:23   1696s] 
[11/27 23:33:23   1696s] Starting Small incrNP...
[11/27 23:33:23   1696s] User Input Parameters:
[11/27 23:33:23   1696s] - Congestion Driven    : Off
[11/27 23:33:23   1696s] - Timing Driven        : Off
[11/27 23:33:23   1696s] - Area-Violation Based : Off
[11/27 23:33:23   1696s] - Start Rollback Level : -5
[11/27 23:33:23   1696s] - Legalized            : On
[11/27 23:33:23   1696s] - Window Based         : Off
[11/27 23:33:23   1696s] - eDen incr mode       : Off
[11/27 23:33:23   1696s] - Small incr mode      : On
[11/27 23:33:23   1696s] 
[11/27 23:33:23   1696s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2892.7M
[11/27 23:33:23   1696s] default core: bins with density > 0.750 = 71.00 % ( 284 / 400 )
[11/27 23:33:23   1696s] Density distribution unevenness ratio = 2.665%
[11/27 23:33:23   1696s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2892.7M
[11/27 23:33:23   1696s] cost 1.029630, thresh 1.000000
[11/27 23:33:23   1696s] OPERPROF:   Starting spMPad at level 2, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Starting spContextMPad at level 3, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2892.7M
[11/27 23:33:23   1696s] MP Top (27362): mp=1.003. U=0.947.
[11/27 23:33:23   1696s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2892.7M
[11/27 23:33:23   1696s] MPU (27362) 0.947 -> 0.950
[11/27 23:33:23   1696s] incrNP th 1.000, 0.100
[11/27 23:33:23   1696s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:33:23   1696s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2892.7M
[11/27 23:33:23   1696s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2892.7M
[11/27 23:33:23   1696s] no activity file in design. spp won't run.
[11/27 23:33:23   1696s] [spp] 0
[11/27 23:33:23   1696s] [adp] 0:1:1:3
[11/27 23:33:23   1696s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.005, MEM:2892.7M
[11/27 23:33:23   1696s] SP #FI/SF FL/PI 0/0 24699/2663
[11/27 23:33:23   1696s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.010, MEM:2892.7M
[11/27 23:33:23   1696s] NP #FI/FS/SF FL/PI: 3/47/0 27362/2663
[11/27 23:33:23   1696s] no activity file in design. spp won't run.
[11/27 23:33:23   1696s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:33:23   1696s] OPERPROF:   Starting npPlace at level 2, MEM:2900.0M
[11/27 23:33:23   1696s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:33:23   1696s] No instances found in the vector
[11/27 23:33:23   1696s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2904.0M, DRC: 0)
[11/27 23:33:23   1696s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:33:26   1699s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:33:26   1699s] No instances found in the vector
[11/27 23:33:26   1699s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2914.0M, DRC: 0)
[11/27 23:33:26   1699s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:33:29   1702s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:33:29   1702s] No instances found in the vector
[11/27 23:33:29   1702s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2914.0M, DRC: 0)
[11/27 23:33:29   1702s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:33:30   1703s] OPERPROF:   Finished npPlace at level 2, CPU:6.930, REAL:6.937, MEM:2916.2M
[11/27 23:33:30   1703s] no activity file in design. spp won't run.
[11/27 23:33:30   1703s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2916.2M
[11/27 23:33:30   1703s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2916.2M
[11/27 23:33:30   1703s] 
[11/27 23:33:30   1703s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2916.2M
[11/27 23:33:30   1703s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2916.2M
[11/27 23:33:30   1703s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2916.2M
[11/27 23:33:30   1703s] default core: bins with density > 0.750 = 76.25 % ( 305 / 400 )
[11/27 23:33:30   1703s] Density distribution unevenness ratio = 3.040%
[11/27 23:33:30   1703s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.007, MEM:2916.2M
[11/27 23:33:30   1703s] RPlace postIncrNP: Density = 1.029630 -> 1.051852.
[11/27 23:33:30   1703s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:33:30   1703s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:33:30   1703s] [1.05 - 1.10] :	 0 (0.00%) -> 1 (0.25%)
[11/27 23:33:30   1703s] [1.00 - 1.05] :	 38 (9.50%) -> 96 (24.00%)
[11/27 23:33:30   1703s] [0.95 - 1.00] :	 182 (45.50%) -> 108 (27.00%)
[11/27 23:33:30   1703s] [0.90 - 0.95] :	 61 (15.25%) -> 75 (18.75%)
[11/27 23:33:30   1703s] [0.85 - 0.90] :	 30 (7.50%) -> 34 (8.50%)
[11/27 23:33:30   1703s] [0.80 - 0.85] :	 14 (3.50%) -> 18 (4.50%)
[11/27 23:33:30   1703s] Move report: incrNP moves 26094 insts, mean move: 8.73 um, max move: 270.74 um 
[11/27 23:33:30   1703s] 	Max move on inst (CORE/U24017): (596.44, 971.60) --> (645.42, 749.84)
[11/27 23:33:30   1703s] Finished incrNP (cpu=0:00:07.1, real=0:00:07.0, mem=2916.2M)
[11/27 23:33:30   1703s] End of Small incrNP (cpu=0:00:07.1, real=0:00:07.0)
[11/27 23:33:30   1703s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2916.2M
[11/27 23:33:30   1703s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2916.2M
[11/27 23:33:30   1703s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2916.2M
[11/27 23:33:30   1703s] Starting refinePlace ...
[11/27 23:33:30   1703s] Rule aware DDP is turned off due to no Spiral.
[11/27 23:33:30   1703s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:33:30   1703s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:33:31   1704s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2916.2MB) @(0:28:24 - 0:28:24).
[11/27 23:33:31   1704s] Move report: preRPlace moves 22060 insts, mean move: 4.86 um, max move: 317.44 um 
[11/27 23:33:31   1704s] 	Max move on inst (CORE/U16355): (691.92, 694.40) --> (1009.36, 694.40)
[11/27 23:33:31   1704s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:33:31   1704s] Move report: Detail placement moves 22060 insts, mean move: 4.86 um, max move: 317.44 um 
[11/27 23:33:31   1704s] 	Max move on inst (CORE/U16355): (691.92, 694.40) --> (1009.36, 694.40)
[11/27 23:33:31   1704s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2916.2MB
[11/27 23:33:31   1704s] Statistics of distance of Instance movement in refine placement:
[11/27 23:33:31   1704s]   maximum (X+Y) =       483.86 um
[11/27 23:33:31   1704s]   inst (CORE/U34280) with max move: (689.44, 976.64) -> (961.62, 764.96)
[11/27 23:33:31   1704s]   mean    (X+Y) =        10.03 um
[11/27 23:33:31   1704s] Total instances flipped for legalization: 5
[11/27 23:33:31   1704s] Summary Report:
[11/27 23:33:31   1704s] Instances move: 25824 (out of 27362 movable)
[11/27 23:33:31   1704s] Instances flipped: 5
[11/27 23:33:31   1704s] Mean displacement: 10.03 um
[11/27 23:33:31   1704s] Max displacement: 483.86 um (Instance: CORE/U34280) (689.44, 976.64) -> (961.62, 764.96)
[11/27 23:33:31   1704s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:33:31   1704s] Total instances moved : 25824
[11/27 23:33:31   1704s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.215, MEM:2916.2M
[11/27 23:33:31   1704s] Total net bbox length = 1.596e+06 (7.820e+05 8.141e+05) (ext = 1.779e+04)
[11/27 23:33:31   1704s] Runtime: CPU: 0:00:07.3 REAL: 0:00:08.0 MEM: 2916.2MB
[11/27 23:33:31   1704s] [CPU] RefinePlace/total (cpu=0:00:07.3, real=0:00:08.0, mem=2916.2MB) @(0:28:17 - 0:28:24).
[11/27 23:33:31   1704s] *** Finished refinePlace (0:28:24 mem=2916.2M) ***
[11/27 23:33:31   1704s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.11
[11/27 23:33:31   1704s] OPERPROF: Finished RefinePlace at level 1, CPU:7.330, REAL:7.349, MEM:2916.2M
[11/27 23:33:31   1704s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2916.2M
[11/27 23:33:31   1704s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:2891.2M
[11/27 23:33:31   1704s] *** maximum move = 483.86 um ***
[11/27 23:33:31   1704s] *** Finished re-routing un-routed nets (2891.2M) ***
[11/27 23:33:32   1705s] OPERPROF: Starting DPlace-Init at level 1, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF:     Starting CMU at level 3, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2891.2M
[11/27 23:33:32   1705s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2891.2M
[11/27 23:33:33   1706s] 
[11/27 23:33:33   1706s] *** Finish Physical Update (cpu=0:00:09.4 real=0:00:10.0 mem=2891.2M) ***
[11/27 23:33:33   1706s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.7
[11/27 23:33:33   1706s] ** GigaOpt Optimizer WNS Slack -2.089 TNS Slack -3739.093 Density 94.73
[11/27 23:33:33   1706s] Skipped Place ECO bump recovery (WNS opt)
[11/27 23:33:33   1706s] Optimizer WNS Pass 6
[11/27 23:33:33   1706s] OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.089|-3694.769|
|reg2reg   |-1.047|-1758.001|
|HEPG      |-1.047|-1758.001|
|All Paths |-2.089|-3739.093|
+----------+------+---------+

[11/27 23:33:33   1706s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2891.2M
[11/27 23:33:33   1706s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2891.2M
[11/27 23:33:33   1706s] Active Path Group: reg2reg  
[11/27 23:33:33   1706s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:33:33   1706s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:33:33   1706s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:33:33   1706s] |  -1.047|   -2.089|-1758.001|-3739.093|   94.73%|   0:00:00.0| 2891.2M|av_func_mode_max|  reg2reg| CORE/img_reg_2__2__4_/D          |
[11/27 23:33:34   1707s] |  -0.981|   -2.155|-1683.640|-3765.193|   94.74%|   0:00:01.0| 2891.2M|av_func_mode_max|  reg2reg| CORE/img_reg_0__11__1_/D         |
[11/27 23:33:34   1707s] |  -0.950|   -2.155|-1625.798|-3764.210|   94.75%|   0:00:00.0| 2891.2M|av_func_mode_max|  reg2reg| CORE/img_reg_0__11__1_/D         |
[11/27 23:33:35   1708s] |  -0.895|   -2.155|-1531.157|-3763.259|   94.75%|   0:00:01.0| 2891.2M|av_func_mode_max|  reg2reg| CORE/img_reg_1__3__0_/D          |
[11/27 23:33:35   1708s] |  -0.866|   -2.161|-1493.409|-3773.081|   94.75%|   0:00:00.0| 2891.2M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:33:35   1708s] |  -0.833|   -2.134|-1476.431|-3756.712|   94.75%|   0:00:00.0| 2986.6M|av_func_mode_max|  reg2reg| CORE/img_reg_7__3__0_/D          |
[11/27 23:33:36   1709s] |  -0.782|   -2.138|-1364.860|-3751.751|   94.79%|   0:00:01.0| 2986.6M|av_func_mode_max|  reg2reg| CORE/img_reg_8__0__4_/D          |
[11/27 23:33:37   1710s] |  -0.752|   -2.111|-1324.193|-3763.592|   94.82%|   0:00:01.0| 2986.6M|av_func_mode_max|  reg2reg| CORE/img_reg_7__14__2_/D         |
[11/27 23:33:38   1711s] |  -0.724|   -2.111|-1258.277|-3756.738|   94.82%|   0:00:01.0| 2986.6M|av_func_mode_max|  reg2reg| CORE/img_reg_7__14__7_/D         |
[11/27 23:33:39   1712s] |  -0.704|   -2.111|-1216.539|-3750.670|   94.86%|   0:00:01.0| 2986.6M|av_func_mode_max|  reg2reg| CORE/img_reg_7__14__2_/D         |
[11/27 23:33:41   1714s] |  -0.676|   -2.111|-1171.786|-3752.471|   94.90%|   0:00:02.0| 3024.8M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:33:42   1715s] |  -0.654|   -2.111|-1097.468|-3751.624|   94.95%|   0:00:01.0| 3024.8M|av_func_mode_max|  reg2reg| CORE/img_reg_0__11__1_/D         |
[11/27 23:33:43   1716s] |  -0.627|   -2.111|-1072.327|-3751.077|   94.97%|   0:00:01.0| 3024.8M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:33:45   1718s] |  -0.623|   -2.022|-1056.810|-3488.800|   95.00%|   0:00:02.0| 3024.8M|av_func_mode_max|  reg2reg| CORE/img_reg_7__2__5_/D          |
[11/27 23:33:51   1724s] |  -0.623|   -2.022|-1050.220|-3488.226|   95.01%|   0:00:06.0| 3024.8M|av_func_mode_max|  reg2reg| CORE/img_reg_7__2__5_/D          |
[11/27 23:34:16   1749s] |  -0.623|   -2.022|-1045.502|-3487.822|   94.99%|   0:00:25.0| 2986.8M|av_func_mode_max|  reg2reg| CORE/img_reg_7__2__5_/D          |
[11/27 23:34:19   1752s] |  -0.606|   -2.022|-1018.609|-3487.404|   95.00%|   0:00:03.0| 2986.8M|av_func_mode_max|  reg2reg| CORE/img_reg_7__2__5_/D          |
[11/27 23:34:21   1754s] |  -0.603|   -2.022|-1001.432|-3487.453|   95.01%|   0:00:02.0| 2986.8M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:34:24   1757s] |  -0.603|   -2.022| -999.190|-3487.453|   95.01%|   0:00:03.0| 3005.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:34:31   1764s] |  -0.603|   -2.022| -998.146|-3487.356|   95.00%|   0:00:07.0| 3005.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:34:32   1765s] |  -0.603|   -2.022| -995.397|-3487.396|   95.00%|   0:00:01.0| 3005.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:34:32   1765s] Starting generalSmallTnsOpt
[11/27 23:34:32   1765s] Ending generalSmallTnsOpt End
[11/27 23:34:32   1765s] Analyzing useful skew in preCTS mode ...
[11/27 23:34:32   1765s] skewClock did not found any end points to delay or to advance
[11/27 23:34:32   1765s] skewClock did not found any end points to delay or to advance
[11/27 23:34:32   1765s] skewClock did not found any end points to delay or to advance
[11/27 23:34:32   1765s] skewClock did not found any end points to delay or to advance
[11/27 23:34:32   1765s] Finish useful skew analysis
[11/27 23:34:32   1765s] |  -0.603|   -2.022| -995.397|-3487.396|   95.00%|   0:00:00.0| 3005.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:34:33   1766s] |  -0.603|   -2.022| -995.397|-3487.396|   95.00%|   0:00:01.0| 3005.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__7__0_/D          |
[11/27 23:34:33   1766s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:34:33   1766s] 
[11/27 23:34:33   1766s] *** Finish Core Optimize Step (cpu=0:00:59.9 real=0:01:00.0 mem=3005.9M) ***
[11/27 23:34:33   1766s] Active Path Group: default 
[11/27 23:34:33   1766s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:34:33   1766s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:34:33   1766s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:34:33   1766s] |  -2.022|   -2.022|-3454.579|-3487.396|   95.00%|   0:00:00.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:34   1767s] |  -1.993|   -1.993|-3398.146|-3430.962|   95.01%|   0:00:01.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:34   1767s] |  -1.975|   -1.975|-3393.640|-3426.457|   95.01%|   0:00:00.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:36   1769s] |  -1.922|   -1.922|-3330.960|-3363.777|   95.01%|   0:00:02.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:37   1770s] |  -1.876|   -1.876|-3271.156|-3303.972|   95.01%|   0:00:01.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:39   1772s] |  -1.876|   -1.876|-3268.347|-3301.163|   95.01%|   0:00:02.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:44   1777s] |  -1.876|   -1.876|-3268.335|-3301.152|   95.01%|   0:00:05.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:44   1777s] Starting generalSmallTnsOpt
[11/27 23:34:44   1777s] Ending generalSmallTnsOpt End
[11/27 23:34:44   1777s] Analyzing useful skew in preCTS mode ...
[11/27 23:34:44   1777s] skewClock did not found any end points to delay or to advance
[11/27 23:34:44   1777s] skewClock did not found any end points to delay or to advance
[11/27 23:34:44   1777s] skewClock did not found any end points to delay or to advance
[11/27 23:34:44   1777s] skewClock did not found any end points to delay or to advance
[11/27 23:34:44   1777s] Finish useful skew analysis
[11/27 23:34:44   1777s] |  -1.876|   -1.876|-3268.335|-3301.151|   95.01%|   0:00:00.0| 3005.9M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:34:44   1777s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:34:44   1777s] 
[11/27 23:34:44   1777s] *** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:11.0 mem=3005.9M) ***
[11/27 23:34:44   1777s] 
[11/27 23:34:44   1777s] *** Finished Optimize Step Cumulative (cpu=0:01:11 real=0:01:11 mem=3005.9M) ***
[11/27 23:34:44   1777s] OptDebug: End of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.876|-3268.335|
|reg2reg   |-0.603| -995.238|
|HEPG      |-0.603| -995.238|
|All Paths |-1.876|-3301.151|
+----------+------+---------+

[11/27 23:34:44   1777s] ** GigaOpt Optimizer WNS Slack -1.876 TNS Slack -3301.151 Density 95.01
[11/27 23:34:44   1777s] Placement Snapshot: Density distribution:
[11/27 23:34:44   1777s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:34:44   1777s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:34:44   1777s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:34:44   1777s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:34:44   1777s] [0.35 - 0.40]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.30 - 0.35]: 2 (0.61%)
[11/27 23:34:44   1777s] [0.25 - 0.30]: 0 (0.00%)
[11/27 23:34:44   1777s] [0.20 - 0.25]: 6 (1.83%)
[11/27 23:34:44   1777s] [0.15 - 0.20]: 25 (7.62%)
[11/27 23:34:44   1777s] [0.10 - 0.15]: 52 (15.85%)
[11/27 23:34:44   1777s] [0.05 - 0.10]: 177 (53.96%)
[11/27 23:34:44   1777s] [0.00 - 0.05]: 61 (18.60%)
[11/27 23:34:44   1777s] Begin: Area Reclaim Optimization
[11/27 23:34:44   1777s] *** AreaOpt #10 [begin] : totSession cpu/real = 0:29:37.3/1:20:32.8 (0.4), mem = 3005.9M
[11/27 23:34:44   1777s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3005.9M
[11/27 23:34:44   1777s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3005.9M
[11/27 23:34:45   1778s] Reclaim Optimization WNS Slack -1.876  TNS Slack -3301.151 Density 95.01
[11/27 23:34:45   1778s] +---------+---------+--------+---------+------------+--------+
[11/27 23:34:45   1778s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:34:45   1778s] +---------+---------+--------+---------+------------+--------+
[11/27 23:34:45   1778s] |   95.01%|        -|  -1.876|-3301.151|   0:00:00.0| 3005.9M|
[11/27 23:34:45   1778s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:34:46   1779s] |   95.01%|        4|  -1.876|-3301.146|   0:00:01.0| 3005.9M|
[11/27 23:34:58   1791s] |   94.78%|      382|  -1.875|-3291.909|   0:00:12.0| 3005.9M|
[11/27 23:34:58   1791s] |   94.78%|        1|  -1.875|-3291.909|   0:00:00.0| 3005.9M|
[11/27 23:34:59   1792s] |   94.78%|        0|  -1.875|-3291.909|   0:00:01.0| 3005.9M|
[11/27 23:34:59   1792s] +---------+---------+--------+---------+------------+--------+
[11/27 23:34:59   1792s] Reclaim Optimization End WNS Slack -1.875  TNS Slack -3291.909 Density 94.78
[11/27 23:34:59   1792s] 
[11/27 23:34:59   1792s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 166 **
[11/27 23:34:59   1792s] --------------------------------------------------------------
[11/27 23:34:59   1792s] |                                   | Total     | Sequential |
[11/27 23:34:59   1792s] --------------------------------------------------------------
[11/27 23:34:59   1792s] | Num insts resized                 |     166  |       0    |
[11/27 23:34:59   1792s] | Num insts undone                  |     216  |       0    |
[11/27 23:34:59   1792s] | Num insts Downsized               |     166  |       0    |
[11/27 23:34:59   1792s] | Num insts Samesized               |       0  |       0    |
[11/27 23:34:59   1792s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:34:59   1792s] | Num multiple commits+uncommits    |       2  |       -    |
[11/27 23:34:59   1792s] --------------------------------------------------------------
[11/27 23:34:59   1792s] Bottom Preferred Layer:
[11/27 23:34:59   1792s]     None
[11/27 23:34:59   1792s] Via Pillar Rule:
[11/27 23:34:59   1792s]     None
[11/27 23:34:59   1792s] End: Core Area Reclaim Optimization (cpu = 0:00:14.9) (real = 0:00:15.0) **
[11/27 23:34:59   1792s] *** AreaOpt #10 [finish] : cpu/real = 0:00:14.9/0:00:14.9 (1.0), totSession cpu/real = 0:29:52.1/1:20:47.7 (0.4), mem = 3005.9M
[11/27 23:34:59   1792s] 
[11/27 23:34:59   1792s] =============================================================================================
[11/27 23:34:59   1792s]  Step TAT Report for AreaOpt #10                                                20.15-s105_1
[11/27 23:34:59   1792s] =============================================================================================
[11/27 23:34:59   1792s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:34:59   1792s] ---------------------------------------------------------------------------------------------
[11/27 23:34:59   1792s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:34:59   1792s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:34:59   1792s] [ OptSingleIteration     ]      4   0:00:00.1  (   0.8 % )     0:00:13.8 /  0:00:13.8    1.0
[11/27 23:34:59   1792s] [ OptGetWeight           ]    216   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:34:59   1792s] [ OptEval                ]    216   0:00:03.5  (  23.3 % )     0:00:03.5 /  0:00:03.4    1.0
[11/27 23:34:59   1792s] [ OptCommit              ]    216   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.3
[11/27 23:34:59   1792s] [ IncrTimingUpdate       ]     91   0:00:06.9  (  46.3 % )     0:00:06.9 /  0:00:07.0    1.0
[11/27 23:34:59   1792s] [ PostCommitDelayUpdate  ]    256   0:00:00.3  (   1.7 % )     0:00:03.2 /  0:00:03.1    1.0
[11/27 23:34:59   1792s] [ IncrDelayCalc          ]    453   0:00:03.0  (  19.9 % )     0:00:03.0 /  0:00:02.9    1.0
[11/27 23:34:59   1792s] [ MISC                   ]          0:00:01.0  (   6.4 % )     0:00:01.0 /  0:00:00.9    1.0
[11/27 23:34:59   1792s] ---------------------------------------------------------------------------------------------
[11/27 23:34:59   1792s]  AreaOpt #10 TOTAL                  0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:14.9    1.0
[11/27 23:34:59   1792s] ---------------------------------------------------------------------------------------------
[11/27 23:34:59   1792s] 
[11/27 23:34:59   1792s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=2894.88M, totSessionCpu=0:29:52).
[11/27 23:34:59   1792s] Placement Snapshot: Density distribution:
[11/27 23:34:59   1792s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:34:59   1792s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.55 - 0.60]: 1 (0.30%)
[11/27 23:34:59   1792s] [0.50 - 0.55]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:34:59   1792s] [0.40 - 0.45]: 2 (0.61%)
[11/27 23:34:59   1792s] [0.35 - 0.40]: 1 (0.30%)
[11/27 23:34:59   1792s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:34:59   1792s] [0.25 - 0.30]: 0 (0.00%)
[11/27 23:34:59   1792s] [0.20 - 0.25]: 6 (1.83%)
[11/27 23:34:59   1792s] [0.15 - 0.20]: 25 (7.62%)
[11/27 23:34:59   1792s] [0.10 - 0.15]: 52 (15.85%)
[11/27 23:34:59   1792s] [0.05 - 0.10]: 193 (58.84%)
[11/27 23:34:59   1792s] [0.00 - 0.05]: 45 (13.72%)
[11/27 23:34:59   1792s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.8
[11/27 23:34:59   1792s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2894.9M
[11/27 23:34:59   1792s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:       Starting CMU at level 4, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:2891.9M
[11/27 23:34:59   1792s] TDRefine: refinePlace mode is spiral
[11/27 23:34:59   1792s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.12
[11/27 23:34:59   1792s] OPERPROF: Starting RefinePlace at level 1, MEM:2891.9M
[11/27 23:34:59   1792s] *** Starting refinePlace (0:29:52 mem=2891.9M) ***
[11/27 23:34:59   1792s] Total net bbox length = 1.597e+06 (7.821e+05 8.145e+05) (ext = 1.779e+04)
[11/27 23:34:59   1792s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:34:59   1792s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2891.9M
[11/27 23:34:59   1792s] 
[11/27 23:34:59   1792s] Starting Small incrNP...
[11/27 23:34:59   1792s] User Input Parameters:
[11/27 23:34:59   1792s] - Congestion Driven    : Off
[11/27 23:34:59   1792s] - Timing Driven        : Off
[11/27 23:34:59   1792s] - Area-Violation Based : Off
[11/27 23:34:59   1792s] - Start Rollback Level : -5
[11/27 23:34:59   1792s] - Legalized            : On
[11/27 23:34:59   1792s] - Window Based         : Off
[11/27 23:34:59   1792s] - eDen incr mode       : Off
[11/27 23:34:59   1792s] - Small incr mode      : On
[11/27 23:34:59   1792s] 
[11/27 23:34:59   1792s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2891.9M
[11/27 23:34:59   1792s] default core: bins with density > 0.750 = 70.75 % ( 283 / 400 )
[11/27 23:34:59   1792s] Density distribution unevenness ratio = 2.542%
[11/27 23:34:59   1792s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.006, MEM:2891.9M
[11/27 23:34:59   1792s] cost 1.030864, thresh 1.000000
[11/27 23:34:59   1792s] OPERPROF:   Starting spMPad at level 2, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Starting spContextMPad at level 3, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2891.9M
[11/27 23:34:59   1792s] MP Top (27380): mp=1.002. U=0.948.
[11/27 23:34:59   1792s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2891.9M
[11/27 23:34:59   1792s] MPU (27380) 0.948 -> 0.950
[11/27 23:34:59   1792s] incrNP th 1.000, 0.100
[11/27 23:34:59   1792s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:34:59   1792s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2891.9M
[11/27 23:34:59   1792s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2891.9M
[11/27 23:34:59   1792s] no activity file in design. spp won't run.
[11/27 23:34:59   1792s] [spp] 0
[11/27 23:34:59   1792s] [adp] 0:1:1:3
[11/27 23:34:59   1792s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.005, MEM:2891.9M
[11/27 23:34:59   1792s] SP #FI/SF FL/PI 0/0 24717/2663
[11/27 23:34:59   1792s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.010, MEM:2891.9M
[11/27 23:34:59   1792s] NP #FI/FS/SF FL/PI: 3/47/0 27380/2663
[11/27 23:34:59   1792s] no activity file in design. spp won't run.
[11/27 23:34:59   1792s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:34:59   1792s] OPERPROF:   Starting npPlace at level 2, MEM:2899.1M
[11/27 23:34:59   1792s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:34:59   1792s] No instances found in the vector
[11/27 23:34:59   1792s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2903.1M, DRC: 0)
[11/27 23:34:59   1792s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:35:01   1795s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:35:01   1795s] No instances found in the vector
[11/27 23:35:01   1795s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2913.1M, DRC: 0)
[11/27 23:35:01   1795s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:35:04   1797s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:35:04   1797s] No instances found in the vector
[11/27 23:35:04   1797s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2913.1M, DRC: 0)
[11/27 23:35:04   1797s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:35:06   1799s] OPERPROF:   Finished npPlace at level 2, CPU:7.110, REAL:7.128, MEM:2915.3M
[11/27 23:35:06   1799s] no activity file in design. spp won't run.
[11/27 23:35:06   1799s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2915.3M
[11/27 23:35:06   1799s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2915.3M
[11/27 23:35:06   1799s] 
[11/27 23:35:06   1799s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2915.3M
[11/27 23:35:06   1799s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2915.3M
[11/27 23:35:06   1799s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2915.3M
[11/27 23:35:06   1799s] default core: bins with density > 0.750 = 76.00 % ( 304 / 400 )
[11/27 23:35:06   1799s] Density distribution unevenness ratio = 2.911%
[11/27 23:35:06   1799s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2915.3M
[11/27 23:35:06   1799s] RPlace postIncrNP: Density = 1.030864 -> 1.072840.
[11/27 23:35:06   1799s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:35:06   1799s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:35:06   1799s] [1.05 - 1.10] :	 0 (0.00%) -> 3 (0.75%)
[11/27 23:35:06   1799s] [1.00 - 1.05] :	 34 (8.50%) -> 83 (20.75%)
[11/27 23:35:06   1799s] [0.95 - 1.00] :	 188 (47.00%) -> 123 (30.75%)
[11/27 23:35:06   1799s] [0.90 - 0.95] :	 64 (16.00%) -> 73 (18.25%)
[11/27 23:35:06   1799s] [0.85 - 0.90] :	 30 (7.50%) -> 40 (10.00%)
[11/27 23:35:06   1799s] [0.80 - 0.85] :	 10 (2.50%) -> 11 (2.75%)
[11/27 23:35:06   1799s] Move report: incrNP moves 26041 insts, mean move: 8.03 um, max move: 240.32 um 
[11/27 23:35:06   1799s] 	Max move on inst (CORE/U28847): (596.44, 911.12) --> (695.64, 770.00)
[11/27 23:35:06   1799s] Finished incrNP (cpu=0:00:07.3, real=0:00:07.0, mem=2915.3M)
[11/27 23:35:06   1799s] End of Small incrNP (cpu=0:00:07.3, real=0:00:07.0)
[11/27 23:35:06   1799s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2915.3M
[11/27 23:35:06   1799s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2915.3M
[11/27 23:35:06   1799s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2915.3M
[11/27 23:35:06   1799s] Starting refinePlace ...
[11/27 23:35:06   1799s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 23:35:06   1799s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:35:06   1799s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:35:06   1799s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2915.3MB) @(0:30:00 - 0:30:00).
[11/27 23:35:06   1799s] Move report: preRPlace moves 21901 insts, mean move: 4.31 um, max move: 217.10 um 
[11/27 23:35:06   1799s] 	Max move on inst (CORE/U28955): (693.78, 618.80) --> (709.28, 820.40)
[11/27 23:35:06   1799s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:35:06   1799s] wireLenOptFixPriorityInst 2663 inst fixed
[11/27 23:35:06   1799s] Placement tweakage begins.
[11/27 23:35:06   1799s] wire length = 2.017e+06
[11/27 23:35:07   1800s] wire length = 1.958e+06
[11/27 23:35:07   1800s] Placement tweakage ends.
[11/27 23:35:07   1800s] Move report: tweak moves 9069 insts, mean move: 4.24 um, max move: 34.72 um 
[11/27 23:35:07   1800s] 	Max move on inst (CORE/U31263): (409.20, 795.20) --> (374.48, 795.20)
[11/27 23:35:07   1800s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2927.2MB) @(0:30:00 - 0:30:01).
[11/27 23:35:07   1800s] 
[11/27 23:35:07   1800s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:35:08   1801s] Move report: legalization moves 1181 insts, mean move: 21.48 um, max move: 196.96 um spiral
[11/27 23:35:08   1801s] 	Max move on inst (CORE/U24034): (640.46, 714.56) --> (509.02, 649.04)
[11/27 23:35:08   1801s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2927.2MB) @(0:30:01 - 0:30:01).
[11/27 23:35:08   1801s] Move report: Detail placement moves 22916 insts, mean move: 5.71 um, max move: 275.70 um 
[11/27 23:35:08   1801s] 	Max move on inst (CORE/U28621): (675.18, 512.96) --> (621.24, 291.20)
[11/27 23:35:08   1801s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2927.2MB
[11/27 23:35:08   1801s] Statistics of distance of Instance movement in refine placement:
[11/27 23:35:08   1801s]   maximum (X+Y) =       424.08 um
[11/27 23:35:08   1801s]   inst (CORE/U28809) with max move: (597.68, 477.68) -> (709.28, 790.16)
[11/27 23:35:08   1801s]   mean    (X+Y) =         9.97 um
[11/27 23:35:08   1801s] Total instances flipped for legalization: 1084
[11/27 23:35:08   1801s] Summary Report:
[11/27 23:35:08   1801s] Instances move: 25873 (out of 27380 movable)
[11/27 23:35:08   1801s] Instances flipped: 1084
[11/27 23:35:08   1801s] Mean displacement: 9.97 um
[11/27 23:35:08   1801s] Max displacement: 424.08 um (Instance: CORE/U28809) (597.68, 477.68) -> (709.28, 790.16)
[11/27 23:35:08   1801s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:35:08   1801s] Total instances moved : 25873
[11/27 23:35:08   1801s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.530, REAL:1.519, MEM:2927.2M
[11/27 23:35:08   1801s] Total net bbox length = 1.563e+06 (7.419e+05 8.215e+05) (ext = 1.771e+04)
[11/27 23:35:08   1801s] Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 2927.2MB
[11/27 23:35:08   1801s] [CPU] RefinePlace/total (cpu=0:00:08.9, real=0:00:09.0, mem=2927.2MB) @(0:29:52 - 0:30:01).
[11/27 23:35:08   1801s] *** Finished refinePlace (0:30:01 mem=2927.2M) ***
[11/27 23:35:08   1801s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.12
[11/27 23:35:08   1801s] OPERPROF: Finished RefinePlace at level 1, CPU:8.860, REAL:8.875, MEM:2927.2M
[11/27 23:35:08   1801s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2927.2M
[11/27 23:35:08   1801s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2892.2M
[11/27 23:35:08   1801s] *** maximum move = 424.08 um ***
[11/27 23:35:08   1801s] *** Finished re-routing un-routed nets (2892.2M) ***
[11/27 23:35:09   1803s] OPERPROF: Starting DPlace-Init at level 1, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF:     Starting CMU at level 3, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2892.2M
[11/27 23:35:09   1803s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.038, MEM:2892.2M
[11/27 23:35:10   1803s] 
[11/27 23:35:10   1803s] *** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=2892.2M) ***
[11/27 23:35:10   1803s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.8
[11/27 23:35:10   1803s] ** GigaOpt Optimizer WNS Slack -1.948 TNS Slack -3346.566 Density 94.78
[11/27 23:35:10   1803s] Recovering Place ECO bump
[11/27 23:35:10   1803s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2892.2M
[11/27 23:35:10   1803s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2892.2M
[11/27 23:35:10   1803s] Active Path Group: reg2reg  
[11/27 23:35:10   1803s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:35:10   1803s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:35:10   1803s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:35:10   1803s] |  -1.694|   -1.948|-3047.400|-3346.566|   94.78%|   0:00:00.0| 2892.2M|av_func_mode_max|  reg2reg| CORE/img_reg_8__1__6_/D          |
[11/27 23:35:11   1804s] |  -1.341|   -1.949|-2293.932|-3293.125|   94.79%|   0:00:01.0| 2892.2M|av_func_mode_max|  reg2reg| CORE/img_reg_8__1__6_/D          |
[11/27 23:35:11   1804s] |  -1.275|   -1.949|-2217.649|-3292.798|   94.79%|   0:00:00.0| 2892.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:35:12   1805s] |  -1.219|   -1.949|-2192.202|-3289.787|   94.81%|   0:00:01.0| 2892.2M|av_func_mode_max|  reg2reg| CORE/img_reg_2__11__3_/D         |
[11/27 23:35:12   1805s] |  -1.169|   -1.949|-2121.930|-3288.518|   94.82%|   0:00:00.0| 2892.2M|av_func_mode_max|  reg2reg| CORE/img_reg_14__3__2_/D         |
[11/27 23:35:12   1805s] |  -1.172|   -1.949|-2027.364|-3292.680|   94.82%|   0:00:00.0| 2987.6M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:35:13   1806s] |  -1.149|   -1.949|-2006.402|-3292.057|   94.82%|   0:00:01.0| 2987.6M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__7_/D          |
[11/27 23:35:13   1806s] |  -1.119|   -1.949|-1976.450|-3292.057|   94.82%|   0:00:00.0| 2987.6M|av_func_mode_max|  reg2reg| CORE/img_reg_9__13__0_/D         |
[11/27 23:35:13   1806s] |  -1.088|   -1.949|-1928.879|-3290.869|   94.83%|   0:00:00.0| 2987.6M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__4_/D       |
[11/27 23:35:14   1807s] |  -1.036|   -1.949|-1886.053|-3301.654|   94.84%|   0:00:01.0| 2987.6M|av_func_mode_max|  reg2reg| CORE/img_reg_11__1__2_/D         |
[11/27 23:35:14   1807s] |  -0.998|   -1.949|-1811.307|-3310.369|   94.86%|   0:00:00.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_2__11__3_/D         |
[11/27 23:35:15   1808s] |  -0.966|   -1.949|-1716.083|-3302.316|   94.87%|   0:00:01.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_6__0__7_/D          |
[11/27 23:35:15   1808s] |  -0.934|   -1.949|-1675.182|-3291.920|   94.87%|   0:00:00.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_11__6__6_/D         |
[11/27 23:35:15   1808s] |  -0.903|   -1.949|-1645.737|-3285.125|   94.87%|   0:00:00.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/A67_shift_reg_0__4_/D       |
[11/27 23:35:16   1809s] |  -0.873|   -1.949|-1563.264|-3282.698|   94.89%|   0:00:01.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_4__7__1_/D          |
[11/27 23:35:16   1809s] |  -0.843|   -1.949|-1515.574|-3280.210|   94.89%|   0:00:00.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_4__5__0_/D          |
[11/27 23:35:17   1810s] |  -0.813|   -1.949|-1437.845|-3274.436|   94.93%|   0:00:01.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_4__7__1_/D          |
[11/27 23:35:17   1810s] |  -0.788|   -1.949|-1408.438|-3273.944|   94.93%|   0:00:00.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_4__7__1_/D          |
[11/27 23:35:17   1810s] |  -0.759|   -1.949|-1358.270|-3273.432|   94.97%|   0:00:00.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_4__5__0_/D          |
[11/27 23:35:18   1811s] |  -0.731|   -1.949|-1297.908|-3271.711|   95.00%|   0:00:01.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:35:23   1816s] |  -0.725|   -1.949|-1276.581|-3271.138|   95.00%|   0:00:05.0| 2990.6M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:24   1817s] |  -0.702|   -1.949|-1249.099|-3270.221|   95.01%|   0:00:01.0| 3009.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:32   1825s] |  -0.688|   -1.949|-1211.641|-3269.261|   95.01%|   0:00:08.0| 2971.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:33   1826s] |  -0.688|   -1.949|-1183.962|-3277.371|   95.00%|   0:00:01.0| 2971.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:52   1845s] |  -0.688|   -1.949|-1174.995|-3276.846|   95.00%|   0:00:19.0| 2971.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:55   1848s] |  -0.688|   -1.949|-1164.452|-3275.301|   95.00%|   0:00:03.0| 2971.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:56   1849s] |  -0.688|   -1.949|-1157.215|-3275.209|   95.00%|   0:00:01.0| 2971.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:57   1850s] |  -0.688|   -1.948|-1157.251|-3275.207|   95.00%|   0:00:01.0| 2971.7M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:35:57   1850s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:35:57   1850s] 
[11/27 23:35:57   1850s] *** Finish Core Optimize Step (cpu=0:00:46.7 real=0:00:47.0 mem=2971.7M) ***
[11/27 23:35:57   1850s] Active Path Group: default 
[11/27 23:35:57   1850s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:35:57   1850s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:35:57   1850s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:35:57   1850s] |  -1.948|   -1.948|-3245.139|-3275.207|   95.00%|   0:00:00.0| 2971.7M|av_func_mode_max|  default| CORE/img_reg_1__10__5_/D         |
[11/27 23:35:57   1850s] |  -1.914|   -1.914|-3174.809|-3204.876|   95.00%|   0:00:00.0| 2971.7M|av_func_mode_max|  default| CORE/img_reg_1__10__5_/D         |
[11/27 23:35:58   1851s] |  -1.865|   -1.865|-3115.023|-3145.091|   95.01%|   0:00:01.0| 2971.7M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:35:58   1851s] |  -1.773|   -1.773|-3109.901|-3139.969|   95.01%|   0:00:00.0| 2971.7M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:36:02   1855s] |  -1.752|   -1.752|-3062.702|-3092.770|   95.01%|   0:00:04.0| 2990.8M|av_func_mode_max|  default| CORE/img_reg_12__7__2_/D         |
[11/27 23:36:03   1856s] |  -1.736|   -1.736|-3055.917|-3085.985|   95.01%|   0:00:01.0| 2990.8M|av_func_mode_max|  default| CORE/img_reg_11__10__7_/D        |
[11/27 23:36:05   1858s] |  -1.736|   -1.736|-3054.490|-3084.558|   95.01%|   0:00:02.0| 2990.8M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:36:10   1863s] |  -1.736|   -1.736|-3054.490|-3084.558|   95.01%|   0:00:05.0| 2990.8M|av_func_mode_max|  default| CORE/img_reg_0__2__4_/D          |
[11/27 23:36:10   1863s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:36:10   1863s] 
[11/27 23:36:10   1863s] *** Finish Core Optimize Step (cpu=0:00:13.5 real=0:00:13.0 mem=2990.8M) ***
[11/27 23:36:10   1863s] 
[11/27 23:36:10   1863s] *** Finished Optimize Step Cumulative (cpu=0:01:00 real=0:01:00.0 mem=2990.8M) ***
[11/27 23:36:10   1863s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2990.8M
[11/27 23:36:10   1863s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2892.8M
[11/27 23:36:10   1863s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2892.8M
[11/27 23:36:10   1863s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2892.8M
[11/27 23:36:10   1863s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:       Starting CMU at level 4, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.041, MEM:2892.8M
[11/27 23:36:10   1864s] TDRefine: refinePlace mode is spiral
[11/27 23:36:10   1864s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.13
[11/27 23:36:10   1864s] OPERPROF: Starting RefinePlace at level 1, MEM:2892.8M
[11/27 23:36:10   1864s] *** Starting refinePlace (0:31:04 mem=2892.8M) ***
[11/27 23:36:10   1864s] Total net bbox length = 1.566e+06 (7.432e+05 8.223e+05) (ext = 1.771e+04)
[11/27 23:36:10   1864s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:36:10   1864s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2892.8M
[11/27 23:36:10   1864s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2892.8M
[11/27 23:36:10   1864s] Starting refinePlace ...
[11/27 23:36:10   1864s] One DDP V2 for no tweak run.
[11/27 23:36:11   1864s] 
[11/27 23:36:11   1864s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:36:11   1864s] Move report: legalization moves 1931 insts, mean move: 36.44 um, max move: 455.08 um spiral
[11/27 23:36:11   1864s] 	Max move on inst (CORE/U26484): (528.86, 638.96) --> (983.94, 638.96)
[11/27 23:36:11   1864s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2895.8MB) @(0:31:04 - 0:31:04).
[11/27 23:36:11   1864s] Move report: Detail placement moves 1931 insts, mean move: 36.44 um, max move: 455.08 um 
[11/27 23:36:11   1864s] 	Max move on inst (CORE/U26484): (528.86, 638.96) --> (983.94, 638.96)
[11/27 23:36:11   1864s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2895.8MB
[11/27 23:36:11   1864s] Statistics of distance of Instance movement in refine placement:
[11/27 23:36:11   1864s]   maximum (X+Y) =       455.08 um
[11/27 23:36:11   1864s]   inst (CORE/U26484) with max move: (528.86, 638.96) -> (983.94, 638.96)
[11/27 23:36:11   1864s]   mean    (X+Y) =        36.44 um
[11/27 23:36:11   1864s] Total instances flipped for legalization: 1
[11/27 23:36:11   1864s] Summary Report:
[11/27 23:36:11   1864s] Instances move: 1931 (out of 27398 movable)
[11/27 23:36:11   1864s] Instances flipped: 1
[11/27 23:36:11   1864s] Mean displacement: 36.44 um
[11/27 23:36:11   1864s] Max displacement: 455.08 um (Instance: CORE/U26484) (528.86, 638.96) -> (983.94, 638.96)
[11/27 23:36:11   1864s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:36:11   1864s] Total instances moved : 1931
[11/27 23:36:11   1864s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.284, MEM:2895.8M
[11/27 23:36:11   1864s] Total net bbox length = 1.664e+06 (8.012e+05 8.629e+05) (ext = 1.772e+04)
[11/27 23:36:11   1864s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2895.8MB
[11/27 23:36:11   1864s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2895.8MB) @(0:31:04 - 0:31:04).
[11/27 23:36:11   1864s] *** Finished refinePlace (0:31:04 mem=2895.8M) ***
[11/27 23:36:11   1864s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.13
[11/27 23:36:11   1864s] OPERPROF: Finished RefinePlace at level 1, CPU:0.330, REAL:0.326, MEM:2895.8M
[11/27 23:36:11   1864s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2895.8M
[11/27 23:36:11   1864s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2892.8M
[11/27 23:36:11   1864s] *** maximum move = 455.08 um ***
[11/27 23:36:11   1864s] *** Finished re-routing un-routed nets (2892.8M) ***
[11/27 23:36:12   1865s] OPERPROF: Starting DPlace-Init at level 1, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF:     Starting CMU at level 3, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2892.8M
[11/27 23:36:12   1865s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2892.8M
[11/27 23:36:12   1865s] 
[11/27 23:36:12   1865s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2892.8M) ***
[11/27 23:36:13   1866s] ** GigaOpt Optimizer WNS Slack -3.141 TNS Slack -5595.034 Density 95.01
[11/27 23:36:13   1866s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.180|-3154.733|
|reg2reg   |-3.141|-5578.810|
|HEPG      |-3.141|-5578.810|
|All Paths |-3.141|-5595.034|
+----------+------+---------+

[11/27 23:36:13   1866s] Bottom Preferred Layer:
[11/27 23:36:13   1866s]     None
[11/27 23:36:13   1866s] Via Pillar Rule:
[11/27 23:36:13   1866s]     None
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] *** Finish pre-CTS Setup Fixing (cpu=0:13:29 real=0:13:29 mem=2892.8M) ***
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.130874.2
[11/27 23:36:13   1866s] Total-nets :: 28682, Stn-nets :: 11348, ratio :: 39.5649 %
[11/27 23:36:13   1866s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2873.8M
[11/27 23:36:13   1866s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.060, MEM:2830.8M
[11/27 23:36:13   1866s] TotalInstCnt at PhyDesignMc Destruction: 27,398
[11/27 23:36:13   1866s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.9
[11/27 23:36:13   1866s] *** WnsOpt #1 [finish] : cpu/real = 0:13:31.7/0:13:31.3 (1.0), totSession cpu/real = 0:31:06.2/1:22:01.7 (0.4), mem = 2830.8M
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] =============================================================================================
[11/27 23:36:13   1866s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[11/27 23:36:13   1866s] =============================================================================================
[11/27 23:36:13   1866s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:36:13   1866s] ---------------------------------------------------------------------------------------------
[11/27 23:36:13   1866s] [ SkewClock              ]      7   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    0.9
[11/27 23:36:13   1866s] [ AreaOpt                ]      7   0:01:48.1  (  13.3 % )     0:01:48.1 /  0:01:48.1    1.0
[11/27 23:36:13   1866s] [ RefinePlace            ]      8   0:01:14.5  (   9.2 % )     0:01:14.5 /  0:01:14.5    1.0
[11/27 23:36:13   1866s] [ SlackTraversorInit     ]      9   0:00:02.8  (   0.3 % )     0:00:02.8 /  0:00:02.8    1.0
[11/27 23:36:13   1866s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[11/27 23:36:13   1866s] [ PowerInterfaceInit     ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:36:13   1866s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:36:13   1866s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/27 23:36:13   1866s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:36:13   1866s] [ TransformInit          ]      1   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:36:13   1866s] [ OptimizationStep       ]     16   0:00:02.6  (   0.3 % )     0:10:21.9 /  0:10:22.2    1.0
[11/27 23:36:13   1866s] [ SmallTnsOpt            ]      7   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:36:13   1866s] [ OptSingleIteration     ]    420   0:00:00.7  (   0.1 % )     0:10:18.6 /  0:10:19.1    1.0
[11/27 23:36:13   1866s] [ OptGetWeight           ]    420   0:00:11.4  (   1.4 % )     0:00:11.4 /  0:00:11.5    1.0
[11/27 23:36:13   1866s] [ OptEval                ]    420   0:08:41.9  (  64.3 % )     0:08:41.9 /  0:08:42.1    1.0
[11/27 23:36:13   1866s] [ OptCommit              ]    420   0:00:01.2  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.1
[11/27 23:36:13   1866s] [ IncrTimingUpdate       ]    403   0:00:56.9  (   7.0 % )     0:00:56.9 /  0:00:57.0    1.0
[11/27 23:36:13   1866s] [ PostCommitDelayUpdate  ]    420   0:00:01.7  (   0.2 % )     0:00:16.7 /  0:00:16.7    1.0
[11/27 23:36:13   1866s] [ IncrDelayCalc          ]   2097   0:00:15.0  (   1.8 % )     0:00:15.0 /  0:00:15.1    1.0
[11/27 23:36:13   1866s] [ SetupOptGetWorkingSet  ]    962   0:00:04.3  (   0.5 % )     0:00:04.3 /  0:00:04.4    1.0
[11/27 23:36:13   1866s] [ SetupOptGetActiveNode  ]    962   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/27 23:36:13   1866s] [ SetupOptSlackGraph     ]    420   0:00:05.5  (   0.7 % )     0:00:05.5 /  0:00:05.4    1.0
[11/27 23:36:13   1866s] [ MISC                   ]          0:00:01.4  (   0.2 % )     0:00:01.4 /  0:00:01.5    1.0
[11/27 23:36:13   1866s] ---------------------------------------------------------------------------------------------
[11/27 23:36:13   1866s]  WnsOpt #1 TOTAL                    0:13:31.3  ( 100.0 % )     0:13:31.3 /  0:13:31.7    1.0
[11/27 23:36:13   1866s] ---------------------------------------------------------------------------------------------
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] End: GigaOpt Optimization in WNS mode
[11/27 23:36:13   1866s] *** Timing NOT met, worst failing slack is -3.141
[11/27 23:36:13   1866s] *** Check timing (0:00:00.0)
[11/27 23:36:13   1866s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 23:36:13   1866s] Deleting Lib Analyzer.
[11/27 23:36:13   1866s] Begin: GigaOpt Optimization in TNS mode
[11/27 23:36:13   1866s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/27 23:36:13   1866s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:36:13   1866s] Info: 27 io nets excluded
[11/27 23:36:13   1866s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:36:13   1866s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:31:06.4/1:22:01.9 (0.4), mem = 2830.8M
[11/27 23:36:13   1866s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.10
[11/27 23:36:13   1866s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:36:13   1866s] ### Creating PhyDesignMc. totSessionCpu=0:31:06 mem=2830.8M
[11/27 23:36:13   1866s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:36:13   1866s] OPERPROF: Starting DPlace-Init at level 1, MEM:2830.8M
[11/27 23:36:13   1866s] z: 2, totalTracks: 1
[11/27 23:36:13   1866s] z: 4, totalTracks: 1
[11/27 23:36:13   1866s] z: 6, totalTracks: 1
[11/27 23:36:13   1866s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:36:13   1866s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2830.8M
[11/27 23:36:13   1866s] OPERPROF:     Starting CMU at level 3, MEM:2830.8M
[11/27 23:36:13   1866s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2830.8M
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:36:13   1866s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2830.8M
[11/27 23:36:13   1866s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2830.8M
[11/27 23:36:13   1866s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2830.8M
[11/27 23:36:13   1866s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2830.8MB).
[11/27 23:36:13   1866s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2830.8M
[11/27 23:36:13   1866s] TotalInstCnt at PhyDesignMc Initialization: 27,398
[11/27 23:36:13   1866s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:07 mem=2830.8M
[11/27 23:36:13   1866s] ### Creating RouteCongInterface, started
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] Creating Lib Analyzer ...
[11/27 23:36:13   1866s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[11/27 23:36:13   1866s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[11/27 23:36:13   1866s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[11/27 23:36:13   1866s] 
[11/27 23:36:13   1866s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:36:14   1867s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:08 mem=2832.8M
[11/27 23:36:14   1867s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:08 mem=2832.8M
[11/27 23:36:14   1867s] Creating Lib Analyzer, finished. 
[11/27 23:36:14   1867s] 
[11/27 23:36:14   1867s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/27 23:36:14   1867s] 
[11/27 23:36:14   1867s] #optDebug: {0, 1.000}
[11/27 23:36:14   1867s] ### Creating RouteCongInterface, finished
[11/27 23:36:14   1867s] {MG  {5 0 44.3 0.828331} }
[11/27 23:36:14   1867s] ### Creating LA Mngr. totSessionCpu=0:31:08 mem=2832.8M
[11/27 23:36:14   1867s] ### Creating LA Mngr, finished. totSessionCpu=0:31:08 mem=2832.8M
[11/27 23:36:15   1868s] *info: 27 io nets excluded
[11/27 23:36:15   1868s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:36:15   1868s] *info: 2 clock nets excluded
[11/27 23:36:15   1868s] *info: 2 no-driver nets excluded.
[11/27 23:36:15   1868s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.130874.3
[11/27 23:36:15   1868s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[11/27 23:36:15   1868s] ** GigaOpt Optimizer WNS Slack -3.141 TNS Slack -5595.034 Density 95.01
[11/27 23:36:15   1868s] Optimizer TNS Opt
[11/27 23:36:15   1868s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.180|-3154.733|
|reg2reg   |-3.141|-5578.810|
|HEPG      |-3.141|-5578.810|
|All Paths |-3.141|-5595.034|
+----------+------+---------+

[11/27 23:36:15   1868s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2851.9M
[11/27 23:36:15   1868s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2851.9M
[11/27 23:36:15   1868s] Active Path Group: reg2reg  
[11/27 23:36:15   1868s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:36:15   1868s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:36:15   1868s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:36:15   1868s] |  -3.141|   -3.141|-5578.810|-5595.034|   95.01%|   0:00:00.0| 2851.9M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:17   1870s] |  -3.076|   -3.076|-5446.403|-5462.627|   95.01%|   0:00:02.0| 2931.2M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:17   1870s] |  -3.031|   -3.031|-5351.938|-5368.163|   95.00%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:17   1870s] |  -3.011|   -3.011|-5312.463|-5328.688|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.993|   -2.993|-5275.151|-5291.375|   94.98%|   0:00:01.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.348|   -2.348|-3948.258|-3964.528|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.290|   -2.290|-3763.732|-3781.584|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.227|   -2.227|-3667.439|-3689.526|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.197|   -2.197|-3670.891|-3692.974|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.092|   -2.180|-3418.739|-3492.507|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.076|   -2.180|-3399.910|-3481.006|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:18   1871s] |  -2.013|   -2.180|-3403.176|-3490.534|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.992|   -2.180|-3266.174|-3394.349|   94.98%|   0:00:01.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.975|   -2.180|-3262.907|-3394.349|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.946|   -2.180|-3245.039|-3388.455|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.903|   -2.218|-3207.436|-3362.286|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.847|   -2.218|-3025.285|-3299.750|   94.98%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.828|   -2.218|-3013.908|-3295.052|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.813|   -2.218|-2940.928|-3285.349|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.780|   -2.218|-2928.214|-3283.055|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1872s] |  -1.750|   -2.218|-2836.857|-3274.421|   95.00%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:19   1873s] |  -1.732|   -2.218|-2801.798|-3268.381|   95.00%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:20   1873s] |  -1.716|   -2.218|-2790.913|-3268.381|   94.99%|   0:00:01.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:20   1873s] |  -1.692|   -2.218|-2779.113|-3268.610|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:21   1874s] |  -1.679|   -2.218|-2721.799|-3257.122|   94.99%|   0:00:01.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:21   1874s] |  -1.633|   -2.218|-2719.409|-3258.286|   94.99%|   0:00:00.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__2__0_/D          |
[11/27 23:36:22   1875s] |  -1.581|   -2.218|-2701.457|-3250.430|   95.00%|   0:00:01.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_12__6__2_/D         |
[11/27 23:36:24   1877s] |  -1.556|   -2.218|-2603.012|-3240.092|   95.00%|   0:00:02.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:25   1878s] |  -1.542|   -2.218|-2594.185|-3239.527|   95.01%|   0:00:01.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:27   1880s] |  -1.542|   -2.218|-2580.181|-3234.726|   95.01%|   0:00:02.0| 2969.4M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:36:27   1880s] |  -1.542|   -2.218|-2575.128|-3233.273|   95.01%|   0:00:00.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_8__6__1_/D          |
[11/27 23:36:28   1881s] |  -1.542|   -2.218|-2571.719|-3233.273|   95.01%|   0:00:01.0| 2969.5M|av_func_mode_max|  reg2reg| CORE/img_reg_8__6__1_/D          |
[11/27 23:36:28   1881s] |  -1.542|   -2.218|-2571.699|-3233.252|   95.01%|   0:00:00.0| 2969.5M|av_func_mode_max|  reg2reg| CORE/img_reg_8__6__1_/D          |
[11/27 23:36:30   1883s] |  -1.542|   -2.218|-2547.437|-3232.737|   95.02%|   0:00:02.0| 2969.5M|av_func_mode_max|  reg2reg| CORE/img_reg_12__6__2_/D         |
[11/27 23:36:31   1884s] |  -1.542|   -2.218|-2538.673|-3229.406|   95.02%|   0:00:01.0| 2969.5M|av_func_mode_max|  reg2reg| CORE/img_reg_12__6__2_/D         |
[11/27 23:36:32   1885s] |  -1.542|   -2.218|-2537.896|-3228.797|   95.01%|   0:00:01.0| 2969.5M|av_func_mode_max|  reg2reg| CORE/img_reg_2__11__0_/D         |
[11/27 23:37:39   1952s] |  -1.542|   -2.218|-2537.582|-3228.642|   95.01%|   0:01:07.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_11__6__5_/D         |
[11/27 23:37:47   1961s] |  -1.542|   -2.218|-2537.484|-3228.653|   95.01%|   0:00:08.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_14__5__3_/D         |
[11/27 23:37:50   1964s] |  -1.542|   -2.218|-2537.335|-3228.567|   95.01%|   0:00:03.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_14__7__1_/D         |
[11/27 23:37:52   1965s] |  -1.542|   -2.218|-2537.019|-3228.251|   95.01%|   0:00:02.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_10__11__4_/D        |
[11/27 23:37:53   1966s] |  -1.542|   -2.218|-2536.250|-3227.482|   95.01%|   0:00:01.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_3__11_/D         |
[11/27 23:37:57   1970s] |  -1.542|   -2.218|-2535.711|-3226.943|   95.02%|   0:00:04.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_5__11_/D         |
[11/27 23:37:58   1971s] |  -1.542|   -2.218|-2535.472|-3226.704|   95.02%|   0:00:01.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_5__11_/D         |
[11/27 23:37:59   1972s] |  -1.542|   -2.218|-2535.381|-3226.613|   95.03%|   0:00:01.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__14_/D         |
[11/27 23:37:59   1973s] |  -1.542|   -2.218|-2535.198|-3226.430|   95.03%|   0:00:00.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__14_/D         |
[11/27 23:38:01   1975s] |  -1.542|   -2.218|-2535.454|-3226.069|   95.02%|   0:00:02.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__10_/D         |
[11/27 23:38:02   1975s] |  -1.542|   -2.218|-2535.404|-3226.019|   95.02%|   0:00:01.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__11_/D         |
[11/27 23:38:02   1975s] |  -1.542|   -2.218|-2535.388|-3226.003|   95.02%|   0:00:00.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_3__7_/D          |
[11/27 23:38:02   1975s] |  -1.542|   -2.218|-2535.248|-3226.003|   95.02%|   0:00:00.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__8_/D          |
[11/27 23:38:03   1976s] |  -1.542|   -2.218|-2535.162|-3225.917|   95.02%|   0:00:01.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/row_reg_1_/D                |
[11/27 23:38:03   1976s] |  -1.542|   -2.218|-2532.974|-3224.901|   95.02%|   0:00:00.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_0__0__1_/LD         |
[11/27 23:38:04   1977s] |  -1.542|   -2.218|-2532.765|-3224.691|   95.02%|   0:00:01.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_0__0__1_/LD         |
[11/27 23:38:07   1980s] |  -1.542|   -2.218|-2532.698|-3224.625|   95.03%|   0:00:03.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_6__6_/D          |
[11/27 23:38:09   1982s] |  -1.542|   -2.218|-2532.729|-3224.608|   95.03%|   0:00:02.0| 2988.5M|av_func_mode_max|  reg2reg| CORE/img_reg_9__6__1_/D          |
[11/27 23:38:09   1982s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:38:09   1982s] 
[11/27 23:38:09   1982s] *** Finish Core Optimize Step (cpu=0:01:54 real=0:01:54 mem=2988.5M) ***
[11/27 23:38:09   1983s] Active Path Group: default 
[11/27 23:38:09   1983s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:38:09   1983s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:38:09   1983s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:38:09   1983s] |  -2.218|   -2.218|-3151.383|-3224.608|   95.03%|   0:00:00.0| 2988.5M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:38:47   2020s] |  -2.218|   -2.218|-3151.032|-3224.258|   95.03%|   0:00:38.0| 2988.5M|av_func_mode_max|  default| CORE/img_reg_6__14__4_/D         |
[11/27 23:39:02   2035s] |  -2.218|   -2.218|-3149.072|-3222.300|   95.03%|   0:00:15.0| 2969.5M|av_func_mode_max|  default| CORE/img_reg_5__12__1_/D         |
[11/27 23:39:20   2053s] |  -2.218|   -2.218|-3147.599|-3220.944|   95.03%|   0:00:18.0| 2912.6M|av_func_mode_max|  default| CORE/img_reg_14__8__1_/D         |
[11/27 23:39:44   2077s] |  -2.218|   -2.218|-3147.046|-3220.384|   95.03%|   0:00:24.0| 2912.8M|av_func_mode_max|  default| CORE/img_reg_12__0__7_/D         |
[11/27 23:39:55   2088s] |  -2.218|   -2.218|-3146.988|-3221.779|   95.03%|   0:00:11.0| 2950.9M|av_func_mode_max|  default| CORE/img_reg_2__0__6_/D          |
[11/27 23:39:58   2092s] |  -2.218|   -2.218|-3146.951|-3221.742|   95.03%|   0:00:03.0| 2950.9M|av_func_mode_max|  default| CORE/img_reg_12__0__6_/D         |
[11/27 23:40:01   2095s] |  -2.218|   -2.218|-3146.925|-3221.742|   95.03%|   0:00:03.0| 2950.9M|av_func_mode_max|  default| CORE/img_reg_4__8__0_/D          |
[11/27 23:40:04   2097s] |  -2.218|   -2.218|-3146.857|-3221.715|   95.04%|   0:00:03.0| 2950.9M|av_func_mode_max|  default| CORE/img_reg_13__14__0_/D        |
[11/27 23:40:07   2101s] |  -2.218|   -2.218|-3146.318|-3221.176|   95.03%|   0:00:03.0| 2950.9M|av_func_mode_max|  default| CORE/i_col_reg_3_/D              |
[11/27 23:40:07   2101s] |  -2.218|   -2.218|-3145.996|-3220.854|   95.03%|   0:00:00.0| 2950.9M|av_func_mode_max|  default| CORE/i_row_reg_2_/D              |
[11/27 23:40:08   2101s] |  -2.218|   -2.218|-3145.858|-3220.716|   95.03%|   0:00:01.0| 2950.9M|av_func_mode_max|  default| CORE/act_ptr_reg_0_/D            |
[11/27 23:40:08   2101s] |  -2.218|   -2.218|-3145.819|-3220.677|   95.03%|   0:00:00.0| 2950.9M|av_func_mode_max|  default| CORE/temp_cnt_reg_3_/D           |
[11/27 23:40:08   2101s] |  -2.218|   -2.218|-3145.819|-3220.677|   95.03%|   0:00:00.0| 2950.9M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:40:08   2101s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:40:08   2101s] 
[11/27 23:40:08   2101s] *** Finish Core Optimize Step (cpu=0:01:59 real=0:01:59 mem=2950.9M) ***
[11/27 23:40:08   2102s] 
[11/27 23:40:08   2102s] *** Finished Optimize Step Cumulative (cpu=0:03:53 real=0:03:53 mem=2950.9M) ***
[11/27 23:40:08   2102s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.218|-3145.819|
|reg2reg   |-1.542|-2547.259|
|HEPG      |-1.542|-2547.259|
|All Paths |-2.218|-3220.677|
+----------+------+---------+

[11/27 23:40:08   2102s] ** GigaOpt Optimizer WNS Slack -2.218 TNS Slack -3220.677 Density 95.03
[11/27 23:40:08   2102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.9
[11/27 23:40:08   2102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2950.9M
[11/27 23:40:08   2102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.089, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:       Starting CMU at level 4, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2892.9M
[11/27 23:40:08   2102s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2892.9M
[11/27 23:40:08   2102s] TDRefine: refinePlace mode is spiral
[11/27 23:40:08   2102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.14
[11/27 23:40:08   2102s] OPERPROF: Starting RefinePlace at level 1, MEM:2892.9M
[11/27 23:40:08   2102s] *** Starting refinePlace (0:35:02 mem=2892.9M) ***
[11/27 23:40:09   2102s] Total net bbox length = 1.664e+06 (8.014e+05 8.625e+05) (ext = 1.772e+04)
[11/27 23:40:09   2102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:40:09   2102s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2892.9M
[11/27 23:40:09   2102s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2892.9M
[11/27 23:40:09   2102s] 
[11/27 23:40:09   2102s] Starting Small incrNP...
[11/27 23:40:09   2102s] User Input Parameters:
[11/27 23:40:09   2102s] - Congestion Driven    : Off
[11/27 23:40:09   2102s] - Timing Driven        : Off
[11/27 23:40:09   2102s] - Area-Violation Based : Off
[11/27 23:40:09   2102s] - Start Rollback Level : -5
[11/27 23:40:09   2102s] - Legalized            : On
[11/27 23:40:09   2102s] - Window Based         : Off
[11/27 23:40:09   2102s] - eDen incr mode       : Off
[11/27 23:40:09   2102s] - Small incr mode      : On
[11/27 23:40:09   2102s] 
[11/27 23:40:09   2102s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2892.9M
[11/27 23:40:09   2102s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2892.9M
[11/27 23:40:09   2102s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.004, MEM:2892.9M
[11/27 23:40:09   2102s] default core: bins with density > 0.750 = 70.25 % ( 281 / 400 )
[11/27 23:40:09   2102s] Density distribution unevenness ratio = 2.418%
[11/27 23:40:09   2102s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.007, MEM:2892.9M
[11/27 23:40:09   2102s] cost 1.034568, thresh 1.000000
[11/27 23:40:09   2102s] OPERPROF:   Starting spMPad at level 2, MEM:2892.9M
[11/27 23:40:09   2102s] OPERPROF:     Starting spContextMPad at level 3, MEM:2892.9M
[11/27 23:40:09   2102s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2892.9M
[11/27 23:40:09   2102s] MP Top (27384): mp=1.000. U=0.950.
[11/27 23:40:09   2102s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2892.9M
[11/27 23:40:09   2102s] MPU (27384) 0.950 -> 0.950
[11/27 23:40:09   2102s] incrNP th 1.000, 0.100
[11/27 23:40:09   2102s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:40:09   2102s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2892.9M
[11/27 23:40:09   2102s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2892.9M
[11/27 23:40:09   2102s] no activity file in design. spp won't run.
[11/27 23:40:09   2102s] [spp] 0
[11/27 23:40:09   2102s] [adp] 0:1:1:3
[11/27 23:40:09   2102s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.005, MEM:2892.9M
[11/27 23:40:09   2102s] SP #FI/SF FL/PI 0/0 24721/2663
[11/27 23:40:09   2102s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.010, MEM:2892.9M
[11/27 23:40:09   2102s] NP #FI/FS/SF FL/PI: 3/47/0 27384/2663
[11/27 23:40:09   2102s] no activity file in design. spp won't run.
[11/27 23:40:09   2102s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:40:09   2102s] OPERPROF:   Starting npPlace at level 2, MEM:2900.1M
[11/27 23:40:09   2102s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:40:09   2102s] No instances found in the vector
[11/27 23:40:09   2102s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2904.1M, DRC: 0)
[11/27 23:40:09   2102s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:40:12   2105s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:40:12   2105s] No instances found in the vector
[11/27 23:40:12   2105s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2914.2M, DRC: 0)
[11/27 23:40:12   2105s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:40:14   2108s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:40:14   2108s] No instances found in the vector
[11/27 23:40:14   2108s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2914.2M, DRC: 0)
[11/27 23:40:14   2108s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:40:16   2109s] OPERPROF:   Finished npPlace at level 2, CPU:7.570, REAL:7.560, MEM:2916.4M
[11/27 23:40:16   2109s] no activity file in design. spp won't run.
[11/27 23:40:16   2109s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2916.4M
[11/27 23:40:16   2109s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2916.4M
[11/27 23:40:16   2109s] 
[11/27 23:40:16   2109s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2916.4M
[11/27 23:40:16   2109s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2916.4M
[11/27 23:40:16   2109s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2916.4M
[11/27 23:40:16   2109s] default core: bins with density > 0.750 = 77.25 % ( 309 / 400 )
[11/27 23:40:16   2109s] Density distribution unevenness ratio = 2.848%
[11/27 23:40:16   2109s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.006, MEM:2916.4M
[11/27 23:40:16   2109s] RPlace postIncrNP: Density = 1.034568 -> 1.058025.
[11/27 23:40:16   2109s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:40:16   2109s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/27 23:40:16   2109s] [1.05 - 1.10] :	 0 (0.00%) -> 2 (0.50%)
[11/27 23:40:16   2109s] [1.00 - 1.05] :	 7 (1.75%) -> 100 (25.00%)
[11/27 23:40:16   2109s] [0.95 - 1.00] :	 226 (56.50%) -> 114 (28.50%)
[11/27 23:40:16   2109s] [0.90 - 0.95] :	 59 (14.75%) -> 74 (18.50%)
[11/27 23:40:16   2109s] [0.85 - 0.90] :	 24 (6.00%) -> 37 (9.25%)
[11/27 23:40:16   2109s] [0.80 - 0.85] :	 14 (3.50%) -> 11 (2.75%)
[11/27 23:40:16   2109s] Move report: incrNP moves 26325 insts, mean move: 11.19 um, max move: 336.28 um 
[11/27 23:40:16   2109s] 	Max move on inst (CORE/FE_RC_1673_0): (344.72, 422.24) --> (509.64, 593.60)
[11/27 23:40:16   2109s] Finished incrNP (cpu=0:00:07.7, real=0:00:07.0, mem=2916.4M)
[11/27 23:40:16   2109s] End of Small incrNP (cpu=0:00:07.7, real=0:00:07.0)
[11/27 23:40:16   2109s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2916.4M
[11/27 23:40:16   2109s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2916.4M
[11/27 23:40:16   2109s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2916.4M
[11/27 23:40:16   2109s] Starting refinePlace ...
[11/27 23:40:16   2110s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 23:40:16   2110s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:40:16   2110s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:40:16   2110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2916.4MB) @(0:35:10 - 0:35:10).
[11/27 23:40:16   2110s] Move report: preRPlace moves 22408 insts, mean move: 4.41 um, max move: 238.36 um 
[11/27 23:40:16   2110s] 	Max move on inst (CORE/FE_OFC1824_n27226): (641.70, 588.56) --> (499.10, 492.80)
[11/27 23:40:16   2110s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:40:16   2110s] wireLenOptFixPriorityInst 2663 inst fixed
[11/27 23:40:16   2110s] Placement tweakage begins.
[11/27 23:40:17   2110s] wire length = 2.031e+06
[11/27 23:40:17   2111s] wire length = 1.972e+06
[11/27 23:40:17   2111s] Placement tweakage ends.
[11/27 23:40:17   2111s] Move report: tweak moves 9377 insts, mean move: 4.23 um, max move: 37.82 um 
[11/27 23:40:17   2111s] 	Max move on inst (CORE/U31263): (409.20, 795.20) --> (371.38, 795.20)
[11/27 23:40:17   2111s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2928.2MB) @(0:35:10 - 0:35:11).
[11/27 23:40:17   2111s] 
[11/27 23:40:17   2111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:40:18   2111s] Move report: legalization moves 1188 insts, mean move: 20.07 um, max move: 223.98 um spiral
[11/27 23:40:18   2111s] 	Max move on inst (CORE/U20361): (540.02, 558.32) --> (597.68, 392.00)
[11/27 23:40:18   2111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2928.2MB) @(0:35:11 - 0:35:11).
[11/27 23:40:18   2111s] Move report: Detail placement moves 23401 insts, mean move: 5.74 um, max move: 238.36 um 
[11/27 23:40:18   2111s] 	Max move on inst (CORE/FE_OFC1824_n27226): (641.70, 588.56) --> (499.10, 492.80)
[11/27 23:40:18   2111s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2928.2MB
[11/27 23:40:18   2111s] Statistics of distance of Instance movement in refine placement:
[11/27 23:40:18   2111s]   maximum (X+Y) =       389.82 um
[11/27 23:40:18   2111s]   inst (CORE/FE_OFC2645_n23817) with max move: (394.94, 618.8) -> (638.6, 472.64)
[11/27 23:40:18   2111s]   mean    (X+Y) =        12.62 um
[11/27 23:40:18   2111s] Total instances flipped for legalization: 274
[11/27 23:40:18   2111s] Summary Report:
[11/27 23:40:18   2111s] Instances move: 25976 (out of 27384 movable)
[11/27 23:40:18   2111s] Instances flipped: 274
[11/27 23:40:18   2111s] Mean displacement: 12.62 um
[11/27 23:40:18   2111s] Max displacement: 389.82 um (Instance: CORE/FE_OFC2645_n23817) (394.94, 618.8) -> (638.6, 472.64)
[11/27 23:40:18   2111s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:40:18   2111s] Total instances moved : 25976
[11/27 23:40:18   2111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.510, REAL:1.510, MEM:2928.2M
[11/27 23:40:18   2111s] Total net bbox length = 1.570e+06 (7.477e+05 8.224e+05) (ext = 1.792e+04)
[11/27 23:40:18   2111s] Runtime: CPU: 0:00:09.3 REAL: 0:00:10.0 MEM: 2928.2MB
[11/27 23:40:18   2111s] [CPU] RefinePlace/total (cpu=0:00:09.3, real=0:00:10.0, mem=2928.2MB) @(0:35:02 - 0:35:11).
[11/27 23:40:18   2111s] *** Finished refinePlace (0:35:11 mem=2928.2M) ***
[11/27 23:40:18   2111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.14
[11/27 23:40:18   2111s] OPERPROF: Finished RefinePlace at level 1, CPU:9.290, REAL:9.276, MEM:2928.2M
[11/27 23:40:18   2111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2928.2M
[11/27 23:40:18   2111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:2893.2M
[11/27 23:40:18   2111s] *** maximum move = 389.82 um ***
[11/27 23:40:18   2111s] *** Finished re-routing un-routed nets (2893.2M) ***
[11/27 23:40:20   2113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF:     Starting CMU at level 3, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2893.2M
[11/27 23:40:20   2113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:2893.2M
[11/27 23:40:20   2113s] 
[11/27 23:40:20   2113s] *** Finish Physical Update (cpu=0:00:11.9 real=0:00:12.0 mem=2893.2M) ***
[11/27 23:40:20   2113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.9
[11/27 23:40:21   2114s] ** GigaOpt Optimizer WNS Slack -1.716 TNS Slack -2998.543 Density 95.03
[11/27 23:40:21   2114s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.716|-2925.837|
|reg2reg   |-1.371|-2512.641|
|HEPG      |-1.371|-2512.641|
|All Paths |-1.716|-2998.543|
+----------+------+---------+

[11/27 23:40:21   2114s] Bottom Preferred Layer:
[11/27 23:40:21   2114s] +---------------+------------+----------+
[11/27 23:40:21   2114s] |     Layer     |   OPT_LA   |   Rule   |
[11/27 23:40:21   2114s] +---------------+------------+----------+
[11/27 23:40:21   2114s] | metal5 (z=5)  |          4 | default  |
[11/27 23:40:21   2114s] +---------------+------------+----------+
[11/27 23:40:21   2114s] Via Pillar Rule:
[11/27 23:40:21   2114s]     None
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] *** Finish pre-CTS Setup Fixing (cpu=0:04:06 real=0:04:06 mem=2893.2M) ***
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.130874.3
[11/27 23:40:21   2114s] Total-nets :: 28668, Stn-nets :: 12145, ratio :: 42.3643 %
[11/27 23:40:21   2114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2874.1M
[11/27 23:40:21   2114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.053, MEM:2829.1M
[11/27 23:40:21   2114s] TotalInstCnt at PhyDesignMc Destruction: 27,384
[11/27 23:40:21   2114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.10
[11/27 23:40:21   2114s] *** TnsOpt #2 [finish] : cpu/real = 0:04:08.0/0:04:07.9 (1.0), totSession cpu/real = 0:35:14.4/1:26:09.8 (0.4), mem = 2829.1M
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] =============================================================================================
[11/27 23:40:21   2114s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[11/27 23:40:21   2114s] =============================================================================================
[11/27 23:40:21   2114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:40:21   2114s] ---------------------------------------------------------------------------------------------
[11/27 23:40:21   2114s] [ RefinePlace            ]      1   0:00:11.9  (   4.8 % )     0:00:11.9 /  0:00:11.9    1.0
[11/27 23:40:21   2114s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/27 23:40:21   2114s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:40:21   2114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:21   2114s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.1
[11/27 23:40:21   2114s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:40:21   2114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:21   2114s] [ TransformInit          ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[11/27 23:40:21   2114s] [ OptimizationStep       ]      2   0:00:01.3  (   0.5 % )     0:03:53.0 /  0:03:53.2    1.0
[11/27 23:40:21   2114s] [ OptSingleIteration     ]    172   0:00:00.2  (   0.1 % )     0:03:51.7 /  0:03:51.8    1.0
[11/27 23:40:21   2114s] [ OptGetWeight           ]    172   0:00:01.9  (   0.8 % )     0:00:01.9 /  0:00:01.9    1.0
[11/27 23:40:21   2114s] [ OptEval                ]    172   0:03:43.1  (  90.0 % )     0:03:43.1 /  0:03:43.1    1.0
[11/27 23:40:21   2114s] [ OptCommit              ]    172   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[11/27 23:40:21   2114s] [ IncrTimingUpdate       ]    144   0:00:03.3  (   1.3 % )     0:00:03.3 /  0:00:03.3    1.0
[11/27 23:40:21   2114s] [ PostCommitDelayUpdate  ]    172   0:00:00.1  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/27 23:40:21   2114s] [ IncrDelayCalc          ]    304   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/27 23:40:21   2114s] [ SetupOptGetWorkingSet  ]    465   0:00:01.5  (   0.6 % )     0:00:01.5 /  0:00:01.5    1.0
[11/27 23:40:21   2114s] [ SetupOptGetActiveNode  ]    465   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/27 23:40:21   2114s] [ SetupOptSlackGraph     ]    172   0:00:01.0  (   0.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/27 23:40:21   2114s] [ MISC                   ]          0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/27 23:40:21   2114s] ---------------------------------------------------------------------------------------------
[11/27 23:40:21   2114s]  TnsOpt #2 TOTAL                    0:04:07.9  ( 100.0 % )     0:04:07.9 /  0:04:08.0    1.0
[11/27 23:40:21   2114s] ---------------------------------------------------------------------------------------------
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] End: GigaOpt Optimization in TNS mode
[11/27 23:40:21   2114s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/27 23:40:21   2114s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:40:21   2114s] Info: 27 io nets excluded
[11/27 23:40:21   2114s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:40:21   2114s] ### Creating LA Mngr. totSessionCpu=0:35:15 mem=2829.1M
[11/27 23:40:21   2114s] ### Creating LA Mngr, finished. totSessionCpu=0:35:15 mem=2829.1M
[11/27 23:40:21   2114s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/27 23:40:21   2114s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:40:21   2114s] ### Creating PhyDesignMc. totSessionCpu=0:35:15 mem=2848.2M
[11/27 23:40:21   2114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2848.2M
[11/27 23:40:21   2114s] z: 2, totalTracks: 1
[11/27 23:40:21   2114s] z: 4, totalTracks: 1
[11/27 23:40:21   2114s] z: 6, totalTracks: 1
[11/27 23:40:21   2114s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:40:21   2114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2848.2M
[11/27 23:40:21   2114s] OPERPROF:     Starting CMU at level 3, MEM:2848.2M
[11/27 23:40:21   2114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2848.2M
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:40:21   2114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2848.2M
[11/27 23:40:21   2114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2848.2M
[11/27 23:40:21   2114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2848.2M
[11/27 23:40:21   2114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2848.2MB).
[11/27 23:40:21   2114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.032, MEM:2848.2M
[11/27 23:40:21   2114s] TotalInstCnt at PhyDesignMc Initialization: 27,384
[11/27 23:40:21   2114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:15 mem=2848.2M
[11/27 23:40:21   2114s] Begin: Area Reclaim Optimization
[11/27 23:40:21   2114s] *** AreaOpt #11 [begin] : totSession cpu/real = 0:35:14.7/1:26:10.1 (0.4), mem = 2848.2M
[11/27 23:40:21   2114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.11
[11/27 23:40:21   2114s] ### Creating RouteCongInterface, started
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[11/27 23:40:21   2114s] 
[11/27 23:40:21   2114s] #optDebug: {0, 1.000}
[11/27 23:40:21   2114s] ### Creating RouteCongInterface, finished
[11/27 23:40:21   2114s] ### Creating LA Mngr. totSessionCpu=0:35:15 mem=2848.2M
[11/27 23:40:21   2114s] ### Creating LA Mngr, finished. totSessionCpu=0:35:15 mem=2848.2M
[11/27 23:40:21   2114s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2848.2M
[11/27 23:40:21   2114s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2848.2M
[11/27 23:40:21   2115s] Reclaim Optimization WNS Slack -1.716  TNS Slack -2998.543 Density 95.03
[11/27 23:40:21   2115s] +---------+---------+--------+---------+------------+--------+
[11/27 23:40:21   2115s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:40:21   2115s] +---------+---------+--------+---------+------------+--------+
[11/27 23:40:21   2115s] |   95.03%|        -|  -1.716|-2998.543|   0:00:00.0| 2848.2M|
[11/27 23:40:21   2115s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:40:22   2115s] |   95.03%|        3|  -1.715|-2998.543|   0:00:01.0| 2886.3M|
[11/27 23:40:23   2116s] |   94.99%|        9|  -1.715|-2998.688|   0:00:01.0| 2886.3M|
[11/27 23:40:39   2132s] |   94.43%|      720|  -1.711|-2974.333|   0:00:16.0| 2886.3M|
[11/27 23:40:39   2132s] |   94.42%|       12|  -1.711|-2974.333|   0:00:00.0| 2886.3M|
[11/27 23:40:39   2132s] |   94.42%|        0|  -1.711|-2974.333|   0:00:00.0| 2886.3M|
[11/27 23:40:39   2132s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:40:39   2132s] |   94.42%|        0|  -1.711|-2974.333|   0:00:00.0| 2886.3M|
[11/27 23:40:39   2132s] +---------+---------+--------+---------+------------+--------+
[11/27 23:40:39   2132s] Reclaim Optimization End WNS Slack -1.711  TNS Slack -2974.332 Density 94.42
[11/27 23:40:39   2132s] 
[11/27 23:40:39   2132s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 3 Resize = 396 **
[11/27 23:40:39   2132s] --------------------------------------------------------------
[11/27 23:40:39   2132s] |                                   | Total     | Sequential |
[11/27 23:40:39   2132s] --------------------------------------------------------------
[11/27 23:40:39   2132s] | Num insts resized                 |     389  |       0    |
[11/27 23:40:39   2132s] | Num insts undone                  |     336  |       0    |
[11/27 23:40:39   2132s] | Num insts Downsized               |     389  |       0    |
[11/27 23:40:39   2132s] | Num insts Samesized               |       0  |       0    |
[11/27 23:40:39   2132s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:40:39   2132s] | Num multiple commits+uncommits    |       7  |       -    |
[11/27 23:40:39   2132s] --------------------------------------------------------------
[11/27 23:40:39   2132s] Bottom Preferred Layer:
[11/27 23:40:39   2132s] +---------------+------------+----------+
[11/27 23:40:39   2132s] |     Layer     |   OPT_LA   |   Rule   |
[11/27 23:40:39   2132s] +---------------+------------+----------+
[11/27 23:40:39   2132s] | metal5 (z=5)  |          1 | default  |
[11/27 23:40:39   2132s] +---------------+------------+----------+
[11/27 23:40:39   2132s] Via Pillar Rule:
[11/27 23:40:39   2132s]     None
[11/27 23:40:39   2132s] End: Core Area Reclaim Optimization (cpu = 0:00:18.2) (real = 0:00:18.0) **
[11/27 23:40:39   2132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:       Starting CMU at level 4, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.039, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.039, MEM:2886.3M
[11/27 23:40:39   2133s] TDRefine: refinePlace mode is spiral
[11/27 23:40:39   2133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.15
[11/27 23:40:39   2133s] OPERPROF: Starting RefinePlace at level 1, MEM:2886.3M
[11/27 23:40:39   2133s] *** Starting refinePlace (0:35:33 mem=2886.3M) ***
[11/27 23:40:39   2133s] Total net bbox length = 1.570e+06 (7.480e+05 8.224e+05) (ext = 1.792e+04)
[11/27 23:40:39   2133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:40:39   2133s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2886.3M
[11/27 23:40:39   2133s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2886.3M
[11/27 23:40:39   2133s] Starting refinePlace ...
[11/27 23:40:39   2133s] One DDP V2 for no tweak run.
[11/27 23:40:39   2133s] 
[11/27 23:40:39   2133s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:40:40   2133s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/27 23:40:40   2133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2886.3MB) @(0:35:33 - 0:35:33).
[11/27 23:40:40   2133s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:40:40   2133s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2886.3MB
[11/27 23:40:40   2133s] Statistics of distance of Instance movement in refine placement:
[11/27 23:40:40   2133s]   maximum (X+Y) =         0.00 um
[11/27 23:40:40   2133s]   mean    (X+Y) =         0.00 um
[11/27 23:40:40   2133s] Summary Report:
[11/27 23:40:40   2133s] Instances move: 0 (out of 27375 movable)
[11/27 23:40:40   2133s] Instances flipped: 0
[11/27 23:40:40   2133s] Mean displacement: 0.00 um
[11/27 23:40:40   2133s] Max displacement: 0.00 um 
[11/27 23:40:40   2133s] Total instances moved : 0
[11/27 23:40:40   2133s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.230, REAL:0.234, MEM:2886.3M
[11/27 23:40:40   2133s] Total net bbox length = 1.570e+06 (7.480e+05 8.224e+05) (ext = 1.792e+04)
[11/27 23:40:40   2133s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2886.3MB
[11/27 23:40:40   2133s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2886.3MB) @(0:35:33 - 0:35:33).
[11/27 23:40:40   2133s] *** Finished refinePlace (0:35:33 mem=2886.3M) ***
[11/27 23:40:40   2133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.15
[11/27 23:40:40   2133s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.273, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2886.3M
[11/27 23:40:40   2133s] *** maximum move = 0.00 um ***
[11/27 23:40:40   2133s] *** Finished re-routing un-routed nets (2886.3M) ***
[11/27 23:40:40   2133s] OPERPROF: Starting DPlace-Init at level 1, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:     Starting CMU at level 3, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2886.3M
[11/27 23:40:40   2133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2886.3M
[11/27 23:40:40   2133s] 
[11/27 23:40:40   2133s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2886.3M) ***
[11/27 23:40:40   2133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.11
[11/27 23:40:40   2133s] *** AreaOpt #11 [finish] : cpu/real = 0:00:18.9/0:00:18.9 (1.0), totSession cpu/real = 0:35:33.6/1:26:29.0 (0.4), mem = 2886.3M
[11/27 23:40:40   2133s] 
[11/27 23:40:40   2133s] =============================================================================================
[11/27 23:40:40   2133s]  Step TAT Report for AreaOpt #11                                                20.15-s105_1
[11/27 23:40:40   2133s] =============================================================================================
[11/27 23:40:40   2133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:40:40   2133s] ---------------------------------------------------------------------------------------------
[11/27 23:40:40   2133s] [ RefinePlace            ]      1   0:00:00.7  (   3.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/27 23:40:40   2133s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:40:40   2133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:40   2133s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 23:40:40   2133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:40   2133s] [ OptSingleIteration     ]      6   0:00:00.2  (   0.9 % )     0:00:17.5 /  0:00:17.5    1.0
[11/27 23:40:40   2133s] [ OptGetWeight           ]    240   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:40   2133s] [ OptEval                ]    240   0:00:03.7  (  19.8 % )     0:00:03.7 /  0:00:03.7    1.0
[11/27 23:40:40   2133s] [ OptCommit              ]    240   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:40:40   2133s] [ IncrTimingUpdate       ]    112   0:00:07.9  (  41.7 % )     0:00:07.9 /  0:00:07.9    1.0
[11/27 23:40:40   2133s] [ PostCommitDelayUpdate  ]    282   0:00:00.5  (   2.5 % )     0:00:05.5 /  0:00:05.5    1.0
[11/27 23:40:40   2133s] [ IncrDelayCalc          ]    558   0:00:05.0  (  26.3 % )     0:00:05.0 /  0:00:05.0    1.0
[11/27 23:40:40   2133s] [ MISC                   ]          0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/27 23:40:40   2133s] ---------------------------------------------------------------------------------------------
[11/27 23:40:40   2133s]  AreaOpt #11 TOTAL                  0:00:18.9  ( 100.0 % )     0:00:18.9 /  0:00:18.9    1.0
[11/27 23:40:40   2133s] ---------------------------------------------------------------------------------------------
[11/27 23:40:40   2133s] 
[11/27 23:40:40   2133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2867.3M
[11/27 23:40:40   2133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2829.3M
[11/27 23:40:40   2133s] TotalInstCnt at PhyDesignMc Destruction: 27,375
[11/27 23:40:40   2133s] End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=2829.26M, totSessionCpu=0:35:34).
[11/27 23:40:40   2133s] Begin: GigaOpt postEco DRV Optimization
[11/27 23:40:40   2133s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[11/27 23:40:40   2133s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:35:33.8/1:26:29.2 (0.4), mem = 2829.3M
[11/27 23:40:40   2133s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:40:40   2133s] Info: 27 io nets excluded
[11/27 23:40:40   2133s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:40:40   2133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.12
[11/27 23:40:40   2133s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:40:40   2133s] ### Creating PhyDesignMc. totSessionCpu=0:35:34 mem=2829.3M
[11/27 23:40:40   2133s] OPERPROF: Starting DPlace-Init at level 1, MEM:2829.3M
[11/27 23:40:40   2133s] z: 2, totalTracks: 1
[11/27 23:40:40   2133s] z: 4, totalTracks: 1
[11/27 23:40:40   2133s] z: 6, totalTracks: 1
[11/27 23:40:40   2133s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:40:40   2133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2829.3M
[11/27 23:40:40   2133s] OPERPROF:     Starting CMU at level 3, MEM:2829.3M
[11/27 23:40:40   2133s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2829.3M
[11/27 23:40:40   2133s] 
[11/27 23:40:40   2133s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:40:40   2133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:2829.3M
[11/27 23:40:40   2133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2829.3M
[11/27 23:40:40   2133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2829.3M
[11/27 23:40:40   2133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2829.3MB).
[11/27 23:40:40   2133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2829.3M
[11/27 23:40:40   2134s] TotalInstCnt at PhyDesignMc Initialization: 27,375
[11/27 23:40:40   2134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:34 mem=2829.3M
[11/27 23:40:40   2134s] ### Creating RouteCongInterface, started
[11/27 23:40:40   2134s] 
[11/27 23:40:40   2134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[11/27 23:40:40   2134s] 
[11/27 23:40:40   2134s] #optDebug: {0, 1.000}
[11/27 23:40:40   2134s] ### Creating RouteCongInterface, finished
[11/27 23:40:40   2134s] {MG  {5 0 44.3 0.828331} }
[11/27 23:40:40   2134s] ### Creating LA Mngr. totSessionCpu=0:35:34 mem=2829.3M
[11/27 23:40:40   2134s] ### Creating LA Mngr, finished. totSessionCpu=0:35:34 mem=2829.3M
[11/27 23:40:41   2135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2848.3M
[11/27 23:40:41   2135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2848.3M
[11/27 23:40:41   2135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:40:41   2135s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/27 23:40:41   2135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:40:41   2135s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/27 23:40:41   2135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:40:42   2135s] Info: violation cost 0.236500 (cap = 0.000000, tran = 0.236500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:40:42   2135s] |     4|     4|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|    -1.71| -2974.33|       0|       0|       0| 94.42%|          |         |
[11/27 23:40:42   2135s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:40:42   2135s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.71| -2974.33|       4|       0|       0| 94.43%| 0:00:00.0|  2946.8M|
[11/27 23:40:42   2135s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/27 23:40:42   2135s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.71| -2974.33|       0|       0|       0| 94.43%| 0:00:00.0|  2946.8M|
[11/27 23:40:42   2135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] ###############################################################################
[11/27 23:40:42   2135s] #
[11/27 23:40:42   2135s] #  Large fanout net report:  
[11/27 23:40:42   2135s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/27 23:40:42   2135s] #     - current density: 94.43
[11/27 23:40:42   2135s] #
[11/27 23:40:42   2135s] #  List of high fanout nets:
[11/27 23:40:42   2135s] #        Net(1):  CORE/n16332: (fanouts = 108)
[11/27 23:40:42   2135s] #
[11/27 23:40:42   2135s] ###############################################################################
[11/27 23:40:42   2135s] Bottom Preferred Layer:
[11/27 23:40:42   2135s] +---------------+------------+----------+
[11/27 23:40:42   2135s] |     Layer     |   OPT_LA   |   Rule   |
[11/27 23:40:42   2135s] +---------------+------------+----------+
[11/27 23:40:42   2135s] | metal5 (z=5)  |          1 | default  |
[11/27 23:40:42   2135s] +---------------+------------+----------+
[11/27 23:40:42   2135s] Via Pillar Rule:
[11/27 23:40:42   2135s]     None
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] =======================================================================
[11/27 23:40:42   2135s]                 Reasons for remaining drv violations
[11/27 23:40:42   2135s] =======================================================================
[11/27 23:40:42   2135s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] MultiBuffering failure reasons
[11/27 23:40:42   2135s] ------------------------------------------------
[11/27 23:40:42   2135s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2946.8M) ***
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] Total-nets :: 28663, Stn-nets :: 12146, ratio :: 42.3752 %
[11/27 23:40:42   2135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2927.7M
[11/27 23:40:42   2135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:2829.7M
[11/27 23:40:42   2135s] TotalInstCnt at PhyDesignMc Destruction: 27,379
[11/27 23:40:42   2135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.12
[11/27 23:40:42   2135s] *** DrvOpt #4 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:35:35.8/1:26:31.2 (0.4), mem = 2829.7M
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] =============================================================================================
[11/27 23:40:42   2135s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[11/27 23:40:42   2135s] =============================================================================================
[11/27 23:40:42   2135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:40:42   2135s] ---------------------------------------------------------------------------------------------
[11/27 23:40:42   2135s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:40:42   2135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:40:42   2135s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:40:42   2135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:40:42   2135s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ OptEval                ]      2   0:00:00.4  (  20.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:40:42   2135s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:40:42   2135s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/27 23:40:42   2135s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[11/27 23:40:42   2135s] [ MISC                   ]          0:00:01.1  (  56.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:40:42   2135s] ---------------------------------------------------------------------------------------------
[11/27 23:40:42   2135s]  DrvOpt #4 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[11/27 23:40:42   2135s] ---------------------------------------------------------------------------------------------
[11/27 23:40:42   2135s] 
[11/27 23:40:42   2135s] End: GigaOpt postEco DRV Optimization
[11/27 23:40:42   2136s] GigaOpt: WNS changes after postEco optimization: -1.329 -> -1.329 (bump = 0.0)
[11/27 23:40:42   2136s] GigaOpt: Skipping nonLegal postEco optimization
[11/27 23:40:43   2136s] Design TNS changes after trial route: -2974.332 -> -2974.332
[11/27 23:40:43   2136s] Begin: GigaOpt TNS non-legal recovery
[11/27 23:40:43   2136s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[11/27 23:40:43   2136s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:40:43   2136s] Info: 27 io nets excluded
[11/27 23:40:43   2136s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:40:43   2136s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:35:36.4/1:26:31.8 (0.4), mem = 2829.7M
[11/27 23:40:43   2136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.13
[11/27 23:40:43   2136s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:40:43   2136s] ### Creating PhyDesignMc. totSessionCpu=0:35:36 mem=2829.7M
[11/27 23:40:43   2136s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:40:43   2136s] OPERPROF: Starting DPlace-Init at level 1, MEM:2829.7M
[11/27 23:40:43   2136s] z: 2, totalTracks: 1
[11/27 23:40:43   2136s] z: 4, totalTracks: 1
[11/27 23:40:43   2136s] z: 6, totalTracks: 1
[11/27 23:40:43   2136s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:40:43   2136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2829.7M
[11/27 23:40:43   2136s] OPERPROF:     Starting CMU at level 3, MEM:2829.7M
[11/27 23:40:43   2136s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2829.7M
[11/27 23:40:43   2136s] 
[11/27 23:40:43   2136s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:40:43   2136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2829.7M
[11/27 23:40:43   2136s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2829.7M
[11/27 23:40:43   2136s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2829.7M
[11/27 23:40:43   2136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2829.7MB).
[11/27 23:40:43   2136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:2829.7M
[11/27 23:40:43   2136s] TotalInstCnt at PhyDesignMc Initialization: 27,379
[11/27 23:40:43   2136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:37 mem=2829.7M
[11/27 23:40:43   2136s] ### Creating RouteCongInterface, started
[11/27 23:40:43   2136s] 
[11/27 23:40:43   2136s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/27 23:40:43   2136s] 
[11/27 23:40:43   2136s] #optDebug: {0, 1.000}
[11/27 23:40:43   2136s] ### Creating RouteCongInterface, finished
[11/27 23:40:43   2136s] {MG  {5 0 44.3 0.828331} }
[11/27 23:40:43   2136s] ### Creating LA Mngr. totSessionCpu=0:35:37 mem=2829.7M
[11/27 23:40:43   2136s] ### Creating LA Mngr, finished. totSessionCpu=0:35:37 mem=2829.7M
[11/27 23:40:44   2137s] *info: 27 io nets excluded
[11/27 23:40:44   2137s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:40:44   2137s] *info: 2 clock nets excluded
[11/27 23:40:44   2137s] *info: 2 no-driver nets excluded.
[11/27 23:40:44   2137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.130874.4
[11/27 23:40:44   2137s] PathGroup :  reg2reg  TargetSlack : 0 
[11/27 23:40:44   2137s] ** GigaOpt Optimizer WNS Slack -1.711 TNS Slack -2974.332 Density 94.43
[11/27 23:40:44   2137s] Optimizer TNS Opt
[11/27 23:40:44   2137s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.711|-2914.268|
|reg2reg   |-1.287|-2416.111|
|HEPG      |-1.287|-2416.111|
|All Paths |-1.711|-2974.332|
+----------+------+---------+

[11/27 23:40:44   2137s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2850.8M
[11/27 23:40:44   2137s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2850.8M
[11/27 23:40:44   2137s] Active Path Group: reg2reg  
[11/27 23:40:44   2137s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:40:44   2137s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:40:44   2137s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:40:44   2137s] |  -1.287|   -1.711|-2416.111|-2974.332|   94.43%|   0:00:00.0| 2850.8M|av_func_mode_max|  reg2reg| CORE/img_reg_11__1__2_/D         |
[11/27 23:40:45   2138s] |  -1.089|   -1.711|-1936.521|-2962.299|   94.43%|   0:00:01.0| 2888.9M|av_func_mode_max|  reg2reg| CORE/img_reg_6__10__1_/D         |
[11/27 23:40:46   2139s] |  -1.020|   -1.711|-1862.464|-2961.089|   94.43%|   0:00:01.0| 2930.2M|av_func_mode_max|  reg2reg| CORE/img_reg_11__1__2_/D         |
[11/27 23:40:46   2139s] |  -0.980|   -1.711|-1746.925|-2961.035|   94.43%|   0:00:00.0| 2987.4M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:40:48   2141s] |  -0.951|   -1.711|-1698.662|-2961.594|   94.46%|   0:00:02.0| 2987.4M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:40:49   2143s] |  -0.938|   -1.711|-1664.446|-2961.243|   94.46%|   0:00:01.0| 2987.4M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:40:50   2143s] |  -0.901|   -1.711|-1627.868|-2960.097|   94.47%|   0:00:01.0| 2987.4M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:40:51   2144s] |  -0.881|   -1.711|-1594.636|-2963.583|   94.53%|   0:00:01.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_11__1__2_/D         |
[11/27 23:40:53   2146s] |  -0.865|   -1.711|-1587.331|-2963.143|   94.66%|   0:00:02.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:41:02   2155s] |  -0.842|   -1.711|-1542.505|-2961.370|   94.70%|   0:00:09.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:41:03   2157s] |  -0.822|   -1.711|-1487.253|-2961.169|   94.73%|   0:00:01.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_2__1__3_/D          |
[11/27 23:41:05   2159s] |  -0.791|   -1.711|-1419.234|-2958.778|   94.80%|   0:00:02.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_2__1__3_/D          |
[11/27 23:41:19   2173s] |  -0.780|   -1.711|-1398.228|-2960.817|   95.83%|   0:00:14.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:41:29   2183s] |  -0.780|   -1.719|-1385.069|-2962.552|   95.83%|   0:00:10.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_9__1__3_/D          |
[11/27 23:41:30   2183s] |  -0.780|   -1.719|-1384.935|-2962.552|   95.83%|   0:00:01.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_9__1__3_/D          |
[11/27 23:41:48   2201s] |  -0.780|   -1.719|-1383.359|-2962.732|   95.82%|   0:00:18.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_7__8__2_/D          |
[11/27 23:41:51   2204s] |  -0.780|   -1.719|-1383.343|-2962.736|   95.82%|   0:00:03.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_12__1__7_/D         |
[11/27 23:41:55   2208s] |  -0.780|   -1.719|-1383.277|-2962.670|   95.82%|   0:00:04.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_8__6__7_/D          |
[11/27 23:41:56   2209s] |  -0.780|   -1.719|-1383.265|-2962.658|   95.82%|   0:00:01.0| 3006.5M|av_func_mode_max|  reg2reg| CORE/img_reg_13__8__6_/D         |
[11/27 23:42:01   2214s] |  -0.780|   -1.719|-1383.174|-2962.567|   95.83%|   0:00:05.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_3__10_/D         |
[11/27 23:42:01   2214s] |  -0.780|   -1.719|-1383.020|-2962.413|   95.83%|   0:00:00.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_3__10_/D         |
[11/27 23:42:02   2215s] |  -0.780|   -1.719|-1382.878|-2962.355|   95.83%|   0:00:01.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__6_/D         |
[11/27 23:42:02   2215s] |  -0.780|   -1.719|-1382.847|-2962.324|   95.83%|   0:00:00.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/img_reg_13__1__6_/D         |
[11/27 23:42:02   2215s] |  -0.780|   -1.719|-1382.709|-2962.186|   95.83%|   0:00:00.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/img_reg_15__2__7_/D         |
[11/27 23:42:06   2219s] |  -0.780|   -1.719|-1382.535|-2962.012|   95.83%|   0:00:04.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_1__11_/D         |
[11/27 23:42:07   2221s] |  -0.780|   -1.719|-1382.519|-2961.996|   95.83%|   0:00:01.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_4__12_/D         |
[11/27 23:42:09   2223s] |  -0.780|   -1.719|-1382.447|-2961.924|   95.83%|   0:00:02.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_7__9_/D          |
[11/27 23:42:10   2223s] |  -0.780|   -1.719|-1382.442|-2961.919|   95.83%|   0:00:01.0| 3016.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__8_/D          |
[11/27 23:42:11   2224s] |  -0.780|   -1.719|-1382.428|-2961.905|   95.84%|   0:00:01.0| 2978.0M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_6__7_/D          |
[11/27 23:42:11   2224s] |  -0.780|   -1.718|-1382.428|-2961.905|   95.84%|   0:00:00.0| 2978.0M|av_func_mode_max|  reg2reg| CORE/img_reg_2__1__3_/D          |
[11/27 23:42:11   2224s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:42:11   2224s] 
[11/27 23:42:11   2224s] *** Finish Core Optimize Step (cpu=0:01:27 real=0:01:27 mem=2978.0M) ***
[11/27 23:42:11   2224s] Active Path Group: default 
[11/27 23:42:11   2225s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:42:11   2225s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:42:11   2225s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:42:11   2225s] |  -1.718|   -1.718|-2925.595|-2961.905|   95.84%|   0:00:00.0| 2978.0M|av_func_mode_max|  default| CORE/img_reg_0__14__4_/D         |
[11/27 23:42:25   2238s] |  -1.719|   -1.719|-2925.251|-2961.561|   95.83%|   0:00:14.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_4__3__1_/D          |
[11/27 23:42:26   2239s] |  -1.719|   -1.719|-2925.208|-2961.517|   95.83%|   0:00:01.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_8__7__1_/D          |
[11/27 23:42:27   2240s] |  -1.719|   -1.719|-2925.124|-2961.434|   95.83%|   0:00:01.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_7__6__5_/D          |
[11/27 23:42:29   2242s] |  -1.719|   -1.719|-2925.088|-2961.397|   95.83%|   0:00:02.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_2__3__6_/D          |
[11/27 23:42:30   2243s] |  -1.719|   -1.719|-2925.005|-2961.315|   95.83%|   0:00:01.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_9__15__0_/D         |
[11/27 23:42:31   2244s] |  -1.719|   -1.719|-2924.941|-2961.250|   95.83%|   0:00:01.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_9__15__0_/D         |
[11/27 23:42:32   2245s] |  -1.719|   -1.719|-2924.836|-2961.146|   95.83%|   0:00:01.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_11__0__2_/D         |
[11/27 23:42:33   2246s] |  -1.719|   -1.719|-2924.836|-2961.146|   95.83%|   0:00:01.0| 2997.1M|av_func_mode_max|  default| CORE/i_row_reg_2_/D              |
[11/27 23:42:33   2247s] |  -1.718|   -1.718|-2924.836|-2961.146|   95.83%|   0:00:00.0| 2997.1M|av_func_mode_max|  default| CORE/img_reg_0__14__4_/D         |
[11/27 23:42:33   2247s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:42:33   2247s] 
[11/27 23:42:33   2247s] *** Finish Core Optimize Step (cpu=0:00:22.0 real=0:00:22.0 mem=2997.1M) ***
[11/27 23:42:33   2247s] 
[11/27 23:42:33   2247s] *** Finished Optimize Step Cumulative (cpu=0:01:49 real=0:01:49 mem=2997.1M) ***
[11/27 23:42:33   2247s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.718|-2924.836|
|reg2reg   |-0.781|-1382.432|
|HEPG      |-0.781|-1382.432|
|All Paths |-1.718|-2961.146|
+----------+------+---------+

[11/27 23:42:33   2247s] ** GigaOpt Optimizer WNS Slack -1.718 TNS Slack -2961.146 Density 95.83
[11/27 23:42:33   2247s] Placement Snapshot: Density distribution:
[11/27 23:42:33   2247s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:42:33   2247s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.50 - 0.55]: 1 (0.30%)
[11/27 23:42:33   2247s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:42:33   2247s] [0.40 - 0.45]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.35 - 0.40]: 3 (0.91%)
[11/27 23:42:33   2247s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:42:33   2247s] [0.25 - 0.30]: 0 (0.00%)
[11/27 23:42:33   2247s] [0.20 - 0.25]: 4 (1.22%)
[11/27 23:42:33   2247s] [0.15 - 0.20]: 23 (7.01%)
[11/27 23:42:33   2247s] [0.10 - 0.15]: 47 (14.33%)
[11/27 23:42:33   2247s] [0.05 - 0.10]: 173 (52.74%)
[11/27 23:42:33   2247s] [0.00 - 0.05]: 74 (22.56%)
[11/27 23:42:33   2247s] Begin: Area Reclaim Optimization
[11/27 23:42:33   2247s] *** AreaOpt #12 [begin] : totSession cpu/real = 0:37:27.0/1:28:22.4 (0.4), mem = 2997.1M
[11/27 23:42:33   2247s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2997.1M
[11/27 23:42:33   2247s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2997.1M
[11/27 23:42:34   2247s] Reclaim Optimization WNS Slack -1.718  TNS Slack -2961.146 Density 95.83
[11/27 23:42:34   2247s] +---------+---------+--------+---------+------------+--------+
[11/27 23:42:34   2247s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/27 23:42:34   2247s] +---------+---------+--------+---------+------------+--------+
[11/27 23:42:34   2247s] |   95.83%|        -|  -1.718|-2961.146|   0:00:00.0| 2997.1M|
[11/27 23:42:34   2247s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[11/27 23:42:35   2248s] |   95.80%|       18|  -1.719|-2961.095|   0:00:01.0| 2997.1M|
[11/27 23:42:48   2261s] |   95.32%|      668|  -1.715|-2966.171|   0:00:13.0| 2997.1M|
[11/27 23:42:48   2262s] |   95.32%|        2|  -1.715|-2966.171|   0:00:00.0| 2997.1M|
[11/27 23:42:49   2262s] |   95.32%|        0|  -1.715|-2966.171|   0:00:01.0| 2997.1M|
[11/27 23:42:49   2262s] +---------+---------+--------+---------+------------+--------+
[11/27 23:42:49   2262s] Reclaim Optimization End WNS Slack -1.715  TNS Slack -2966.171 Density 95.32
[11/27 23:42:49   2262s] 
[11/27 23:42:49   2262s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 16 Resize = 380 **
[11/27 23:42:49   2262s] --------------------------------------------------------------
[11/27 23:42:49   2262s] |                                   | Total     | Sequential |
[11/27 23:42:49   2262s] --------------------------------------------------------------
[11/27 23:42:49   2262s] | Num insts resized                 |     378  |       0    |
[11/27 23:42:49   2262s] | Num insts undone                  |     290  |       0    |
[11/27 23:42:49   2262s] | Num insts Downsized               |     378  |       0    |
[11/27 23:42:49   2262s] | Num insts Samesized               |       0  |       0    |
[11/27 23:42:49   2262s] | Num insts Upsized                 |       0  |       0    |
[11/27 23:42:49   2262s] | Num multiple commits+uncommits    |       2  |       -    |
[11/27 23:42:49   2262s] --------------------------------------------------------------
[11/27 23:42:49   2262s] Bottom Preferred Layer:
[11/27 23:42:49   2262s] +---------------+------------+----------+
[11/27 23:42:49   2262s] |     Layer     |   OPT_LA   |   Rule   |
[11/27 23:42:49   2262s] +---------------+------------+----------+
[11/27 23:42:49   2262s] | metal5 (z=5)  |          1 | default  |
[11/27 23:42:49   2262s] +---------------+------------+----------+
[11/27 23:42:49   2262s] Via Pillar Rule:
[11/27 23:42:49   2262s]     None
[11/27 23:42:49   2262s] End: Core Area Reclaim Optimization (cpu = 0:00:15.4) (real = 0:00:16.0) **
[11/27 23:42:49   2262s] *** AreaOpt #12 [finish] : cpu/real = 0:00:15.4/0:00:15.4 (1.0), totSession cpu/real = 0:37:42.4/1:28:37.7 (0.4), mem = 2997.1M
[11/27 23:42:49   2262s] 
[11/27 23:42:49   2262s] =============================================================================================
[11/27 23:42:49   2262s]  Step TAT Report for AreaOpt #12                                                20.15-s105_1
[11/27 23:42:49   2262s] =============================================================================================
[11/27 23:42:49   2262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:42:49   2262s] ---------------------------------------------------------------------------------------------
[11/27 23:42:49   2262s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:42:49   2262s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:42:49   2262s] [ OptSingleIteration     ]      4   0:00:00.1  (   0.9 % )     0:00:14.8 /  0:00:14.9    1.0
[11/27 23:42:49   2262s] [ OptGetWeight           ]    218   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[11/27 23:42:49   2262s] [ OptEval                ]    218   0:00:03.8  (  24.8 % )     0:00:03.8 /  0:00:03.8    1.0
[11/27 23:42:49   2262s] [ OptCommit              ]    218   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.3
[11/27 23:42:49   2262s] [ IncrTimingUpdate       ]    100   0:00:07.2  (  47.1 % )     0:00:07.2 /  0:00:07.2    1.0
[11/27 23:42:49   2262s] [ PostCommitDelayUpdate  ]    264   0:00:00.3  (   2.2 % )     0:00:03.5 /  0:00:03.5    1.0
[11/27 23:42:49   2262s] [ IncrDelayCalc          ]    509   0:00:03.1  (  20.2 % )     0:00:03.1 /  0:00:03.2    1.0
[11/27 23:42:49   2262s] [ MISC                   ]          0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:42:49   2262s] ---------------------------------------------------------------------------------------------
[11/27 23:42:49   2262s]  AreaOpt #12 TOTAL                  0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:15.4    1.0
[11/27 23:42:49   2262s] ---------------------------------------------------------------------------------------------
[11/27 23:42:49   2262s] 
[11/27 23:42:49   2262s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=2901.09M, totSessionCpu=0:37:42).
[11/27 23:42:49   2262s] Placement Snapshot: Density distribution:
[11/27 23:42:49   2262s] [1.00 -  +++]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.95 - 1.00]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.90 - 0.95]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.85 - 0.90]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.80 - 0.85]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.75 - 0.80]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.70 - 0.75]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.65 - 0.70]: 1 (0.30%)
[11/27 23:42:49   2262s] [0.60 - 0.65]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.55 - 0.60]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.50 - 0.55]: 1 (0.30%)
[11/27 23:42:49   2262s] [0.45 - 0.50]: 1 (0.30%)
[11/27 23:42:49   2262s] [0.40 - 0.45]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.35 - 0.40]: 3 (0.91%)
[11/27 23:42:49   2262s] [0.30 - 0.35]: 1 (0.30%)
[11/27 23:42:49   2262s] [0.25 - 0.30]: 0 (0.00%)
[11/27 23:42:49   2262s] [0.20 - 0.25]: 4 (1.22%)
[11/27 23:42:49   2262s] [0.15 - 0.20]: 24 (7.32%)
[11/27 23:42:49   2262s] [0.10 - 0.15]: 49 (14.94%)
[11/27 23:42:49   2262s] [0.05 - 0.10]: 185 (56.40%)
[11/27 23:42:49   2262s] [0.00 - 0.05]: 59 (17.99%)
[11/27 23:42:49   2262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.130874.10
[11/27 23:42:49   2262s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:       Starting CMU at level 4, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.039, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.039, MEM:2901.1M
[11/27 23:42:49   2262s] TDRefine: refinePlace mode is spiral
[11/27 23:42:49   2262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.16
[11/27 23:42:49   2262s] OPERPROF: Starting RefinePlace at level 1, MEM:2901.1M
[11/27 23:42:49   2262s] *** Starting refinePlace (0:37:43 mem=2901.1M) ***
[11/27 23:42:49   2262s] Total net bbox length = 1.614e+06 (7.738e+05 8.402e+05) (ext = 1.792e+04)
[11/27 23:42:49   2262s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:42:49   2262s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2901.1M
[11/27 23:42:49   2262s] 
[11/27 23:42:49   2262s] Starting Small incrNP...
[11/27 23:42:49   2262s] User Input Parameters:
[11/27 23:42:49   2262s] - Congestion Driven    : Off
[11/27 23:42:49   2262s] - Timing Driven        : Off
[11/27 23:42:49   2262s] - Area-Violation Based : Off
[11/27 23:42:49   2262s] - Start Rollback Level : -5
[11/27 23:42:49   2262s] - Legalized            : On
[11/27 23:42:49   2262s] - Window Based         : Off
[11/27 23:42:49   2262s] - eDen incr mode       : Off
[11/27 23:42:49   2262s] - Small incr mode      : On
[11/27 23:42:49   2262s] 
[11/27 23:42:49   2262s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2901.1M
[11/27 23:42:49   2262s] default core: bins with density > 0.750 = 72.25 % ( 289 / 400 )
[11/27 23:42:49   2262s] Density distribution unevenness ratio = 2.496%
[11/27 23:42:49   2262s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.007, MEM:2901.1M
[11/27 23:42:49   2262s] cost 1.106173, thresh 1.000000
[11/27 23:42:49   2262s] OPERPROF:   Starting spMPad at level 2, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Starting spContextMPad at level 3, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2901.1M
[11/27 23:42:49   2262s] MP Top (28006): mp=1.000. U=0.953.
[11/27 23:42:49   2262s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2901.1M
[11/27 23:42:49   2262s] MPU (28006) 0.953 -> 0.953
[11/27 23:42:49   2262s] incrNP th 1.000, 0.100
[11/27 23:42:49   2262s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/27 23:42:49   2262s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2901.1M
[11/27 23:42:49   2262s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2901.1M
[11/27 23:42:49   2262s] no activity file in design. spp won't run.
[11/27 23:42:49   2262s] [spp] 0
[11/27 23:42:49   2262s] [adp] 0:1:1:3
[11/27 23:42:49   2262s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.006, MEM:2901.1M
[11/27 23:42:49   2262s] SP #FI/SF FL/PI 0/0 25343/2663
[11/27 23:42:49   2262s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.010, REAL:0.011, MEM:2901.1M
[11/27 23:42:49   2262s] NP #FI/FS/SF FL/PI: 3/47/0 28006/2663
[11/27 23:42:49   2262s] no activity file in design. spp won't run.
[11/27 23:42:49   2262s] RPlace IncrNP: Rollback Lev = -3
[11/27 23:42:49   2262s] OPERPROF:   Starting npPlace at level 2, MEM:2908.5M
[11/27 23:42:49   2262s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/27 23:42:49   2262s] No instances found in the vector
[11/27 23:42:49   2262s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2912.5M, DRC: 0)
[11/27 23:42:49   2262s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:42:52   2265s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/27 23:42:52   2265s] No instances found in the vector
[11/27 23:42:52   2265s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2922.7M, DRC: 0)
[11/27 23:42:52   2265s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:42:55   2268s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[11/27 23:42:55   2268s] No instances found in the vector
[11/27 23:42:55   2268s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2924.5M, DRC: 0)
[11/27 23:42:55   2268s] 0 (out of 0) MH cells were successfully legalized.
[11/27 23:42:57   2270s] OPERPROF:   Finished npPlace at level 2, CPU:7.950, REAL:7.973, MEM:2926.7M
[11/27 23:42:57   2270s] no activity file in design. spp won't run.
[11/27 23:42:57   2270s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2926.7M
[11/27 23:42:57   2270s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2926.7M
[11/27 23:42:57   2270s] 
[11/27 23:42:57   2270s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2926.7M
[11/27 23:42:57   2270s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2926.7M
[11/27 23:42:57   2270s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.007, MEM:2926.7M
[11/27 23:42:57   2270s] default core: bins with density > 0.750 = 77.75 % ( 311 / 400 )
[11/27 23:42:57   2270s] Density distribution unevenness ratio = 2.820%
[11/27 23:42:57   2270s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.012, MEM:2926.7M
[11/27 23:42:57   2270s] RPlace postIncrNP: Density = 1.106173 -> 1.062963.
[11/27 23:42:57   2270s] RPlace postIncrNP Info: Density distribution changes:
[11/27 23:42:57   2270s] [1.10+      ] :	 1 (0.25%) -> 0 (0.00%)
[11/27 23:42:57   2270s] [1.05 - 1.10] :	 3 (0.75%) -> 5 (1.25%)
[11/27 23:42:57   2270s] [1.00 - 1.05] :	 50 (12.50%) -> 102 (25.50%)
[11/27 23:42:57   2270s] [0.95 - 1.00] :	 168 (42.00%) -> 106 (26.50%)
[11/27 23:42:57   2270s] [0.90 - 0.95] :	 72 (18.00%) -> 74 (18.50%)
[11/27 23:42:57   2270s] [0.85 - 0.90] :	 25 (6.25%) -> 42 (10.50%)
[11/27 23:42:57   2270s] [0.80 - 0.85] :	 11 (2.75%) -> 11 (2.75%)
[11/27 23:42:57   2270s] Move report: incrNP moves 27011 insts, mean move: 10.70 um, max move: 384.82 um 
[11/27 23:42:57   2270s] 	Max move on inst (CORE/FE_RC_1968_0): (660.30, 941.36) --> (497.24, 1163.12)
[11/27 23:42:57   2270s] Finished incrNP (cpu=0:00:08.2, real=0:00:08.0, mem=2926.7M)
[11/27 23:42:57   2270s] End of Small incrNP (cpu=0:00:08.2, real=0:00:08.0)
[11/27 23:42:57   2270s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2926.7M
[11/27 23:42:57   2270s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2926.7M
[11/27 23:42:57   2270s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2926.7M
[11/27 23:42:57   2270s] Starting refinePlace ...
[11/27 23:42:57   2270s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/27 23:42:57   2270s] ** Cut row section cpu time 0:00:00.0.
[11/27 23:42:57   2270s]    Spread Effort: high, pre-route mode, useDDP on.
[11/27 23:42:57   2270s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2926.7MB) @(0:37:51 - 0:37:51).
[11/27 23:42:57   2270s] Move report: preRPlace moves 23196 insts, mean move: 5.15 um, max move: 283.50 um 
[11/27 23:42:57   2270s] 	Max move on inst (CORE/FE_RC_1670_0): (686.96, 664.16) --> (960.38, 674.24)
[11/27 23:42:57   2270s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:42:57   2271s] wireLenOptFixPriorityInst 2663 inst fixed
[11/27 23:42:57   2271s] Placement tweakage begins.
[11/27 23:42:57   2271s] wire length = 2.067e+06
[11/27 23:42:58   2271s] wire length = 2.008e+06
[11/27 23:42:58   2271s] Placement tweakage ends.
[11/27 23:42:58   2271s] Move report: tweak moves 9473 insts, mean move: 4.23 um, max move: 40.92 um 
[11/27 23:42:58   2271s] 	Max move on inst (CORE/U32701): (409.20, 1027.04) --> (368.28, 1027.04)
[11/27 23:42:58   2271s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2938.7MB) @(0:37:51 - 0:37:52).
[11/27 23:42:58   2271s] 
[11/27 23:42:58   2271s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:42:59   2272s] Move report: legalization moves 1359 insts, mean move: 19.74 um, max move: 204.50 um spiral
[11/27 23:42:59   2272s] 	Max move on inst (CORE/U14159): (598.92, 427.28) --> (692.54, 316.40)
[11/27 23:42:59   2272s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2938.7MB) @(0:37:52 - 0:37:52).
[11/27 23:42:59   2272s] Move report: Detail placement moves 24175 insts, mean move: 6.45 um, max move: 319.18 um 
[11/27 23:42:59   2272s] 	Max move on inst (CORE/FE_OFC2725_n23756): (617.52, 694.40) --> (368.90, 623.84)
[11/27 23:42:59   2272s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2938.7MB
[11/27 23:42:59   2272s] Statistics of distance of Instance movement in refine placement:
[11/27 23:42:59   2272s]   maximum (X+Y) =       433.44 um
[11/27 23:42:59   2272s]   inst (CORE/FE_OFC2662_n23805) with max move: (710.52, 785.12) -> (398.04, 664.16)
[11/27 23:42:59   2272s]   mean    (X+Y) =        13.03 um
[11/27 23:42:59   2272s] Total instances flipped for legalization: 240
[11/27 23:42:59   2272s] Summary Report:
[11/27 23:42:59   2272s] Instances move: 26763 (out of 28006 movable)
[11/27 23:42:59   2272s] Instances flipped: 240
[11/27 23:42:59   2272s] Mean displacement: 13.03 um
[11/27 23:42:59   2272s] Max displacement: 433.44 um (Instance: CORE/FE_OFC2662_n23805) (710.52, 785.12) -> (398.04, 664.16)
[11/27 23:42:59   2272s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[11/27 23:42:59   2272s] Total instances moved : 26763
[11/27 23:42:59   2272s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.560, REAL:1.554, MEM:2938.7M
[11/27 23:42:59   2272s] Total net bbox length = 1.604e+06 (7.636e+05 8.401e+05) (ext = 1.785e+04)
[11/27 23:42:59   2272s] Runtime: CPU: 0:00:09.8 REAL: 0:00:10.0 MEM: 2938.7MB
[11/27 23:42:59   2272s] [CPU] RefinePlace/total (cpu=0:00:09.8, real=0:00:10.0, mem=2938.7MB) @(0:37:43 - 0:37:52).
[11/27 23:42:59   2272s] *** Finished refinePlace (0:37:52 mem=2938.7M) ***
[11/27 23:42:59   2272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.16
[11/27 23:42:59   2272s] OPERPROF: Finished RefinePlace at level 1, CPU:9.790, REAL:9.794, MEM:2938.7M
[11/27 23:42:59   2272s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2938.7M
[11/27 23:42:59   2272s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.044, MEM:2903.7M
[11/27 23:42:59   2272s] *** maximum move = 433.44 um ***
[11/27 23:42:59   2272s] *** Finished re-routing un-routed nets (2903.7M) ***
[11/27 23:43:01   2274s] OPERPROF: Starting DPlace-Init at level 1, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF:     Starting CMU at level 3, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2903.7M
[11/27 23:43:01   2274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2903.7M
[11/27 23:43:01   2275s] 
[11/27 23:43:01   2275s] *** Finish Physical Update (cpu=0:00:12.6 real=0:00:12.0 mem=2903.7M) ***
[11/27 23:43:01   2275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.130874.10
[11/27 23:43:02   2275s] ** GigaOpt Optimizer WNS Slack -1.796 TNS Slack -2916.211 Density 95.32
[11/27 23:43:02   2275s] Recovering Place ECO bump
[11/27 23:43:02   2275s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2903.7M
[11/27 23:43:02   2275s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2903.7M
[11/27 23:43:02   2275s] Active Path Group: reg2reg  
[11/27 23:43:02   2275s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:02   2275s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:43:02   2275s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:02   2275s] |  -1.374|   -1.796|-2428.679|-2916.211|   95.32%|   0:00:00.0| 2903.7M|av_func_mode_max|  reg2reg| CORE/img_reg_5__3__0_/D          |
[11/27 23:43:03   2276s] |  -1.344|   -1.796|-2367.637|-2911.041|   95.32%|   0:00:01.0| 2903.7M|av_func_mode_max|  reg2reg| CORE/img_reg_5__3__0_/D          |
[11/27 23:43:03   2276s] |  -1.304|   -1.796|-2283.829|-2905.303|   95.31%|   0:00:00.0| 2941.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__3__0_/D          |
[11/27 23:43:03   2277s] |  -1.247|   -1.796|-2205.220|-2903.878|   95.31%|   0:00:00.0| 2922.9M|av_func_mode_max|  reg2reg| CORE/img_reg_7__4__0_/D          |
[11/27 23:43:04   2278s] |  -1.222|   -1.796|-2085.324|-2902.989|   95.32%|   0:00:01.0| 2922.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:43:05   2278s] |  -1.189|   -1.796|-2024.395|-2901.562|   95.32%|   0:00:01.0| 2922.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__5__5_/D          |
[11/27 23:43:06   2279s] |  -1.174|   -1.796|-1991.688|-2900.097|   95.32%|   0:00:01.0| 2922.9M|av_func_mode_max|  reg2reg| CORE/img_reg_5__3__0_/D          |
[11/27 23:43:06   2279s] |  -1.141|   -1.796|-1944.657|-2899.705|   95.32%|   0:00:00.0| 2922.9M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:43:09   2282s] |  -1.141|   -1.796|-1945.750|-2899.611|   95.32%|   0:00:03.0| 2942.0M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:43:09   2282s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:09   2282s] 
[11/27 23:43:09   2282s] *** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:07.0 mem=2942.0M) ***
[11/27 23:43:09   2282s] Active Path Group: default 
[11/27 23:43:09   2282s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:09   2282s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:43:09   2282s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:09   2282s] |  -1.796|   -1.796|-2846.876|-2899.611|   95.32%|   0:00:00.0| 2942.0M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:43:09   2283s] |  -1.768|   -1.768|-2825.922|-2878.656|   95.32%|   0:00:00.0| 2942.0M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:43:10   2283s] |  -1.768|   -1.768|-2825.908|-2878.642|   95.32%|   0:00:01.0| 2942.0M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:43:10   2283s] |  -1.768|   -1.768|-2825.908|-2878.642|   95.32%|   0:00:00.0| 2942.0M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:43:10   2283s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:10   2283s] 
[11/27 23:43:10   2283s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2942.0M) ***
[11/27 23:43:10   2283s] 
[11/27 23:43:10   2283s] *** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=2942.0M) ***
[11/27 23:43:10   2283s] ** GigaOpt Optimizer WNS Slack -1.768 TNS Slack -2878.642 Density 95.32
[11/27 23:43:10   2283s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2942.0M
[11/27 23:43:10   2283s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:       Starting CMU at level 4, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.038, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:2903.0M
[11/27 23:43:10   2283s] TDRefine: refinePlace mode is spiral
[11/27 23:43:10   2283s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.130874.17
[11/27 23:43:10   2283s] OPERPROF: Starting RefinePlace at level 1, MEM:2903.0M
[11/27 23:43:10   2283s] *** Starting refinePlace (0:38:04 mem=2903.0M) ***
[11/27 23:43:10   2283s] Total net bbox length = 1.604e+06 (7.638e+05 8.401e+05) (ext = 1.785e+04)
[11/27 23:43:10   2283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:43:10   2283s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2903.0M
[11/27 23:43:10   2283s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2903.0M
[11/27 23:43:10   2283s] Starting refinePlace ...
[11/27 23:43:10   2283s] One DDP V2 for no tweak run.
[11/27 23:43:10   2283s] 
[11/27 23:43:10   2283s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[11/27 23:43:10   2284s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/27 23:43:10   2284s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2903.0MB) @(0:38:04 - 0:38:04).
[11/27 23:43:10   2284s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 23:43:10   2284s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2903.0MB
[11/27 23:43:10   2284s] Statistics of distance of Instance movement in refine placement:
[11/27 23:43:10   2284s]   maximum (X+Y) =         0.00 um
[11/27 23:43:10   2284s]   mean    (X+Y) =         0.00 um
[11/27 23:43:10   2284s] Summary Report:
[11/27 23:43:10   2284s] Instances move: 0 (out of 28004 movable)
[11/27 23:43:10   2284s] Instances flipped: 0
[11/27 23:43:10   2284s] Mean displacement: 0.00 um
[11/27 23:43:10   2284s] Max displacement: 0.00 um 
[11/27 23:43:10   2284s] Total instances moved : 0
[11/27 23:43:10   2284s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.244, MEM:2903.0M
[11/27 23:43:10   2284s] Total net bbox length = 1.604e+06 (7.638e+05 8.401e+05) (ext = 1.785e+04)
[11/27 23:43:10   2284s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2903.0MB
[11/27 23:43:10   2284s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2903.0MB) @(0:38:04 - 0:38:04).
[11/27 23:43:10   2284s] *** Finished refinePlace (0:38:04 mem=2903.0M) ***
[11/27 23:43:10   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.130874.17
[11/27 23:43:10   2284s] OPERPROF: Finished RefinePlace at level 1, CPU:0.280, REAL:0.287, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:2903.0M
[11/27 23:43:10   2284s] *** maximum move = 0.00 um ***
[11/27 23:43:10   2284s] *** Finished re-routing un-routed nets (2903.0M) ***
[11/27 23:43:10   2284s] OPERPROF: Starting DPlace-Init at level 1, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF:     Starting CMU at level 3, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2903.0M
[11/27 23:43:10   2284s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2903.0M
[11/27 23:43:11   2284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2903.0M
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2903.0M) ***
[11/27 23:43:11   2284s] ** GigaOpt Optimizer WNS Slack -1.768 TNS Slack -2878.642 Density 95.32
[11/27 23:43:11   2284s] HEPG TNS achieved -13824316
[11/27 23:43:11   2284s] Allowed TNS bump 6912158
[11/27 23:43:11   2284s] Current HEPG TNS -19457364
[11/27 23:43:11   2284s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.768|-2825.908|
|reg2reg   |-1.141|-1945.736|
|HEPG      |-1.141|-1945.736|
|All Paths |-1.768|-2878.642|
+----------+------+---------+

[11/27 23:43:11   2284s] Bottom Preferred Layer:
[11/27 23:43:11   2284s] +---------------+------------+----------+
[11/27 23:43:11   2284s] |     Layer     |   OPT_LA   |   Rule   |
[11/27 23:43:11   2284s] +---------------+------------+----------+
[11/27 23:43:11   2284s] | metal5 (z=5)  |          1 | default  |
[11/27 23:43:11   2284s] +---------------+------------+----------+
[11/27 23:43:11   2284s] Via Pillar Rule:
[11/27 23:43:11   2284s]     None
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] *** Finish pre-CTS Setup Fixing (cpu=0:02:27 real=0:02:27 mem=2903.0M) ***
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.130874.4
[11/27 23:43:11   2284s] Total-nets :: 29283, Stn-nets :: 13992, ratio :: 47.782 %
[11/27 23:43:11   2284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2883.9M
[11/27 23:43:11   2284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2840.9M
[11/27 23:43:11   2284s] TotalInstCnt at PhyDesignMc Destruction: 28,004
[11/27 23:43:11   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.13
[11/27 23:43:11   2284s] *** TnsOpt #3 [finish] : cpu/real = 0:02:28.2/0:02:28.1 (1.0), totSession cpu/real = 0:38:04.6/1:28:59.9 (0.4), mem = 2840.9M
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] =============================================================================================
[11/27 23:43:11   2284s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[11/27 23:43:11   2284s] =============================================================================================
[11/27 23:43:11   2284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:43:11   2284s] ---------------------------------------------------------------------------------------------
[11/27 23:43:11   2284s] [ AreaOpt                ]      1   0:00:15.4  (  10.4 % )     0:00:15.4 /  0:00:15.4    1.0
[11/27 23:43:11   2284s] [ RefinePlace            ]      2   0:00:13.4  (   9.0 % )     0:00:13.4 /  0:00:13.4    1.0
[11/27 23:43:11   2284s] [ SlackTraversorInit     ]      3   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[11/27 23:43:11   2284s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:11   2284s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.0
[11/27 23:43:11   2284s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:43:11   2284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:11   2284s] [ TransformInit          ]      1   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[11/27 23:43:11   2284s] [ OptimizationStep       ]      4   0:00:01.5  (   1.0 % )     0:01:57.3 /  0:01:57.3    1.0
[11/27 23:43:11   2284s] [ OptSingleIteration     ]    131   0:00:00.2  (   0.1 % )     0:01:55.7 /  0:01:55.8    1.0
[11/27 23:43:11   2284s] [ OptGetWeight           ]    131   0:00:02.7  (   1.8 % )     0:00:02.7 /  0:00:02.7    1.0
[11/27 23:43:11   2284s] [ OptEval                ]    131   0:01:44.5  (  70.6 % )     0:01:44.5 /  0:01:44.6    1.0
[11/27 23:43:11   2284s] [ OptCommit              ]    131   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.9
[11/27 23:43:11   2284s] [ IncrTimingUpdate       ]    110   0:00:03.9  (   2.6 % )     0:00:03.9 /  0:00:03.9    1.0
[11/27 23:43:11   2284s] [ PostCommitDelayUpdate  ]    131   0:00:00.2  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[11/27 23:43:11   2284s] [ IncrDelayCalc          ]    240   0:00:01.1  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/27 23:43:11   2284s] [ SetupOptGetWorkingSet  ]    313   0:00:01.4  (   1.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/27 23:43:11   2284s] [ SetupOptGetActiveNode  ]    313   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:11   2284s] [ SetupOptSlackGraph     ]    131   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.6    1.0
[11/27 23:43:11   2284s] [ MISC                   ]          0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:43:11   2284s] ---------------------------------------------------------------------------------------------
[11/27 23:43:11   2284s]  TnsOpt #3 TOTAL                    0:02:28.1  ( 100.0 % )     0:02:28.1 /  0:02:28.2    1.0
[11/27 23:43:11   2284s] ---------------------------------------------------------------------------------------------
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] End: GigaOpt TNS non-legal recovery
[11/27 23:43:11   2284s] Begin: GigaOpt Optimization in post-eco TNS mode
[11/27 23:43:11   2284s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[11/27 23:43:11   2284s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:43:11   2284s] Info: 27 io nets excluded
[11/27 23:43:11   2284s] Info: 2 clock nets excluded from IPO operation.
[11/27 23:43:11   2284s] *** TnsOpt #4 [begin] : totSession cpu/real = 0:38:04.6/1:29:00.0 (0.4), mem = 2840.9M
[11/27 23:43:11   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.130874.14
[11/27 23:43:11   2284s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/27 23:43:11   2284s] ### Creating PhyDesignMc. totSessionCpu=0:38:05 mem=2840.9M
[11/27 23:43:11   2284s] OPERPROF: Starting DPlace-Init at level 1, MEM:2840.9M
[11/27 23:43:11   2284s] z: 2, totalTracks: 1
[11/27 23:43:11   2284s] z: 4, totalTracks: 1
[11/27 23:43:11   2284s] z: 6, totalTracks: 1
[11/27 23:43:11   2284s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/27 23:43:11   2284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2840.9M
[11/27 23:43:11   2284s] OPERPROF:     Starting CMU at level 3, MEM:2840.9M
[11/27 23:43:11   2284s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2840.9M
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 23:43:11   2284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:2840.9M
[11/27 23:43:11   2284s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2840.9M
[11/27 23:43:11   2284s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2840.9M
[11/27 23:43:11   2284s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2840.9MB).
[11/27 23:43:11   2284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2840.9M
[11/27 23:43:11   2284s] TotalInstCnt at PhyDesignMc Initialization: 28,004
[11/27 23:43:11   2284s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:05 mem=2840.9M
[11/27 23:43:11   2284s] ### Creating RouteCongInterface, started
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[11/27 23:43:11   2284s] 
[11/27 23:43:11   2284s] #optDebug: {0, 1.000}
[11/27 23:43:11   2284s] ### Creating RouteCongInterface, finished
[11/27 23:43:11   2284s] {MG  {5 0 44.3 0.828331} }
[11/27 23:43:11   2284s] ### Creating LA Mngr. totSessionCpu=0:38:05 mem=2840.9M
[11/27 23:43:11   2284s] ### Creating LA Mngr, finished. totSessionCpu=0:38:05 mem=2840.9M
[11/27 23:43:12   2285s] *info: 27 io nets excluded
[11/27 23:43:12   2285s] Info: 2 top-level, potential tri-state nets excluded from IPO operation.
[11/27 23:43:12   2285s] *info: 2 clock nets excluded
[11/27 23:43:12   2285s] *info: 2 no-driver nets excluded.
[11/27 23:43:12   2285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.130874.5
[11/27 23:43:12   2285s] PathGroup :  reg2reg  TargetSlack : 0 
[11/27 23:43:12   2285s] ** GigaOpt Optimizer WNS Slack -1.768 TNS Slack -2878.642 Density 95.32
[11/27 23:43:12   2285s] Optimizer TNS Opt
[11/27 23:43:12   2285s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.768|-2825.908|
|reg2reg   |-1.141|-1945.736|
|HEPG      |-1.141|-1945.736|
|All Paths |-1.768|-2878.642|
+----------+------+---------+

[11/27 23:43:12   2285s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2862.0M
[11/27 23:43:12   2285s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2862.0M
[11/27 23:43:12   2285s] Active Path Group: reg2reg  
[11/27 23:43:12   2285s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:12   2285s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:43:12   2285s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:12   2285s] |  -1.141|   -1.768|-1945.736|-2878.642|   95.32%|   0:00:00.0| 2862.0M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:43:14   2287s] |  -1.141|   -1.768|-1945.736|-2878.642|   95.32%|   0:00:02.0| 2885.8M|av_func_mode_max|  reg2reg| CORE/img_reg_5__9__6_/D          |
[11/27 23:43:14   2287s] |  -1.141|   -1.768|-1945.736|-2878.642|   95.32%|   0:00:00.0| 2885.8M|av_func_mode_max|  reg2reg| CORE/PE_mul_reg_0__7_/D          |
[11/27 23:43:14   2287s] |  -1.141|   -1.768|-1945.736|-2878.642|   95.32%|   0:00:00.0| 2885.8M|av_func_mode_max|  reg2reg| CORE/img_reg_10__8__5_/D         |
[11/27 23:43:14   2287s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:14   2287s] 
[11/27 23:43:14   2287s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2885.8M) ***
[11/27 23:43:14   2287s] Active Path Group: default 
[11/27 23:43:14   2288s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:14   2288s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point             |
[11/27 23:43:14   2288s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:14   2288s] |  -1.768|   -1.768|-2825.908|-2878.642|   95.32%|   0:00:00.0| 2885.8M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:43:15   2288s] |  -1.768|   -1.768|-2825.908|-2878.642|   95.32%|   0:00:01.0| 2885.8M|av_func_mode_max|  default| CORE/img_reg_0__7__7_/D          |
[11/27 23:43:15   2288s] |  -1.768|   -1.768|-2825.908|-2878.642|   95.32%|   0:00:00.0| 2885.8M|av_func_mode_max|  default| CORE/img_size_reg_1_/D           |
[11/27 23:43:15   2288s] |  -1.768|   -1.768|-2825.908|-2878.642|   95.32%|   0:00:00.0| 2885.8M|av_func_mode_max|  default| CORE/img_reg_9__2__0_/D          |
[11/27 23:43:15   2288s] +--------+---------+---------+---------+---------+------------+--------+----------------+---------+----------------------------------+
[11/27 23:43:15   2288s] 
[11/27 23:43:15   2288s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2885.8M) ***
[11/27 23:43:15   2288s] 
[11/27 23:43:15   2288s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=2885.8M) ***
[11/27 23:43:15   2288s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.768|-2825.908|
|reg2reg   |-1.141|-1945.736|
|HEPG      |-1.141|-1945.736|
|All Paths |-1.768|-2878.642|
+----------+------+---------+

[11/27 23:43:15   2288s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.768|-2825.908|
|reg2reg   |-1.141|-1945.736|
|HEPG      |-1.141|-1945.736|
|All Paths |-1.768|-2878.642|
+----------+------+---------+

[11/27 23:43:15   2288s] Bottom Preferred Layer:
[11/27 23:43:15   2288s] +---------------+------------+----------+
[11/27 23:43:15   2288s] |     Layer     |   OPT_LA   |   Rule   |
[11/27 23:43:15   2288s] +---------------+------------+----------+
[11/27 23:43:15   2288s] | metal5 (z=5)  |          1 | default  |
[11/27 23:43:15   2288s] +---------------+------------+----------+
[11/27 23:43:15   2288s] Via Pillar Rule:
[11/27 23:43:15   2288s]     None
[11/27 23:43:15   2288s] 
[11/27 23:43:15   2288s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2885.8M) ***
[11/27 23:43:15   2288s] 
[11/27 23:43:15   2288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.130874.5
[11/27 23:43:15   2288s] Total-nets :: 29283, Stn-nets :: 13992, ratio :: 47.782 %
[11/27 23:43:15   2288s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2866.7M
[11/27 23:43:15   2289s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.058, MEM:2840.7M
[11/27 23:43:15   2289s] TotalInstCnt at PhyDesignMc Destruction: 28,004
[11/27 23:43:15   2289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.130874.14
[11/27 23:43:15   2289s] *** TnsOpt #4 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:38:09.0/1:29:04.4 (0.4), mem = 2840.7M
[11/27 23:43:15   2289s] 
[11/27 23:43:15   2289s] =============================================================================================
[11/27 23:43:15   2289s]  Step TAT Report for TnsOpt #4                                                  20.15-s105_1
[11/27 23:43:15   2289s] =============================================================================================
[11/27 23:43:15   2289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:43:15   2289s] ---------------------------------------------------------------------------------------------
[11/27 23:43:15   2289s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:43:15   2289s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:15   2289s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:43:15   2289s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/27 23:43:15   2289s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:15   2289s] [ TransformInit          ]      1   0:00:00.8  (  18.4 % )     0:00:00.8 /  0:00:00.8    1.0
[11/27 23:43:15   2289s] [ OptimizationStep       ]      2   0:00:00.5  (  11.7 % )     0:00:03.0 /  0:00:03.1    1.0
[11/27 23:43:15   2289s] [ OptSingleIteration     ]     54   0:00:00.0  (   0.8 % )     0:00:02.5 /  0:00:02.5    1.0
[11/27 23:43:15   2289s] [ OptGetWeight           ]     54   0:00:01.5  (  34.3 % )     0:00:01.5 /  0:00:01.5    1.0
[11/27 23:43:15   2289s] [ OptEval                ]     54   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.2
[11/27 23:43:15   2289s] [ OptCommit              ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:15   2289s] [ IncrTimingUpdate       ]     59   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/27 23:43:15   2289s] [ PostCommitDelayUpdate  ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:15   2289s] [ SetupOptGetWorkingSet  ]     54   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    0.9
[11/27 23:43:15   2289s] [ SetupOptGetActiveNode  ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:15   2289s] [ SetupOptSlackGraph     ]     54   0:00:00.5  (  11.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/27 23:43:15   2289s] [ MISC                   ]          0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:43:15   2289s] ---------------------------------------------------------------------------------------------
[11/27 23:43:15   2289s]  TnsOpt #4 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[11/27 23:43:15   2289s] ---------------------------------------------------------------------------------------------
[11/27 23:43:15   2289s] 
[11/27 23:43:15   2289s] End: GigaOpt Optimization in post-eco TNS mode
[11/27 23:43:15   2289s] 
[11/27 23:43:15   2289s] Active setup views:
[11/27 23:43:15   2289s]  av_func_mode_max
[11/27 23:43:15   2289s]   Dominating endpoints: 0
[11/27 23:43:15   2289s]   Dominating TNS: -0.000
[11/27 23:43:15   2289s] 
[11/27 23:43:16   2289s] Extraction called for design 'CHIP' of instances=28054 and nets=29287 using extraction engine 'preRoute' .
[11/27 23:43:16   2289s] PreRoute RC Extraction called for design CHIP.
[11/27 23:43:16   2289s] RC Extraction called in multi-corner(1) mode.
[11/27 23:43:16   2289s] RCMode: PreRoute
[11/27 23:43:16   2289s]       RC Corner Indexes            0   
[11/27 23:43:16   2289s] Capacitance Scaling Factor   : 1.00000 
[11/27 23:43:16   2289s] Resistance Scaling Factor    : 1.00000 
[11/27 23:43:16   2289s] Clock Cap. Scaling Factor    : 1.00000 
[11/27 23:43:16   2289s] Clock Res. Scaling Factor    : 1.00000 
[11/27 23:43:16   2289s] Shrink Factor                : 1.00000
[11/27 23:43:16   2289s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 23:43:16   2289s] Using capacitance table file ...
[11/27 23:43:16   2289s] RC Grid backup saved.
[11/27 23:43:16   2289s] 
[11/27 23:43:16   2289s] Trim Metal Layers:
[11/27 23:43:16   2289s] LayerId::1 widthSet size::4
[11/27 23:43:16   2289s] LayerId::2 widthSet size::4
[11/27 23:43:16   2289s] LayerId::3 widthSet size::4
[11/27 23:43:16   2289s] LayerId::4 widthSet size::4
[11/27 23:43:16   2289s] LayerId::5 widthSet size::4
[11/27 23:43:16   2289s] LayerId::6 widthSet size::2
[11/27 23:43:16   2289s] Skipped RC grid update for preRoute extraction.
[11/27 23:43:16   2289s] eee: pegSigSF::1.070000
[11/27 23:43:16   2289s] Initializing multi-corner capacitance tables ... 
[11/27 23:43:16   2289s] Initializing multi-corner resistance tables ...
[11/27 23:43:16   2289s] eee: l::1 avDens::0.099073 usedTrk::3867.492854 availTrk::39036.707697 sigTrk::3867.492854
[11/27 23:43:16   2289s] eee: l::2 avDens::0.234265 usedTrk::9764.748018 availTrk::41682.471938 sigTrk::9764.748018
[11/27 23:43:16   2289s] eee: l::3 avDens::0.245001 usedTrk::11281.689885 availTrk::46047.507366 sigTrk::11281.689885
[11/27 23:43:16   2289s] eee: l::4 avDens::0.339295 usedTrk::11477.013107 availTrk::33826.060547 sigTrk::11477.013107
[11/27 23:43:16   2289s] eee: l::5 avDens::0.245157 usedTrk::8920.278969 availTrk::36385.994527 sigTrk::8920.278969
[11/27 23:43:16   2289s] eee: l::6 avDens::0.334059 usedTrk::2247.138888 availTrk::6726.774194 sigTrk::2247.138888
[11/27 23:43:16   2289s] {RT RC_Corner 0 6 6 {5 0} 1}
[11/27 23:43:16   2289s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.466704 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.914400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[11/27 23:43:16   2289s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2821.219M)
[11/27 23:43:16   2289s] Skewing Data Summary (End_of_FINAL)
[11/27 23:43:16   2289s] --------------------------------------------------
[11/27 23:43:16   2289s]  Total skewed count:9   (Analysis view: av_func_mode_max)
[11/27 23:43:16   2289s]  Advancing count:9, Max:-300.0(ps) Min:-90.5(ps) Total:-1876.3(ps)
[11/27 23:43:16   2289s]  Delaying  count:0
[11/27 23:43:16   2289s] --------------------------------------------------
[11/27 23:43:16   2289s] Starting delay calculation for Setup views
[11/27 23:43:16   2289s] #################################################################################
[11/27 23:43:16   2289s] # Design Stage: PreRoute
[11/27 23:43:16   2289s] # Design Name: CHIP
[11/27 23:43:16   2289s] # Design Mode: 180nm
[11/27 23:43:16   2289s] # Analysis Mode: MMMC Non-OCV 
[11/27 23:43:16   2289s] # Parasitics Mode: No SPEF/RCDB 
[11/27 23:43:16   2289s] # Signoff Settings: SI Off 
[11/27 23:43:16   2289s] #################################################################################
[11/27 23:43:17   2290s] Calculate delays in BcWc mode...
[11/27 23:43:17   2290s] Topological Sorting (REAL = 0:00:00.0, MEM = 2835.1M, InitMEM = 2830.8M)
[11/27 23:43:17   2290s] Start delay calculation (fullDC) (1 T). (MEM=2835.05)
[11/27 23:43:17   2290s] End AAE Lib Interpolated Model. (MEM=2835.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 23:43:21   2294s] Total number of fetched objects 29353
[11/27 23:43:21   2294s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/27 23:43:21   2294s] End delay calculation. (MEM=2850.74 CPU=0:00:03.6 REAL=0:00:04.0)
[11/27 23:43:21   2294s] End delay calculation (fullDC). (MEM=2850.74 CPU=0:00:04.2 REAL=0:00:04.0)
[11/27 23:43:21   2294s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 2850.7M) ***
[11/27 23:43:21   2295s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:38:15 mem=2850.7M)
[11/27 23:43:21   2295s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Import and model ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Create place DB ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Import place data ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read instances and placement ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read nets ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Create route DB ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       == Non-default Options ==
[11/27 23:43:21   2295s] (I)       Build term to term wires                           : false
[11/27 23:43:21   2295s] (I)       Maximum routing layer                              : 6
[11/27 23:43:21   2295s] (I)       Number of threads                                  : 1
[11/27 23:43:21   2295s] (I)       Method to set GCell size                           : row
[11/27 23:43:21   2295s] (I)       Counted 6653 PG shapes. We will not process PG shapes layer by layer.
[11/27 23:43:21   2295s] (I)       Started Import route data (1T) ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       ============== Pin Summary ==============
[11/27 23:43:21   2295s] (I)       +-------+--------+---------+------------+
[11/27 23:43:21   2295s] (I)       | Layer | # pins | % total |      Group |
[11/27 23:43:21   2295s] (I)       +-------+--------+---------+------------+
[11/27 23:43:21   2295s] (I)       |     1 |  98351 |  100.00 |        Pin |
[11/27 23:43:21   2295s] (I)       |     2 |      0 |    0.00 | Pin access |
[11/27 23:43:21   2295s] (I)       |     3 |      0 |    0.00 | Pin access |
[11/27 23:43:21   2295s] (I)       |     4 |      0 |    0.00 |      Upper |
[11/27 23:43:21   2295s] (I)       |     5 |      0 |    0.00 |      Upper |
[11/27 23:43:21   2295s] (I)       |     6 |      0 |    0.00 |      Upper |
[11/27 23:43:21   2295s] (I)       +-------+--------+---------+------------+
[11/27 23:43:21   2295s] (I)       Use row-based GCell size
[11/27 23:43:21   2295s] (I)       Use row-based GCell align
[11/27 23:43:21   2295s] (I)       GCell unit size   : 5040
[11/27 23:43:21   2295s] (I)       GCell multiplier  : 1
[11/27 23:43:21   2295s] (I)       GCell row height  : 5040
[11/27 23:43:21   2295s] (I)       Actual row height : 5040
[11/27 23:43:21   2295s] (I)       GCell align ref   : 240560 240800
[11/27 23:43:21   2295s] [NR-eGR] Track table information for default rule: 
[11/27 23:43:21   2295s] [NR-eGR] metal1 has no routable track
[11/27 23:43:21   2295s] [NR-eGR] metal2 has single uniform track structure
[11/27 23:43:21   2295s] [NR-eGR] metal3 has single uniform track structure
[11/27 23:43:21   2295s] [NR-eGR] metal4 has single uniform track structure
[11/27 23:43:21   2295s] [NR-eGR] metal5 has single uniform track structure
[11/27 23:43:21   2295s] [NR-eGR] metal6 has single uniform track structure
[11/27 23:43:21   2295s] (I)       =================== Default via ====================
[11/27 23:43:21   2295s] (I)       +---+------------------+---------------------------+
[11/27 23:43:21   2295s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[11/27 23:43:21   2295s] (I)       +---+------------------+---------------------------+
[11/27 23:43:21   2295s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[11/27 23:43:21   2295s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[11/27 23:43:21   2295s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[11/27 23:43:21   2295s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[11/27 23:43:21   2295s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[11/27 23:43:21   2295s] (I)       +---+------------------+---------------------------+
[11/27 23:43:21   2295s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read routing blockages ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read instance blockages ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read PG blockages ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] [NR-eGR] Read 6702 PG shapes
[11/27 23:43:21   2295s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read boundary cut boxes ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] [NR-eGR] #Routing Blockages  : 0
[11/27 23:43:21   2295s] [NR-eGR] #Instance Blockages : 3254
[11/27 23:43:21   2295s] [NR-eGR] #PG Blockages       : 6702
[11/27 23:43:21   2295s] [NR-eGR] #Halo Blockages     : 0
[11/27 23:43:21   2295s] [NR-eGR] #Boundary Blockages : 0
[11/27 23:43:21   2295s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read blackboxes ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/27 23:43:21   2295s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read prerouted ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 23:43:21   2295s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read unlegalized nets ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read nets ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] [NR-eGR] Read numTotalNets=29283  numIgnoredNets=0
[11/27 23:43:21   2295s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Set up via pillars ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       early_global_route_priority property id does not exist.
[11/27 23:43:21   2295s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Model blockages into capacity
[11/27 23:43:21   2295s] (I)       Read Num Blocks=9956  Num Prerouted Wires=0  Num CS=0
[11/27 23:43:21   2295s] (I)       Started Initialize 3D capacity ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Layer 1 (V) : #blockages 6230 : #preroutes 0
[11/27 23:43:21   2295s] (I)       Layer 2 (H) : #blockages 2498 : #preroutes 0
[11/27 23:43:21   2295s] (I)       Layer 3 (V) : #blockages 690 : #preroutes 0
[11/27 23:43:21   2295s] (I)       Layer 4 (H) : #blockages 270 : #preroutes 0
[11/27 23:43:21   2295s] (I)       Layer 5 (V) : #blockages 268 : #preroutes 0
[11/27 23:43:21   2295s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       -- layer congestion ratio --
[11/27 23:43:21   2295s] (I)       Layer 1 : 0.100000
[11/27 23:43:21   2295s] (I)       Layer 2 : 0.700000
[11/27 23:43:21   2295s] (I)       Layer 3 : 0.700000
[11/27 23:43:21   2295s] (I)       Layer 4 : 0.700000
[11/27 23:43:21   2295s] (I)       Layer 5 : 0.700000
[11/27 23:43:21   2295s] (I)       Layer 6 : 0.700000
[11/27 23:43:21   2295s] (I)       ----------------------------
[11/27 23:43:21   2295s] (I)       Number of ignored nets                =      0
[11/27 23:43:21   2295s] (I)       Number of connected nets              =      0
[11/27 23:43:21   2295s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Number of clock nets                  =      2.  Ignored: No
[11/27 23:43:21   2295s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/27 23:43:21   2295s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 23:43:21   2295s] (I)       Finished Import route data (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Create route DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Read aux data ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Others data preparation ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 23:43:21   2295s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Create route kernel ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Ndr track 0 does not exist
[11/27 23:43:21   2295s] (I)       ---------------------Grid Graph Info--------------------
[11/27 23:43:21   2295s] (I)       Routing area        : (0, 0) - (1462580, 1443800)
[11/27 23:43:21   2295s] (I)       Core area           : (240560, 240800) - (1222020, 1203440)
[11/27 23:43:21   2295s] (I)       Site width          :   620  (dbu)
[11/27 23:43:21   2295s] (I)       Row height          :  5040  (dbu)
[11/27 23:43:21   2295s] (I)       GCell row height    :  5040  (dbu)
[11/27 23:43:21   2295s] (I)       GCell width         :  5040  (dbu)
[11/27 23:43:21   2295s] (I)       GCell height        :  5040  (dbu)
[11/27 23:43:21   2295s] (I)       Grid                :   290   286     6
[11/27 23:43:21   2295s] (I)       Layer numbers       :     1     2     3     4     5     6
[11/27 23:43:21   2295s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[11/27 23:43:21   2295s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[11/27 23:43:21   2295s] (I)       Default wire width  :   240   280   280   280   280  1200
[11/27 23:43:21   2295s] (I)       Default wire space  :   240   280   280   280   280  1000
[11/27 23:43:21   2295s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[11/27 23:43:21   2295s] (I)       Default pitch size  :   480   620   560   620   560  2480
[11/27 23:43:21   2295s] (I)       First track coord   :     0   310   280   310   280  2790
[11/27 23:43:21   2295s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[11/27 23:43:21   2295s] (I)       Total num of tracks :     0  2359  2578  2359  2578   589
[11/27 23:43:21   2295s] (I)       Num of masks        :     1     1     1     1     1     1
[11/27 23:43:21   2295s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/27 23:43:21   2295s] (I)       --------------------------------------------------------
[11/27 23:43:21   2295s] 
[11/27 23:43:21   2295s] [NR-eGR] ============ Routing rule table ============
[11/27 23:43:21   2295s] [NR-eGR] Rule id: 0  Nets: 29256 
[11/27 23:43:21   2295s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/27 23:43:21   2295s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[11/27 23:43:21   2295s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:43:21   2295s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/27 23:43:21   2295s] [NR-eGR] ========================================
[11/27 23:43:21   2295s] [NR-eGR] 
[11/27 23:43:21   2295s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/27 23:43:21   2295s] (I)       blocked tracks on layer2 : = 292126 / 674674 (43.30%)
[11/27 23:43:21   2295s] (I)       blocked tracks on layer3 : = 321631 / 747620 (43.02%)
[11/27 23:43:21   2295s] (I)       blocked tracks on layer4 : = 191699 / 674674 (28.41%)
[11/27 23:43:21   2295s] (I)       blocked tracks on layer5 : = 161143 / 747620 (21.55%)
[11/27 23:43:21   2295s] (I)       blocked tracks on layer6 : = 37605 / 168454 (22.32%)
[11/27 23:43:21   2295s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Reset routing kernel
[11/27 23:43:21   2295s] (I)       Started Global Routing ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Initialization ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       totalPins=98297  totalGlobalPin=89244 (90.79%)
[11/27 23:43:21   2295s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Net group 1 ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Generate topology ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       total 2D Cap : 2032322 = (1023578 H, 1008744 V)
[11/27 23:43:21   2295s] [NR-eGR] Layer group 1: route 29256 net(s) in layer range [2, 6]
[11/27 23:43:21   2295s] (I)       
[11/27 23:43:21   2295s] (I)       ============  Phase 1a Route ============
[11/27 23:43:21   2295s] (I)       Started Phase 1a ( Curr Mem: 2850.74 MB )
[11/27 23:43:21   2295s] (I)       Started Pattern routing (1T) ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Pattern routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 23:43:22   2295s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Usage: 387546 = (183619 H, 203927 V) = (17.94% H, 20.22% V) = (9.254e+05um H, 1.028e+06um V)
[11/27 23:43:22   2295s] (I)       Started Add via demand to 2D ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       
[11/27 23:43:22   2295s] (I)       ============  Phase 1b Route ============
[11/27 23:43:22   2295s] (I)       Started Phase 1b ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Monotonic routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Usage: 388127 = (183969 H, 204158 V) = (17.97% H, 20.24% V) = (9.272e+05um H, 1.029e+06um V)
[11/27 23:43:22   2295s] (I)       Overflow of layer group 1: 0.03% H + 0.74% V. EstWL: 1.956160e+06um
[11/27 23:43:22   2295s] (I)       Congestion metric : 0.03%H 0.74%V, 0.77%HV
[11/27 23:43:22   2295s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/27 23:43:22   2295s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       
[11/27 23:43:22   2295s] (I)       ============  Phase 1c Route ============
[11/27 23:43:22   2295s] (I)       Started Phase 1c ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Two level routing ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Level2 Grid: 58 x 58
[11/27 23:43:22   2295s] (I)       Started Two Level Routing ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Usage: 388127 = (183969 H, 204158 V) = (17.97% H, 20.24% V) = (9.272e+05um H, 1.029e+06um V)
[11/27 23:43:22   2295s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       
[11/27 23:43:22   2295s] (I)       ============  Phase 1d Route ============
[11/27 23:43:22   2295s] (I)       Started Phase 1d ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Detoured routing ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Usage: 388173 = (184004 H, 204169 V) = (17.98% H, 20.24% V) = (9.274e+05um H, 1.029e+06um V)
[11/27 23:43:22   2295s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       
[11/27 23:43:22   2295s] (I)       ============  Phase 1e Route ============
[11/27 23:43:22   2295s] (I)       Started Phase 1e ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Route legalization ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Usage: 388173 = (184004 H, 204169 V) = (17.98% H, 20.24% V) = (9.274e+05um H, 1.029e+06um V)
[11/27 23:43:22   2295s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.67% V. EstWL: 1.956392e+06um
[11/27 23:43:22   2295s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       
[11/27 23:43:22   2295s] (I)       ============  Phase 1l Route ============
[11/27 23:43:22   2295s] (I)       Started Phase 1l ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Started Layer assignment (1T) ( Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2850.74 MB )
[11/27 23:43:22   2295s] (I)       Finished Layer assignment (1T) ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       Finished Phase 1l ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       Started Clean cong LA ( Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/27 23:43:22   2295s] (I)       Layer  2:     387564    122497      1669      251292      420571    (37.40%) 
[11/27 23:43:22   2295s] (I)       Layer  3:     431433    107250       141      280656      463230    (37.73%) 
[11/27 23:43:22   2295s] (I)       Layer  4:     487882    114760       429      171514      500350    (25.53%) 
[11/27 23:43:22   2295s] (I)       Layer  5:     590563     90936         5      142866      601020    (19.21%) 
[11/27 23:43:22   2295s] (I)       Layer  6:     131723     21764       199       33940      134025    (20.21%) 
[11/27 23:43:22   2295s] (I)       Total:       2029165    457207      2443      880268     2119196    (29.35%) 
[11/27 23:43:22   2295s] (I)       
[11/27 23:43:22   2295s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 23:43:22   2295s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/27 23:43:22   2295s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/27 23:43:22   2295s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[11/27 23:43:22   2295s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:43:22   2295s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 23:43:22   2295s] [NR-eGR]  metal2  (2)      1159( 2.24%)        72( 0.14%)         2( 0.00%)   ( 2.38%) 
[11/27 23:43:22   2295s] [NR-eGR]  metal3  (3)       103( 0.20%)         4( 0.01%)         0( 0.00%)   ( 0.21%) 
[11/27 23:43:22   2295s] [NR-eGR]  metal4  (4)       342( 0.56%)        11( 0.02%)         0( 0.00%)   ( 0.57%) 
[11/27 23:43:22   2295s] [NR-eGR]  metal5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/27 23:43:22   2295s] [NR-eGR]  metal6  (6)       185( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[11/27 23:43:22   2295s] [NR-eGR] --------------------------------------------------------------------------------
[11/27 23:43:22   2295s] [NR-eGR] Total             1794( 0.60%)        87( 0.03%)         2( 0.00%)   ( 0.63%) 
[11/27 23:43:22   2295s] [NR-eGR] 
[11/27 23:43:22   2295s] (I)       Finished Global Routing ( CPU: 0.40 sec, Real: 0.39 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       Started Export 3D cong map ( Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       total 2D Cap : 2034941 = (1024923 H, 1010018 V)
[11/27 23:43:22   2295s] (I)       Started Export 2D cong map ( Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.54% V
[11/27 23:43:22   2295s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.60% V
[11/27 23:43:22   2295s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 2858.75 MB )
[11/27 23:43:22   2295s] OPERPROF: Starting HotSpotCal at level 1, MEM:2858.7M
[11/27 23:43:22   2295s] [hotspot] +------------+---------------+---------------+
[11/27 23:43:22   2295s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 23:43:22   2295s] [hotspot] +------------+---------------+---------------+
[11/27 23:43:22   2295s] [hotspot] | normalized |          0.26 |          1.05 |
[11/27 23:43:22   2295s] [hotspot] +------------+---------------+---------------+
[11/27 23:43:22   2295s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 1.05 (area is in unit of 4 std-cell row bins)
[11/27 23:43:22   2295s] [hotspot] max/total 0.26/1.05, big hotspot (>10) total 0.00
[11/27 23:43:22   2295s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[11/27 23:43:22   2295s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:43:22   2295s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 23:43:22   2295s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:43:22   2295s] [hotspot] |  1  |   568.16   608.72   648.80   689.36 |        0.52   |
[11/27 23:43:22   2295s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:43:22   2295s] [hotspot] |  2  |  1092.32   568.40  1172.96   649.04 |        0.26   |
[11/27 23:43:22   2295s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:43:22   2295s] [hotspot] |  3  |   608.48   810.32   689.12   890.96 |        0.26   |
[11/27 23:43:22   2295s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 23:43:22   2295s] Top 3 hotspots total area: 1.05
[11/27 23:43:22   2295s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:2858.7M
[11/27 23:43:22   2295s] Reported timing to dir ./timingReports
[11/27 23:43:22   2295s] **optDesign ... cpu = 0:32:55, real = 0:32:55, mem = 2051.8M, totSessionCpu=0:38:16 **
[11/27 23:43:22   2295s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2802.8M
[11/27 23:43:22   2295s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2802.8M
[11/27 23:43:24   2296s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.768  | -1.142  | -1.768  |
|           TNS (ns):| -2878.6 | -1947.3 | -2825.9 |
|    Violating Paths:|  2164   |  2139   |  2073   |
|          All Paths:|  2907   |  2716   |  2401   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/27 23:43:24   2296s] Density: 95.320%
Routing Overflow: 0.02% H and 0.60% V
------------------------------------------------------------------
**optDesign ... cpu = 0:32:56, real = 0:32:57, mem = 2049.1M, totSessionCpu=0:38:17 **
[11/27 23:43:24   2296s] 
[11/27 23:43:24   2296s] TimeStamp Deleting Cell Server Begin ...
[11/27 23:43:24   2296s] Deleting Lib Analyzer.
[11/27 23:43:24   2296s] 
[11/27 23:43:24   2296s] TimeStamp Deleting Cell Server End ...
[11/27 23:43:24   2296s] *** Finished optDesign ***
[11/27 23:43:24   2296s] 
[11/27 23:43:24   2296s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:33:05 real=  0:33:05)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:59.3 real=0:00:59.3)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:03:03 real=  0:03:03)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:06:19 real=  0:06:19)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:05:36 real=  0:05:36)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:13:32 real=  0:13:31)
[11/27 23:43:24   2296s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:02:35 real=  0:02:35)
[11/27 23:43:24   2296s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/27 23:43:24   2296s] Info: pop threads available for lower-level modules during optimization.
[11/27 23:43:24   2296s] clean pInstBBox. size 0
[11/27 23:43:24   2296s]  *** Writing scheduling file: 'scheduling_file.cts.130874' ***
[11/27 23:43:24   2296s] All LLGs are deleted
[11/27 23:43:24   2296s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2818.0M
[11/27 23:43:24   2296s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2818.0M
[11/27 23:43:24   2296s] #optDebug: fT-D <X 1 0 0 0>
[11/27 23:43:24   2296s] VSMManager cleared!
[11/27 23:43:24   2296s] **place_opt_design ... cpu = 0:32:57, real = 0:32:57, mem = 2769.0M **
[11/27 23:43:24   2296s] *** Finished GigaPlace ***
[11/27 23:43:24   2296s] 
[11/27 23:43:24   2296s] *** Summary of all messages that are not suppressed in this session:
[11/27 23:43:24   2296s] Severity  ID               Count  Summary                                  
[11/27 23:43:24   2296s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/27 23:43:24   2296s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/27 23:43:24   2296s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[11/27 23:43:24   2296s] *** Message Summary: 3 warning(s), 0 error(s)
[11/27 23:43:24   2296s] 
[11/27 23:43:24   2296s] *** place_opt_design #1 [finish] : cpu/real = 0:32:56.7/0:32:57.3 (1.0), totSession cpu/real = 0:38:16.9/1:29:13.5 (0.4), mem = 2769.0M
[11/27 23:43:24   2296s] 
[11/27 23:43:24   2296s] =============================================================================================
[11/27 23:43:24   2296s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[11/27 23:43:24   2296s] =============================================================================================
[11/27 23:43:24   2296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 23:43:24   2296s] ---------------------------------------------------------------------------------------------
[11/27 23:43:24   2296s] [ InitOpt                ]      1   0:00:02.8  (   0.1 % )     0:00:08.9 /  0:00:08.9    1.0
[11/27 23:43:24   2296s] [ WnsOpt                 ]      1   0:10:27.9  (  31.8 % )     0:13:31.3 /  0:13:31.7    1.0
[11/27 23:43:24   2296s] [ TnsOpt                 ]      4   0:07:09.2  (  21.7 % )     0:08:08.4 /  0:08:08.6    1.0
[11/27 23:43:24   2296s] [ GlobalOpt              ]      1   0:03:03.1  (   9.3 % )     0:03:03.1 /  0:03:03.2    1.0
[11/27 23:43:24   2296s] [ DrvOpt                 ]      4   0:00:17.6  (   0.9 % )     0:00:18.5 /  0:00:18.5    1.0
[11/27 23:43:24   2296s] [ SimplifyNetlist        ]      1   0:00:02.4  (   0.1 % )     0:00:02.4 /  0:00:02.4    1.0
[11/27 23:43:24   2296s] [ SkewClock              ]      7   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:00.7    0.9
[11/27 23:43:24   2296s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:43:24   2296s] [ AreaOpt                ]     12   0:03:19.8  (  10.1 % )     0:03:20.5 /  0:03:20.5    1.0
[11/27 23:43:24   2296s] [ ViewPruning            ]      8   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/27 23:43:24   2296s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:24   2296s] [ IncrReplace            ]      2   0:06:21.3  (  19.3 % )     0:06:29.6 /  0:06:29.6    1.0
[11/27 23:43:24   2296s] [ RefinePlace            ]     14   0:01:41.4  (   5.1 % )     0:01:41.4 /  0:01:41.4    1.0
[11/27 23:43:24   2296s] [ EarlyGlobalRoute       ]      2   0:00:01.6  (   0.1 % )     0:00:01.6 /  0:00:01.6    1.0
[11/27 23:43:24   2296s] [ ExtractRC              ]      4   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/27 23:43:24   2296s] [ TimingUpdate           ]      5   0:00:00.8  (   0.0 % )     0:00:09.7 /  0:00:09.7    1.0
[11/27 23:43:24   2296s] [ FullDelayCalc          ]      4   0:00:16.8  (   0.9 % )     0:00:16.8 /  0:00:16.9    1.0
[11/27 23:43:24   2296s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.0 % )     0:00:07.8 /  0:00:06.5    0.8
[11/27 23:43:24   2296s] [ TimingReport           ]      3   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:43:24   2296s] [ DrvReport              ]      3   0:00:02.7  (   0.1 % )     0:00:02.7 /  0:00:01.3    0.5
[11/27 23:43:24   2296s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/27 23:43:24   2296s] [ SlackTraversorInit     ]     15   0:00:02.7  (   0.1 % )     0:00:02.7 /  0:00:02.6    1.0
[11/27 23:43:24   2296s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 23:43:24   2296s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/27 23:43:24   2296s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 23:43:24   2296s] [ ReportCapViolation     ]      3   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.5    1.0
[11/27 23:43:24   2296s] [ ReportFanoutViolation  ]      3   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/27 23:43:24   2296s] [ MISC                   ]          0:00:03.3  (   0.2 % )     0:00:03.3 /  0:00:03.3    1.0
[11/27 23:43:24   2296s] ---------------------------------------------------------------------------------------------
[11/27 23:43:24   2296s]  place_opt_design #1 TOTAL          0:32:57.3  ( 100.0 % )     0:32:57.3 /  0:32:56.7    1.0
[11/27 23:43:24   2296s] ---------------------------------------------------------------------------------------------
[11/27 23:43:24   2296s] 
[11/28 00:58:59   2489s] 
[11/28 00:58:59   2489s] *** Memory Usage v#1 (Current mem = 2769.082M, initial mem = 284.375M) ***
[11/28 00:58:59   2489s] 
[11/28 00:58:59   2489s] *** Summary of all messages that are not suppressed in this session:
[11/28 00:58:59   2489s] Severity  ID               Count  Summary                                  
[11/28 00:58:59   2489s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[11/28 00:58:59   2489s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/28 00:58:59   2489s] WARNING   IMPLF-200           27  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/28 00:58:59   2489s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/28 00:58:59   2489s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[11/28 00:58:59   2489s] WARNING   IMPFP-710            1  File version %s is too old.              
[11/28 00:58:59   2489s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/28 00:58:59   2489s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[11/28 00:58:59   2489s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[11/28 00:58:59   2489s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/28 00:58:59   2489s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[11/28 00:58:59   2489s] WARNING   IMPVL-159          766  Pin '%s' of cell '%s' is defined in LEF ...
[11/28 00:58:59   2489s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/28 00:58:59   2489s] WARNING   IMPESI-3086          6  The cell '%s' does not have characterize...
[11/28 00:58:59   2489s] WARNING   IMPPP-532           40  ViaGen Warning: The top layer and bottom...
[11/28 00:58:59   2489s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[11/28 00:58:59   2489s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/28 00:58:59   2489s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[11/28 00:58:59   2489s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[11/28 00:58:59   2489s] WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
[11/28 00:58:59   2489s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[11/28 00:58:59   2489s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/28 00:58:59   2489s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/28 00:58:59   2489s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/28 00:58:59   2489s] *** Message Summary: 1293 warning(s), 0 error(s)
[11/28 00:58:59   2489s] 
[11/28 00:58:59   2489s] --- Ending "Innovus" (totcpu=0:41:29, real=2:44:50, mem=2769.1M) ---
