{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452627280909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452627280963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 11:34:40 2016 " "Processing started: Tue Jan 12 11:34:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452627280963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452627280963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452627280963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452627281573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452627281636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452627281636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/DFlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452627281644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452627281644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterone.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterOne " "Found entity 1: CounterOne" {  } { { "counterOne.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/counterOne.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452627281650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452627281650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider15.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider15 " "Found entity 1: clock_divider15" {  } { { "clock_divider15.sv" "" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/clock_divider15.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452627281656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452627281656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452627281765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider15 clock_divider15:clk_div " "Elaborating entity \"clock_divider15\" for hierarchy \"clock_divider15:clk_div\"" {  } { { "DE1_SoC.sv" "clk_div" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/DE1_SoC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452627281780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterOne CounterOne:counter " "Elaborating entity \"CounterOne\" for hierarchy \"CounterOne:counter\"" {  } { { "DE1_SoC.sv" "counter" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/DE1_SoC.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452627281810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop CounterOne:counter\|DFlipFlop:c0 " "Elaborating entity \"DFlipFlop\" for hierarchy \"CounterOne:counter\|DFlipFlop:c0\"" {  } { { "counterOne.sv" "c0" { Text "D:/University of Washington/Classes/8_Winter_2015/E E 371/ee371Projects/assignment_1/counter_1/quartas_gate/counterOne.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452627281835 ""}
