# TCL File Generated by Component Editor 22.1
# Mon Apr 03 19:57:34 EDT 2023
# DO NOT MODIFY


# 
# systolic_array_buffered "systolic_array_buffered" v1.0
# Benjamin Correia 2023.04.03.19:57:34
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module systolic_array_buffered
# 
set_module_property DESCRIPTION ""
set_module_property NAME systolic_array_buffered
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "default group"
set_module_property AUTHOR "Benjamin Correia"
set_module_property DISPLAY_NAME systolic_array_buffered
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL systolic_array_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file systolic_arrays_buffered.v VERILOG PATH systolic_arrays_buffered.v TOP_LEVEL_FILE
add_fileset_file systolic_arrays.v VERILOG PATH systolic_arrays.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file systolic_arrays_buffered.v VERILOG PATH systolic_arrays_buffered.v
add_fileset_file systolic_arrays.v VERILOG PATH systolic_arrays.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits SYMBOLS
set_interface_property csr associatedClock clock_sink
set_interface_property csr associatedReset reset_sink
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr csr_address address Input 8
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_readdata readdata Output 32
add_interface_port csr csr_read read Input 1
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point data_out
# 
add_interface data_out avalon_streaming start
set_interface_property data_out associatedClock clock_sink
set_interface_property data_out associatedReset reset_sink
set_interface_property data_out dataBitsPerSymbol 8
set_interface_property data_out errorDescriptor ""
set_interface_property data_out firstSymbolInHighOrderBits false
set_interface_property data_out maxChannel 0
set_interface_property data_out readyLatency 0
set_interface_property data_out ENABLED true
set_interface_property data_out EXPORT_OF ""
set_interface_property data_out PORT_NAME_MAP ""
set_interface_property data_out CMSIS_SVD_VARIABLES ""
set_interface_property data_out SVD_ADDRESS_GROUP ""

add_interface_port data_out data_out_data data Output 128
add_interface_port data_out data_out_ready ready Input 1
add_interface_port data_out data_out_valid valid Output 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink clk Input 1


# 
# connection point st_rows
# 
add_interface st_rows avalon_streaming end
set_interface_property st_rows associatedClock clock_sink
set_interface_property st_rows associatedReset reset_sink
set_interface_property st_rows dataBitsPerSymbol 8
set_interface_property st_rows errorDescriptor ""
set_interface_property st_rows firstSymbolInHighOrderBits true
set_interface_property st_rows maxChannel 0
set_interface_property st_rows readyLatency 0
set_interface_property st_rows ENABLED true
set_interface_property st_rows EXPORT_OF ""
set_interface_property st_rows PORT_NAME_MAP ""
set_interface_property st_rows CMSIS_SVD_VARIABLES ""
set_interface_property st_rows SVD_ADDRESS_GROUP ""

add_interface_port st_rows st_rows_data data Input 128
add_interface_port st_rows st_rows_ready ready Output 1
add_interface_port st_rows st_rows_valid valid Input 1


# 
# connection point st_cols
# 
add_interface st_cols avalon_streaming end
set_interface_property st_cols associatedClock clock_sink
set_interface_property st_cols associatedReset reset_sink
set_interface_property st_cols dataBitsPerSymbol 8
set_interface_property st_cols errorDescriptor ""
set_interface_property st_cols firstSymbolInHighOrderBits true
set_interface_property st_cols maxChannel 0
set_interface_property st_cols readyLatency 0
set_interface_property st_cols ENABLED true
set_interface_property st_cols EXPORT_OF ""
set_interface_property st_cols PORT_NAME_MAP ""
set_interface_property st_cols CMSIS_SVD_VARIABLES ""
set_interface_property st_cols SVD_ADDRESS_GROUP ""

add_interface_port st_cols st_cols_data data Input 128
add_interface_port st_cols st_cols_ready ready Output 1
add_interface_port st_cols st_cols_valid valid Input 1


# 
# connection point st_instr
# 
add_interface st_instr avalon_streaming end
set_interface_property st_instr associatedClock clock_sink
set_interface_property st_instr associatedReset reset_sink
set_interface_property st_instr dataBitsPerSymbol 8
set_interface_property st_instr errorDescriptor ""
set_interface_property st_instr firstSymbolInHighOrderBits true
set_interface_property st_instr maxChannel 0
set_interface_property st_instr readyLatency 0
set_interface_property st_instr ENABLED true
set_interface_property st_instr EXPORT_OF ""
set_interface_property st_instr PORT_NAME_MAP ""
set_interface_property st_instr CMSIS_SVD_VARIABLES ""
set_interface_property st_instr SVD_ADDRESS_GROUP ""

add_interface_port st_instr st_instr_ready ready Output 1
add_interface_port st_instr st_instr_valid valid Input 1
add_interface_port st_instr st_instr_data data Input 32

