# Table of Contents

| Serial No. | Name                        | Description                                         | Vivado and HLS Version | Board     |
|------------|-----------------------------|-----------------------------------------------------|------------------------|-----------|
| 1          | Simple Arithmetic Calculation | Fixed point data transfer using AXI Lite interface  | 2019.1                 | PYNQ Z2   |
| 2          | Matrix Multiplication       | Floating point data transfer using AXI Stream interface | 2019.1                 | PYNQ Z2   |
| 3          | Simple Arithmetic Calculation | Fixed point data transfer using AXI Lite interface  | 2022.1                 | RFSoC4x2   |
| 4          | Matrix Multiplication       | Floating point data transfer using AXI Stream interface | 2022.1                 | PYNQ Z2   |
| 5          | Addition 1 (Add 5 to Input) | Fixed point data transfer using AXI Stream interface | 2022.1                   | PYNQ Z2   |
| 6          | Simple Arithmetic Calculation | Fixed point data transfer using AXI Lite interface  | 2022.1                 | RFSoC4x2  |
| 7          | Simple Arithmetic Calculation | Floating point data transfer using AXI Lite interface | 2022.1                 | RFSoC4x2  |
| 8          | Matrix Multiplication       | Floating point data transfer using AXI Stream interface | 2022.1                 | RFSoC4x2  |
| 9          | Addition 1                  | Fixed point data transfer using AXI Stream interface | 2022.1                 | RFSoC4x2  |
| 10         | Addition 2                  | Floating point data transfer using AXI Stream interface | 2022.1                 | RFSoC4x2  |
| 11         | Aggregation                 | Using aggregate pragma                               | 2022.1                 | RFSoC4x2  |

# Sources
[Algorithms to Architure Lab IIITD](https://youtu.be/Nj6JRQzwpwk?feature=shared)

[HLS Stream IP with DMA Tutorial](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-3-using-the-hls-ip-from-pynq/3346)

[PYNQ Documentation](https://pynq.readthedocs.io/en/v3.0.0/_modules/index.html)

[Using DMA with PYNQ](https://discuss.pynq.io/t/tutorial-pynq-dma-part-1-hardware-design/3133)

[Floating Point Data Transfer using AXI Stream Interface](https://pp4fpgas.readthedocs.io/en/latest/axidma2.html)

[Aggregate Pragma Examples](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples/tree/master/Interface/Aggregation_Disaggregation)

[Aggregate Pragma Documentation](https://docs.amd.com/r/en-US/ug1399-vitis-hls/pragma-HLS-aggregate)
