/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr 19 14:05:33 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_2_H__
#define BCHP_AIF_WB_SAT_CORE0_2_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_2 - 2 AIF WB SAT Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_2_RSTCTL           0x01238000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFCTL0        0x01238004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFCTL1        0x01238008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFCTL2        0x0123800c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFSTS         0x01238010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PI_SLC0   0x01238014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PO_SLC0   0x01238018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PI_SLC1   0x0123801c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PO_SLC1   0x01238020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL2          0x01238024 /* DGSCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PI_SLC0   0x01238028 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PO_SLC0   0x0123802c /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PI_SLC1   0x01238030 /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PO_SLC1   0x01238034 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PI_SLC0  0x01238038 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PO_SLC0  0x0123803c /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PI_SLC1  0x01238040 /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PO_SLC1  0x01238044 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PI_SLC0 0x01238048 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PO_SLC0 0x0123804c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PI_SLC1 0x01238050 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PO_SLC1 0x01238054 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_PI_SLC0 0x01238058 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_PO_SLC0 0x0123805c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_PI_SLC1 0x01238060 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_PO_SLC1 0x01238064 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PI_SLC0 0x01238068 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PI_SLC0 0x0123806c /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PI_SLC0 0x01238070 /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PI_SLC0 0x01238074 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PI_SLC0 0x01238078 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PI_SLC0 0x0123807c /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PI_SLC0 0x01238080 /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PI_SLC0 0x01238084 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PO_SLC0 0x01238088 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PO_SLC0 0x0123808c /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PO_SLC0 0x01238090 /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PO_SLC0 0x01238094 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PO_SLC0 0x01238098 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PO_SLC0 0x0123809c /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PO_SLC0 0x012380a0 /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PO_SLC0 0x012380a4 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PI_SLC1 0x012380a8 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PI_SLC1 0x012380ac /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PI_SLC1 0x012380b0 /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PI_SLC1 0x012380b4 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PI_SLC1 0x012380b8 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PI_SLC1 0x012380bc /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PI_SLC1 0x012380c0 /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PI_SLC1 0x012380c4 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PO_SLC1 0x012380c8 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PO_SLC1 0x012380cc /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PO_SLC1 0x012380d0 /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PO_SLC1 0x012380d4 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PO_SLC1 0x012380d8 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PO_SLC1 0x012380dc /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PO_SLC1 0x012380e0 /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PO_SLC1 0x012380e4 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMS_SLC0      0x012380e8 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMS_SLC1      0x012380ec /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSBGLMS_SLC0    0x012380f0 /* DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSBGLMS_SLC1    0x012380f4 /* DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMSMU_SLC0    0x012380f8 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMSMU_SLC1    0x012380fc /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFD_SLC0    0x01238100 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFA_SLC0    0x01238104 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFD_SLC1    0x01238108 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFA_SLC1    0x0123810c /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFEN_SLC0   0x01238110 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFEN_SLC1   0x01238114 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSA_SLC0      0x01238118 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSA_SLC1      0x0123811c /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSADU_SLC0    0x01238120 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSADU_SLC1    0x01238124 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSAOUT_SLC0   0x01238128 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSAOUT_SLC1   0x0123812c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSASTS        0x01238130 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL1          0x01238134 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL2          0x01238138 /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL3          0x0123813c /*  */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL4          0x01238140 /*  */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL5          0x01238144 /*  */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCOEFD         0x01238148 /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCOEFA         0x0123814c /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCOEFEN        0x01238150 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRINSEL        0x01238154 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRCTL          0x01238158 /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRFCW          0x0123815c /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRTHR          0x01238160 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRFCWEN        0x01238164 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRLEN0         0x01238168 /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRLEN1         0x0123816c /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PI_SLC0 0x01238170 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PI_SLC0 0x01238174 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PI_SLC1 0x01238178 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PI_SLC1 0x0123817c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PO_SLC0 0x01238180 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PO_SLC0 0x01238184 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PO_SLC1 0x01238188 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PO_SLC1 0x0123818c /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PI_SLC0 0x01238190 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PI_SLC0 0x01238194 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PI_SLC1 0x01238198 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PI_SLC1 0x0123819c /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PO_SLC0 0x012381a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PO_SLC0 0x012381a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PO_SLC1 0x012381a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PO_SLC1 0x012381ac /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX2_PI_SLC0 0x012381b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX2_PI_SLC0 0x012381b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX2_PI_SLC1 0x012381b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX2_PI_SLC1 0x012381bc /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX2_PO_SLC0 0x012381c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX2_PO_SLC0 0x012381c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX2_PO_SLC1 0x012381c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX2_PO_SLC1 0x012381cc /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX3_PI_SLC0 0x012381d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX3_PI_SLC0 0x012381d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX3_PI_SLC1 0x012381d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX3_PI_SLC1 0x012381dc /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX3_PO_SLC0 0x012381e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX3_PO_SLC0 0x012381e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX3_PO_SLC1 0x012381e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX3_PO_SLC1 0x012381ec /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PI_SLC0 0x012381f0 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PI_SLC0 0x012381f4 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PI_SLC1 0x012381f8 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PI_SLC1 0x012381fc /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PO_SLC0 0x01238200 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PO_SLC0 0x01238204 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PO_SLC1 0x01238208 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PO_SLC1 0x0123820c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PI_SLC0 0x01238210 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PI_SLC0 0x01238214 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PI_SLC1 0x01238218 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PI_SLC1 0x0123821c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PO_SLC0 0x01238220 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PO_SLC0 0x01238224 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PO_SLC1 0x01238228 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PO_SLC1 0x0123822c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX2_PI_SLC0 0x01238230 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX2_PI_SLC0 0x01238234 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX2_PI_SLC1 0x01238238 /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX2_PI_SLC1 0x0123823c /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX2_PO_SLC0 0x01238240 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX2_PO_SLC0 0x01238244 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX2_PO_SLC1 0x01238248 /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX2_PO_SLC1 0x0123824c /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX3_PI_SLC0 0x01238250 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX3_PI_SLC0 0x01238254 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX3_PI_SLC1 0x01238258 /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX3_PI_SLC1 0x0123825c /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX3_PO_SLC0 0x01238260 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX3_PO_SLC0 0x01238264 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX3_PO_SLC1 0x01238268 /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX3_PO_SLC1 0x0123826c /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PI_SLC0 0x01238270 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PI_SLC0 0x01238274 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PI_SLC1 0x01238278 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PI_SLC1 0x0123827c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PO_SLC0 0x01238280 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PO_SLC0 0x01238284 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PO_SLC1 0x01238288 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PO_SLC1 0x0123828c /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PI_SLC0 0x01238290 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PI_SLC0 0x01238294 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PI_SLC1 0x01238298 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PI_SLC1 0x0123829c /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PO_SLC0 0x012382a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PO_SLC0 0x012382a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PO_SLC1 0x012382a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PO_SLC1 0x012382ac /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX2_PI_SLC0 0x012382b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX2_PI_SLC0 0x012382b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX2_PI_SLC1 0x012382b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX2_PI_SLC1 0x012382bc /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX2_PO_SLC0 0x012382c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX2_PO_SLC0 0x012382c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX2_PO_SLC1 0x012382c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX2_PO_SLC1 0x012382cc /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX3_PI_SLC0 0x012382d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX3_PI_SLC0 0x012382d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX3_PI_SLC1 0x012382d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX3_PI_SLC1 0x012382dc /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX3_PO_SLC0 0x012382e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX3_PO_SLC0 0x012382e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX3_PO_SLC1 0x012382e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX3_PO_SLC1 0x012382ec /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_TIMERCTL0        0x012382f0 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_2_TIMERCTL1        0x012382f4 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSEPCTL_SLC0    0x012382f8 /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x012382fc /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x01238300 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x01238304 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x01238308 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x0123830c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x01238310 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x01238314 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x01238318 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x0123831c /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x01238320 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x01238324 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x01238328 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x0123832c /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x01238330 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x01238334 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x01238338 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x0123833c /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x01238340 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x01238344 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x01238348 /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x0123834c /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x01238350 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x01238354 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x01238358 /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSEPCTL_SLC1    0x0123835c /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x01238360 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x01238364 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x01238368 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x0123836c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x01238370 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x01238374 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x01238378 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x0123837c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x01238380 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x01238384 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x01238388 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x0123838c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x01238390 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x01238394 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x01238398 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x0123839c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x012383a0 /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x012383a4 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x012383a8 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x012383ac /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x012383b0 /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x012383b4 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x012383b8 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x012383bc /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCCTL2          0x012383c0 /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCDECRATE       0x012383c4 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCCTL1          0x012383c8 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCTHRA1         0x012383cc /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_LF_INT_WDATA 0x012383d0 /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_LA_INT_WDATA 0x012383d4 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_CTRL_LF_INT_WDATA 0x012383d8 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_CTRL_LA_INT_WDATA 0x012383dc /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCTHRA2         0x012383e0 /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_PGACLKCTL        0x012383e4 /* PGACLKCTL */
#define BCHP_AIF_WB_SAT_CORE0_2_PGALUTD          0x012383e8 /* PGA Look up table data */
#define BCHP_AIF_WB_SAT_CORE0_2_PGALUTA          0x012383ec /* PGALUTA */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL       0x012383f0 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCTHR         0x012383f4 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PI_SLC0 0x012383f8 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC0 0x012383fc /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PO_SLC0 0x01238400 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC0 0x01238404 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PI_SLC1 0x01238408 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC1 0x0123840c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PO_SLC1 0x01238410 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC1 0x01238414 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PI_SLC0 0x01238418 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x0123841c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PO_SLC0 0x01238420 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x01238424 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PI_SLC1 0x01238428 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x0123842c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PO_SLC1 0x01238430 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x01238434 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_THR     0x01238438 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_THR 0x0123843c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PI_SLC0 0x01238440 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x01238444 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x01238448 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PO_SLC0 0x0123844c /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x01238450 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x01238454 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PI_SLC1 0x01238458 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x0123845c /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x01238460 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PO_SLC1 0x01238464 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x01238468 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x0123846c /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_CORE_SW_SPARE0   0x01238470 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_CORE_SW_SPARE1   0x01238474 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_2_H__ */

/* End of File */
