
20790988_Skripsie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002494  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800261c  0800261c  0001261c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026a0  080026a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080026a0  080026a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026a0  080026a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026a0  080026a0  000126a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026a4  080026a4  000126a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080026a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000000c  080026b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  080026b4  00020224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107dc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023e7  00000000  00000000  00030818  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da8  00000000  00000000  00032c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d48  00000000  00000000  000339a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cf83  00000000  00000000  000346f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ac57  00000000  00000000  00051673  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a9937  00000000  00000000  0005c2ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00105c01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002384  00000000  00000000  00105c7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00009a45  00000000  00000000  00108000  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002604 	.word	0x08002604

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002604 	.word	0x08002604

080001c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80001c8:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80001ca:	4b06      	ldr	r3, [pc, #24]	; (80001e4 <MX_DMA_Init+0x1c>)
 80001cc:	695a      	ldr	r2, [r3, #20]
 80001ce:	f042 0201 	orr.w	r2, r2, #1
 80001d2:	615a      	str	r2, [r3, #20]
 80001d4:	695b      	ldr	r3, [r3, #20]
 80001d6:	f003 0301 	and.w	r3, r3, #1
 80001da:	9301      	str	r3, [sp, #4]
 80001dc:	9b01      	ldr	r3, [sp, #4]

}
 80001de:	b002      	add	sp, #8
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	40021000 	.word	0x40021000

080001e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ec:	2400      	movs	r4, #0
 80001ee:	9405      	str	r4, [sp, #20]
 80001f0:	9406      	str	r4, [sp, #24]
 80001f2:	9407      	str	r4, [sp, #28]
 80001f4:	9408      	str	r4, [sp, #32]
 80001f6:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001f8:	4b1c      	ldr	r3, [pc, #112]	; (800026c <MX_GPIO_Init+0x84>)
 80001fa:	695a      	ldr	r2, [r3, #20]
 80001fc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000200:	615a      	str	r2, [r3, #20]
 8000202:	695a      	ldr	r2, [r3, #20]
 8000204:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000208:	9201      	str	r2, [sp, #4]
 800020a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020c:	695a      	ldr	r2, [r3, #20]
 800020e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000212:	615a      	str	r2, [r3, #20]
 8000214:	695a      	ldr	r2, [r3, #20]
 8000216:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800021a:	9202      	str	r2, [sp, #8]
 800021c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800021e:	695a      	ldr	r2, [r3, #20]
 8000220:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000224:	615a      	str	r2, [r3, #20]
 8000226:	695a      	ldr	r2, [r3, #20]
 8000228:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800022c:	9203      	str	r2, [sp, #12]
 800022e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000230:	695a      	ldr	r2, [r3, #20]
 8000232:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000236:	615a      	str	r2, [r3, #20]
 8000238:	695b      	ldr	r3, [r3, #20]
 800023a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800023e:	9304      	str	r3, [sp, #16]
 8000240:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000242:	4d0b      	ldr	r5, [pc, #44]	; (8000270 <MX_GPIO_Init+0x88>)
 8000244:	4622      	mov	r2, r4
 8000246:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024a:	4628      	mov	r0, r5
 800024c:	f000 fed6 	bl	8000ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000250:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000254:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000256:	2301      	movs	r3, #1
 8000258:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800025a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800025c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800025e:	a905      	add	r1, sp, #20
 8000260:	4628      	mov	r0, r5
 8000262:	f000 fe07 	bl	8000e74 <HAL_GPIO_Init>

}
 8000266:	b00b      	add	sp, #44	; 0x2c
 8000268:	bd30      	pop	{r4, r5, pc}
 800026a:	bf00      	nop
 800026c:	40021000 	.word	0x40021000
 8000270:	48000400 	.word	0x48000400

08000274 <MX_USART2_UART_Init>:
{
 8000274:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8000276:	4c0f      	ldr	r4, [pc, #60]	; (80002b4 <MX_USART2_UART_Init+0x40>)
 8000278:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <MX_USART2_UART_Init+0x44>)
 800027a:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 9600;
 800027c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000280:	6063      	str	r3, [r4, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000282:	2300      	movs	r3, #0
 8000284:	60a3      	str	r3, [r4, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000286:	60e3      	str	r3, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000288:	6123      	str	r3, [r4, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800028a:	220c      	movs	r2, #12
 800028c:	6162      	str	r2, [r4, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800028e:	61a3      	str	r3, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000290:	61e3      	str	r3, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000292:	6223      	str	r3, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000294:	6263      	str	r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000296:	4620      	mov	r0, r4
 8000298:	f002 f955 	bl	8002546 <HAL_UART_Init>
  __HAL_UART_ENABLE_IT(&huart2,UART_FLAG_RXNE);
 800029c:	6822      	ldr	r2, [r4, #0]
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	f043 0301 	orr.w	r3, r3, #1
 80002a4:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE_IT(&huart2,UART_FLAG_TC);
 80002a6:	6822      	ldr	r2, [r4, #0]
 80002a8:	6853      	ldr	r3, [r2, #4]
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bd10      	pop	{r4, pc}
 80002b2:	bf00      	nop
 80002b4:	2000018c 	.word	0x2000018c
 80002b8:	40004400 	.word	0x40004400

080002bc <MX_USART1_UART_Init>:
{
 80002bc:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80002be:	4809      	ldr	r0, [pc, #36]	; (80002e4 <MX_USART1_UART_Init+0x28>)
 80002c0:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <MX_USART1_UART_Init+0x2c>)
 80002c2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 80002c4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80002c8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002ca:	2300      	movs	r3, #0
 80002cc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002ce:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002d0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002d2:	220c      	movs	r2, #12
 80002d4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002d6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002d8:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002da:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002dc:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002de:	f002 f932 	bl	8002546 <HAL_UART_Init>
}
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	2000008c 	.word	0x2000008c
 80002e8:	40013800 	.word	0x40013800

080002ec <MX_DAC1_Init>:
{
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	b085      	sub	sp, #20
  DAC_ChannelConfTypeDef sConfig = {0};
 80002f0:	2400      	movs	r4, #0
 80002f2:	9401      	str	r4, [sp, #4]
 80002f4:	9402      	str	r4, [sp, #8]
 80002f6:	9403      	str	r4, [sp, #12]
  hdac1.Instance = DAC1;
 80002f8:	4d08      	ldr	r5, [pc, #32]	; (800031c <MX_DAC1_Init+0x30>)
 80002fa:	4b09      	ldr	r3, [pc, #36]	; (8000320 <MX_DAC1_Init+0x34>)
 80002fc:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80002fe:	4628      	mov	r0, r5
 8000300:	f000 fb88 	bl	8000a14 <HAL_DAC_Init>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000304:	2304      	movs	r3, #4
 8000306:	9301      	str	r3, [sp, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000308:	9402      	str	r4, [sp, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800030a:	4622      	mov	r2, r4
 800030c:	eb0d 0103 	add.w	r1, sp, r3
 8000310:	4628      	mov	r0, r5
 8000312:	f000 fc51 	bl	8000bb8 <HAL_DAC_ConfigChannel>
}
 8000316:	b005      	add	sp, #20
 8000318:	bd30      	pop	{r4, r5, pc}
 800031a:	bf00      	nop
 800031c:	20000034 	.word	0x20000034
 8000320:	40007400 	.word	0x40007400

08000324 <MX_TIM2_Init>:
{
 8000324:	b530      	push	{r4, r5, lr}
 8000326:	b089      	sub	sp, #36	; 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000328:	2400      	movs	r4, #0
 800032a:	9404      	str	r4, [sp, #16]
 800032c:	9405      	str	r4, [sp, #20]
 800032e:	9406      	str	r4, [sp, #24]
 8000330:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000332:	9401      	str	r4, [sp, #4]
 8000334:	9402      	str	r4, [sp, #8]
 8000336:	9403      	str	r4, [sp, #12]
  htim2.Instance = TIM2;
 8000338:	4d0e      	ldr	r5, [pc, #56]	; (8000374 <MX_TIM2_Init+0x50>)
 800033a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800033e:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 90-1;
 8000340:	2359      	movs	r3, #89	; 0x59
 8000342:	606b      	str	r3, [r5, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000344:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 100-1;
 8000346:	2363      	movs	r3, #99	; 0x63
 8000348:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800034a:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800034c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800034e:	4628      	mov	r0, r5
 8000350:	f001 fcf0 	bl	8001d34 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000354:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000358:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800035a:	a904      	add	r1, sp, #16
 800035c:	4628      	mov	r0, r5
 800035e:	f001 fd0f 	bl	8001d80 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000362:	2320      	movs	r3, #32
 8000364:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000366:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000368:	a901      	add	r1, sp, #4
 800036a:	4628      	mov	r0, r5
 800036c:	f001 fd76 	bl	8001e5c <HAL_TIMEx_MasterConfigSynchronization>
}
 8000370:	b009      	add	sp, #36	; 0x24
 8000372:	bd30      	pop	{r4, r5, pc}
 8000374:	2000014c 	.word	0x2000014c

08000378 <MX_TIM6_Init>:
{
 8000378:	b530      	push	{r4, r5, lr}
 800037a:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800037c:	2500      	movs	r5, #0
 800037e:	9501      	str	r5, [sp, #4]
 8000380:	9502      	str	r5, [sp, #8]
 8000382:	9503      	str	r5, [sp, #12]
  htim6.Instance = TIM6;
 8000384:	4c0a      	ldr	r4, [pc, #40]	; (80003b0 <MX_TIM6_Init+0x38>)
 8000386:	4b0b      	ldr	r3, [pc, #44]	; (80003b4 <MX_TIM6_Init+0x3c>)
 8000388:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 90;
 800038a:	235a      	movs	r3, #90	; 0x5a
 800038c:	6063      	str	r3, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038e:	60a5      	str	r5, [r4, #8]
  htim6.Init.Period = 100;
 8000390:	2364      	movs	r3, #100	; 0x64
 8000392:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000394:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000396:	4620      	mov	r0, r4
 8000398:	f001 fccc 	bl	8001d34 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800039c:	2320      	movs	r3, #32
 800039e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003a0:	9503      	str	r5, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80003a2:	a901      	add	r1, sp, #4
 80003a4:	4620      	mov	r0, r4
 80003a6:	f001 fd59 	bl	8001e5c <HAL_TIMEx_MasterConfigSynchronization>
}
 80003aa:	b005      	add	sp, #20
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	bf00      	nop
 80003b0:	2000010c 	.word	0x2000010c
 80003b4:	40001000 	.word	0x40001000

080003b8 <MX_NVIC_Init>:
{
 80003b8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	4611      	mov	r1, r2
 80003be:	2026      	movs	r0, #38	; 0x26
 80003c0:	f000 fad0 	bl	8000964 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80003c4:	2026      	movs	r0, #38	; 0x26
 80003c6:	f000 fb01 	bl	80009cc <HAL_NVIC_EnableIRQ>
}
 80003ca:	bd08      	pop	{r3, pc}

080003cc <SystemClock_Config>:
{
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003d0:	2224      	movs	r2, #36	; 0x24
 80003d2:	2100      	movs	r1, #0
 80003d4:	a80d      	add	r0, sp, #52	; 0x34
 80003d6:	f002 f90d 	bl	80025f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003da:	2400      	movs	r4, #0
 80003dc:	9407      	str	r4, [sp, #28]
 80003de:	9408      	str	r4, [sp, #32]
 80003e0:	9409      	str	r4, [sp, #36]	; 0x24
 80003e2:	940a      	str	r4, [sp, #40]	; 0x28
 80003e4:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003e6:	9400      	str	r4, [sp, #0]
 80003e8:	9401      	str	r4, [sp, #4]
 80003ea:	9402      	str	r4, [sp, #8]
 80003ec:	9403      	str	r4, [sp, #12]
 80003ee:	9404      	str	r4, [sp, #16]
 80003f0:	9405      	str	r4, [sp, #20]
 80003f2:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003f4:	2302      	movs	r3, #2
 80003f6:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f8:	2501      	movs	r5, #1
 80003fa:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003fc:	2310      	movs	r3, #16
 80003fe:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000400:	a80c      	add	r0, sp, #48	; 0x30
 8000402:	f000 fe01 	bl	8001008 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000406:	230f      	movs	r3, #15
 8000408:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800040a:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040c:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800040e:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000410:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000412:	4621      	mov	r1, r4
 8000414:	a807      	add	r0, sp, #28
 8000416:	f001 f951 	bl	80016bc <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800041a:	9500      	str	r5, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800041c:	9402      	str	r4, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800041e:	4668      	mov	r0, sp
 8000420:	f001 fa50 	bl	80018c4 <HAL_RCCEx_PeriphCLKConfig>
}
 8000424:	b017      	add	sp, #92	; 0x5c
 8000426:	bd30      	pop	{r4, r5, pc}

08000428 <main>:
{
 8000428:	b570      	push	{r4, r5, r6, lr}
 800042a:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 800042c:	f000 fa64 	bl	80008f8 <HAL_Init>
  SystemClock_Config();
 8000430:	f7ff ffcc 	bl	80003cc <SystemClock_Config>
  MX_GPIO_Init();
 8000434:	f7ff fed8 	bl	80001e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000438:	f7ff fec6 	bl	80001c8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800043c:	f7ff ff1a 	bl	8000274 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000440:	f7ff ff3c 	bl	80002bc <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8000444:	f7ff ff52 	bl	80002ec <MX_DAC1_Init>
  MX_TIM2_Init();
 8000448:	f7ff ff6c 	bl	8000324 <MX_TIM2_Init>
  MX_TIM6_Init();
 800044c:	f7ff ff94 	bl	8000378 <MX_TIM6_Init>
  MX_NVIC_Init();
 8000450:	f7ff ffb2 	bl	80003b8 <MX_NVIC_Init>
  __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);
 8000454:	4a28      	ldr	r2, [pc, #160]	; (80004f8 <main+0xd0>)
 8000456:	6811      	ldr	r1, [r2, #0]
 8000458:	680b      	ldr	r3, [r1, #0]
 800045a:	f043 0320 	orr.w	r3, r3, #32
 800045e:	600b      	str	r3, [r1, #0]
  __HAL_UART_ENABLE_IT(&huart2,UART_IT_TC);
 8000460:	6812      	ldr	r2, [r2, #0]
 8000462:	6813      	ldr	r3, [r2, #0]
 8000464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000468:	6013      	str	r3, [r2, #0]
  HAL_TIM_Base_Start(&htim6);
 800046a:	4824      	ldr	r0, [pc, #144]	; (80004fc <main+0xd4>)
 800046c:	f001 fb30 	bl	8001ad0 <HAL_TIM_Base_Start>
 8000470:	e023      	b.n	80004ba <main+0x92>
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)"pong\n", 5);
 8000472:	2205      	movs	r2, #5
 8000474:	4922      	ldr	r1, [pc, #136]	; (8000500 <main+0xd8>)
 8000476:	4820      	ldr	r0, [pc, #128]	; (80004f8 <main+0xd0>)
 8000478:	f001 fd82 	bl	8001f80 <HAL_UART_Transmit_IT>
 800047c:	e029      	b.n	80004d2 <main+0xaa>
        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800047e:	4e21      	ldr	r6, [pc, #132]	; (8000504 <main+0xdc>)
 8000480:	2100      	movs	r1, #0
 8000482:	4630      	mov	r0, r6
 8000484:	f000 fad8 	bl	8000a38 <HAL_DAC_Stop_DMA>
        uint32_t pulse[] = {0xFFF,0xFFF,0,0,0xFFF,0,0xFFF,0};
 8000488:	ac02      	add	r4, sp, #8
 800048a:	4d1f      	ldr	r5, [pc, #124]	; (8000508 <main+0xe0>)
 800048c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800048e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000490:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000494:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, pulse, 8, DAC_ALIGN_12B_R);
 8000498:	2100      	movs	r1, #0
 800049a:	9100      	str	r1, [sp, #0]
 800049c:	2308      	movs	r3, #8
 800049e:	eb0d 0203 	add.w	r2, sp, r3
 80004a2:	4630      	mov	r0, r6
 80004a4:	f000 fb10 	bl	8000ac8 <HAL_DAC_Start_DMA>
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)"high\n", 5);
 80004a8:	2205      	movs	r2, #5
 80004aa:	4918      	ldr	r1, [pc, #96]	; (800050c <main+0xe4>)
 80004ac:	4812      	ldr	r0, [pc, #72]	; (80004f8 <main+0xd0>)
 80004ae:	f001 fd67 	bl	8001f80 <HAL_UART_Transmit_IT>
 80004b2:	e015      	b.n	80004e0 <main+0xb8>
      PC_UART = IDLE;
 80004b4:	4b16      	ldr	r3, [pc, #88]	; (8000510 <main+0xe8>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	701a      	strb	r2, [r3, #0]
    if (PC_UART == DONE)
 80004ba:	4b15      	ldr	r3, [pc, #84]	; (8000510 <main+0xe8>)
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	b2db      	uxtb	r3, r3
 80004c0:	2b02      	cmp	r3, #2
 80004c2:	d1fa      	bne.n	80004ba <main+0x92>
      if (stringComp("ping", rxdata, 4))
 80004c4:	2204      	movs	r2, #4
 80004c6:	4913      	ldr	r1, [pc, #76]	; (8000514 <main+0xec>)
 80004c8:	4813      	ldr	r0, [pc, #76]	; (8000518 <main+0xf0>)
 80004ca:	f000 f9b3 	bl	8000834 <stringComp>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d1cf      	bne.n	8000472 <main+0x4a>
      if (stringComp("pulse", rxdata, 5))
 80004d2:	2205      	movs	r2, #5
 80004d4:	490f      	ldr	r1, [pc, #60]	; (8000514 <main+0xec>)
 80004d6:	4811      	ldr	r0, [pc, #68]	; (800051c <main+0xf4>)
 80004d8:	f000 f9ac 	bl	8000834 <stringComp>
 80004dc:	2800      	cmp	r0, #0
 80004de:	d1ce      	bne.n	800047e <main+0x56>
      if (stringComp("low", rxdata, 3))
 80004e0:	2203      	movs	r2, #3
 80004e2:	490c      	ldr	r1, [pc, #48]	; (8000514 <main+0xec>)
 80004e4:	480e      	ldr	r0, [pc, #56]	; (8000520 <main+0xf8>)
 80004e6:	f000 f9a5 	bl	8000834 <stringComp>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	d0e2      	beq.n	80004b4 <main+0x8c>
        HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80004ee:	2100      	movs	r1, #0
 80004f0:	4804      	ldr	r0, [pc, #16]	; (8000504 <main+0xdc>)
 80004f2:	f000 faa1 	bl	8000a38 <HAL_DAC_Stop_DMA>
 80004f6:	e7dd      	b.n	80004b4 <main+0x8c>
 80004f8:	2000018c 	.word	0x2000018c
 80004fc:	2000010c 	.word	0x2000010c
 8000500:	08002644 	.word	0x08002644
 8000504:	20000034 	.word	0x20000034
 8000508:	0800261c 	.word	0x0800261c
 800050c:	08002654 	.word	0x08002654
 8000510:	20000028 	.word	0x20000028
 8000514:	2000020c 	.word	0x2000020c
 8000518:	0800263c 	.word	0x0800263c
 800051c:	0800264c 	.word	0x0800264c
 8000520:	0800265c 	.word	0x0800265c

08000524 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000524:	4770      	bx	lr
	...

08000528 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000528:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800052a:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <HAL_MspInit+0x2c>)
 800052c:	699a      	ldr	r2, [r3, #24]
 800052e:	f042 0201 	orr.w	r2, r2, #1
 8000532:	619a      	str	r2, [r3, #24]
 8000534:	699a      	ldr	r2, [r3, #24]
 8000536:	f002 0201 	and.w	r2, r2, #1
 800053a:	9200      	str	r2, [sp, #0]
 800053c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	69da      	ldr	r2, [r3, #28]
 8000540:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000544:	61da      	str	r2, [r3, #28]
 8000546:	69db      	ldr	r3, [r3, #28]
 8000548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000550:	b002      	add	sp, #8
 8000552:	4770      	bx	lr
 8000554:	40021000 	.word	0x40021000

08000558 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000558:	b530      	push	{r4, r5, lr}
 800055a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	2300      	movs	r3, #0
 800055e:	9303      	str	r3, [sp, #12]
 8000560:	9304      	str	r3, [sp, #16]
 8000562:	9305      	str	r3, [sp, #20]
 8000564:	9306      	str	r3, [sp, #24]
 8000566:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC1)
 8000568:	6802      	ldr	r2, [r0, #0]
 800056a:	4b25      	ldr	r3, [pc, #148]	; (8000600 <HAL_DAC_MspInit+0xa8>)
 800056c:	429a      	cmp	r2, r3
 800056e:	d001      	beq.n	8000574 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000570:	b009      	add	sp, #36	; 0x24
 8000572:	bd30      	pop	{r4, r5, pc}
 8000574:	4604      	mov	r4, r0
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000576:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
 800057a:	69da      	ldr	r2, [r3, #28]
 800057c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8000580:	61da      	str	r2, [r3, #28]
 8000582:	69da      	ldr	r2, [r3, #28]
 8000584:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	695a      	ldr	r2, [r3, #20]
 800058e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000592:	615a      	str	r2, [r3, #20]
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800059a:	9302      	str	r3, [sp, #8]
 800059c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800059e:	2510      	movs	r5, #16
 80005a0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a2:	2303      	movs	r3, #3
 80005a4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	a903      	add	r1, sp, #12
 80005a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ac:	f000 fc62 	bl	8000e74 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 80005b0:	4814      	ldr	r0, [pc, #80]	; (8000604 <HAL_DAC_MspInit+0xac>)
 80005b2:	4b15      	ldr	r3, [pc, #84]	; (8000608 <HAL_DAC_MspInit+0xb0>)
 80005b4:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005b6:	6045      	str	r5, [r0, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005b8:	2300      	movs	r3, #0
 80005ba:	6083      	str	r3, [r0, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80005bc:	2280      	movs	r2, #128	; 0x80
 80005be:	60c2      	str	r2, [r0, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80005c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005c4:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80005c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005ca:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 80005cc:	6183      	str	r3, [r0, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80005ce:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80005d0:	f000 fba6 	bl	8000d20 <HAL_DMA_Init>
 80005d4:	b980      	cbnz	r0, 80005f8 <HAL_DAC_MspInit+0xa0>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 80005d6:	4a0d      	ldr	r2, [pc, #52]	; (800060c <HAL_DAC_MspInit+0xb4>)
 80005d8:	6813      	ldr	r3, [r2, #0]
 80005da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005de:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80005e0:	4b08      	ldr	r3, [pc, #32]	; (8000604 <HAL_DAC_MspInit+0xac>)
 80005e2:	60a3      	str	r3, [r4, #8]
 80005e4:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80005e6:	2200      	movs	r2, #0
 80005e8:	4611      	mov	r1, r2
 80005ea:	2036      	movs	r0, #54	; 0x36
 80005ec:	f000 f9ba 	bl	8000964 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80005f0:	2036      	movs	r0, #54	; 0x36
 80005f2:	f000 f9eb 	bl	80009cc <HAL_NVIC_EnableIRQ>
}
 80005f6:	e7bb      	b.n	8000570 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 80005f8:	f7ff ff94 	bl	8000524 <Error_Handler>
 80005fc:	e7eb      	b.n	80005d6 <HAL_DAC_MspInit+0x7e>
 80005fe:	bf00      	nop
 8000600:	40007400 	.word	0x40007400
 8000604:	20000048 	.word	0x20000048
 8000608:	40020030 	.word	0x40020030
 800060c:	40010000 	.word	0x40010000

08000610 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000610:	b500      	push	{lr}
 8000612:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM2)
 8000614:	6803      	ldr	r3, [r0, #0]
 8000616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800061a:	d005      	beq.n	8000628 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 800061c:	4a16      	ldr	r2, [pc, #88]	; (8000678 <HAL_TIM_Base_MspInit+0x68>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d016      	beq.n	8000650 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000622:	b003      	add	sp, #12
 8000624:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000628:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800062c:	69da      	ldr	r2, [r3, #28]
 800062e:	f042 0201 	orr.w	r2, r2, #1
 8000632:	61da      	str	r2, [r3, #28]
 8000634:	69db      	ldr	r3, [r3, #28]
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800063e:	2200      	movs	r2, #0
 8000640:	4611      	mov	r1, r2
 8000642:	201c      	movs	r0, #28
 8000644:	f000 f98e 	bl	8000964 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000648:	201c      	movs	r0, #28
 800064a:	f000 f9bf 	bl	80009cc <HAL_NVIC_EnableIRQ>
 800064e:	e7e8      	b.n	8000622 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <HAL_TIM_Base_MspInit+0x6c>)
 8000652:	69da      	ldr	r2, [r3, #28]
 8000654:	f042 0210 	orr.w	r2, r2, #16
 8000658:	61da      	str	r2, [r3, #28]
 800065a:	69db      	ldr	r3, [r3, #28]
 800065c:	f003 0310 	and.w	r3, r3, #16
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8000664:	2200      	movs	r2, #0
 8000666:	4611      	mov	r1, r2
 8000668:	2036      	movs	r0, #54	; 0x36
 800066a:	f000 f97b 	bl	8000964 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 800066e:	2036      	movs	r0, #54	; 0x36
 8000670:	f000 f9ac 	bl	80009cc <HAL_NVIC_EnableIRQ>
}
 8000674:	e7d5      	b.n	8000622 <HAL_TIM_Base_MspInit+0x12>
 8000676:	bf00      	nop
 8000678:	40001000 	.word	0x40001000
 800067c:	40021000 	.word	0x40021000

08000680 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000680:	b500      	push	{lr}
 8000682:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000684:	2300      	movs	r3, #0
 8000686:	9305      	str	r3, [sp, #20]
 8000688:	9306      	str	r3, [sp, #24]
 800068a:	9307      	str	r3, [sp, #28]
 800068c:	9308      	str	r3, [sp, #32]
 800068e:	9309      	str	r3, [sp, #36]	; 0x24
  if(huart->Instance==USART1)
 8000690:	6803      	ldr	r3, [r0, #0]
 8000692:	4a25      	ldr	r2, [pc, #148]	; (8000728 <HAL_UART_MspInit+0xa8>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d005      	beq.n	80006a4 <HAL_UART_MspInit+0x24>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8000698:	4a24      	ldr	r2, [pc, #144]	; (800072c <HAL_UART_MspInit+0xac>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d022      	beq.n	80006e4 <HAL_UART_MspInit+0x64>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800069e:	b00b      	add	sp, #44	; 0x2c
 80006a0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80006a4:	4b22      	ldr	r3, [pc, #136]	; (8000730 <HAL_UART_MspInit+0xb0>)
 80006a6:	699a      	ldr	r2, [r3, #24]
 80006a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80006ac:	619a      	str	r2, [r3, #24]
 80006ae:	699a      	ldr	r2, [r3, #24]
 80006b0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80006b4:	9201      	str	r2, [sp, #4]
 80006b6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b8:	695a      	ldr	r2, [r3, #20]
 80006ba:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80006be:	615a      	str	r2, [r3, #20]
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80006c6:	9302      	str	r3, [sp, #8]
 80006c8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006ca:	2330      	movs	r3, #48	; 0x30
 80006cc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ce:	2302      	movs	r3, #2
 80006d0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006d2:	2303      	movs	r3, #3
 80006d4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80006d6:	2307      	movs	r3, #7
 80006d8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006da:	a905      	add	r1, sp, #20
 80006dc:	4815      	ldr	r0, [pc, #84]	; (8000734 <HAL_UART_MspInit+0xb4>)
 80006de:	f000 fbc9 	bl	8000e74 <HAL_GPIO_Init>
 80006e2:	e7dc      	b.n	800069e <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_UART_MspInit+0xb0>)
 80006e6:	69da      	ldr	r2, [r3, #28]
 80006e8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006ec:	61da      	str	r2, [r3, #28]
 80006ee:	69da      	ldr	r2, [r3, #28]
 80006f0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80006f4:	9203      	str	r2, [sp, #12]
 80006f6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f8:	695a      	ldr	r2, [r3, #20]
 80006fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006fe:	615a      	str	r2, [r3, #20]
 8000700:	695b      	ldr	r3, [r3, #20]
 8000702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000706:	9304      	str	r3, [sp, #16]
 8000708:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800070a:	230c      	movs	r3, #12
 800070c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800070e:	2302      	movs	r3, #2
 8000710:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000712:	2303      	movs	r3, #3
 8000714:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000716:	2307      	movs	r3, #7
 8000718:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071a:	a905      	add	r1, sp, #20
 800071c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000720:	f000 fba8 	bl	8000e74 <HAL_GPIO_Init>
}
 8000724:	e7bb      	b.n	800069e <HAL_UART_MspInit+0x1e>
 8000726:	bf00      	nop
 8000728:	40013800 	.word	0x40013800
 800072c:	40004400 	.word	0x40004400
 8000730:	40021000 	.word	0x40021000
 8000734:	48000800 	.word	0x48000800

08000738 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000738:	4770      	bx	lr

0800073a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800073a:	e7fe      	b.n	800073a <HardFault_Handler>

0800073c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800073c:	e7fe      	b.n	800073c <MemManage_Handler>

0800073e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800073e:	e7fe      	b.n	800073e <BusFault_Handler>

08000740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000740:	e7fe      	b.n	8000740 <UsageFault_Handler>

08000742 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000742:	4770      	bx	lr

08000744 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000744:	4770      	bx	lr

08000746 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000746:	4770      	bx	lr

08000748 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000748:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800074a:	f000 f8e7 	bl	800091c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800074e:	bd08      	pop	{r3, pc}

08000750 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000750:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000752:	4802      	ldr	r0, [pc, #8]	; (800075c <TIM2_IRQHandler+0xc>)
 8000754:	f001 f9d9 	bl	8001b0a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000758:	bd08      	pop	{r3, pc}
 800075a:	bf00      	nop
 800075c:	2000014c 	.word	0x2000014c

08000760 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8000760:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  int  flag = __HAL_UART_GET_FLAG(&huart2,UART_FLAG_RXNE);
 8000762:	4808      	ldr	r0, [pc, #32]	; (8000784 <USART2_IRQHandler+0x24>)
 8000764:	6803      	ldr	r3, [r0, #0]
 8000766:	69dc      	ldr	r4, [r3, #28]
 8000768:	f004 0420 	and.w	r4, r4, #32
  char  inchar;
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800076c:	f001 fc50 	bl	8002010 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  if (flag == 1)
 8000770:	b904      	cbnz	r4, 8000774 <USART2_IRQHandler+0x14>
  {
    inchar = (uint8_t)huart2.Instance->RDR;
    handleUARTInterrupt(inchar);
  }
  /* USER CODE END USART2_IRQn 1 */
}
 8000772:	bd10      	pop	{r4, pc}
    inchar = (uint8_t)huart2.Instance->RDR;
 8000774:	4b03      	ldr	r3, [pc, #12]	; (8000784 <USART2_IRQHandler+0x24>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    handleUARTInterrupt(inchar);
 800077a:	b2c0      	uxtb	r0, r0
 800077c:	f000 f82e 	bl	80007dc <handleUARTInterrupt>
}
 8000780:	e7f7      	b.n	8000772 <USART2_IRQHandler+0x12>
 8000782:	bf00      	nop
 8000784:	2000018c 	.word	0x2000018c

08000788 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8000788:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */


  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800078a:	4809      	ldr	r0, [pc, #36]	; (80007b0 <TIM6_DAC1_IRQHandler+0x28>)
 800078c:	f001 f9bd 	bl	8001b0a <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8000790:	4c08      	ldr	r4, [pc, #32]	; (80007b4 <TIM6_DAC1_IRQHandler+0x2c>)
 8000792:	4620      	mov	r0, r4
 8000794:	f000 fa63 	bl	8000c5e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */
  int flag = __HAL_DAC_GET_FLAG(&hdac1,DAC_FLAG_DMAUDR1);
 8000798:	6823      	ldr	r3, [r4, #0]
 800079a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if (flag)
 800079c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80007a0:	d100      	bne.n	80007a4 <TIM6_DAC1_IRQHandler+0x1c>
  {
    HAL_UART_Transmit_IT(&huart2, (uint8_t*)"oof\n", 4);
  }
  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80007a2:	bd10      	pop	{r4, pc}
    HAL_UART_Transmit_IT(&huart2, (uint8_t*)"oof\n", 4);
 80007a4:	2204      	movs	r2, #4
 80007a6:	4904      	ldr	r1, [pc, #16]	; (80007b8 <TIM6_DAC1_IRQHandler+0x30>)
 80007a8:	4804      	ldr	r0, [pc, #16]	; (80007bc <TIM6_DAC1_IRQHandler+0x34>)
 80007aa:	f001 fbe9 	bl	8001f80 <HAL_UART_Transmit_IT>
}
 80007ae:	e7f8      	b.n	80007a2 <TIM6_DAC1_IRQHandler+0x1a>
 80007b0:	2000010c 	.word	0x2000010c
 80007b4:	20000034 	.word	0x20000034
 80007b8:	08002660 	.word	0x08002660
 80007bc:	2000018c 	.word	0x2000018c

080007c0 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <SystemInit+0x18>)
 80007c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80007c6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80007ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007d2:	609a      	str	r2, [r3, #8]
#endif
}
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <handleUARTInterrupt>:

void handleUARTInterrupt(char inchar)
{
  static int msglength = 0;

  if (inchar == '$')
 80007dc:	2824      	cmp	r0, #36	; 0x24
 80007de:	d007      	beq.n	80007f0 <handleUARTInterrupt+0x14>
  {
    msglength = 0;
    PC_UART = RECEIVING;
  }
  else if (inchar == '*')
 80007e0:	282a      	cmp	r0, #42	; 0x2a
 80007e2:	d00c      	beq.n	80007fe <handleUARTInterrupt+0x22>
  {
    rxlen = msglength;
    PC_UART = DONE;
  }
  else if (PC_UART == RECEIVING && msglength < INPUT_LENGTH)
 80007e4:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <handleUARTInterrupt+0x48>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d00f      	beq.n	800080e <handleUARTInterrupt+0x32>
  {
    rxdata[msglength] = inchar;
    msglength++;
  }
}
 80007ee:	4770      	bx	lr
    msglength = 0;
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <handleUARTInterrupt+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
    PC_UART = RECEIVING;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <handleUARTInterrupt+0x48>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	4770      	bx	lr
    rxlen = msglength;
 80007fe:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <handleUARTInterrupt+0x4c>)
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	4b0a      	ldr	r3, [pc, #40]	; (800082c <handleUARTInterrupt+0x50>)
 8000804:	601a      	str	r2, [r3, #0]
    PC_UART = DONE;
 8000806:	4b07      	ldr	r3, [pc, #28]	; (8000824 <handleUARTInterrupt+0x48>)
 8000808:	2202      	movs	r2, #2
 800080a:	701a      	strb	r2, [r3, #0]
 800080c:	4770      	bx	lr
  else if (PC_UART == RECEIVING && msglength < INPUT_LENGTH)
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <handleUARTInterrupt+0x4c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b13      	cmp	r3, #19
 8000814:	dceb      	bgt.n	80007ee <handleUARTInterrupt+0x12>
    rxdata[msglength] = inchar;
 8000816:	4a06      	ldr	r2, [pc, #24]	; (8000830 <handleUARTInterrupt+0x54>)
 8000818:	54d0      	strb	r0, [r2, r3]
    msglength++;
 800081a:	3301      	adds	r3, #1
 800081c:	4a02      	ldr	r2, [pc, #8]	; (8000828 <handleUARTInterrupt+0x4c>)
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	e7e5      	b.n	80007ee <handleUARTInterrupt+0x12>
 8000822:	bf00      	nop
 8000824:	20000028 	.word	0x20000028
 8000828:	2000002c 	.word	0x2000002c
 800082c:	20000030 	.word	0x20000030
 8000830:	2000020c 	.word	0x2000020c

08000834 <stringComp>:

bool stringComp(const char str1[], const char str2[], int length)
{
  bool isSame = true;
  for (int i = 0; i<length;i++)
 8000834:	2300      	movs	r3, #0
 8000836:	4293      	cmp	r3, r2
 8000838:	da0c      	bge.n	8000854 <stringComp+0x20>
{
 800083a:	b430      	push	{r4, r5}
  {
    if (str1[i] != str2[i])
 800083c:	5cc5      	ldrb	r5, [r0, r3]
 800083e:	5ccc      	ldrb	r4, [r1, r3]
 8000840:	42a5      	cmp	r5, r4
 8000842:	d105      	bne.n	8000850 <stringComp+0x1c>
  for (int i = 0; i<length;i++)
 8000844:	3301      	adds	r3, #1
 8000846:	4293      	cmp	r3, r2
 8000848:	dbf8      	blt.n	800083c <stringComp+0x8>
  bool isSame = true;
 800084a:	2001      	movs	r0, #1
      isSame = false;
      break;
    }
  }
  return isSame;
}
 800084c:	bc30      	pop	{r4, r5}
 800084e:	4770      	bx	lr
      isSame = false;
 8000850:	2000      	movs	r0, #0
 8000852:	e7fb      	b.n	800084c <stringComp+0x18>
  bool isSame = true;
 8000854:	2001      	movs	r0, #1
}
 8000856:	4770      	bx	lr

08000858 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000858:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000890 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800085c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800085e:	e003      	b.n	8000868 <LoopCopyDataInit>

08000860 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000860:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000862:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000864:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000866:	3104      	adds	r1, #4

08000868 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000868:	480b      	ldr	r0, [pc, #44]	; (8000898 <LoopForever+0xa>)
	ldr	r3, =_edata
 800086a:	4b0c      	ldr	r3, [pc, #48]	; (800089c <LoopForever+0xe>)
	adds	r2, r0, r1
 800086c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800086e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000870:	d3f6      	bcc.n	8000860 <CopyDataInit>
	ldr	r2, =_sbss
 8000872:	4a0b      	ldr	r2, [pc, #44]	; (80008a0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000874:	e002      	b.n	800087c <LoopFillZerobss>

08000876 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000876:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000878:	f842 3b04 	str.w	r3, [r2], #4

0800087c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800087c:	4b09      	ldr	r3, [pc, #36]	; (80008a4 <LoopForever+0x16>)
	cmp	r2, r3
 800087e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000880:	d3f9      	bcc.n	8000876 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000882:	f7ff ff9d 	bl	80007c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000886:	f001 fe91 	bl	80025ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800088a:	f7ff fdcd 	bl	8000428 <main>

0800088e <LoopForever>:

LoopForever:
    b LoopForever
 800088e:	e7fe      	b.n	800088e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000890:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8000894:	080026a8 	.word	0x080026a8
	ldr	r0, =_sdata
 8000898:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800089c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80008a0:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80008a4:	20000224 	.word	0x20000224

080008a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008a8:	e7fe      	b.n	80008a8 <ADC1_2_IRQHandler>
	...

080008ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ac:	b510      	push	{r4, lr}
 80008ae:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b0:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <HAL_InitTick+0x40>)
 80008b2:	7818      	ldrb	r0, [r3, #0]
 80008b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008b8:	fbb3 f3f0 	udiv	r3, r3, r0
 80008bc:	4a0c      	ldr	r2, [pc, #48]	; (80008f0 <HAL_InitTick+0x44>)
 80008be:	6810      	ldr	r0, [r2, #0]
 80008c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80008c4:	f000 f890 	bl	80009e8 <HAL_SYSTICK_Config>
 80008c8:	b968      	cbnz	r0, 80008e6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ca:	2c0f      	cmp	r4, #15
 80008cc:	d901      	bls.n	80008d2 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80008ce:	2001      	movs	r0, #1
 80008d0:	e00a      	b.n	80008e8 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d2:	2200      	movs	r2, #0
 80008d4:	4621      	mov	r1, r4
 80008d6:	f04f 30ff 	mov.w	r0, #4294967295
 80008da:	f000 f843 	bl	8000964 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <HAL_InitTick+0x48>)
 80008e0:	601c      	str	r4, [r3, #0]
  }
   /* Return function status */
  return HAL_OK;
 80008e2:	2000      	movs	r0, #0
 80008e4:	e000      	b.n	80008e8 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80008e6:	2001      	movs	r0, #1
}
 80008e8:	bd10      	pop	{r4, pc}
 80008ea:	bf00      	nop
 80008ec:	20000004 	.word	0x20000004
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008

080008f8 <HAL_Init>:
{
 80008f8:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008fa:	4a07      	ldr	r2, [pc, #28]	; (8000918 <HAL_Init+0x20>)
 80008fc:	6813      	ldr	r3, [r2, #0]
 80008fe:	f043 0310 	orr.w	r3, r3, #16
 8000902:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000904:	2003      	movs	r0, #3
 8000906:	f000 f81b 	bl	8000940 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800090a:	2000      	movs	r0, #0
 800090c:	f7ff ffce 	bl	80008ac <HAL_InitTick>
  HAL_MspInit();
 8000910:	f7ff fe0a 	bl	8000528 <HAL_MspInit>
}
 8000914:	2000      	movs	r0, #0
 8000916:	bd08      	pop	{r3, pc}
 8000918:	40022000 	.word	0x40022000

0800091c <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800091c:	4a03      	ldr	r2, [pc, #12]	; (800092c <HAL_IncTick+0x10>)
 800091e:	6811      	ldr	r1, [r2, #0]
 8000920:	4b03      	ldr	r3, [pc, #12]	; (8000930 <HAL_IncTick+0x14>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	440b      	add	r3, r1
 8000926:	6013      	str	r3, [r2, #0]
}
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	20000220 	.word	0x20000220
 8000930:	20000004 	.word	0x20000004

08000934 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000934:	4b01      	ldr	r3, [pc, #4]	; (800093c <HAL_GetTick+0x8>)
 8000936:	6818      	ldr	r0, [r3, #0]
}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	20000220 	.word	0x20000220

08000940 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000940:	4a07      	ldr	r2, [pc, #28]	; (8000960 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000942:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000944:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000948:	041b      	lsls	r3, r3, #16
 800094a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800094c:	0200      	lsls	r0, r0, #8
 800094e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000952:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8000954:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000958:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800095c:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800095e:	4770      	bx	lr
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000964:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000966:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <HAL_NVIC_SetPriority+0x60>)
 8000968:	68db      	ldr	r3, [r3, #12]
 800096a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800096e:	f1c3 0407 	rsb	r4, r3, #7
 8000972:	2c04      	cmp	r4, #4
 8000974:	bf28      	it	cs
 8000976:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000978:	1d1d      	adds	r5, r3, #4
 800097a:	2d06      	cmp	r5, #6
 800097c:	d918      	bls.n	80009b0 <HAL_NVIC_SetPriority+0x4c>
 800097e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000980:	f04f 35ff 	mov.w	r5, #4294967295
 8000984:	fa05 f404 	lsl.w	r4, r5, r4
 8000988:	ea21 0104 	bic.w	r1, r1, r4
 800098c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800098e:	fa05 f303 	lsl.w	r3, r5, r3
 8000992:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000996:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000998:	2800      	cmp	r0, #0
 800099a:	db0b      	blt.n	80009b4 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099c:	0109      	lsls	r1, r1, #4
 800099e:	b2c9      	uxtb	r1, r1
 80009a0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80009a4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80009a8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80009ac:	bc30      	pop	{r4, r5}
 80009ae:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009b0:	2300      	movs	r3, #0
 80009b2:	e7e5      	b.n	8000980 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b4:	f000 000f 	and.w	r0, r0, #15
 80009b8:	0109      	lsls	r1, r1, #4
 80009ba:	b2c9      	uxtb	r1, r1
 80009bc:	4b02      	ldr	r3, [pc, #8]	; (80009c8 <HAL_NVIC_SetPriority+0x64>)
 80009be:	5419      	strb	r1, [r3, r0]
 80009c0:	e7f4      	b.n	80009ac <HAL_NVIC_SetPriority+0x48>
 80009c2:	bf00      	nop
 80009c4:	e000ed00 	.word	0xe000ed00
 80009c8:	e000ed14 	.word	0xe000ed14

080009cc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80009cc:	2800      	cmp	r0, #0
 80009ce:	db07      	blt.n	80009e0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009d0:	f000 021f 	and.w	r2, r0, #31
 80009d4:	0940      	lsrs	r0, r0, #5
 80009d6:	2301      	movs	r3, #1
 80009d8:	4093      	lsls	r3, r2
 80009da:	4a02      	ldr	r2, [pc, #8]	; (80009e4 <HAL_NVIC_EnableIRQ+0x18>)
 80009dc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000e100 	.word	0xe000e100

080009e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e8:	3801      	subs	r0, #1
 80009ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009ee:	d20a      	bcs.n	8000a06 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <HAL_SYSTICK_Config+0x24>)
 80009f2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f4:	4a06      	ldr	r2, [pc, #24]	; (8000a10 <HAL_SYSTICK_Config+0x28>)
 80009f6:	21f0      	movs	r1, #240	; 0xf0
 80009f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009fc:	2000      	movs	r0, #0
 80009fe:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a00:	2207      	movs	r2, #7
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a06:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000e010 	.word	0xe000e010
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 8000a14:	b170      	cbz	r0, 8000a34 <HAL_DAC_Init+0x20>
{ 
 8000a16:	b510      	push	{r4, lr}
 8000a18:	4604      	mov	r4, r0
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000a1a:	7903      	ldrb	r3, [r0, #4]
 8000a1c:	b133      	cbz	r3, 8000a2c <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	7123      	strb	r3, [r4, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000a22:	2000      	movs	r0, #0
 8000a24:	6120      	str	r0, [r4, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000a26:	2301      	movs	r3, #1
 8000a28:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8000a2a:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8000a2c:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8000a2e:	f7ff fd93 	bl	8000558 <HAL_DAC_MspInit>
 8000a32:	e7f4      	b.n	8000a1e <HAL_DAC_Init+0xa>
     return HAL_ERROR;
 8000a34:	2001      	movs	r0, #1
}
 8000a36:	4770      	bx	lr

08000a38 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8000a38:	b510      	push	{r4, lr}
 8000a3a:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8000a3c:	6800      	ldr	r0, [r0, #0]
 8000a3e:	6803      	ldr	r3, [r0, #0]
 8000a40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a44:	408a      	lsls	r2, r1
 8000a46:	ea23 0302 	bic.w	r3, r3, r2
 8000a4a:	6003      	str	r3, [r0, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8000a4c:	6820      	ldr	r0, [r4, #0]
 8000a4e:	6803      	ldr	r3, [r0, #0]
 8000a50:	2201      	movs	r2, #1
 8000a52:	408a      	lsls	r2, r1
 8000a54:	ea23 0302 	bic.w	r3, r3, r2
 8000a58:	6003      	str	r3, [r0, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8000a5a:	b959      	cbnz	r1, 8000a74 <HAL_DAC_Stop_DMA+0x3c>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8000a5c:	68a0      	ldr	r0, [r4, #8]
 8000a5e:	f000 f9c1 	bl	8000de4 <HAL_DMA_Abort>
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000a62:	6822      	ldr	r2, [r4, #0]
 8000a64:	6813      	ldr	r3, [r2, #0]
 8000a66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a6a:	6013      	str	r3, [r2, #0]
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
  }
#endif /* DAC_CHANNEL2_SUPPORT */
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8000a6c:	b958      	cbnz	r0, 8000a86 <HAL_DAC_Stop_DMA+0x4e>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	7123      	strb	r3, [r4, #4]
  }
  
  /* Return function status */
  return status;
}
 8000a72:	bd10      	pop	{r4, pc}
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8000a74:	68e0      	ldr	r0, [r4, #12]
 8000a76:	f000 f9b5 	bl	8000de4 <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000a7a:	6822      	ldr	r2, [r4, #0]
 8000a7c:	6813      	ldr	r3, [r2, #0]
 8000a7e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	e7f2      	b.n	8000a6c <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 8000a86:	2304      	movs	r3, #4
 8000a88:	7123      	strb	r3, [r4, #4]
 8000a8a:	e7f2      	b.n	8000a72 <HAL_DAC_Stop_DMA+0x3a>

08000a8c <HAL_DAC_ConvCpltCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 8000a8c:	4770      	bx	lr

08000a8e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8000a8e:	4770      	bx	lr

08000a90 <HAL_DAC_ErrorCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8000a90:	4770      	bx	lr

08000a92 <HAL_DAC_DMAUnderrunCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8000a92:	4770      	bx	lr

08000a94 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8000a94:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000a96:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000a98:	6923      	ldr	r3, [r4, #16]
 8000a9a:	f043 0304 	orr.w	r3, r3, #4
 8000a9e:	6123      	str	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8000aa0:	4620      	mov	r0, r4
 8000aa2:	f7ff fff5 	bl	8000a90 <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	7123      	strb	r3, [r4, #4]
}
 8000aaa:	bd10      	pop	{r4, pc}

08000aac <DAC_DMAHalfConvCpltCh1>:
{
 8000aac:	b508      	push	{r3, lr}
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8000aae:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000ab0:	f7ff ffed 	bl	8000a8e <HAL_DAC_ConvHalfCpltCallbackCh1>
}
 8000ab4:	bd08      	pop	{r3, pc}

08000ab6 <DAC_DMAConvCpltCh1>:
{
 8000ab6:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ab8:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8000aba:	4620      	mov	r0, r4
 8000abc:	f7ff ffe6 	bl	8000a8c <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	7123      	strb	r3, [r4, #4]
}
 8000ac4:	bd10      	pop	{r4, pc}
	...

08000ac8 <HAL_DAC_Start_DMA>:
{
 8000ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aca:	9c06      	ldr	r4, [sp, #24]
  __HAL_LOCK(hdac);
 8000acc:	7946      	ldrb	r6, [r0, #5]
 8000ace:	2e01      	cmp	r6, #1
 8000ad0:	d064      	beq.n	8000b9c <HAL_DAC_Start_DMA+0xd4>
 8000ad2:	2501      	movs	r5, #1
 8000ad4:	7145      	strb	r5, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8000ad6:	2502      	movs	r5, #2
 8000ad8:	7105      	strb	r5, [r0, #4]
  if(Channel == DAC_CHANNEL_1)
 8000ada:	2900      	cmp	r1, #0
 8000adc:	d135      	bne.n	8000b4a <HAL_DAC_Start_DMA+0x82>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8000ade:	6885      	ldr	r5, [r0, #8]
 8000ae0:	4e2f      	ldr	r6, [pc, #188]	; (8000ba0 <HAL_DAC_Start_DMA+0xd8>)
 8000ae2:	62ae      	str	r6, [r5, #40]	; 0x28
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8000ae4:	6885      	ldr	r5, [r0, #8]
 8000ae6:	4e2f      	ldr	r6, [pc, #188]	; (8000ba4 <HAL_DAC_Start_DMA+0xdc>)
 8000ae8:	62ee      	str	r6, [r5, #44]	; 0x2c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8000aea:	6885      	ldr	r5, [r0, #8]
 8000aec:	4e2e      	ldr	r6, [pc, #184]	; (8000ba8 <HAL_DAC_Start_DMA+0xe0>)
 8000aee:	632e      	str	r6, [r5, #48]	; 0x30
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8000af0:	6806      	ldr	r6, [r0, #0]
 8000af2:	6835      	ldr	r5, [r6, #0]
 8000af4:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
 8000af8:	6035      	str	r5, [r6, #0]
    switch(Alignment)
 8000afa:	2c04      	cmp	r4, #4
 8000afc:	d01f      	beq.n	8000b3e <HAL_DAC_Start_DMA+0x76>
 8000afe:	2c08      	cmp	r4, #8
 8000b00:	d020      	beq.n	8000b44 <HAL_DAC_Start_DMA+0x7c>
 8000b02:	b10c      	cbz	r4, 8000b08 <HAL_DAC_Start_DMA+0x40>
  uint32_t tmpreg = 0U;
 8000b04:	460e      	mov	r6, r1
 8000b06:	e001      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8000b08:	6806      	ldr	r6, [r0, #0]
 8000b0a:	3608      	adds	r6, #8
 8000b0c:	4617      	mov	r7, r2
 8000b0e:	460d      	mov	r5, r1
 8000b10:	4604      	mov	r4, r0
  if(Channel == DAC_CHANNEL_1)
 8000b12:	2900      	cmp	r1, #0
 8000b14:	d137      	bne.n	8000b86 <HAL_DAC_Start_DMA+0xbe>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000b16:	6801      	ldr	r1, [r0, #0]
 8000b18:	680a      	ldr	r2, [r1, #0]
 8000b1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000b1e:	600a      	str	r2, [r1, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8000b20:	4632      	mov	r2, r6
 8000b22:	4639      	mov	r1, r7
 8000b24:	6880      	ldr	r0, [r0, #8]
 8000b26:	f000 f923 	bl	8000d70 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8000b2e:	6822      	ldr	r2, [r4, #0]
 8000b30:	6813      	ldr	r3, [r2, #0]
 8000b32:	2101      	movs	r1, #1
 8000b34:	fa01 f505 	lsl.w	r5, r1, r5
 8000b38:	431d      	orrs	r5, r3
 8000b3a:	6015      	str	r5, [r2, #0]
}
 8000b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8000b3e:	6806      	ldr	r6, [r0, #0]
 8000b40:	360c      	adds	r6, #12
        break;
 8000b42:	e7e3      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8000b44:	6806      	ldr	r6, [r0, #0]
 8000b46:	3610      	adds	r6, #16
        break;
 8000b48:	e7e0      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8000b4a:	68c5      	ldr	r5, [r0, #12]
 8000b4c:	4e17      	ldr	r6, [pc, #92]	; (8000bac <HAL_DAC_Start_DMA+0xe4>)
 8000b4e:	62ae      	str	r6, [r5, #40]	; 0x28
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8000b50:	68c5      	ldr	r5, [r0, #12]
 8000b52:	4e17      	ldr	r6, [pc, #92]	; (8000bb0 <HAL_DAC_Start_DMA+0xe8>)
 8000b54:	62ee      	str	r6, [r5, #44]	; 0x2c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8000b56:	68c5      	ldr	r5, [r0, #12]
 8000b58:	4e16      	ldr	r6, [pc, #88]	; (8000bb4 <HAL_DAC_Start_DMA+0xec>)
 8000b5a:	632e      	str	r6, [r5, #48]	; 0x30
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8000b5c:	6806      	ldr	r6, [r0, #0]
 8000b5e:	6835      	ldr	r5, [r6, #0]
 8000b60:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
 8000b64:	6035      	str	r5, [r6, #0]
    switch(Alignment)
 8000b66:	2c04      	cmp	r4, #4
 8000b68:	d007      	beq.n	8000b7a <HAL_DAC_Start_DMA+0xb2>
 8000b6a:	2c08      	cmp	r4, #8
 8000b6c:	d008      	beq.n	8000b80 <HAL_DAC_Start_DMA+0xb8>
 8000b6e:	b10c      	cbz	r4, 8000b74 <HAL_DAC_Start_DMA+0xac>
  uint32_t tmpreg = 0U;
 8000b70:	2600      	movs	r6, #0
 8000b72:	e7cb      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8000b74:	6806      	ldr	r6, [r0, #0]
 8000b76:	3614      	adds	r6, #20
        break;
 8000b78:	e7c8      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000b7a:	6806      	ldr	r6, [r0, #0]
 8000b7c:	3618      	adds	r6, #24
        break;
 8000b7e:	e7c5      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8000b80:	6806      	ldr	r6, [r0, #0]
 8000b82:	361c      	adds	r6, #28
        break;
 8000b84:	e7c2      	b.n	8000b0c <HAL_DAC_Start_DMA+0x44>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000b86:	6801      	ldr	r1, [r0, #0]
 8000b88:	680a      	ldr	r2, [r1, #0]
 8000b8a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8000b8e:	600a      	str	r2, [r1, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8000b90:	4632      	mov	r2, r6
 8000b92:	4639      	mov	r1, r7
 8000b94:	68c0      	ldr	r0, [r0, #12]
 8000b96:	f000 f8eb 	bl	8000d70 <HAL_DMA_Start_IT>
 8000b9a:	e7c6      	b.n	8000b2a <HAL_DAC_Start_DMA+0x62>
  __HAL_LOCK(hdac);
 8000b9c:	2002      	movs	r0, #2
 8000b9e:	e7cd      	b.n	8000b3c <HAL_DAC_Start_DMA+0x74>
 8000ba0:	08000ab7 	.word	0x08000ab7
 8000ba4:	08000aad 	.word	0x08000aad
 8000ba8:	08000a95 	.word	0x08000a95
 8000bac:	08000c27 	.word	0x08000c27
 8000bb0:	08000c39 	.word	0x08000c39
 8000bb4:	08000c45 	.word	0x08000c45

08000bb8 <HAL_DAC_ConfigChannel>:
{
 8000bb8:	b430      	push	{r4, r5}
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8000bba:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hdac);
 8000bbc:	7943      	ldrb	r3, [r0, #5]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d02c      	beq.n	8000c1c <HAL_DAC_ConfigChannel+0x64>
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 8000bca:	6823      	ldr	r3, [r4, #0]
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8000bcc:	4d14      	ldr	r5, [pc, #80]	; (8000c20 <HAL_DAC_ConfigChannel+0x68>)
 8000bce:	42ac      	cmp	r4, r5
 8000bd0:	d019      	beq.n	8000c06 <HAL_DAC_ConfigChannel+0x4e>
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8000bd2:	f640 75fe 	movw	r5, #4094	; 0xffe
 8000bd6:	4095      	lsls	r5, r2
 8000bd8:	ea23 0505 	bic.w	r5, r3, r5
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8000bdc:	680b      	ldr	r3, [r1, #0]
 8000bde:	6889      	ldr	r1, [r1, #8]
 8000be0:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << Channel;
 8000be2:	4093      	lsls	r3, r2
 8000be4:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 8000be6:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000be8:	6804      	ldr	r4, [r0, #0]
 8000bea:	6823      	ldr	r3, [r4, #0]
 8000bec:	21c0      	movs	r1, #192	; 0xc0
 8000bee:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf2:	ea23 0202 	bic.w	r2, r3, r2
 8000bf6:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	7103      	strb	r3, [r0, #4]
  __HAL_UNLOCK(hdac);
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	7143      	strb	r3, [r0, #5]
  return HAL_OK;
 8000c00:	4618      	mov	r0, r3
}
 8000c02:	bc30      	pop	{r4, r5}
 8000c04:	4770      	bx	lr
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8000c06:	2a00      	cmp	r2, #0
 8000c08:	d1e3      	bne.n	8000bd2 <HAL_DAC_ConfigChannel+0x1a>
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000c0a:	f640 75fe 	movw	r5, #4094	; 0xffe
 8000c0e:	4095      	lsls	r5, r2
 8000c10:	ea23 0505 	bic.w	r5, r3, r5
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8000c14:	680b      	ldr	r3, [r1, #0]
 8000c16:	6849      	ldr	r1, [r1, #4]
 8000c18:	430b      	orrs	r3, r1
 8000c1a:	e7e2      	b.n	8000be2 <HAL_DAC_ConfigChannel+0x2a>
  __HAL_LOCK(hdac);
 8000c1c:	2002      	movs	r0, #2
 8000c1e:	e7f0      	b.n	8000c02 <HAL_DAC_ConfigChannel+0x4a>
 8000c20:	40007400 	.word	0x40007400

08000c24 <HAL_DACEx_ConvCpltCallbackCh2>:
}
 8000c24:	4770      	bx	lr

08000c26 <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8000c26:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c28:	6a44      	ldr	r4, [r0, #36]	; 0x24
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8000c2a:	4620      	mov	r0, r4
 8000c2c:	f7ff fffa 	bl	8000c24 <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8000c30:	2301      	movs	r3, #1
 8000c32:	7123      	strb	r3, [r4, #4]
}
 8000c34:	bd10      	pop	{r4, pc}

08000c36 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
}
 8000c36:	4770      	bx	lr

08000c38 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8000c38:	b508      	push	{r3, lr}

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8000c3a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000c3c:	f7ff fffb 	bl	8000c36 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8000c40:	bd08      	pop	{r3, pc}

08000c42 <HAL_DACEx_ErrorCallbackCh2>:
}
 8000c42:	4770      	bx	lr

08000c44 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8000c44:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c46:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000c48:	6923      	ldr	r3, [r4, #16]
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	6123      	str	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8000c50:	4620      	mov	r0, r4
 8000c52:	f7ff fff6 	bl	8000c42 <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8000c56:	2301      	movs	r3, #1
 8000c58:	7123      	strb	r3, [r4, #4]
}
 8000c5a:	bd10      	pop	{r4, pc}

08000c5c <HAL_DACEx_DMAUnderrunCallbackCh2>:
}
 8000c5c:	4770      	bx	lr

08000c5e <HAL_DAC_IRQHandler>:
{
 8000c5e:	b510      	push	{r4, lr}
 8000c60:	4604      	mov	r4, r0
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8000c62:	6803      	ldr	r3, [r0, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000c6a:	d003      	beq.n	8000c74 <HAL_DAC_IRQHandler+0x16>
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8000c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c6e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000c72:	d109      	bne.n	8000c88 <HAL_DAC_IRQHandler+0x2a>
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8000c74:	6823      	ldr	r3, [r4, #0]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8000c7c:	d003      	beq.n	8000c86 <HAL_DAC_IRQHandler+0x28>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8000c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c80:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8000c84:	d111      	bne.n	8000caa <HAL_DAC_IRQHandler+0x4c>
}
 8000c86:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8000c88:	2204      	movs	r2, #4
 8000c8a:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8000c8c:	6902      	ldr	r2, [r0, #16]
 8000c8e:	f042 0201 	orr.w	r2, r2, #1
 8000c92:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8000c94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c98:	635a      	str	r2, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8000c9a:	6802      	ldr	r2, [r0, #0]
 8000c9c:	6813      	ldr	r3, [r2, #0]
 8000c9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ca2:	6013      	str	r3, [r2, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8000ca4:	f7ff fef5 	bl	8000a92 <HAL_DAC_DMAUnderrunCallbackCh1>
 8000ca8:	e7e4      	b.n	8000c74 <HAL_DAC_IRQHandler+0x16>
      hdac->State = HAL_DAC_STATE_ERROR;
 8000caa:	2204      	movs	r2, #4
 8000cac:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8000cae:	6922      	ldr	r2, [r4, #16]
 8000cb0:	f042 0202 	orr.w	r2, r2, #2
 8000cb4:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8000cb6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000cba:	635a      	str	r2, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000cbc:	6822      	ldr	r2, [r4, #0]
 8000cbe:	6813      	ldr	r3, [r2, #0]
 8000cc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cc4:	6013      	str	r3, [r2, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8000cc6:	4620      	mov	r0, r4
 8000cc8:	f7ff ffc8 	bl	8000c5c <HAL_DACEx_DMAUnderrunCallbackCh2>
}
 8000ccc:	e7db      	b.n	8000c86 <HAL_DAC_IRQHandler+0x28>

08000cce <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cce:	b470      	push	{r4, r5, r6}
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000cd0:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8000cd2:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8000cd4:	2401      	movs	r4, #1
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	606c      	str	r4, [r5, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000cda:	6804      	ldr	r4, [r0, #0]
 8000cdc:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000cde:	6843      	ldr	r3, [r0, #4]
 8000ce0:	2b10      	cmp	r3, #16
 8000ce2:	d005      	beq.n	8000cf0 <DMA_SetConfig+0x22>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000ce4:	6803      	ldr	r3, [r0, #0]
 8000ce6:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000ce8:	6803      	ldr	r3, [r0, #0]
 8000cea:	60da      	str	r2, [r3, #12]
  }
}
 8000cec:	bc70      	pop	{r4, r5, r6}
 8000cee:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8000cf0:	6803      	ldr	r3, [r0, #0]
 8000cf2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000cf4:	6803      	ldr	r3, [r0, #0]
 8000cf6:	60d9      	str	r1, [r3, #12]
 8000cf8:	e7f8      	b.n	8000cec <DMA_SetConfig+0x1e>
	...

08000cfc <DMA_CalcBaseAndBitshift>:
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000cfc:	6802      	ldr	r2, [r0, #0]
 8000cfe:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <DMA_CalcBaseAndBitshift+0x18>)
 8000d00:	4413      	add	r3, r2
 8000d02:	4a05      	ldr	r2, [pc, #20]	; (8000d18 <DMA_CalcBaseAndBitshift+0x1c>)
 8000d04:	fba2 2303 	umull	r2, r3, r2, r3
 8000d08:	091b      	lsrs	r3, r3, #4
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d0e:	4b03      	ldr	r3, [pc, #12]	; (8000d1c <DMA_CalcBaseAndBitshift+0x20>)
 8000d10:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif
}
 8000d12:	4770      	bx	lr
 8000d14:	bffdfff8 	.word	0xbffdfff8
 8000d18:	cccccccd 	.word	0xcccccccd
 8000d1c:	40020000 	.word	0x40020000

08000d20 <HAL_DMA_Init>:
  if(NULL == hdma)
 8000d20:	b320      	cbz	r0, 8000d6c <HAL_DMA_Init+0x4c>
{ 
 8000d22:	b510      	push	{r4, lr}
 8000d24:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d26:	2302      	movs	r3, #2
 8000d28:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8000d2c:	6801      	ldr	r1, [r0, #0]
 8000d2e:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d30:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8000d34:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8000d38:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d3a:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8000d3c:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d3e:	68e0      	ldr	r0, [r4, #12]
 8000d40:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d42:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d44:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d46:	6960      	ldr	r0, [r4, #20]
 8000d48:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d4a:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d4c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d4e:	69e0      	ldr	r0, [r4, #28]
 8000d50:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8000d52:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8000d54:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8000d56:	4620      	mov	r0, r4
 8000d58:	f7ff ffd0 	bl	8000cfc <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8000d60:	2301      	movs	r3, #1
 8000d62:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8000d66:	f884 0020 	strb.w	r0, [r4, #32]
}  
 8000d6a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d6c:	2001      	movs	r0, #1
}  
 8000d6e:	4770      	bx	lr

08000d70 <HAL_DMA_Start_IT>:
{
 8000d70:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8000d72:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000d76:	2c01      	cmp	r4, #1
 8000d78:	d032      	beq.n	8000de0 <HAL_DMA_Start_IT+0x70>
 8000d7a:	2401      	movs	r4, #1
 8000d7c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d80:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8000d84:	2c01      	cmp	r4, #1
 8000d86:	d004      	beq.n	8000d92 <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 8000d8e:	2002      	movs	r0, #2
} 
 8000d90:	bd38      	pop	{r3, r4, r5, pc}
 8000d92:	4604      	mov	r4, r0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000d94:	2002      	movs	r0, #2
 8000d96:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	63a0      	str	r0, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d9e:	6825      	ldr	r5, [r4, #0]
 8000da0:	6828      	ldr	r0, [r5, #0]
 8000da2:	f020 0001 	bic.w	r0, r0, #1
 8000da6:	6028      	str	r0, [r5, #0]
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000da8:	4620      	mov	r0, r4
 8000daa:	f7ff ff90 	bl	8000cce <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8000dae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000db0:	b15b      	cbz	r3, 8000dca <HAL_DMA_Start_IT+0x5a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000db2:	6822      	ldr	r2, [r4, #0]
 8000db4:	6813      	ldr	r3, [r2, #0]
 8000db6:	f043 030e 	orr.w	r3, r3, #14
 8000dba:	6013      	str	r3, [r2, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000dbc:	6822      	ldr	r2, [r4, #0]
 8000dbe:	6813      	ldr	r3, [r2, #0]
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	e7e2      	b.n	8000d90 <HAL_DMA_Start_IT+0x20>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000dca:	6822      	ldr	r2, [r4, #0]
 8000dcc:	6813      	ldr	r3, [r2, #0]
 8000dce:	f043 030a 	orr.w	r3, r3, #10
 8000dd2:	6013      	str	r3, [r2, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000dd4:	6822      	ldr	r2, [r4, #0]
 8000dd6:	6813      	ldr	r3, [r2, #0]
 8000dd8:	f023 0304 	bic.w	r3, r3, #4
 8000ddc:	6013      	str	r3, [r2, #0]
 8000dde:	e7ed      	b.n	8000dbc <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8000de0:	2002      	movs	r0, #2
 8000de2:	e7d5      	b.n	8000d90 <HAL_DMA_Start_IT+0x20>

08000de4 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000de4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d006      	beq.n	8000dfa <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dec:	2304      	movs	r3, #4
 8000dee:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8000df0:	2300      	movs	r3, #0
 8000df2:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8000df6:	2001      	movs	r0, #1
 8000df8:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dfa:	6802      	ldr	r2, [r0, #0]
 8000dfc:	6813      	ldr	r3, [r2, #0]
 8000dfe:	f023 030e 	bic.w	r3, r3, #14
 8000e02:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e04:	6802      	ldr	r2, [r0, #0]
 8000e06:	6813      	ldr	r3, [r2, #0]
 8000e08:	f023 0301 	bic.w	r3, r3, #1
 8000e0c:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000e0e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000e10:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000e12:	2201      	movs	r2, #1
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY; 
 8000e1a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f880 3020 	strb.w	r3, [r0, #32]
  return HAL_OK;
 8000e24:	4618      	mov	r0, r3
}
 8000e26:	4770      	bx	lr

08000e28 <HAL_DMA_Abort_IT>:
{  
 8000e28:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e2a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d003      	beq.n	8000e3a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e32:	2304      	movs	r3, #4
 8000e34:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000e36:	2001      	movs	r0, #1
}
 8000e38:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e3a:	6802      	ldr	r2, [r0, #0]
 8000e3c:	6813      	ldr	r3, [r2, #0]
 8000e3e:	f023 030e 	bic.w	r3, r3, #14
 8000e42:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e44:	6802      	ldr	r2, [r0, #0]
 8000e46:	6813      	ldr	r3, [r2, #0]
 8000e48:	f023 0301 	bic.w	r3, r3, #1
 8000e4c:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000e4e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000e50:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000e52:	2201      	movs	r2, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000e5a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000e64:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000e66:	b113      	cbz	r3, 8000e6e <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8000e68:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	e7e4      	b.n	8000e38 <HAL_DMA_Abort_IT+0x10>
 8000e6e:	2000      	movs	r0, #0
 8000e70:	e7e2      	b.n	8000e38 <HAL_DMA_Abort_IT+0x10>
	...

08000e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e74:	b4f0      	push	{r4, r5, r6, r7}
 8000e76:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
 8000e78:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e7a:	e036      	b.n	8000eea <HAL_GPIO_Init+0x76>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e7c:	2403      	movs	r4, #3
 8000e7e:	e000      	b.n	8000e82 <HAL_GPIO_Init+0xe>
 8000e80:	2400      	movs	r4, #0
 8000e82:	40b4      	lsls	r4, r6
 8000e84:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e86:	3502      	adds	r5, #2
 8000e88:	4e58      	ldr	r6, [pc, #352]	; (8000fec <HAL_GPIO_Init+0x178>)
 8000e8a:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e8e:	4c58      	ldr	r4, [pc, #352]	; (8000ff0 <HAL_GPIO_Init+0x17c>)
 8000e90:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8000e92:	43d4      	mvns	r4, r2
 8000e94:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e98:	684f      	ldr	r7, [r1, #4]
 8000e9a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000e9e:	d001      	beq.n	8000ea4 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8000ea0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8000ea4:	4d52      	ldr	r5, [pc, #328]	; (8000ff0 <HAL_GPIO_Init+0x17c>)
 8000ea6:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8000ea8:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8000eaa:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eae:	684f      	ldr	r7, [r1, #4]
 8000eb0:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000eb4:	d001      	beq.n	8000eba <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8000eb6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8000eba:	4d4d      	ldr	r5, [pc, #308]	; (8000ff0 <HAL_GPIO_Init+0x17c>)
 8000ebc:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ebe:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8000ec0:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ec4:	684f      	ldr	r7, [r1, #4]
 8000ec6:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000eca:	d001      	beq.n	8000ed0 <HAL_GPIO_Init+0x5c>
        {
          temp |= iocurrent;
 8000ecc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8000ed0:	4d47      	ldr	r5, [pc, #284]	; (8000ff0 <HAL_GPIO_Init+0x17c>)
 8000ed2:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8000ed4:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8000ed6:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ed8:	684e      	ldr	r6, [r1, #4]
 8000eda:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000ede:	d001      	beq.n	8000ee4 <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8000ee0:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8000ee4:	4a42      	ldr	r2, [pc, #264]	; (8000ff0 <HAL_GPIO_Init+0x17c>)
 8000ee6:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8000ee8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eea:	680a      	ldr	r2, [r1, #0]
 8000eec:	fa32 f403 	lsrs.w	r4, r2, r3
 8000ef0:	d078      	beq.n	8000fe4 <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ef2:	2401      	movs	r4, #1
 8000ef4:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8000ef6:	4022      	ands	r2, r4
 8000ef8:	d0f6      	beq.n	8000ee8 <HAL_GPIO_Init+0x74>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000efa:	684d      	ldr	r5, [r1, #4]
 8000efc:	2d02      	cmp	r5, #2
 8000efe:	d001      	beq.n	8000f04 <HAL_GPIO_Init+0x90>
 8000f00:	2d12      	cmp	r5, #18
 8000f02:	d110      	bne.n	8000f26 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3u];
 8000f04:	08de      	lsrs	r6, r3, #3
 8000f06:	3608      	adds	r6, #8
 8000f08:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f0c:	f003 0507 	and.w	r5, r3, #7
 8000f10:	00af      	lsls	r7, r5, #2
 8000f12:	250f      	movs	r5, #15
 8000f14:	40bd      	lsls	r5, r7
 8000f16:	ea2c 0c05 	bic.w	ip, ip, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f1a:	690d      	ldr	r5, [r1, #16]
 8000f1c:	40bd      	lsls	r5, r7
 8000f1e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8000f22:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8000f26:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f28:	005f      	lsls	r7, r3, #1
 8000f2a:	2503      	movs	r5, #3
 8000f2c:	40bd      	lsls	r5, r7
 8000f2e:	43ed      	mvns	r5, r5
 8000f30:	ea05 0c06 	and.w	ip, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f34:	684e      	ldr	r6, [r1, #4]
 8000f36:	f006 0603 	and.w	r6, r6, #3
 8000f3a:	40be      	lsls	r6, r7
 8000f3c:	ea46 060c 	orr.w	r6, r6, ip
      GPIOx->MODER = temp;
 8000f40:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f42:	684e      	ldr	r6, [r1, #4]
 8000f44:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f48:	f1bc 0f01 	cmp.w	ip, #1
 8000f4c:	d903      	bls.n	8000f56 <HAL_GPIO_Init+0xe2>
 8000f4e:	2e11      	cmp	r6, #17
 8000f50:	d001      	beq.n	8000f56 <HAL_GPIO_Init+0xe2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f52:	2e12      	cmp	r6, #18
 8000f54:	d110      	bne.n	8000f78 <HAL_GPIO_Init+0x104>
        temp = GPIOx->OSPEEDR;
 8000f56:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f58:	ea05 0c06 	and.w	ip, r5, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f5c:	68ce      	ldr	r6, [r1, #12]
 8000f5e:	40be      	lsls	r6, r7
 8000f60:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 8000f64:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f66:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f68:	ea26 0404 	bic.w	r4, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f6c:	684e      	ldr	r6, [r1, #4]
 8000f6e:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000f72:	409e      	lsls	r6, r3
 8000f74:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8000f76:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000f78:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f7a:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f7c:	688c      	ldr	r4, [r1, #8]
 8000f7e:	40bc      	lsls	r4, r7
 8000f80:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000f82:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f84:	684c      	ldr	r4, [r1, #4]
 8000f86:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8000f8a:	d0ad      	beq.n	8000ee8 <HAL_GPIO_Init+0x74>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8c:	4c19      	ldr	r4, [pc, #100]	; (8000ff4 <HAL_GPIO_Init+0x180>)
 8000f8e:	69a5      	ldr	r5, [r4, #24]
 8000f90:	f045 0501 	orr.w	r5, r5, #1
 8000f94:	61a5      	str	r5, [r4, #24]
 8000f96:	69a4      	ldr	r4, [r4, #24]
 8000f98:	f004 0401 	and.w	r4, r4, #1
 8000f9c:	9401      	str	r4, [sp, #4]
 8000f9e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000fa0:	089d      	lsrs	r5, r3, #2
 8000fa2:	1cae      	adds	r6, r5, #2
 8000fa4:	4c11      	ldr	r4, [pc, #68]	; (8000fec <HAL_GPIO_Init+0x178>)
 8000fa6:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000faa:	f003 0403 	and.w	r4, r3, #3
 8000fae:	00a6      	lsls	r6, r4, #2
 8000fb0:	240f      	movs	r4, #15
 8000fb2:	40b4      	lsls	r4, r6
 8000fb4:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fb8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8000fbc:	f43f af60 	beq.w	8000e80 <HAL_GPIO_Init+0xc>
 8000fc0:	4c0d      	ldr	r4, [pc, #52]	; (8000ff8 <HAL_GPIO_Init+0x184>)
 8000fc2:	42a0      	cmp	r0, r4
 8000fc4:	d00a      	beq.n	8000fdc <HAL_GPIO_Init+0x168>
 8000fc6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000fca:	42a0      	cmp	r0, r4
 8000fcc:	d008      	beq.n	8000fe0 <HAL_GPIO_Init+0x16c>
 8000fce:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000fd2:	42a0      	cmp	r0, r4
 8000fd4:	f43f af52 	beq.w	8000e7c <HAL_GPIO_Init+0x8>
 8000fd8:	2405      	movs	r4, #5
 8000fda:	e752      	b.n	8000e82 <HAL_GPIO_Init+0xe>
 8000fdc:	2401      	movs	r4, #1
 8000fde:	e750      	b.n	8000e82 <HAL_GPIO_Init+0xe>
 8000fe0:	2402      	movs	r4, #2
 8000fe2:	e74e      	b.n	8000e82 <HAL_GPIO_Init+0xe>
  }
}
 8000fe4:	b002      	add	sp, #8
 8000fe6:	bcf0      	pop	{r4, r5, r6, r7}
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	40010000 	.word	0x40010000
 8000ff0:	40010400 	.word	0x40010400
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	48000400 	.word	0x48000400

08000ffc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ffc:	b90a      	cbnz	r2, 8001002 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ffe:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001000:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001002:	6181      	str	r1, [r0, #24]
 8001004:	4770      	bx	lr
	...

08001008 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001008:	2800      	cmp	r0, #0
 800100a:	f000 830d 	beq.w	8001628 <HAL_RCC_OscConfig+0x620>
{
 800100e:	b570      	push	{r4, r5, r6, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001014:	6803      	ldr	r3, [r0, #0]
 8001016:	f013 0f01 	tst.w	r3, #1
 800101a:	d03b      	beq.n	8001094 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800101c:	4bb5      	ldr	r3, [pc, #724]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 030c 	and.w	r3, r3, #12
 8001024:	2b04      	cmp	r3, #4
 8001026:	d01e      	beq.n	8001066 <HAL_RCC_OscConfig+0x5e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001028:	4bb2      	ldr	r3, [pc, #712]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 030c 	and.w	r3, r3, #12
 8001030:	2b08      	cmp	r3, #8
 8001032:	d013      	beq.n	800105c <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001034:	6863      	ldr	r3, [r4, #4]
 8001036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800103a:	d068      	beq.n	800110e <HAL_RCC_OscConfig+0x106>
 800103c:	2b00      	cmp	r3, #0
 800103e:	f040 8092 	bne.w	8001166 <HAL_RCC_OscConfig+0x15e>
 8001042:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001046:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	e05d      	b.n	8001118 <HAL_RCC_OscConfig+0x110>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800105c:	4ba5      	ldr	r3, [pc, #660]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001064:	d0e6      	beq.n	8001034 <HAL_RCC_OscConfig+0x2c>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001066:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800106a:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800106e:	4ba1      	ldr	r3, [pc, #644]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 8001070:	6819      	ldr	r1, [r3, #0]
 8001072:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001076:	fa93 f3a3 	rbit	r3, r3
 800107a:	fab3 f383 	clz	r3, r3
 800107e:	f003 031f 	and.w	r3, r3, #31
 8001082:	2201      	movs	r2, #1
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	420b      	tst	r3, r1
 800108a:	d003      	beq.n	8001094 <HAL_RCC_OscConfig+0x8c>
 800108c:	6863      	ldr	r3, [r4, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	f000 82cc 	beq.w	800162c <HAL_RCC_OscConfig+0x624>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001094:	6823      	ldr	r3, [r4, #0]
 8001096:	f013 0f02 	tst.w	r3, #2
 800109a:	f000 80c6 	beq.w	800122a <HAL_RCC_OscConfig+0x222>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800109e:	4b95      	ldr	r3, [pc, #596]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f013 0f0c 	tst.w	r3, #12
 80010a6:	f000 809c 	beq.w	80011e2 <HAL_RCC_OscConfig+0x1da>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010aa:	4b92      	ldr	r3, [pc, #584]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 030c 	and.w	r3, r3, #12
 80010b2:	2b08      	cmp	r3, #8
 80010b4:	f000 808f 	beq.w	80011d6 <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010b8:	6923      	ldr	r3, [r4, #16]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 80f3 	beq.w	80012a6 <HAL_RCC_OscConfig+0x29e>
 80010c0:	2201      	movs	r2, #1
 80010c2:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010c6:	fab3 f383 	clz	r3, r3
 80010ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010ce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d6:	f7ff fc2d 	bl	8000934 <HAL_GetTick>
 80010da:	4605      	mov	r5, r0
 80010dc:	2302      	movs	r3, #2
 80010de:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e2:	4b84      	ldr	r3, [pc, #528]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80010e4:	6819      	ldr	r1, [r3, #0]
 80010e6:	2302      	movs	r3, #2
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	fab3 f383 	clz	r3, r3
 80010f0:	f003 031f 	and.w	r3, r3, #31
 80010f4:	2201      	movs	r2, #1
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	420b      	tst	r3, r1
 80010fc:	f040 80c4 	bne.w	8001288 <HAL_RCC_OscConfig+0x280>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001100:	f7ff fc18 	bl	8000934 <HAL_GetTick>
 8001104:	1b40      	subs	r0, r0, r5
 8001106:	2802      	cmp	r0, #2
 8001108:	d9e8      	bls.n	80010dc <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 800110a:	2003      	movs	r0, #3
 800110c:	e295      	b.n	800163a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800110e:	4a79      	ldr	r2, [pc, #484]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 8001110:	6813      	ldr	r3, [r2, #0]
 8001112:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001116:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001118:	4a76      	ldr	r2, [pc, #472]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800111a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800111c:	f023 030f 	bic.w	r3, r3, #15
 8001120:	68a1      	ldr	r1, [r4, #8]
 8001122:	430b      	orrs	r3, r1
 8001124:	62d3      	str	r3, [r2, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001126:	6863      	ldr	r3, [r4, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d036      	beq.n	800119a <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 800112c:	f7ff fc02 	bl	8000934 <HAL_GetTick>
 8001130:	4605      	mov	r5, r0
 8001132:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001136:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113a:	4b6e      	ldr	r3, [pc, #440]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800113c:	6819      	ldr	r1, [r3, #0]
 800113e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001142:	fa93 f3a3 	rbit	r3, r3
 8001146:	fab3 f383 	clz	r3, r3
 800114a:	f003 031f 	and.w	r3, r3, #31
 800114e:	2201      	movs	r2, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	420b      	tst	r3, r1
 8001156:	d19d      	bne.n	8001094 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001158:	f7ff fbec 	bl	8000934 <HAL_GetTick>
 800115c:	1b40      	subs	r0, r0, r5
 800115e:	2864      	cmp	r0, #100	; 0x64
 8001160:	d9e7      	bls.n	8001132 <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 8001162:	2003      	movs	r0, #3
 8001164:	e269      	b.n	800163a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001166:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800116a:	d009      	beq.n	8001180 <HAL_RCC_OscConfig+0x178>
 800116c:	4b61      	ldr	r3, [pc, #388]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	e7cb      	b.n	8001118 <HAL_RCC_OscConfig+0x110>
 8001180:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001184:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	e7be      	b.n	8001118 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 800119a:	f7ff fbcb 	bl	8000934 <HAL_GetTick>
 800119e:	4605      	mov	r5, r0
 80011a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011a4:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011a8:	4b52      	ldr	r3, [pc, #328]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011b0:	fa93 f3a3 	rbit	r3, r3
 80011b4:	fab3 f383 	clz	r3, r3
 80011b8:	f003 031f 	and.w	r3, r3, #31
 80011bc:	2201      	movs	r2, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	420b      	tst	r3, r1
 80011c4:	f43f af66 	beq.w	8001094 <HAL_RCC_OscConfig+0x8c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011c8:	f7ff fbb4 	bl	8000934 <HAL_GetTick>
 80011cc:	1b40      	subs	r0, r0, r5
 80011ce:	2864      	cmp	r0, #100	; 0x64
 80011d0:	d9e6      	bls.n	80011a0 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 80011d2:	2003      	movs	r0, #3
 80011d4:	e231      	b.n	800163a <HAL_RCC_OscConfig+0x632>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011d6:	4b47      	ldr	r3, [pc, #284]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80011de:	f47f af6b 	bne.w	80010b8 <HAL_RCC_OscConfig+0xb0>
 80011e2:	2302      	movs	r3, #2
 80011e4:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e8:	4b42      	ldr	r3, [pc, #264]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80011ea:	6819      	ldr	r1, [r3, #0]
 80011ec:	2302      	movs	r3, #2
 80011ee:	fa93 f3a3 	rbit	r3, r3
 80011f2:	fab3 f383 	clz	r3, r3
 80011f6:	f003 031f 	and.w	r3, r3, #31
 80011fa:	2201      	movs	r2, #1
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	420b      	tst	r3, r1
 8001202:	d004      	beq.n	800120e <HAL_RCC_OscConfig+0x206>
 8001204:	6923      	ldr	r3, [r4, #16]
 8001206:	4293      	cmp	r3, r2
 8001208:	d001      	beq.n	800120e <HAL_RCC_OscConfig+0x206>
        return HAL_ERROR;
 800120a:	2001      	movs	r0, #1
 800120c:	e215      	b.n	800163a <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800120e:	4839      	ldr	r0, [pc, #228]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 8001210:	6803      	ldr	r3, [r0, #0]
 8001212:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001216:	6961      	ldr	r1, [r4, #20]
 8001218:	22f8      	movs	r2, #248	; 0xf8
 800121a:	fa92 f2a2 	rbit	r2, r2
 800121e:	fab2 f282 	clz	r2, r2
 8001222:	fa01 f202 	lsl.w	r2, r1, r2
 8001226:	4313      	orrs	r3, r2
 8001228:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800122a:	6823      	ldr	r3, [r4, #0]
 800122c:	f013 0f08 	tst.w	r3, #8
 8001230:	f000 808c 	beq.w	800134c <HAL_RCC_OscConfig+0x344>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001234:	69a3      	ldr	r3, [r4, #24]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d060      	beq.n	80012fc <HAL_RCC_OscConfig+0x2f4>
 800123a:	2101      	movs	r1, #1
 800123c:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001240:	fab2 f282 	clz	r2, r2
 8001244:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <HAL_RCC_OscConfig+0x2f0>)
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124c:	f7ff fb72 	bl	8000934 <HAL_GetTick>
 8001250:	4605      	mov	r5, r0
 8001252:	2302      	movs	r3, #2
 8001254:	fa93 f2a3 	rbit	r2, r3
 8001258:	fa93 f2a3 	rbit	r2, r3
 800125c:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001260:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 8001262:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001264:	fa93 f3a3 	rbit	r3, r3
 8001268:	fab3 f383 	clz	r3, r3
 800126c:	f003 031f 	and.w	r3, r3, #31
 8001270:	2201      	movs	r2, #1
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	420b      	tst	r3, r1
 8001278:	d168      	bne.n	800134c <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800127a:	f7ff fb5b 	bl	8000934 <HAL_GetTick>
 800127e:	1b40      	subs	r0, r0, r5
 8001280:	2802      	cmp	r0, #2
 8001282:	d9e6      	bls.n	8001252 <HAL_RCC_OscConfig+0x24a>
        {
          return HAL_TIMEOUT;
 8001284:	2003      	movs	r0, #3
 8001286:	e1d8      	b.n	800163a <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001288:	481a      	ldr	r0, [pc, #104]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 800128a:	6803      	ldr	r3, [r0, #0]
 800128c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001290:	6961      	ldr	r1, [r4, #20]
 8001292:	22f8      	movs	r2, #248	; 0xf8
 8001294:	fa92 f2a2 	rbit	r2, r2
 8001298:	fab2 f282 	clz	r2, r2
 800129c:	fa01 f202 	lsl.w	r2, r1, r2
 80012a0:	4313      	orrs	r3, r2
 80012a2:	6003      	str	r3, [r0, #0]
 80012a4:	e7c1      	b.n	800122a <HAL_RCC_OscConfig+0x222>
 80012a6:	2301      	movs	r3, #1
 80012a8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 80012ac:	fab3 f383 	clz	r3, r3
 80012b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012be:	f7ff fb39 	bl	8000934 <HAL_GetTick>
 80012c2:	4605      	mov	r5, r0
 80012c4:	2302      	movs	r3, #2
 80012c6:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ca:	4b0a      	ldr	r3, [pc, #40]	; (80012f4 <HAL_RCC_OscConfig+0x2ec>)
 80012cc:	6819      	ldr	r1, [r3, #0]
 80012ce:	2302      	movs	r3, #2
 80012d0:	fa93 f3a3 	rbit	r3, r3
 80012d4:	fab3 f383 	clz	r3, r3
 80012d8:	f003 031f 	and.w	r3, r3, #31
 80012dc:	2201      	movs	r2, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	420b      	tst	r3, r1
 80012e4:	d0a1      	beq.n	800122a <HAL_RCC_OscConfig+0x222>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012e6:	f7ff fb25 	bl	8000934 <HAL_GetTick>
 80012ea:	1b40      	subs	r0, r0, r5
 80012ec:	2802      	cmp	r0, #2
 80012ee:	d9e9      	bls.n	80012c4 <HAL_RCC_OscConfig+0x2bc>
            return HAL_TIMEOUT;
 80012f0:	2003      	movs	r0, #3
 80012f2:	e1a2      	b.n	800163a <HAL_RCC_OscConfig+0x632>
 80012f4:	40021000 	.word	0x40021000
 80012f8:	10908120 	.word	0x10908120
 80012fc:	2201      	movs	r2, #1
 80012fe:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001302:	fab2 f282 	clz	r2, r2
 8001306:	4bbc      	ldr	r3, [pc, #752]	; (80015f8 <HAL_RCC_OscConfig+0x5f0>)
 8001308:	4413      	add	r3, r2
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001310:	f7ff fb10 	bl	8000934 <HAL_GetTick>
 8001314:	4605      	mov	r5, r0
 8001316:	2302      	movs	r3, #2
 8001318:	fa93 f2a3 	rbit	r2, r3
 800131c:	fa93 f2a3 	rbit	r2, r3
 8001320:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001324:	4ab5      	ldr	r2, [pc, #724]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001326:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001328:	fa93 f3a3 	rbit	r3, r3
 800132c:	fab3 f383 	clz	r3, r3
 8001330:	f003 031f 	and.w	r3, r3, #31
 8001334:	2201      	movs	r2, #1
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	420b      	tst	r3, r1
 800133c:	d006      	beq.n	800134c <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800133e:	f7ff faf9 	bl	8000934 <HAL_GetTick>
 8001342:	1b40      	subs	r0, r0, r5
 8001344:	2802      	cmp	r0, #2
 8001346:	d9e6      	bls.n	8001316 <HAL_RCC_OscConfig+0x30e>
        {
          return HAL_TIMEOUT;
 8001348:	2003      	movs	r0, #3
 800134a:	e176      	b.n	800163a <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800134c:	6823      	ldr	r3, [r4, #0]
 800134e:	f013 0f04 	tst.w	r3, #4
 8001352:	f000 80b3 	beq.w	80014bc <HAL_RCC_OscConfig+0x4b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001356:	4ba9      	ldr	r3, [pc, #676]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800135e:	d120      	bne.n	80013a2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001360:	4ba6      	ldr	r3, [pc, #664]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001362:	69da      	ldr	r2, [r3, #28]
 8001364:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001368:	61da      	str	r2, [r3, #28]
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001370:	9301      	str	r3, [sp, #4]
 8001372:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001374:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001376:	4ba2      	ldr	r3, [pc, #648]	; (8001600 <HAL_RCC_OscConfig+0x5f8>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800137e:	d012      	beq.n	80013a6 <HAL_RCC_OscConfig+0x39e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001380:	68e3      	ldr	r3, [r4, #12]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d023      	beq.n	80013ce <HAL_RCC_OscConfig+0x3c6>
 8001386:	bb73      	cbnz	r3, 80013e6 <HAL_RCC_OscConfig+0x3de>
 8001388:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800138c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001390:	6a1a      	ldr	r2, [r3, #32]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	621a      	str	r2, [r3, #32]
 8001398:	6a1a      	ldr	r2, [r3, #32]
 800139a:	f022 0204 	bic.w	r2, r2, #4
 800139e:	621a      	str	r2, [r3, #32]
 80013a0:	e01a      	b.n	80013d8 <HAL_RCC_OscConfig+0x3d0>
    FlagStatus       pwrclkchanged = RESET;
 80013a2:	2500      	movs	r5, #0
 80013a4:	e7e7      	b.n	8001376 <HAL_RCC_OscConfig+0x36e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013a6:	4a96      	ldr	r2, [pc, #600]	; (8001600 <HAL_RCC_OscConfig+0x5f8>)
 80013a8:	6813      	ldr	r3, [r2, #0]
 80013aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ae:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80013b0:	f7ff fac0 	bl	8000934 <HAL_GetTick>
 80013b4:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b6:	4b92      	ldr	r3, [pc, #584]	; (8001600 <HAL_RCC_OscConfig+0x5f8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f413 7f80 	tst.w	r3, #256	; 0x100
 80013be:	d1df      	bne.n	8001380 <HAL_RCC_OscConfig+0x378>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013c0:	f7ff fab8 	bl	8000934 <HAL_GetTick>
 80013c4:	1b80      	subs	r0, r0, r6
 80013c6:	2864      	cmp	r0, #100	; 0x64
 80013c8:	d9f5      	bls.n	80013b6 <HAL_RCC_OscConfig+0x3ae>
          return HAL_TIMEOUT;
 80013ca:	2003      	movs	r0, #3
 80013cc:	e135      	b.n	800163a <HAL_RCC_OscConfig+0x632>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ce:	4a8b      	ldr	r2, [pc, #556]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 80013d0:	6a13      	ldr	r3, [r2, #32]
 80013d2:	f043 0301 	orr.w	r3, r3, #1
 80013d6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013d8:	68e3      	ldr	r3, [r4, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d041      	beq.n	8001462 <HAL_RCC_OscConfig+0x45a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013de:	f7ff faa9 	bl	8000934 <HAL_GetTick>
 80013e2:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e4:	e02b      	b.n	800143e <HAL_RCC_OscConfig+0x436>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013e6:	2b05      	cmp	r3, #5
 80013e8:	d009      	beq.n	80013fe <HAL_RCC_OscConfig+0x3f6>
 80013ea:	4b84      	ldr	r3, [pc, #528]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 80013ec:	6a1a      	ldr	r2, [r3, #32]
 80013ee:	f022 0201 	bic.w	r2, r2, #1
 80013f2:	621a      	str	r2, [r3, #32]
 80013f4:	6a1a      	ldr	r2, [r3, #32]
 80013f6:	f022 0204 	bic.w	r2, r2, #4
 80013fa:	621a      	str	r2, [r3, #32]
 80013fc:	e7ec      	b.n	80013d8 <HAL_RCC_OscConfig+0x3d0>
 80013fe:	4b7f      	ldr	r3, [pc, #508]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001400:	6a1a      	ldr	r2, [r3, #32]
 8001402:	f042 0204 	orr.w	r2, r2, #4
 8001406:	621a      	str	r2, [r3, #32]
 8001408:	6a1a      	ldr	r2, [r3, #32]
 800140a:	f042 0201 	orr.w	r2, r2, #1
 800140e:	621a      	str	r2, [r3, #32]
 8001410:	e7e2      	b.n	80013d8 <HAL_RCC_OscConfig+0x3d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001412:	4b7a      	ldr	r3, [pc, #488]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001414:	6a19      	ldr	r1, [r3, #32]
 8001416:	2302      	movs	r3, #2
 8001418:	fa93 f3a3 	rbit	r3, r3
 800141c:	fab3 f383 	clz	r3, r3
 8001420:	f003 031f 	and.w	r3, r3, #31
 8001424:	2201      	movs	r2, #1
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	4219      	tst	r1, r3
 800142c:	d145      	bne.n	80014ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800142e:	f7ff fa81 	bl	8000934 <HAL_GetTick>
 8001432:	1b80      	subs	r0, r0, r6
 8001434:	f241 3388 	movw	r3, #5000	; 0x1388
 8001438:	4298      	cmp	r0, r3
 800143a:	f200 80f9 	bhi.w	8001630 <HAL_RCC_OscConfig+0x628>
 800143e:	2302      	movs	r3, #2
 8001440:	fa93 f2a3 	rbit	r2, r3
 8001444:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001448:	fab3 f383 	clz	r3, r3
 800144c:	095b      	lsrs	r3, r3, #5
 800144e:	f043 0302 	orr.w	r3, r3, #2
 8001452:	2b02      	cmp	r3, #2
 8001454:	d0dd      	beq.n	8001412 <HAL_RCC_OscConfig+0x40a>
 8001456:	2302      	movs	r3, #2
 8001458:	fa93 f3a3 	rbit	r3, r3
 800145c:	4b67      	ldr	r3, [pc, #412]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 800145e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001460:	e7d9      	b.n	8001416 <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001462:	f7ff fa67 	bl	8000934 <HAL_GetTick>
 8001466:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001468:	e015      	b.n	8001496 <HAL_RCC_OscConfig+0x48e>
 800146a:	4b64      	ldr	r3, [pc, #400]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 800146c:	6a19      	ldr	r1, [r3, #32]
 800146e:	2302      	movs	r3, #2
 8001470:	fa93 f3a3 	rbit	r3, r3
 8001474:	fab3 f383 	clz	r3, r3
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	2201      	movs	r2, #1
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	4219      	tst	r1, r3
 8001484:	d019      	beq.n	80014ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001486:	f7ff fa55 	bl	8000934 <HAL_GetTick>
 800148a:	1b80      	subs	r0, r0, r6
 800148c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001490:	4298      	cmp	r0, r3
 8001492:	f200 80cf 	bhi.w	8001634 <HAL_RCC_OscConfig+0x62c>
 8001496:	2302      	movs	r3, #2
 8001498:	fa93 f2a3 	rbit	r2, r3
 800149c:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014a0:	fab3 f383 	clz	r3, r3
 80014a4:	095b      	lsrs	r3, r3, #5
 80014a6:	f043 0302 	orr.w	r3, r3, #2
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d0dd      	beq.n	800146a <HAL_RCC_OscConfig+0x462>
 80014ae:	2302      	movs	r3, #2
 80014b0:	fa93 f3a3 	rbit	r3, r3
 80014b4:	4b51      	ldr	r3, [pc, #324]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 80014b6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80014b8:	e7d9      	b.n	800146e <HAL_RCC_OscConfig+0x466>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014ba:	bbb5      	cbnz	r5, 800152a <HAL_RCC_OscConfig+0x522>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014bc:	69e3      	ldr	r3, [r4, #28]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 80ba 	beq.w	8001638 <HAL_RCC_OscConfig+0x630>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014c4:	4a4d      	ldr	r2, [pc, #308]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 80014c6:	6852      	ldr	r2, [r2, #4]
 80014c8:	f002 020c 	and.w	r2, r2, #12
 80014cc:	2a08      	cmp	r2, #8
 80014ce:	f000 8099 	beq.w	8001604 <HAL_RCC_OscConfig+0x5fc>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d02f      	beq.n	8001536 <HAL_RCC_OscConfig+0x52e>
 80014d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80014da:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014de:	fab3 f383 	clz	r3, r3
 80014e2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014e6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fa20 	bl	8000934 <HAL_GetTick>
 80014f4:	4604      	mov	r4, r0
 80014f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014fa:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014fe:	4b3f      	ldr	r3, [pc, #252]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001500:	6819      	ldr	r1, [r3, #0]
 8001502:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001506:	fa93 f3a3 	rbit	r3, r3
 800150a:	fab3 f383 	clz	r3, r3
 800150e:	f003 031f 	and.w	r3, r3, #31
 8001512:	2201      	movs	r2, #1
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	4219      	tst	r1, r3
 800151a:	d06b      	beq.n	80015f4 <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800151c:	f7ff fa0a 	bl	8000934 <HAL_GetTick>
 8001520:	1b00      	subs	r0, r0, r4
 8001522:	2802      	cmp	r0, #2
 8001524:	d9e7      	bls.n	80014f6 <HAL_RCC_OscConfig+0x4ee>
          {
            return HAL_TIMEOUT;
 8001526:	2003      	movs	r0, #3
 8001528:	e087      	b.n	800163a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PWR_CLK_DISABLE();
 800152a:	4a34      	ldr	r2, [pc, #208]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 800152c:	69d3      	ldr	r3, [r2, #28]
 800152e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001532:	61d3      	str	r3, [r2, #28]
 8001534:	e7c2      	b.n	80014bc <HAL_RCC_OscConfig+0x4b4>
 8001536:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800153a:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800153e:	fab3 f383 	clz	r3, r3
 8001542:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001546:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001550:	f7ff f9f0 	bl	8000934 <HAL_GetTick>
 8001554:	4605      	mov	r5, r0
 8001556:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800155a:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155e:	4b27      	ldr	r3, [pc, #156]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 8001560:	6819      	ldr	r1, [r3, #0]
 8001562:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001566:	fa93 f3a3 	rbit	r3, r3
 800156a:	fab3 f383 	clz	r3, r3
 800156e:	f003 031f 	and.w	r3, r3, #31
 8001572:	2201      	movs	r2, #1
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	4219      	tst	r1, r3
 800157a:	d006      	beq.n	800158a <HAL_RCC_OscConfig+0x582>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800157c:	f7ff f9da 	bl	8000934 <HAL_GetTick>
 8001580:	1b40      	subs	r0, r0, r5
 8001582:	2802      	cmp	r0, #2
 8001584:	d9e7      	bls.n	8001556 <HAL_RCC_OscConfig+0x54e>
            return HAL_TIMEOUT;
 8001586:	2003      	movs	r0, #3
 8001588:	e057      	b.n	800163a <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158a:	491c      	ldr	r1, [pc, #112]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 800158c:	684b      	ldr	r3, [r1, #4]
 800158e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001592:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001594:	6a20      	ldr	r0, [r4, #32]
 8001596:	4302      	orrs	r2, r0
 8001598:	4313      	orrs	r3, r2
 800159a:	604b      	str	r3, [r1, #4]
 800159c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015a0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80015a4:	fab3 f383 	clz	r3, r3
 80015a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	2201      	movs	r2, #1
 80015b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015b6:	f7ff f9bd 	bl	8000934 <HAL_GetTick>
 80015ba:	4604      	mov	r4, r0
 80015bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015c0:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015c4:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <HAL_RCC_OscConfig+0x5f4>)
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015cc:	fa93 f3a3 	rbit	r3, r3
 80015d0:	fab3 f383 	clz	r3, r3
 80015d4:	f003 031f 	and.w	r3, r3, #31
 80015d8:	2201      	movs	r2, #1
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	4219      	tst	r1, r3
 80015e0:	d106      	bne.n	80015f0 <HAL_RCC_OscConfig+0x5e8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015e2:	f7ff f9a7 	bl	8000934 <HAL_GetTick>
 80015e6:	1b00      	subs	r0, r0, r4
 80015e8:	2802      	cmp	r0, #2
 80015ea:	d9e7      	bls.n	80015bc <HAL_RCC_OscConfig+0x5b4>
            return HAL_TIMEOUT;
 80015ec:	2003      	movs	r0, #3
 80015ee:	e024      	b.n	800163a <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }

  return HAL_OK;
 80015f0:	2000      	movs	r0, #0
 80015f2:	e022      	b.n	800163a <HAL_RCC_OscConfig+0x632>
 80015f4:	2000      	movs	r0, #0
 80015f6:	e020      	b.n	800163a <HAL_RCC_OscConfig+0x632>
 80015f8:	10908120 	.word	0x10908120
 80015fc:	40021000 	.word	0x40021000
 8001600:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001604:	2b01      	cmp	r3, #1
 8001606:	d01a      	beq.n	800163e <HAL_RCC_OscConfig+0x636>
        pll_config = RCC->CFGR;
 8001608:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <HAL_RCC_OscConfig+0x640>)
 800160a:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800160c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001610:	6a22      	ldr	r2, [r4, #32]
 8001612:	4291      	cmp	r1, r2
 8001614:	d001      	beq.n	800161a <HAL_RCC_OscConfig+0x612>
          return HAL_ERROR;
 8001616:	2001      	movs	r0, #1
 8001618:	e00f      	b.n	800163a <HAL_RCC_OscConfig+0x632>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800161a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800161e:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001620:	4293      	cmp	r3, r2
 8001622:	d00e      	beq.n	8001642 <HAL_RCC_OscConfig+0x63a>
          return HAL_ERROR;
 8001624:	2001      	movs	r0, #1
 8001626:	e008      	b.n	800163a <HAL_RCC_OscConfig+0x632>
    return HAL_ERROR;
 8001628:	2001      	movs	r0, #1
}
 800162a:	4770      	bx	lr
        return HAL_ERROR;
 800162c:	2001      	movs	r0, #1
 800162e:	e004      	b.n	800163a <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8001630:	2003      	movs	r0, #3
 8001632:	e002      	b.n	800163a <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8001634:	2003      	movs	r0, #3
 8001636:	e000      	b.n	800163a <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 8001638:	2000      	movs	r0, #0
}
 800163a:	b002      	add	sp, #8
 800163c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800163e:	2001      	movs	r0, #1
 8001640:	e7fb      	b.n	800163a <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 8001642:	2000      	movs	r0, #0
 8001644:	e7f9      	b.n	800163a <HAL_RCC_OscConfig+0x632>
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000

0800164c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x5c>)
 800164e:	6859      	ldr	r1, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001650:	f001 030c 	and.w	r3, r1, #12
 8001654:	2b08      	cmp	r3, #8
 8001656:	d124      	bne.n	80016a2 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001658:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 800165c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001660:	fa93 f3a3 	rbit	r3, r3
 8001664:	fab3 f383 	clz	r3, r3
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
 800166c:	4a0f      	ldr	r2, [pc, #60]	; (80016ac <HAL_RCC_GetSysClockFreq+0x60>)
 800166e:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001670:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	220f      	movs	r2, #15
 800167a:	fa92 f2a2 	rbit	r2, r2
 800167e:	fab2 f282 	clz	r2, r2
 8001682:	40d3      	lsrs	r3, r2
 8001684:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <HAL_RCC_GetSysClockFreq+0x64>)
 8001686:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001688:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 800168c:	d103      	bne.n	8001696 <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <HAL_RCC_GetSysClockFreq+0x68>)
 8001690:	fb03 f000 	mul.w	r0, r3, r0
 8001694:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8001698:	fbb3 f3f2 	udiv	r3, r3, r2
 800169c:	fb00 f003 	mul.w	r0, r0, r3
 80016a0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000
 80016ac:	08002680 	.word	0x08002680
 80016b0:	08002690 	.word	0x08002690
 80016b4:	003d0900 	.word	0x003d0900
 80016b8:	007a1200 	.word	0x007a1200

080016bc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80016bc:	2800      	cmp	r0, #0
 80016be:	f000 80c1 	beq.w	8001844 <HAL_RCC_ClockConfig+0x188>
{
 80016c2:	b570      	push	{r4, r5, r6, lr}
 80016c4:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016c6:	4b61      	ldr	r3, [pc, #388]	; (800184c <HAL_RCC_ClockConfig+0x190>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	428b      	cmp	r3, r1
 80016d0:	d20c      	bcs.n	80016ec <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d2:	4a5e      	ldr	r2, [pc, #376]	; (800184c <HAL_RCC_ClockConfig+0x190>)
 80016d4:	6813      	ldr	r3, [r2, #0]
 80016d6:	f023 0307 	bic.w	r3, r3, #7
 80016da:	430b      	orrs	r3, r1
 80016dc:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016de:	6813      	ldr	r3, [r2, #0]
 80016e0:	f003 0307 	and.w	r3, r3, #7
 80016e4:	428b      	cmp	r3, r1
 80016e6:	d001      	beq.n	80016ec <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 80016e8:	2001      	movs	r0, #1
}
 80016ea:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	f013 0f02 	tst.w	r3, #2
 80016f2:	d006      	beq.n	8001702 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016f4:	4a56      	ldr	r2, [pc, #344]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 80016f6:	6853      	ldr	r3, [r2, #4]
 80016f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016fc:	68a0      	ldr	r0, [r4, #8]
 80016fe:	4303      	orrs	r3, r0
 8001700:	6053      	str	r3, [r2, #4]
 8001702:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	f013 0f01 	tst.w	r3, #1
 800170a:	d05a      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800170c:	6863      	ldr	r3, [r4, #4]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d02d      	beq.n	800176e <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001712:	2b02      	cmp	r3, #2
 8001714:	d040      	beq.n	8001798 <HAL_RCC_ClockConfig+0xdc>
 8001716:	2202      	movs	r2, #2
 8001718:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171c:	4a4c      	ldr	r2, [pc, #304]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 800171e:	6810      	ldr	r0, [r2, #0]
 8001720:	2202      	movs	r2, #2
 8001722:	fa92 f2a2 	rbit	r2, r2
 8001726:	fab2 f282 	clz	r2, r2
 800172a:	f002 021f 	and.w	r2, r2, #31
 800172e:	2101      	movs	r1, #1
 8001730:	fa01 f202 	lsl.w	r2, r1, r2
 8001734:	4210      	tst	r0, r2
 8001736:	f000 8087 	beq.w	8001848 <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800173a:	4945      	ldr	r1, [pc, #276]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 800173c:	684a      	ldr	r2, [r1, #4]
 800173e:	f022 0203 	bic.w	r2, r2, #3
 8001742:	4313      	orrs	r3, r2
 8001744:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001746:	f7ff f8f5 	bl	8000934 <HAL_GetTick>
 800174a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174c:	4b40      	ldr	r3, [pc, #256]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 030c 	and.w	r3, r3, #12
 8001754:	6862      	ldr	r2, [r4, #4]
 8001756:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800175a:	d032      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175c:	f7ff f8ea 	bl	8000934 <HAL_GetTick>
 8001760:	1b80      	subs	r0, r0, r6
 8001762:	f241 3388 	movw	r3, #5000	; 0x1388
 8001766:	4298      	cmp	r0, r3
 8001768:	d9f0      	bls.n	800174c <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800176a:	2003      	movs	r0, #3
 800176c:	e7bd      	b.n	80016ea <HAL_RCC_ClockConfig+0x2e>
 800176e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001772:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001776:	4a36      	ldr	r2, [pc, #216]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 8001778:	6810      	ldr	r0, [r2, #0]
 800177a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800177e:	fa92 f2a2 	rbit	r2, r2
 8001782:	fab2 f282 	clz	r2, r2
 8001786:	f002 021f 	and.w	r2, r2, #31
 800178a:	2101      	movs	r1, #1
 800178c:	fa01 f202 	lsl.w	r2, r1, r2
 8001790:	4202      	tst	r2, r0
 8001792:	d1d2      	bne.n	800173a <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8001794:	2001      	movs	r0, #1
 8001796:	e7a8      	b.n	80016ea <HAL_RCC_ClockConfig+0x2e>
 8001798:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800179c:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a0:	4a2b      	ldr	r2, [pc, #172]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 80017a2:	6810      	ldr	r0, [r2, #0]
 80017a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017a8:	fa92 f2a2 	rbit	r2, r2
 80017ac:	fab2 f282 	clz	r2, r2
 80017b0:	f002 021f 	and.w	r2, r2, #31
 80017b4:	2101      	movs	r1, #1
 80017b6:	fa01 f202 	lsl.w	r2, r1, r2
 80017ba:	4210      	tst	r0, r2
 80017bc:	d1bd      	bne.n	800173a <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80017be:	2001      	movs	r0, #1
 80017c0:	e793      	b.n	80016ea <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017c2:	4b22      	ldr	r3, [pc, #136]	; (800184c <HAL_RCC_ClockConfig+0x190>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	42ab      	cmp	r3, r5
 80017cc:	d90c      	bls.n	80017e8 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ce:	4a1f      	ldr	r2, [pc, #124]	; (800184c <HAL_RCC_ClockConfig+0x190>)
 80017d0:	6813      	ldr	r3, [r2, #0]
 80017d2:	f023 0307 	bic.w	r3, r3, #7
 80017d6:	432b      	orrs	r3, r5
 80017d8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017da:	6813      	ldr	r3, [r2, #0]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	42ab      	cmp	r3, r5
 80017e2:	d001      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 80017e4:	2001      	movs	r0, #1
 80017e6:	e780      	b.n	80016ea <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e8:	6823      	ldr	r3, [r4, #0]
 80017ea:	f013 0f04 	tst.w	r3, #4
 80017ee:	d006      	beq.n	80017fe <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f0:	4a17      	ldr	r2, [pc, #92]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 80017f2:	6853      	ldr	r3, [r2, #4]
 80017f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017f8:	68e1      	ldr	r1, [r4, #12]
 80017fa:	430b      	orrs	r3, r1
 80017fc:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017fe:	6823      	ldr	r3, [r4, #0]
 8001800:	f013 0f08 	tst.w	r3, #8
 8001804:	d007      	beq.n	8001816 <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001806:	4a12      	ldr	r2, [pc, #72]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 8001808:	6853      	ldr	r3, [r2, #4]
 800180a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800180e:	6921      	ldr	r1, [r4, #16]
 8001810:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001814:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001816:	f7ff ff19 	bl	800164c <HAL_RCC_GetSysClockFreq>
 800181a:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_RCC_ClockConfig+0x194>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001822:	22f0      	movs	r2, #240	; 0xf0
 8001824:	fa92 f2a2 	rbit	r2, r2
 8001828:	fab2 f282 	clz	r2, r2
 800182c:	40d3      	lsrs	r3, r2
 800182e:	4a09      	ldr	r2, [pc, #36]	; (8001854 <HAL_RCC_ClockConfig+0x198>)
 8001830:	5cd3      	ldrb	r3, [r2, r3]
 8001832:	40d8      	lsrs	r0, r3
 8001834:	4b08      	ldr	r3, [pc, #32]	; (8001858 <HAL_RCC_ClockConfig+0x19c>)
 8001836:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <HAL_RCC_ClockConfig+0x1a0>)
 800183a:	6818      	ldr	r0, [r3, #0]
 800183c:	f7ff f836 	bl	80008ac <HAL_InitTick>
  return HAL_OK;
 8001840:	2000      	movs	r0, #0
 8001842:	e752      	b.n	80016ea <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001844:	2001      	movs	r0, #1
}
 8001846:	4770      	bx	lr
        return HAL_ERROR;
 8001848:	2001      	movs	r0, #1
 800184a:	e74e      	b.n	80016ea <HAL_RCC_ClockConfig+0x2e>
 800184c:	40022000 	.word	0x40022000
 8001850:	40021000 	.word	0x40021000
 8001854:	08002668 	.word	0x08002668
 8001858:	20000000 	.word	0x20000000
 800185c:	20000008 	.word	0x20000008

08001860 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001860:	4b01      	ldr	r3, [pc, #4]	; (8001868 <HAL_RCC_GetHCLKFreq+0x8>)
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000000 	.word	0x20000000

0800186c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800186c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800186e:	f7ff fff7 	bl	8001860 <HAL_RCC_GetHCLKFreq>
 8001872:	4b07      	ldr	r3, [pc, #28]	; (8001890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800187a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800187e:	fa92 f2a2 	rbit	r2, r2
 8001882:	fab2 f282 	clz	r2, r2
 8001886:	40d3      	lsrs	r3, r2
 8001888:	4a02      	ldr	r2, [pc, #8]	; (8001894 <HAL_RCC_GetPCLK1Freq+0x28>)
 800188a:	5cd3      	ldrb	r3, [r2, r3]
}    
 800188c:	40d8      	lsrs	r0, r3
 800188e:	bd08      	pop	{r3, pc}
 8001890:	40021000 	.word	0x40021000
 8001894:	08002678 	.word	0x08002678

08001898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001898:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800189a:	f7ff ffe1 	bl	8001860 <HAL_RCC_GetHCLKFreq>
 800189e:	4b07      	ldr	r3, [pc, #28]	; (80018bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80018a6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80018aa:	fa92 f2a2 	rbit	r2, r2
 80018ae:	fab2 f282 	clz	r2, r2
 80018b2:	40d3      	lsrs	r3, r2
 80018b4:	4a02      	ldr	r2, [pc, #8]	; (80018c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80018b6:	5cd3      	ldrb	r3, [r2, r3]
} 
 80018b8:	40d8      	lsrs	r0, r3
 80018ba:	bd08      	pop	{r3, pc}
 80018bc:	40021000 	.word	0x40021000
 80018c0:	08002678 	.word	0x08002678

080018c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c6:	b083      	sub	sp, #12
 80018c8:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018ca:	6803      	ldr	r3, [r0, #0]
 80018cc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80018d0:	d044      	beq.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x98>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018d2:	4b64      	ldr	r3, [pc, #400]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80018da:	d179      	bne.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018dc:	4b61      	ldr	r3, [pc, #388]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80018de:	69da      	ldr	r2, [r3, #28]
 80018e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80018e4:	61da      	str	r2, [r3, #28]
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80018f0:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f2:	4b5d      	ldr	r3, [pc, #372]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80018fa:	d06b      	beq.n	80019d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018fc:	4b59      	ldr	r3, [pc, #356]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80018fe:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001900:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001904:	d021      	beq.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x86>
 8001906:	6862      	ldr	r2, [r4, #4]
 8001908:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800190c:	429a      	cmp	r2, r3
 800190e:	d01c      	beq.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001910:	4854      	ldr	r0, [pc, #336]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001912:	6a01      	ldr	r1, [r0, #32]
 8001914:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8001918:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800191c:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001920:	fab2 f282 	clz	r2, r2
 8001924:	4f51      	ldr	r7, [pc, #324]	; (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001926:	443a      	add	r2, r7
 8001928:	0092      	lsls	r2, r2, #2
 800192a:	f04f 0c01 	mov.w	ip, #1
 800192e:	f8c2 c000 	str.w	ip, [r2]
 8001932:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001936:	fab3 f383 	clz	r3, r3
 800193a:	443b      	add	r3, r7
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001942:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001944:	f011 0f01 	tst.w	r1, #1
 8001948:	d158      	bne.n	80019fc <HAL_RCCEx_PeriphCLKConfig+0x138>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800194a:	4a46      	ldr	r2, [pc, #280]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 800194c:	6a13      	ldr	r3, [r2, #32]
 800194e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001952:	6861      	ldr	r1, [r4, #4]
 8001954:	430b      	orrs	r3, r1
 8001956:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001958:	2d00      	cmp	r5, #0
 800195a:	d17a      	bne.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	f013 0f01 	tst.w	r3, #1
 8001962:	d006      	beq.n	8001972 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001964:	4a3f      	ldr	r2, [pc, #252]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001966:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001968:	f023 0303 	bic.w	r3, r3, #3
 800196c:	68a1      	ldr	r1, [r4, #8]
 800196e:	430b      	orrs	r3, r1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	f013 0f20 	tst.w	r3, #32
 8001978:	d006      	beq.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800197a:	4a3a      	ldr	r2, [pc, #232]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 800197c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800197e:	f023 0310 	bic.w	r3, r3, #16
 8001982:	68e1      	ldr	r1, [r4, #12]
 8001984:	430b      	orrs	r3, r1
 8001986:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001988:	6823      	ldr	r3, [r4, #0]
 800198a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800198e:	d006      	beq.n	800199e <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001990:	4a34      	ldr	r2, [pc, #208]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001992:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001994:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001998:	6921      	ldr	r1, [r4, #16]
 800199a:	430b      	orrs	r3, r1
 800199c:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800199e:	6823      	ldr	r3, [r4, #0]
 80019a0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80019a4:	d006      	beq.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80019a6:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80019a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80019aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019ae:	6961      	ldr	r1, [r4, #20]
 80019b0:	430b      	orrs	r3, r1
 80019b2:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80019b4:	6823      	ldr	r3, [r4, #0]
 80019b6:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80019ba:	d051      	beq.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80019bc:	4a29      	ldr	r2, [pc, #164]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80019be:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80019c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019c4:	69a1      	ldr	r1, [r4, #24]
 80019c6:	430b      	orrs	r3, r1
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80019ca:	2000      	movs	r0, #0
}
 80019cc:	b003      	add	sp, #12
 80019ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 80019d0:	2500      	movs	r5, #0
 80019d2:	e78e      	b.n	80018f2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019d4:	4a24      	ldr	r2, [pc, #144]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019d6:	6813      	ldr	r3, [r2, #0]
 80019d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019dc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80019de:	f7fe ffa9 	bl	8000934 <HAL_GetTick>
 80019e2:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e4:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80019ec:	d186      	bne.n	80018fc <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ee:	f7fe ffa1 	bl	8000934 <HAL_GetTick>
 80019f2:	1b80      	subs	r0, r0, r6
 80019f4:	2864      	cmp	r0, #100	; 0x64
 80019f6:	d9f5      	bls.n	80019e4 <HAL_RCCEx_PeriphCLKConfig+0x120>
          return HAL_TIMEOUT;
 80019f8:	2003      	movs	r0, #3
 80019fa:	e7e7      	b.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 80019fc:	f7fe ff9a 	bl	8000934 <HAL_GetTick>
 8001a00:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a02:	e014      	b.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8001a04:	4b17      	ldr	r3, [pc, #92]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a06:	6a19      	ldr	r1, [r3, #32]
 8001a08:	2302      	movs	r3, #2
 8001a0a:	fa93 f3a3 	rbit	r3, r3
 8001a0e:	fab3 f383 	clz	r3, r3
 8001a12:	f003 031f 	and.w	r3, r3, #31
 8001a16:	2201      	movs	r2, #1
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	420b      	tst	r3, r1
 8001a1e:	d194      	bne.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x86>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a20:	f7fe ff88 	bl	8000934 <HAL_GetTick>
 8001a24:	1b80      	subs	r0, r0, r6
 8001a26:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a2a:	4298      	cmp	r0, r3
 8001a2c:	d816      	bhi.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8001a2e:	2302      	movs	r3, #2
 8001a30:	fa93 f2a3 	rbit	r2, r3
 8001a34:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a38:	fab3 f383 	clz	r3, r3
 8001a3c:	095b      	lsrs	r3, r3, #5
 8001a3e:	f043 0302 	orr.w	r3, r3, #2
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d0de      	beq.n	8001a04 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001a46:	2302      	movs	r3, #2
 8001a48:	fa93 f3a3 	rbit	r3, r3
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a4e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001a50:	e7da      	b.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a52:	69d3      	ldr	r3, [r2, #28]
 8001a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a58:	61d3      	str	r3, [r2, #28]
 8001a5a:	e77f      	b.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	e7b5      	b.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x108>
  return HAL_OK;
 8001a60:	2000      	movs	r0, #0
 8001a62:	e7b3      	b.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x108>
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40007000 	.word	0x40007000
 8001a6c:	10908100 	.word	0x10908100

08001a70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001a70:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001a72:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a74:	6a04      	ldr	r4, [r0, #32]
 8001a76:	f024 0401 	bic.w	r4, r4, #1
 8001a7a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a7c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a7e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a82:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a86:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8001a8a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a8c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001a8e:	6203      	str	r3, [r0, #32]
}
 8001a90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001a96:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a98:	6a03      	ldr	r3, [r0, #32]
 8001a9a:	f023 0310 	bic.w	r3, r3, #16
 8001a9e:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001aa0:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001aa2:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001aa4:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001aa8:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001aac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ab0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001ab4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ab6:	6203      	str	r3, [r0, #32]
}
 8001ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001abe:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ac0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ac4:	4319      	orrs	r1, r3
 8001ac6:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001aca:	6081      	str	r1, [r0, #8]
}
 8001acc:	4770      	bx	lr
	...

08001ad0 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ad6:	6802      	ldr	r2, [r0, #0]
 8001ad8:	6891      	ldr	r1, [r2, #8]
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_TIM_Base_Start+0x2c>)
 8001adc:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ade:	2b06      	cmp	r3, #6
 8001ae0:	d006      	beq.n	8001af0 <HAL_TIM_Base_Start+0x20>
 8001ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae6:	d003      	beq.n	8001af0 <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8001ae8:	6813      	ldr	r3, [r2, #0]
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001af0:	2301      	movs	r3, #1
 8001af2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8001af6:	2000      	movs	r0, #0
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	00010007 	.word	0x00010007

08001b00 <HAL_TIM_PeriodElapsedCallback>:
}
 8001b00:	4770      	bx	lr

08001b02 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8001b02:	4770      	bx	lr

08001b04 <HAL_TIM_IC_CaptureCallback>:
}
 8001b04:	4770      	bx	lr

08001b06 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8001b06:	4770      	bx	lr

08001b08 <HAL_TIM_TriggerCallback>:
}
 8001b08:	4770      	bx	lr

08001b0a <HAL_TIM_IRQHandler>:
{
 8001b0a:	b510      	push	{r4, lr}
 8001b0c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b0e:	6803      	ldr	r3, [r0, #0]
 8001b10:	691a      	ldr	r2, [r3, #16]
 8001b12:	f012 0f02 	tst.w	r2, #2
 8001b16:	d011      	beq.n	8001b3c <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	f012 0f02 	tst.w	r2, #2
 8001b1e:	d00d      	beq.n	8001b3c <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b20:	f06f 0202 	mvn.w	r2, #2
 8001b24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b26:	2301      	movs	r3, #1
 8001b28:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b2a:	6803      	ldr	r3, [r0, #0]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	f013 0f03 	tst.w	r3, #3
 8001b32:	d079      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8001b34:	f7ff ffe6 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b3c:	6823      	ldr	r3, [r4, #0]
 8001b3e:	691a      	ldr	r2, [r3, #16]
 8001b40:	f012 0f04 	tst.w	r2, #4
 8001b44:	d012      	beq.n	8001b6c <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	f012 0f04 	tst.w	r2, #4
 8001b4c:	d00e      	beq.n	8001b6c <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b4e:	f06f 0204 	mvn.w	r2, #4
 8001b52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b54:	2302      	movs	r3, #2
 8001b56:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b58:	6823      	ldr	r3, [r4, #0]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001b60:	d068      	beq.n	8001c34 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b62:	4620      	mov	r0, r4
 8001b64:	f7ff ffce 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b6c:	6823      	ldr	r3, [r4, #0]
 8001b6e:	691a      	ldr	r2, [r3, #16]
 8001b70:	f012 0f08 	tst.w	r2, #8
 8001b74:	d012      	beq.n	8001b9c <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b76:	68da      	ldr	r2, [r3, #12]
 8001b78:	f012 0f08 	tst.w	r2, #8
 8001b7c:	d00e      	beq.n	8001b9c <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b7e:	f06f 0208 	mvn.w	r2, #8
 8001b82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b84:	2304      	movs	r3, #4
 8001b86:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b88:	6823      	ldr	r3, [r4, #0]
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	f013 0f03 	tst.w	r3, #3
 8001b90:	d057      	beq.n	8001c42 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b92:	4620      	mov	r0, r4
 8001b94:	f7ff ffb6 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	691a      	ldr	r2, [r3, #16]
 8001ba0:	f012 0f10 	tst.w	r2, #16
 8001ba4:	d012      	beq.n	8001bcc <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ba6:	68da      	ldr	r2, [r3, #12]
 8001ba8:	f012 0f10 	tst.w	r2, #16
 8001bac:	d00e      	beq.n	8001bcc <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001bae:	f06f 0210 	mvn.w	r2, #16
 8001bb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bb8:	6823      	ldr	r3, [r4, #0]
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001bc0:	d046      	beq.n	8001c50 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	f7ff ff9e 	bl	8001b04 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001bcc:	6823      	ldr	r3, [r4, #0]
 8001bce:	691a      	ldr	r2, [r3, #16]
 8001bd0:	f012 0f01 	tst.w	r2, #1
 8001bd4:	d003      	beq.n	8001bde <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	f012 0f01 	tst.w	r2, #1
 8001bdc:	d13f      	bne.n	8001c5e <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001bde:	6823      	ldr	r3, [r4, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001be6:	d003      	beq.n	8001bf0 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001bee:	d13d      	bne.n	8001c6c <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001bf0:	6823      	ldr	r3, [r4, #0]
 8001bf2:	691a      	ldr	r2, [r3, #16]
 8001bf4:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001bf8:	d003      	beq.n	8001c02 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001bfa:	68da      	ldr	r2, [r3, #12]
 8001bfc:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001c00:	d13b      	bne.n	8001c7a <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c02:	6823      	ldr	r3, [r4, #0]
 8001c04:	691a      	ldr	r2, [r3, #16]
 8001c06:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001c0a:	d003      	beq.n	8001c14 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001c12:	d139      	bne.n	8001c88 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c14:	6823      	ldr	r3, [r4, #0]
 8001c16:	691a      	ldr	r2, [r3, #16]
 8001c18:	f012 0f20 	tst.w	r2, #32
 8001c1c:	d003      	beq.n	8001c26 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c1e:	68da      	ldr	r2, [r3, #12]
 8001c20:	f012 0f20 	tst.w	r2, #32
 8001c24:	d137      	bne.n	8001c96 <HAL_TIM_IRQHandler+0x18c>
}
 8001c26:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c28:	f7ff ff6b 	bl	8001b02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	f7ff ff6a 	bl	8001b06 <HAL_TIM_PWM_PulseFinishedCallback>
 8001c32:	e781      	b.n	8001b38 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c34:	4620      	mov	r0, r4
 8001c36:	f7ff ff64 	bl	8001b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c3a:	4620      	mov	r0, r4
 8001c3c:	f7ff ff63 	bl	8001b06 <HAL_TIM_PWM_PulseFinishedCallback>
 8001c40:	e792      	b.n	8001b68 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c42:	4620      	mov	r0, r4
 8001c44:	f7ff ff5d 	bl	8001b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c48:	4620      	mov	r0, r4
 8001c4a:	f7ff ff5c 	bl	8001b06 <HAL_TIM_PWM_PulseFinishedCallback>
 8001c4e:	e7a3      	b.n	8001b98 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c50:	4620      	mov	r0, r4
 8001c52:	f7ff ff56 	bl	8001b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c56:	4620      	mov	r0, r4
 8001c58:	f7ff ff55 	bl	8001b06 <HAL_TIM_PWM_PulseFinishedCallback>
 8001c5c:	e7b4      	b.n	8001bc8 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c5e:	f06f 0201 	mvn.w	r2, #1
 8001c62:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c64:	4620      	mov	r0, r4
 8001c66:	f7ff ff4b 	bl	8001b00 <HAL_TIM_PeriodElapsedCallback>
 8001c6a:	e7b8      	b.n	8001bde <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c70:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001c72:	4620      	mov	r0, r4
 8001c74:	f000 f92f 	bl	8001ed6 <HAL_TIMEx_BreakCallback>
 8001c78:	e7ba      	b.n	8001bf0 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001c7a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001c7e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001c80:	4620      	mov	r0, r4
 8001c82:	f000 f929 	bl	8001ed8 <HAL_TIMEx_Break2Callback>
 8001c86:	e7bc      	b.n	8001c02 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c8c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001c8e:	4620      	mov	r0, r4
 8001c90:	f7ff ff3a 	bl	8001b08 <HAL_TIM_TriggerCallback>
 8001c94:	e7be      	b.n	8001c14 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c96:	f06f 0220 	mvn.w	r2, #32
 8001c9a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001c9c:	4620      	mov	r0, r4
 8001c9e:	f000 f919 	bl	8001ed4 <HAL_TIMEx_CommutCallback>
}
 8001ca2:	e7c0      	b.n	8001c26 <HAL_TIM_IRQHandler+0x11c>

08001ca4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001ca4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ca6:	4a22      	ldr	r2, [pc, #136]	; (8001d30 <TIM_Base_SetConfig+0x8c>)
 8001ca8:	4290      	cmp	r0, r2
 8001caa:	d006      	beq.n	8001cba <TIM_Base_SetConfig+0x16>
 8001cac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001cb0:	d003      	beq.n	8001cba <TIM_Base_SetConfig+0x16>
 8001cb2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001cb6:	4290      	cmp	r0, r2
 8001cb8:	d103      	bne.n	8001cc2 <TIM_Base_SetConfig+0x1e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001cbe:	684a      	ldr	r2, [r1, #4]
 8001cc0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cc2:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <TIM_Base_SetConfig+0x8c>)
 8001cc4:	4290      	cmp	r0, r2
 8001cc6:	d012      	beq.n	8001cee <TIM_Base_SetConfig+0x4a>
 8001cc8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ccc:	d00f      	beq.n	8001cee <TIM_Base_SetConfig+0x4a>
 8001cce:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001cd2:	4290      	cmp	r0, r2
 8001cd4:	d00b      	beq.n	8001cee <TIM_Base_SetConfig+0x4a>
 8001cd6:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8001cda:	4290      	cmp	r0, r2
 8001cdc:	d007      	beq.n	8001cee <TIM_Base_SetConfig+0x4a>
 8001cde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ce2:	4290      	cmp	r0, r2
 8001ce4:	d003      	beq.n	8001cee <TIM_Base_SetConfig+0x4a>
 8001ce6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001cea:	4290      	cmp	r0, r2
 8001cec:	d103      	bne.n	8001cf6 <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001cee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001cf2:	68ca      	ldr	r2, [r1, #12]
 8001cf4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001cfa:	694a      	ldr	r2, [r1, #20]
 8001cfc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001cfe:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d00:	688b      	ldr	r3, [r1, #8]
 8001d02:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001d04:	680b      	ldr	r3, [r1, #0]
 8001d06:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <TIM_Base_SetConfig+0x8c>)
 8001d0a:	4298      	cmp	r0, r3
 8001d0c:	d00b      	beq.n	8001d26 <TIM_Base_SetConfig+0x82>
 8001d0e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8001d12:	4298      	cmp	r0, r3
 8001d14:	d007      	beq.n	8001d26 <TIM_Base_SetConfig+0x82>
 8001d16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d1a:	4298      	cmp	r0, r3
 8001d1c:	d003      	beq.n	8001d26 <TIM_Base_SetConfig+0x82>
 8001d1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d22:	4298      	cmp	r0, r3
 8001d24:	d101      	bne.n	8001d2a <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 8001d26:	690b      	ldr	r3, [r1, #16]
 8001d28:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	6143      	str	r3, [r0, #20]
}
 8001d2e:	4770      	bx	lr
 8001d30:	40012c00 	.word	0x40012c00

08001d34 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001d34:	b1a8      	cbz	r0, 8001d62 <HAL_TIM_Base_Init+0x2e>
{
 8001d36:	b510      	push	{r4, lr}
 8001d38:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001d3a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d3e:	b15b      	cbz	r3, 8001d58 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8001d40:	2302      	movs	r3, #2
 8001d42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d46:	1d21      	adds	r1, r4, #4
 8001d48:	6820      	ldr	r0, [r4, #0]
 8001d4a:	f7ff ffab 	bl	8001ca4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001d54:	2000      	movs	r0, #0
}
 8001d56:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001d58:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001d5c:	f7fe fc58 	bl	8000610 <HAL_TIM_Base_MspInit>
 8001d60:	e7ee      	b.n	8001d40 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001d62:	2001      	movs	r0, #1
}
 8001d64:	4770      	bx	lr

08001d66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d66:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d68:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d6a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d6e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001d72:	430b      	orrs	r3, r1
 8001d74:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d76:	6083      	str	r3, [r0, #8]
}
 8001d78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001d80:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d064      	beq.n	8001e52 <HAL_TIM_ConfigClockSource+0xd2>
{
 8001d88:	b510      	push	{r4, lr}
 8001d8a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001d92:	2302      	movs	r3, #2
 8001d94:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001d98:	6802      	ldr	r2, [r0, #0]
 8001d9a:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d9c:	4b2e      	ldr	r3, [pc, #184]	; (8001e58 <HAL_TIM_ConfigClockSource+0xd8>)
 8001d9e:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8001da0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001da2:	680b      	ldr	r3, [r1, #0]
 8001da4:	2b40      	cmp	r3, #64	; 0x40
 8001da6:	d04a      	beq.n	8001e3e <HAL_TIM_ConfigClockSource+0xbe>
 8001da8:	d913      	bls.n	8001dd2 <HAL_TIM_ConfigClockSource+0x52>
 8001daa:	2b60      	cmp	r3, #96	; 0x60
 8001dac:	d03d      	beq.n	8001e2a <HAL_TIM_ConfigClockSource+0xaa>
 8001dae:	d91e      	bls.n	8001dee <HAL_TIM_ConfigClockSource+0x6e>
 8001db0:	2b70      	cmp	r3, #112	; 0x70
 8001db2:	d028      	beq.n	8001e06 <HAL_TIM_ConfigClockSource+0x86>
 8001db4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001db8:	d130      	bne.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8001dba:	68cb      	ldr	r3, [r1, #12]
 8001dbc:	684a      	ldr	r2, [r1, #4]
 8001dbe:	6889      	ldr	r1, [r1, #8]
 8001dc0:	6820      	ldr	r0, [r4, #0]
 8001dc2:	f7ff ffd0 	bl	8001d66 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001dc6:	6822      	ldr	r2, [r4, #0]
 8001dc8:	6893      	ldr	r3, [r2, #8]
 8001dca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dce:	6093      	str	r3, [r2, #8]
      break;
 8001dd0:	e024      	b.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8001dd2:	2b10      	cmp	r3, #16
 8001dd4:	d006      	beq.n	8001de4 <HAL_TIM_ConfigClockSource+0x64>
 8001dd6:	d904      	bls.n	8001de2 <HAL_TIM_ConfigClockSource+0x62>
 8001dd8:	2b20      	cmp	r3, #32
 8001dda:	d003      	beq.n	8001de4 <HAL_TIM_ConfigClockSource+0x64>
 8001ddc:	2b30      	cmp	r3, #48	; 0x30
 8001dde:	d001      	beq.n	8001de4 <HAL_TIM_ConfigClockSource+0x64>
 8001de0:	e01c      	b.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
 8001de2:	b9db      	cbnz	r3, 8001e1c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001de4:	4619      	mov	r1, r3
 8001de6:	6820      	ldr	r0, [r4, #0]
 8001de8:	f7ff fe69 	bl	8001abe <TIM_ITRx_SetConfig>
      break;
 8001dec:	e016      	b.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8001dee:	2b50      	cmp	r3, #80	; 0x50
 8001df0:	d114      	bne.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001df2:	68ca      	ldr	r2, [r1, #12]
 8001df4:	6849      	ldr	r1, [r1, #4]
 8001df6:	6820      	ldr	r0, [r4, #0]
 8001df8:	f7ff fe3a 	bl	8001a70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001dfc:	2150      	movs	r1, #80	; 0x50
 8001dfe:	6820      	ldr	r0, [r4, #0]
 8001e00:	f7ff fe5d 	bl	8001abe <TIM_ITRx_SetConfig>
      break;
 8001e04:	e00a      	b.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8001e06:	68cb      	ldr	r3, [r1, #12]
 8001e08:	684a      	ldr	r2, [r1, #4]
 8001e0a:	6889      	ldr	r1, [r1, #8]
 8001e0c:	6820      	ldr	r0, [r4, #0]
 8001e0e:	f7ff ffaa 	bl	8001d66 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001e12:	6822      	ldr	r2, [r4, #0]
 8001e14:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e16:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001e1a:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001e22:	2000      	movs	r0, #0
 8001e24:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001e28:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e2a:	68ca      	ldr	r2, [r1, #12]
 8001e2c:	6849      	ldr	r1, [r1, #4]
 8001e2e:	6820      	ldr	r0, [r4, #0]
 8001e30:	f7ff fe31 	bl	8001a96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e34:	2160      	movs	r1, #96	; 0x60
 8001e36:	6820      	ldr	r0, [r4, #0]
 8001e38:	f7ff fe41 	bl	8001abe <TIM_ITRx_SetConfig>
      break;
 8001e3c:	e7ee      	b.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e3e:	68ca      	ldr	r2, [r1, #12]
 8001e40:	6849      	ldr	r1, [r1, #4]
 8001e42:	6820      	ldr	r0, [r4, #0]
 8001e44:	f7ff fe14 	bl	8001a70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e48:	2140      	movs	r1, #64	; 0x40
 8001e4a:	6820      	ldr	r0, [r4, #0]
 8001e4c:	f7ff fe37 	bl	8001abe <TIM_ITRx_SetConfig>
      break;
 8001e50:	e7e4      	b.n	8001e1c <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8001e52:	2002      	movs	r0, #2
}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	fffe0088 	.word	0xfffe0088

08001e5c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d033      	beq.n	8001ecc <HAL_TIMEx_MasterConfigSynchronization+0x70>
{
 8001e64:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8001e66:	2301      	movs	r3, #1
 8001e68:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e72:	6802      	ldr	r2, [r0, #0]
 8001e74:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e76:	6895      	ldr	r5, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001e78:	4c15      	ldr	r4, [pc, #84]	; (8001ed0 <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 8001e7a:	42a2      	cmp	r2, r4
 8001e7c:	d021      	beq.n	8001ec2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e82:	680c      	ldr	r4, [r1, #0]
 8001e84:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e86:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e88:	6803      	ldr	r3, [r0, #0]
 8001e8a:	4a11      	ldr	r2, [pc, #68]	; (8001ed0 <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d00a      	beq.n	8001ea6 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8001e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e94:	d007      	beq.n	8001ea6 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8001e96:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d003      	beq.n	8001ea6 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8001e9e:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d104      	bne.n	8001eb0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001ea6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001eaa:	688a      	ldr	r2, [r1, #8]
 8001eac:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001eae:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8001ebc:	4618      	mov	r0, r3
}
 8001ebe:	bc30      	pop	{r4, r5}
 8001ec0:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001ec2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001ec6:	684c      	ldr	r4, [r1, #4]
 8001ec8:	4323      	orrs	r3, r4
 8001eca:	e7d8      	b.n	8001e7e <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8001ecc:	2002      	movs	r0, #2
}
 8001ece:	4770      	bx	lr
 8001ed0:	40012c00 	.word	0x40012c00

08001ed4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001ed8:	4770      	bx	lr

08001eda <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001eda:	6802      	ldr	r2, [r0, #0]
 8001edc:	6813      	ldr	r3, [r2, #0]
 8001ede:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001ee2:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ee4:	6802      	ldr	r2, [r0, #0]
 8001ee6:	6893      	ldr	r3, [r2, #8]
 8001ee8:	f023 0301 	bic.w	r3, r3, #1
 8001eec:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001eee:	2320      	movs	r3, #32
 8001ef0:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	6603      	str	r3, [r0, #96]	; 0x60
}
 8001ef6:	4770      	bx	lr

08001ef8 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ef8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001efa:	2b21      	cmp	r3, #33	; 0x21
 8001efc:	d000      	beq.n	8001f00 <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8001efe:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8001f00:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	b16b      	cbz	r3, 8001f24 <UART_TxISR_8BIT+0x2c>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8001f08:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001f0a:	6803      	ldr	r3, [r0, #0]
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8001f10:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001f12:	3301      	adds	r3, #1
 8001f14:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001f16:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8001f22:	e7ec      	b.n	8001efe <UART_TxISR_8BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001f24:	6802      	ldr	r2, [r0, #0]
 8001f26:	6813      	ldr	r3, [r2, #0]
 8001f28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f2c:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f2e:	6802      	ldr	r2, [r0, #0]
 8001f30:	6813      	ldr	r3, [r2, #0]
 8001f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	4770      	bx	lr

08001f3a <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001f3c:	2b21      	cmp	r3, #33	; 0x21
 8001f3e:	d000      	beq.n	8001f42 <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8001f40:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8001f42:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	b17b      	cbz	r3, 8001f6a <UART_TxISR_16BIT+0x30>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001f4a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	6802      	ldr	r2, [r0, #0]
 8001f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f54:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8001f56:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001f58:	3302      	adds	r3, #2
 8001f5a:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001f5c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8001f60:	3b01      	subs	r3, #1
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8001f68:	e7ea      	b.n	8001f40 <UART_TxISR_16BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001f6a:	6802      	ldr	r2, [r0, #0]
 8001f6c:	6813      	ldr	r3, [r2, #0]
 8001f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f72:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f74:	6802      	ldr	r2, [r0, #0]
 8001f76:	6813      	ldr	r3, [r2, #0]
 8001f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	4770      	bx	lr

08001f80 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8001f80:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001f82:	2b20      	cmp	r3, #32
 8001f84:	d128      	bne.n	8001fd8 <HAL_UART_Transmit_IT+0x58>
    if ((pData == NULL) || (Size == 0U))
 8001f86:	b349      	cbz	r1, 8001fdc <HAL_UART_Transmit_IT+0x5c>
 8001f88:	b352      	cbz	r2, 8001fe0 <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 8001f8a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d028      	beq.n	8001fe4 <HAL_UART_Transmit_IT+0x64>
 8001f92:	2301      	movs	r3, #1
 8001f94:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8001f98:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8001f9a:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8001f9e:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->TxISR       = NULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	6643      	str	r3, [r0, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fa6:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fa8:	2321      	movs	r3, #33	; 0x21
 8001faa:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fac:	6883      	ldr	r3, [r0, #8]
 8001fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fb2:	d00b      	beq.n	8001fcc <HAL_UART_Transmit_IT+0x4c>
      huart->TxISR = UART_TxISR_8BIT;
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <HAL_UART_Transmit_IT+0x68>)
 8001fb6:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001fbe:	6801      	ldr	r1, [r0, #0]
 8001fc0:	680a      	ldr	r2, [r1, #0]
 8001fc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fc6:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8001fc8:	4618      	mov	r0, r3
 8001fca:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fcc:	6903      	ldr	r3, [r0, #16]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f0      	bne.n	8001fb4 <HAL_UART_Transmit_IT+0x34>
      huart->TxISR = UART_TxISR_16BIT;
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_UART_Transmit_IT+0x6c>)
 8001fd4:	6643      	str	r3, [r0, #100]	; 0x64
 8001fd6:	e7ef      	b.n	8001fb8 <HAL_UART_Transmit_IT+0x38>
    return HAL_BUSY;
 8001fd8:	2002      	movs	r0, #2
 8001fda:	4770      	bx	lr
      return HAL_ERROR;
 8001fdc:	2001      	movs	r0, #1
 8001fde:	4770      	bx	lr
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	4770      	bx	lr
    __HAL_LOCK(huart);
 8001fe4:	2002      	movs	r0, #2
}
 8001fe6:	4770      	bx	lr
 8001fe8:	08001ef9 	.word	0x08001ef9
 8001fec:	08001f3b 	.word	0x08001f3b

08001ff0 <HAL_UART_TxCpltCallback>:
}
 8001ff0:	4770      	bx	lr

08001ff2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ff2:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001ff4:	6801      	ldr	r1, [r0, #0]
 8001ff6:	680a      	ldr	r2, [r1, #0]
 8001ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ffc:	600a      	str	r2, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001ffe:	2220      	movs	r2, #32
 8002000:	6742      	str	r2, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002002:	2200      	movs	r2, #0
 8002004:	6642      	str	r2, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002006:	f7ff fff3 	bl	8001ff0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800200a:	bd08      	pop	{r3, pc}

0800200c <HAL_UART_ErrorCallback>:
}
 800200c:	4770      	bx	lr
	...

08002010 <HAL_UART_IRQHandler>:
{
 8002010:	b538      	push	{r3, r4, r5, lr}
 8002012:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002014:	6801      	ldr	r1, [r0, #0]
 8002016:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002018:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800201a:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800201c:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8002020:	401a      	ands	r2, r3
 8002022:	d10c      	bne.n	800203e <HAL_UART_IRQHandler+0x2e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002024:	f013 0f20 	tst.w	r3, #32
 8002028:	d009      	beq.n	800203e <HAL_UART_IRQHandler+0x2e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800202a:	f010 0f20 	tst.w	r0, #32
 800202e:	d006      	beq.n	800203e <HAL_UART_IRQHandler+0x2e>
      if (huart->RxISR != NULL)
 8002030:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 80a1 	beq.w	800217a <HAL_UART_IRQHandler+0x16a>
        huart->RxISR(huart);
 8002038:	4620      	mov	r0, r4
 800203a:	4798      	blx	r3
 800203c:	e09d      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
  if ((errorflags != 0U)
 800203e:	2a00      	cmp	r2, #0
 8002040:	d07d      	beq.n	800213e <HAL_UART_IRQHandler+0x12e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002042:	f015 0201 	ands.w	r2, r5, #1
 8002046:	d102      	bne.n	800204e <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002048:	f410 7f90 	tst.w	r0, #288	; 0x120
 800204c:	d077      	beq.n	800213e <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800204e:	f013 0f01 	tst.w	r3, #1
 8002052:	d007      	beq.n	8002064 <HAL_UART_IRQHandler+0x54>
 8002054:	f410 7f80 	tst.w	r0, #256	; 0x100
 8002058:	d004      	beq.n	8002064 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800205a:	2501      	movs	r5, #1
 800205c:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800205e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002060:	4329      	orrs	r1, r5
 8002062:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002064:	f013 0f02 	tst.w	r3, #2
 8002068:	d007      	beq.n	800207a <HAL_UART_IRQHandler+0x6a>
 800206a:	b132      	cbz	r2, 800207a <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800206c:	6821      	ldr	r1, [r4, #0]
 800206e:	2502      	movs	r5, #2
 8002070:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002072:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002074:	f041 0104 	orr.w	r1, r1, #4
 8002078:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800207a:	f013 0f04 	tst.w	r3, #4
 800207e:	d007      	beq.n	8002090 <HAL_UART_IRQHandler+0x80>
 8002080:	b132      	cbz	r2, 8002090 <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002082:	6821      	ldr	r1, [r4, #0]
 8002084:	2504      	movs	r5, #4
 8002086:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002088:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800208a:	f041 0102 	orr.w	r1, r1, #2
 800208e:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002090:	f013 0f08 	tst.w	r3, #8
 8002094:	d009      	beq.n	80020aa <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002096:	f010 0f20 	tst.w	r0, #32
 800209a:	d100      	bne.n	800209e <HAL_UART_IRQHandler+0x8e>
 800209c:	b12a      	cbz	r2, 80020aa <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800209e:	6822      	ldr	r2, [r4, #0]
 80020a0:	2108      	movs	r1, #8
 80020a2:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020a4:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80020a6:	430a      	orrs	r2, r1
 80020a8:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80020aa:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80020ae:	d00a      	beq.n	80020c6 <HAL_UART_IRQHandler+0xb6>
 80020b0:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80020b4:	d007      	beq.n	80020c6 <HAL_UART_IRQHandler+0xb6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020b6:	6822      	ldr	r2, [r4, #0]
 80020b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020bc:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80020be:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80020c0:	f042 0220 	orr.w	r2, r2, #32
 80020c4:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020c6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80020c8:	2a00      	cmp	r2, #0
 80020ca:	d056      	beq.n	800217a <HAL_UART_IRQHandler+0x16a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80020cc:	f013 0f20 	tst.w	r3, #32
 80020d0:	d006      	beq.n	80020e0 <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80020d2:	f010 0f20 	tst.w	r0, #32
 80020d6:	d003      	beq.n	80020e0 <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 80020d8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80020da:	b10b      	cbz	r3, 80020e0 <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 80020dc:	4620      	mov	r0, r4
 80020de:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 80020e0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80020ea:	d102      	bne.n	80020f2 <HAL_UART_IRQHandler+0xe2>
 80020ec:	f012 0f28 	tst.w	r2, #40	; 0x28
 80020f0:	d01f      	beq.n	8002132 <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff fef1 	bl	8001eda <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f8:	6823      	ldr	r3, [r4, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002100:	d013      	beq.n	800212a <HAL_UART_IRQHandler+0x11a>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002108:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800210a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800210c:	b14b      	cbz	r3, 8002122 <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800210e:	4a1d      	ldr	r2, [pc, #116]	; (8002184 <HAL_UART_IRQHandler+0x174>)
 8002110:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002112:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002114:	f7fe fe88 	bl	8000e28 <HAL_DMA_Abort_IT>
 8002118:	b378      	cbz	r0, 800217a <HAL_UART_IRQHandler+0x16a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800211a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800211c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800211e:	4798      	blx	r3
 8002120:	e02b      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
            HAL_UART_ErrorCallback(huart);
 8002122:	4620      	mov	r0, r4
 8002124:	f7ff ff72 	bl	800200c <HAL_UART_ErrorCallback>
 8002128:	e027      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
          HAL_UART_ErrorCallback(huart);
 800212a:	4620      	mov	r0, r4
 800212c:	f7ff ff6e 	bl	800200c <HAL_UART_ErrorCallback>
 8002130:	e023      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
        HAL_UART_ErrorCallback(huart);
 8002132:	4620      	mov	r0, r4
 8002134:	f7ff ff6a 	bl	800200c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002138:	2300      	movs	r3, #0
 800213a:	67e3      	str	r3, [r4, #124]	; 0x7c
 800213c:	e01d      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800213e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002142:	d002      	beq.n	800214a <HAL_UART_IRQHandler+0x13a>
 8002144:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8002148:	d10a      	bne.n	8002160 <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800214a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800214e:	d00e      	beq.n	800216e <HAL_UART_IRQHandler+0x15e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002150:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002154:	d00b      	beq.n	800216e <HAL_UART_IRQHandler+0x15e>
    if (huart->TxISR != NULL)
 8002156:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002158:	b17b      	cbz	r3, 800217a <HAL_UART_IRQHandler+0x16a>
      huart->TxISR(huart);
 800215a:	4620      	mov	r0, r4
 800215c:	4798      	blx	r3
 800215e:	e00c      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002160:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002164:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002166:	4620      	mov	r0, r4
 8002168:	f000 fa1e 	bl	80025a8 <HAL_UARTEx_WakeupCallback>
    return;
 800216c:	e005      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800216e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002172:	d002      	beq.n	800217a <HAL_UART_IRQHandler+0x16a>
 8002174:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002178:	d100      	bne.n	800217c <HAL_UART_IRQHandler+0x16c>
}
 800217a:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 800217c:	4620      	mov	r0, r4
 800217e:	f7ff ff38 	bl	8001ff2 <UART_EndTransmit_IT>
    return;
 8002182:	e7fa      	b.n	800217a <HAL_UART_IRQHandler+0x16a>
 8002184:	08002189 	.word	0x08002189

08002188 <UART_DMAAbortOnError>:
{
 8002188:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800218a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002192:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8002196:	f7ff ff39 	bl	800200c <HAL_UART_ErrorCallback>
}
 800219a:	bd08      	pop	{r3, pc}

0800219c <UART_SetConfig>:
{
 800219c:	b510      	push	{r4, lr}
 800219e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021a0:	6883      	ldr	r3, [r0, #8]
 80021a2:	6902      	ldr	r2, [r0, #16]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	6942      	ldr	r2, [r0, #20]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	69c2      	ldr	r2, [r0, #28]
 80021ac:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80021ae:	6801      	ldr	r1, [r0, #0]
 80021b0:	6808      	ldr	r0, [r1, #0]
 80021b2:	4a6c      	ldr	r2, [pc, #432]	; (8002364 <UART_SetConfig+0x1c8>)
 80021b4:	4002      	ands	r2, r0
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ba:	6822      	ldr	r2, [r4, #0]
 80021bc:	6853      	ldr	r3, [r2, #4]
 80021be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021c2:	68e1      	ldr	r1, [r4, #12]
 80021c4:	430b      	orrs	r3, r1
 80021c6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80021c8:	69a2      	ldr	r2, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 80021ca:	6a23      	ldr	r3, [r4, #32]
 80021cc:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021ce:	6821      	ldr	r1, [r4, #0]
 80021d0:	688b      	ldr	r3, [r1, #8]
 80021d2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80021d6:	4313      	orrs	r3, r2
 80021d8:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	4a62      	ldr	r2, [pc, #392]	; (8002368 <UART_SetConfig+0x1cc>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d015      	beq.n	800220e <UART_SetConfig+0x72>
 80021e2:	4a62      	ldr	r2, [pc, #392]	; (800236c <UART_SetConfig+0x1d0>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d028      	beq.n	800223a <UART_SetConfig+0x9e>
 80021e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d020      	beq.n	8002232 <UART_SetConfig+0x96>
 80021f0:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021f2:	69e2      	ldr	r2, [r4, #28]
 80021f4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80021f8:	d021      	beq.n	800223e <UART_SetConfig+0xa2>
    switch (clocksource)
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	f200 80ab 	bhi.w	8002356 <UART_SetConfig+0x1ba>
 8002200:	e8df f003 	tbb	[pc, r3]
 8002204:	a98b816c 	.word	0xa98b816c
 8002208:	a9a9a996 	.word	0xa9a9a996
 800220c:	a0          	.byte	0xa0
 800220d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800220e:	4b58      	ldr	r3, [pc, #352]	; (8002370 <UART_SetConfig+0x1d4>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b03      	cmp	r3, #3
 8002218:	d809      	bhi.n	800222e <UART_SetConfig+0x92>
 800221a:	e8df f003 	tbb	[pc, r3]
 800221e:	0402      	.short	0x0402
 8002220:	0c06      	.short	0x0c06
 8002222:	2300      	movs	r3, #0
 8002224:	e7e5      	b.n	80021f2 <UART_SetConfig+0x56>
 8002226:	2304      	movs	r3, #4
 8002228:	e7e3      	b.n	80021f2 <UART_SetConfig+0x56>
 800222a:	2308      	movs	r3, #8
 800222c:	e7e1      	b.n	80021f2 <UART_SetConfig+0x56>
 800222e:	2310      	movs	r3, #16
 8002230:	e7df      	b.n	80021f2 <UART_SetConfig+0x56>
 8002232:	2300      	movs	r3, #0
 8002234:	e7dd      	b.n	80021f2 <UART_SetConfig+0x56>
 8002236:	2302      	movs	r3, #2
 8002238:	e7db      	b.n	80021f2 <UART_SetConfig+0x56>
 800223a:	2300      	movs	r3, #0
 800223c:	e7d9      	b.n	80021f2 <UART_SetConfig+0x56>
    switch (clocksource)
 800223e:	2b08      	cmp	r3, #8
 8002240:	d849      	bhi.n	80022d6 <UART_SetConfig+0x13a>
 8002242:	e8df f003 	tbb	[pc, r3]
 8002246:	1e05      	.short	0x1e05
 8002248:	48344829 	.word	0x48344829
 800224c:	4848      	.short	0x4848
 800224e:	3f          	.byte	0x3f
 800224f:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8002250:	f7ff fb0c 	bl	800186c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002254:	6862      	ldr	r2, [r4, #4]
 8002256:	0853      	lsrs	r3, r2, #1
 8002258:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800225c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002260:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002262:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002264:	f1a3 0110 	sub.w	r1, r3, #16
 8002268:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800226c:	4291      	cmp	r1, r2
 800226e:	d875      	bhi.n	800235c <UART_SetConfig+0x1c0>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002270:	b29a      	uxth	r2, r3
 8002272:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002276:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800227a:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 800227c:	6822      	ldr	r2, [r4, #0]
 800227e:	60d3      	str	r3, [r2, #12]
 8002280:	e03d      	b.n	80022fe <UART_SetConfig+0x162>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002282:	f7ff fb09 	bl	8001898 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002286:	6862      	ldr	r2, [r4, #4]
 8002288:	0853      	lsrs	r3, r2, #1
 800228a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800228e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002292:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002294:	2000      	movs	r0, #0
        break;
 8002296:	e7e5      	b.n	8002264 <UART_SetConfig+0xc8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002298:	6862      	ldr	r2, [r4, #4]
 800229a:	0853      	lsrs	r3, r2, #1
 800229c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80022a0:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80022a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80022a8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022aa:	2000      	movs	r0, #0
        break;
 80022ac:	e7da      	b.n	8002264 <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetSysClockFreq();
 80022ae:	f7ff f9cd 	bl	800164c <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022b2:	6862      	ldr	r2, [r4, #4]
 80022b4:	0853      	lsrs	r3, r2, #1
 80022b6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80022ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80022be:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022c0:	2000      	movs	r0, #0
        break;
 80022c2:	e7cf      	b.n	8002264 <UART_SetConfig+0xc8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022c4:	6862      	ldr	r2, [r4, #4]
 80022c6:	0853      	lsrs	r3, r2, #1
 80022c8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80022cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80022d0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022d2:	2000      	movs	r0, #0
        break;
 80022d4:	e7c6      	b.n	8002264 <UART_SetConfig+0xc8>
        ret = HAL_ERROR;
 80022d6:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80022d8:	2300      	movs	r3, #0
 80022da:	e7c3      	b.n	8002264 <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80022dc:	f7ff fac6 	bl	800186c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022e0:	6862      	ldr	r2, [r4, #4]
 80022e2:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80022e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80022ea:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022ec:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022ee:	f1a3 0110 	sub.w	r1, r3, #16
 80022f2:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80022f6:	4291      	cmp	r1, r2
 80022f8:	d832      	bhi.n	8002360 <UART_SetConfig+0x1c4>
      huart->Instance->BRR = usartdiv;
 80022fa:	6822      	ldr	r2, [r4, #0]
 80022fc:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002302:	6663      	str	r3, [r4, #100]	; 0x64
}
 8002304:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8002306:	f7ff fac7 	bl	8001898 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800230a:	6862      	ldr	r2, [r4, #4]
 800230c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002310:	fbb3 f3f2 	udiv	r3, r3, r2
 8002314:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002316:	2000      	movs	r0, #0
        break;
 8002318:	e7e9      	b.n	80022ee <UART_SetConfig+0x152>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800231a:	6862      	ldr	r2, [r4, #4]
 800231c:	0853      	lsrs	r3, r2, #1
 800231e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002322:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002326:	fbb3 f3f2 	udiv	r3, r3, r2
 800232a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800232c:	2000      	movs	r0, #0
        break;
 800232e:	e7de      	b.n	80022ee <UART_SetConfig+0x152>
        pclk = HAL_RCC_GetSysClockFreq();
 8002330:	f7ff f98c 	bl	800164c <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002334:	6862      	ldr	r2, [r4, #4]
 8002336:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800233a:	fbb3 f3f2 	udiv	r3, r3, r2
 800233e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002340:	2000      	movs	r0, #0
        break;
 8002342:	e7d4      	b.n	80022ee <UART_SetConfig+0x152>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002344:	6862      	ldr	r2, [r4, #4]
 8002346:	0853      	lsrs	r3, r2, #1
 8002348:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800234c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002350:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002352:	2000      	movs	r0, #0
        break;
 8002354:	e7cb      	b.n	80022ee <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 8002356:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002358:	2300      	movs	r3, #0
 800235a:	e7c8      	b.n	80022ee <UART_SetConfig+0x152>
      ret = HAL_ERROR;
 800235c:	2001      	movs	r0, #1
 800235e:	e7ce      	b.n	80022fe <UART_SetConfig+0x162>
      ret = HAL_ERROR;
 8002360:	2001      	movs	r0, #1
 8002362:	e7cc      	b.n	80022fe <UART_SetConfig+0x162>
 8002364:	efff69f3 	.word	0xefff69f3
 8002368:	40013800 	.word	0x40013800
 800236c:	40004400 	.word	0x40004400
 8002370:	40021000 	.word	0x40021000

08002374 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002374:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002376:	f013 0f01 	tst.w	r3, #1
 800237a:	d006      	beq.n	800238a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800237c:	6802      	ldr	r2, [r0, #0]
 800237e:	6853      	ldr	r3, [r2, #4]
 8002380:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002384:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002386:	430b      	orrs	r3, r1
 8002388:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800238a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800238c:	f013 0f02 	tst.w	r3, #2
 8002390:	d006      	beq.n	80023a0 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002392:	6802      	ldr	r2, [r0, #0]
 8002394:	6853      	ldr	r3, [r2, #4]
 8002396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800239a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800239c:	430b      	orrs	r3, r1
 800239e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023a2:	f013 0f04 	tst.w	r3, #4
 80023a6:	d006      	beq.n	80023b6 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023a8:	6802      	ldr	r2, [r0, #0]
 80023aa:	6853      	ldr	r3, [r2, #4]
 80023ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023b0:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80023b2:	430b      	orrs	r3, r1
 80023b4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023b8:	f013 0f08 	tst.w	r3, #8
 80023bc:	d006      	beq.n	80023cc <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023be:	6802      	ldr	r2, [r0, #0]
 80023c0:	6853      	ldr	r3, [r2, #4]
 80023c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80023c6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80023c8:	430b      	orrs	r3, r1
 80023ca:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023ce:	f013 0f10 	tst.w	r3, #16
 80023d2:	d006      	beq.n	80023e2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023d4:	6802      	ldr	r2, [r0, #0]
 80023d6:	6893      	ldr	r3, [r2, #8]
 80023d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023dc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80023de:	430b      	orrs	r3, r1
 80023e0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023e2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023e4:	f013 0f20 	tst.w	r3, #32
 80023e8:	d006      	beq.n	80023f8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023ea:	6802      	ldr	r2, [r0, #0]
 80023ec:	6893      	ldr	r3, [r2, #8]
 80023ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023f2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80023f4:	430b      	orrs	r3, r1
 80023f6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023f8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023fa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80023fe:	d00a      	beq.n	8002416 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002400:	6802      	ldr	r2, [r0, #0]
 8002402:	6853      	ldr	r3, [r2, #4]
 8002404:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002408:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800240a:	430b      	orrs	r3, r1
 800240c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800240e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002414:	d00b      	beq.n	800242e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002416:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002418:	f013 0f80 	tst.w	r3, #128	; 0x80
 800241c:	d006      	beq.n	800242c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800241e:	6802      	ldr	r2, [r0, #0]
 8002420:	6853      	ldr	r3, [r2, #4]
 8002422:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002426:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002428:	430b      	orrs	r3, r1
 800242a:	6053      	str	r3, [r2, #4]
}
 800242c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800242e:	6802      	ldr	r2, [r0, #0]
 8002430:	6853      	ldr	r3, [r2, #4]
 8002432:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002436:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002438:	430b      	orrs	r3, r1
 800243a:	6053      	str	r3, [r2, #4]
 800243c:	e7eb      	b.n	8002416 <UART_AdvFeatureConfig+0xa2>

0800243e <UART_WaitOnFlagUntilTimeout>:
{
 800243e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002442:	4604      	mov	r4, r0
 8002444:	460f      	mov	r7, r1
 8002446:	4616      	mov	r6, r2
 8002448:	4698      	mov	r8, r3
 800244a:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	ea37 0303 	bics.w	r3, r7, r3
 8002454:	bf0c      	ite	eq
 8002456:	2301      	moveq	r3, #1
 8002458:	2300      	movne	r3, #0
 800245a:	42b3      	cmp	r3, r6
 800245c:	d13a      	bne.n	80024d4 <UART_WaitOnFlagUntilTimeout+0x96>
    if (Timeout != HAL_MAX_DELAY)
 800245e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002462:	d0f3      	beq.n	800244c <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002464:	f7fe fa66 	bl	8000934 <HAL_GetTick>
 8002468:	eba0 0008 	sub.w	r0, r0, r8
 800246c:	42a8      	cmp	r0, r5
 800246e:	d81f      	bhi.n	80024b0 <UART_WaitOnFlagUntilTimeout+0x72>
 8002470:	b1f5      	cbz	r5, 80024b0 <UART_WaitOnFlagUntilTimeout+0x72>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002472:	6823      	ldr	r3, [r4, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	f012 0f04 	tst.w	r2, #4
 800247a:	d0e7      	beq.n	800244c <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800247c:	69da      	ldr	r2, [r3, #28]
 800247e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002482:	d0e3      	beq.n	800244c <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002488:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800248a:	6822      	ldr	r2, [r4, #0]
 800248c:	6813      	ldr	r3, [r2, #0]
 800248e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002492:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002494:	6822      	ldr	r2, [r4, #0]
 8002496:	6893      	ldr	r3, [r2, #8]
 8002498:	f023 0301 	bic.w	r3, r3, #1
 800249c:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 800249e:	2320      	movs	r3, #32
 80024a0:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80024a2:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024a4:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80024a6:	2300      	movs	r3, #0
 80024a8:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 80024ac:	2003      	movs	r0, #3
 80024ae:	e012      	b.n	80024d6 <UART_WaitOnFlagUntilTimeout+0x98>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024b0:	6822      	ldr	r2, [r4, #0]
 80024b2:	6813      	ldr	r3, [r2, #0]
 80024b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024b8:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ba:	6822      	ldr	r2, [r4, #0]
 80024bc:	6893      	ldr	r3, [r2, #8]
 80024be:	f023 0301 	bic.w	r3, r3, #1
 80024c2:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 80024c4:	2320      	movs	r3, #32
 80024c6:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80024c8:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80024ca:	2300      	movs	r3, #0
 80024cc:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        return HAL_TIMEOUT;
 80024d0:	2003      	movs	r0, #3
 80024d2:	e000      	b.n	80024d6 <UART_WaitOnFlagUntilTimeout+0x98>
  return HAL_OK;
 80024d4:	2000      	movs	r0, #0
}
 80024d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080024da <UART_CheckIdleState>:
{
 80024da:	b530      	push	{r4, r5, lr}
 80024dc:	b083      	sub	sp, #12
 80024de:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024e0:	2300      	movs	r3, #0
 80024e2:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80024e4:	f7fe fa26 	bl	8000934 <HAL_GetTick>
 80024e8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024ea:	6823      	ldr	r3, [r4, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f013 0f08 	tst.w	r3, #8
 80024f2:	d10c      	bne.n	800250e <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024f4:	6823      	ldr	r3, [r4, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f013 0f04 	tst.w	r3, #4
 80024fc:	d115      	bne.n	800252a <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 80024fe:	2320      	movs	r3, #32
 8002500:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002502:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002504:	2000      	movs	r0, #0
 8002506:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 800250a:	b003      	add	sp, #12
 800250c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800250e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	4603      	mov	r3, r0
 8002516:	2200      	movs	r2, #0
 8002518:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800251c:	4620      	mov	r0, r4
 800251e:	f7ff ff8e 	bl	800243e <UART_WaitOnFlagUntilTimeout>
 8002522:	2800      	cmp	r0, #0
 8002524:	d0e6      	beq.n	80024f4 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8002526:	2003      	movs	r0, #3
 8002528:	e7ef      	b.n	800250a <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800252a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	462b      	mov	r3, r5
 8002532:	2200      	movs	r2, #0
 8002534:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002538:	4620      	mov	r0, r4
 800253a:	f7ff ff80 	bl	800243e <UART_WaitOnFlagUntilTimeout>
 800253e:	2800      	cmp	r0, #0
 8002540:	d0dd      	beq.n	80024fe <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8002542:	2003      	movs	r0, #3
 8002544:	e7e1      	b.n	800250a <UART_CheckIdleState+0x30>

08002546 <HAL_UART_Init>:
  if (huart == NULL)
 8002546:	b368      	cbz	r0, 80025a4 <HAL_UART_Init+0x5e>
{
 8002548:	b510      	push	{r4, lr}
 800254a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800254c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800254e:	b303      	cbz	r3, 8002592 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8002550:	2324      	movs	r3, #36	; 0x24
 8002552:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002554:	6822      	ldr	r2, [r4, #0]
 8002556:	6813      	ldr	r3, [r2, #0]
 8002558:	f023 0301 	bic.w	r3, r3, #1
 800255c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800255e:	4620      	mov	r0, r4
 8002560:	f7ff fe1c 	bl	800219c <UART_SetConfig>
 8002564:	2801      	cmp	r0, #1
 8002566:	d013      	beq.n	8002590 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002568:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800256a:	b9bb      	cbnz	r3, 800259c <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256c:	6822      	ldr	r2, [r4, #0]
 800256e:	6853      	ldr	r3, [r2, #4]
 8002570:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002574:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002576:	6822      	ldr	r2, [r4, #0]
 8002578:	6893      	ldr	r3, [r2, #8]
 800257a:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800257e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002580:	6822      	ldr	r2, [r4, #0]
 8002582:	6813      	ldr	r3, [r2, #0]
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800258a:	4620      	mov	r0, r4
 800258c:	f7ff ffa5 	bl	80024da <UART_CheckIdleState>
}
 8002590:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002592:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002596:	f7fe f873 	bl	8000680 <HAL_UART_MspInit>
 800259a:	e7d9      	b.n	8002550 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 800259c:	4620      	mov	r0, r4
 800259e:	f7ff fee9 	bl	8002374 <UART_AdvFeatureConfig>
 80025a2:	e7e3      	b.n	800256c <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80025a4:	2001      	movs	r0, #1
}
 80025a6:	4770      	bx	lr

080025a8 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80025a8:	4770      	bx	lr
	...

080025ac <__libc_init_array>:
 80025ac:	b570      	push	{r4, r5, r6, lr}
 80025ae:	4e0d      	ldr	r6, [pc, #52]	; (80025e4 <__libc_init_array+0x38>)
 80025b0:	4c0d      	ldr	r4, [pc, #52]	; (80025e8 <__libc_init_array+0x3c>)
 80025b2:	1ba4      	subs	r4, r4, r6
 80025b4:	10a4      	asrs	r4, r4, #2
 80025b6:	2500      	movs	r5, #0
 80025b8:	42a5      	cmp	r5, r4
 80025ba:	d109      	bne.n	80025d0 <__libc_init_array+0x24>
 80025bc:	4e0b      	ldr	r6, [pc, #44]	; (80025ec <__libc_init_array+0x40>)
 80025be:	4c0c      	ldr	r4, [pc, #48]	; (80025f0 <__libc_init_array+0x44>)
 80025c0:	f000 f820 	bl	8002604 <_init>
 80025c4:	1ba4      	subs	r4, r4, r6
 80025c6:	10a4      	asrs	r4, r4, #2
 80025c8:	2500      	movs	r5, #0
 80025ca:	42a5      	cmp	r5, r4
 80025cc:	d105      	bne.n	80025da <__libc_init_array+0x2e>
 80025ce:	bd70      	pop	{r4, r5, r6, pc}
 80025d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80025d4:	4798      	blx	r3
 80025d6:	3501      	adds	r5, #1
 80025d8:	e7ee      	b.n	80025b8 <__libc_init_array+0xc>
 80025da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80025de:	4798      	blx	r3
 80025e0:	3501      	adds	r5, #1
 80025e2:	e7f2      	b.n	80025ca <__libc_init_array+0x1e>
 80025e4:	080026a0 	.word	0x080026a0
 80025e8:	080026a0 	.word	0x080026a0
 80025ec:	080026a0 	.word	0x080026a0
 80025f0:	080026a4 	.word	0x080026a4

080025f4 <memset>:
 80025f4:	4402      	add	r2, r0
 80025f6:	4603      	mov	r3, r0
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d100      	bne.n	80025fe <memset+0xa>
 80025fc:	4770      	bx	lr
 80025fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002602:	e7f9      	b.n	80025f8 <memset+0x4>

08002604 <_init>:
 8002604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002606:	bf00      	nop
 8002608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800260a:	bc08      	pop	{r3}
 800260c:	469e      	mov	lr, r3
 800260e:	4770      	bx	lr

08002610 <_fini>:
 8002610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002612:	bf00      	nop
 8002614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002616:	bc08      	pop	{r3}
 8002618:	469e      	mov	lr, r3
 800261a:	4770      	bx	lr
