m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/verilog_test/SECTION 12(verilog design examples)/action time 2'(FIFO another test)/sim
