INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/DivHP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Division
INFO: [VRFC 10-311] analyzing module DivHP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/ProductHP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prod
INFO: [VRFC 10-311] analyzing module ProductHP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/RoundNearestEven.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RoundNearestEven
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/Suma16Bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module FullSub_add
INFO: [VRFC 10-311] analyzing module RestaExp_sum
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/Suma16Bits.v:55]
INFO: [VRFC 10-311] analyzing module SumarExp
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/Suma16Bits.v:74]
INFO: [VRFC 10-311] analyzing module mas_1_bit_expo
INFO: [VRFC 10-311] analyzing module restar_1_bit_expo_sum
INFO: [VRFC 10-311] analyzing module right_shift_pf_sum
INFO: [VRFC 10-311] analyzing module SumMantisa
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/Suma16Bits.v:163]
INFO: [VRFC 10-311] analyzing module RestaMantisa
INFO: [VRFC 10-311] analyzing module Suma16Bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/alu_fp_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp16_special_case_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_classifier
INFO: [VRFC 10-311] analyzing module fp16_special_values
INFO: [VRFC 10-311] analyzing module fp16_special_case_handler
INFO: [VRFC 10-311] analyzing module fp16_flags
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_overflow
INFO: [VRFC 10-311] analyzing module is_underflow
INFO: [VRFC 10-311] analyzing module is_inexact
INFO: [VRFC 10-311] analyzing module is_invalid_op
INFO: [VRFC 10-311] analyzing module is_invalid_val
INFO: [VRFC 10-311] analyzing module is_inf_detector
INFO: [VRFC 10-311] analyzing module both_are_inf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/matmultop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmultop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/nextaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/vdatapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdatapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/vmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/vmux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vmux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/vmux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vmux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/vmux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vmux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sim_1/imports/pipeline/tb_matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_matmul
