---
layout: default
title: Orkun KÃ¶k
---

# Orkun KÃ¶k  
**Bilkent University | Electrical and Electronics Engineering**

---

## About Me

I am a senior student in Electrical and Electronics Engineering at Bilkent University.  
Throughout my undergraduate studies, Iâ€™ve found that I am most at home working directly with hardware.

While I am capable in C and assembly, my real interest lies in the physical side of engineeringâ€”building circuits, interfacing sensors, and seeing code interact with real-world components.

This site documents the hardware projects and embedded systems Iâ€™ve developed during my time at Bilkent.

---

## Experience

### **Engineering Intern â€“ Europower**  
*3 July 2023 â€“ 28 July 2023*  
- Contributed to the design of 170 kV circuit breakers.  
- Performed quality control inspections on circuit breakers.
  
### **Engineering Intern â€“ Havelsan Radar Teknoloji (HTR)**  
*1 July 2025 â€“ 29 July 2025*  
- Designed a power module intended for use in land defense systems.



---

## Work Done

<details>
<summary><b>ğŸ› ï¸ Embedded Systems and FPGA (Click to expand)</b></summary>
<br>

# Embedded Systems and Microcontroller

* **[Project Title 1]** - *Brief description of hardware used.*
    * [ğŸ“„ View/Download Report](./reports/embedded_report1.pdf)
* **[Project Title 2]** - *Brief description of hardware used.*
    * [ğŸ“„ View/Download Report](./reports/embedded_report2.pdf)

---

# FPGA

* **[FPGA Lab 1]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%201.pdf)
* **[FPGA Lab 2]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%202.pdf)
* **[FPGA Lab 3]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%203.pdf)
* **[FPGA Lab 4]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%204.pdf)
* **[FPGA Lab 5]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%205.pdf)
* **[FPGA Lab 6]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%206.pdf)
* **[FPGA Lab 7]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Lab%207.pdf)
* **[FPGA Project]** - *Brief description of the logic design.*
    * [ğŸ“„ View/Download Report](./reports/EEE102%20Project%20Report.pdf)

</details>

---
