read_verilog simcells.v;
write_mv;

