{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737036830459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737036830460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 15:13:50 2025 " "Processing started: Thu Jan 16 15:13:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737036830460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737036830460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pract43 -c Pract43 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pract43 -c Pract43" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737036830460 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737036830984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV-structural " "Found design unit 1: RISCV-structural" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831489 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-behavioral " "Found design unit 1: ALU32-behavioral" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioural " "Found design unit 1: ROM-Behavioural" {  } { { "ROM.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831494 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioural " "Found design unit 1: BancoRegistros-behavioural" {  } { { "BancoRegistros.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/BancoRegistros.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831496 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadorinmediatos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generadorinmediatos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneradorInmediatos-behavioral " "Found design unit 1: GeneradorInmediatos-behavioral" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831498 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneradorInmediatos " "Found entity 1: GeneradorInmediatos" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831500 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_IR-behavioral " "Found design unit 1: PC_IR-behavioral" {  } { { "PC_IR.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PC_IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831503 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_IR " "Found entity 1: PC_IR" {  } { { "PC_IR.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PC_IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavioral " "Found design unit 1: IR-behavioral" {  } { { "IR.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831504 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluR-behavioral " "Found design unit 1: AluR-behavioral" {  } { { "AluR.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/AluR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831506 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluR " "Found entity 1: AluR" {  } { { "AluR.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/AluR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1-behavioral " "Found design unit 1: Mux1-behavioral" {  } { { "Mux1.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-behavioral " "Found design unit 1: Mux2-behavioral" {  } { { "Mux2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3-behavioral " "Found design unit 1: Mux3-behavioral" {  } { { "Mux3.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitocontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoControl-behavioral " "Found design unit 1: CircuitoControl-behavioral" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831513 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoControl " "Found entity 1: CircuitoControl" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioural " "Found design unit 1: RAM-behavioural" {  } { { "RAM.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831515 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_block-SYN " "Found design unit 1: ram_block-SYN" {  } { { "RAM_block.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RAM_block.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831516 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "RAM_block.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RAM_block.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_RAM-testbench " "Found design unit 1: tb_RAM-testbench" {  } { { "tb_RAM.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/tb_RAM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831519 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RAM " "Found entity 1: tb_RAM" {  } { { "tb_RAM.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/tb_RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ruta_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ruta_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ruta_datos-structural " "Found design unit 1: ruta_datos-structural" {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ruta_datos " "Found entity 1: ruta_datos" {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3anadido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3anadido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3anadido-behavioral " "Found design unit 1: Mux3anadido-behavioral" {  } { { "Mux3anadido.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux3anadido.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3anadido " "Found entity 1: Mux3anadido" {  } { { "Mux3anadido.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Mux3anadido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pract5-structural " "Found design unit 1: Pract5-structural" {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pract5 " "Found entity 1: Pract5" {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puenteapb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puenteapb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuenteAPB2-structural " "Found design unit 1: PuenteAPB2-structural" {  } { { "PuenteAPB2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PuenteAPB2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831529 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuenteAPB2 " "Found entity 1: PuenteAPB2" {  } { { "PuenteAPB2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PuenteAPB2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucpuenteapb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucpuenteapb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCPuenteAPB2-behavioral " "Found design unit 1: UCPuenteAPB2-behavioral" {  } { { "UCPuenteAPB2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/UCPuenteAPB2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831531 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCPuenteAPB2 " "Found entity 1: UCPuenteAPB2" {  } { { "UCPuenteAPB2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/UCPuenteAPB2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-behavioral " "Found design unit 1: decod-behavioral" {  } { { "decod.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/decod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831533 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/decod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periferico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file periferico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periferico-behavioral " "Found design unit 1: periferico-behavioral" {  } { { "periferico.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/periferico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831535 ""} { "Info" "ISGN_ENTITY_NAME" "1 periferico " "Found entity 1: periferico" {  } { { "periferico.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/periferico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737036831535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737036831535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pract5 " "Elaborating entity \"Pract5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737036831587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PSEL2 Pract5.vhd(15) " "Verilog HDL or VHDL warning at Pract5.vhd(15): object \"PSEL2\" assigned a value but never read" {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831588 "|Pract5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PSEL3 Pract5.vhd(15) " "Verilog HDL or VHDL warning at Pract5.vhd(15): object \"PSEL3\" assigned a value but never read" {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831588 "|Pract5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PRDATA2 Pract5.vhd(17) " "VHDL Signal Declaration warning at Pract5.vhd(17): used implicit default value for signal \"PRDATA2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831588 "|Pract5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PRDATA3 Pract5.vhd(17) " "VHDL Signal Declaration warning at Pract5.vhd(17): used implicit default value for signal \"PRDATA3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831588 "|Pract5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:RISCV " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:RISCV\"" {  } { { "Pract5.vhd" "RISCV" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "re RISCV.vhd(9) " "VHDL Signal Declaration warning at RISCV.vhd(9): used implicit default value for signal \"re\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_ir RISCV.vhd(19) " "Verilog HDL or VHDL warning at RISCV.vhd(19): object \"en_ir\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ir_out RISCV.vhd(20) " "VHDL Signal Declaration warning at RISCV.vhd(20): used implicit default value for signal \"ir_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_banco RISCV.vhd(21) " "Verilog HDL or VHDL warning at RISCV.vhd(21): object \"en_banco\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_op RISCV.vhd(22) " "Verilog HDL or VHDL warning at RISCV.vhd(22): object \"alu_op\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tipo_inst RISCV.vhd(23) " "Verilog HDL or VHDL warning at RISCV.vhd(23): object \"tipo_inst\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_pc RISCV.vhd(24) " "Verilog HDL or VHDL warning at RISCV.vhd(24): object \"m_pc\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_alu_a RISCV.vhd(25) " "Verilog HDL or VHDL warning at RISCV.vhd(25): object \"m_alu_a\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_alu_b RISCV.vhd(26) " "Verilog HDL or VHDL warning at RISCV.vhd(26): object \"m_alu_b\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_pc RISCV.vhd(27) " "Verilog HDL or VHDL warning at RISCV.vhd(27): object \"wr_pc\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ram RISCV.vhd(28) " "Verilog HDL or VHDL warning at RISCV.vhd(28): object \"m_ram\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_banco RISCV.vhd(29) " "Verilog HDL or VHDL warning at RISCV.vhd(29): object \"m_banco\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_pc_cond RISCV.vhd(30) " "Verilog HDL or VHDL warning at RISCV.vhd(30): object \"wr_pc_cond\" assigned a value but never read" {  } { { "RISCV.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1737036831591 "|Pract5|RISCV:RISCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoControl RISCV:RISCV\|CircuitoControl:UnidadControl " "Elaborating entity \"CircuitoControl\" for hierarchy \"RISCV:RISCV\|CircuitoControl:UnidadControl\"" {  } { { "RISCV.vhd" "UnidadControl" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(161) " "VHDL Process Statement warning at CircuitoControl.vhd(161): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(199) " "VHDL Process Statement warning at CircuitoControl.vhd(199): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(204) " "VHDL Process Statement warning at CircuitoControl.vhd(204): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(211) " "VHDL Process Statement warning at CircuitoControl.vhd(211): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(212) " "VHDL Process Statement warning at CircuitoControl.vhd(212): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(215) " "VHDL Process Statement warning at CircuitoControl.vhd(215): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out CircuitoControl.vhd(218) " "VHDL Process Statement warning at CircuitoControl.vhd(218): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoControl.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/CircuitoControl.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1737036831594 "|Pract5|RISCV:RISCV|CircuitoControl:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ruta_datos RISCV:RISCV\|ruta_datos:RUTA " "Elaborating entity \"ruta_datos\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\"" {  } { { "RISCV.vhd" "RUTA" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/RISCV.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831595 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Addr ruta_datos.vhd(10) " "VHDL Signal Declaration warning at ruta_datos.vhd(10): used implicit default value for signal \"Addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831597 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_out ruta_datos.vhd(11) " "VHDL Signal Declaration warning at ruta_datos.vhd(11): used implicit default value for signal \"d_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831597 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_ir ruta_datos.vhd(21) " "VHDL Signal Declaration warning at ruta_datos.vhd(21): used implicit default value for signal \"en_ir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831597 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_banco ruta_datos.vhd(26) " "VHDL Signal Declaration warning at ruta_datos.vhd(26): used implicit default value for signal \"en_banco\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831597 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "shamt ruta_datos.vhd(32) " "VHDL Signal Declaration warning at ruta_datos.vhd(32): used implicit default value for signal \"shamt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_op ruta_datos.vhd(33) " "VHDL Signal Declaration warning at ruta_datos.vhd(33): used implicit default value for signal \"alu_op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tipo_inst ruta_datos.vhd(37) " "VHDL Signal Declaration warning at ruta_datos.vhd(37): used implicit default value for signal \"tipo_inst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mask_b0 ruta_datos.vhd(38) " "VHDL Signal Declaration warning at ruta_datos.vhd(38): used implicit default value for signal \"mask_b0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_pc ruta_datos.vhd(40) " "VHDL Signal Declaration warning at ruta_datos.vhd(40): used implicit default value for signal \"m_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_alu_a ruta_datos.vhd(42) " "VHDL Signal Declaration warning at ruta_datos.vhd(42): used implicit default value for signal \"m_alu_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_alu_b ruta_datos.vhd(43) " "VHDL Signal Declaration warning at ruta_datos.vhd(43): used implicit default value for signal \"m_alu_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dout ruta_datos.vhd(44) " "VHDL Signal Declaration warning at ruta_datos.vhd(44): used implicit default value for signal \"Dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_pc ruta_datos.vhd(46) " "VHDL Signal Declaration warning at ruta_datos.vhd(46): used implicit default value for signal \"wr_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_ram ruta_datos.vhd(47) " "VHDL Signal Declaration warning at ruta_datos.vhd(47): used implicit default value for signal \"m_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_banco ruta_datos.vhd(48) " "VHDL Signal Declaration warning at ruta_datos.vhd(48): used implicit default value for signal \"m_banco\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_pc_cond ruta_datos.vhd(49) " "VHDL Signal Declaration warning at ruta_datos.vhd(49): used implicit default value for signal \"wr_pc_cond\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831598 "|Pract45|ruta_datos:RUTA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alur_in ruta_datos.vhd(52) " "VHDL Signal Declaration warning at ruta_datos.vhd(52): used implicit default value for signal \"alur_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ruta_datos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1737036831599 "|Pract45|ruta_datos:RUTA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RISCV:RISCV\|ruta_datos:RUTA\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|PC:PC\"" {  } { { "ruta_datos.vhd" "PC" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR RISCV:RISCV\|ruta_datos:RUTA\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|IR:IR\"" {  } { { "ruta_datos.vhd" "IR" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_IR RISCV:RISCV\|ruta_datos:RUTA\|PC_IR:PC_IR_REG " "Elaborating entity \"PC_IR\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|PC_IR:PC_IR_REG\"" {  } { { "ruta_datos.vhd" "PC_IR_REG" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluR RISCV:RISCV\|ruta_datos:RUTA\|AluR:ALU_R " "Elaborating entity \"AluR\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|AluR:ALU_R\"" {  } { { "ruta_datos.vhd" "ALU_R" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros RISCV:RISCV\|ruta_datos:RUTA\|BancoRegistros:BancoReg " "Elaborating entity \"BancoRegistros\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|BancoRegistros:BancoReg\"" {  } { { "ruta_datos.vhd" "BancoReg" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 RISCV:RISCV\|ruta_datos:RUTA\|ALU32:ALU " "Elaborating entity \"ALU32\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|ALU32:ALU\"" {  } { { "ruta_datos.vhd" "ALU" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831617 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_i ALU32.vhd(27) " "VHDL Process Statement warning at ALU32.vhd(27): inferring latch(es) for signal or variable \"a_i\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_i ALU32.vhd(27) " "VHDL Process Statement warning at ALU32.vhd(27): inferring latch(es) for signal or variable \"b_i\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_i ALU32.vhd(27) " "VHDL Process Statement warning at ALU32.vhd(27): inferring latch(es) for signal or variable \"alu_out_i\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signo ALU32.vhd(27) " "VHDL Process Statement warning at ALU32.vhd(27): inferring latch(es) for signal or variable \"signo\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out ALU32.vhd(27) " "VHDL Process Statement warning at ALU32.vhd(27): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[0\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[1\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831620 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[2\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[3\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[4\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[5\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[6\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[7\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[8\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[9\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[10\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[11\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[12\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[13\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[14\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[15\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[16\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[17\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[17\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[18\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[18\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[19\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[19\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[20\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[20\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[21\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[21\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[22\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[22\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[23\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[23\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[24\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[24\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831621 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[25\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[25\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[26\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[26\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[27\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[27\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[28\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[28\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[29\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[29\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[30\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[30\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[31\] ALU32.vhd(27) " "Inferred latch for \"alu_out\[31\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signo ALU32.vhd(27) " "Inferred latch for \"signo\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[0\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[0\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[1\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[1\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[2\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[2\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[3\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[3\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[4\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[4\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[5\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[5\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[6\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[6\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[7\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[7\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[8\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[8\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[9\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[9\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[10\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[10\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[11\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[11\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[12\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[12\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[13\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[13\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[14\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[14\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[15\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[15\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831622 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[16\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[16\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[17\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[17\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[18\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[18\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[19\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[19\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[20\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[20\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[21\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[21\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[22\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[22\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[23\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[23\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[24\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[24\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[25\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[25\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[26\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[26\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[27\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[27\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[28\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[28\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[29\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[29\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[30\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[30\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[31\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[31\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[32\] ALU32.vhd(27) " "Inferred latch for \"alu_out_i\[32\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[0\] ALU32.vhd(27) " "Inferred latch for \"b_i\[0\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[1\] ALU32.vhd(27) " "Inferred latch for \"b_i\[1\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[2\] ALU32.vhd(27) " "Inferred latch for \"b_i\[2\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[3\] ALU32.vhd(27) " "Inferred latch for \"b_i\[3\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[4\] ALU32.vhd(27) " "Inferred latch for \"b_i\[4\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[5\] ALU32.vhd(27) " "Inferred latch for \"b_i\[5\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831623 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[6\] ALU32.vhd(27) " "Inferred latch for \"b_i\[6\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[7\] ALU32.vhd(27) " "Inferred latch for \"b_i\[7\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[8\] ALU32.vhd(27) " "Inferred latch for \"b_i\[8\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[9\] ALU32.vhd(27) " "Inferred latch for \"b_i\[9\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[10\] ALU32.vhd(27) " "Inferred latch for \"b_i\[10\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[11\] ALU32.vhd(27) " "Inferred latch for \"b_i\[11\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[12\] ALU32.vhd(27) " "Inferred latch for \"b_i\[12\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[13\] ALU32.vhd(27) " "Inferred latch for \"b_i\[13\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[14\] ALU32.vhd(27) " "Inferred latch for \"b_i\[14\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[15\] ALU32.vhd(27) " "Inferred latch for \"b_i\[15\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[16\] ALU32.vhd(27) " "Inferred latch for \"b_i\[16\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[17\] ALU32.vhd(27) " "Inferred latch for \"b_i\[17\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[18\] ALU32.vhd(27) " "Inferred latch for \"b_i\[18\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[19\] ALU32.vhd(27) " "Inferred latch for \"b_i\[19\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[20\] ALU32.vhd(27) " "Inferred latch for \"b_i\[20\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[21\] ALU32.vhd(27) " "Inferred latch for \"b_i\[21\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[22\] ALU32.vhd(27) " "Inferred latch for \"b_i\[22\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[23\] ALU32.vhd(27) " "Inferred latch for \"b_i\[23\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[24\] ALU32.vhd(27) " "Inferred latch for \"b_i\[24\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[25\] ALU32.vhd(27) " "Inferred latch for \"b_i\[25\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[26\] ALU32.vhd(27) " "Inferred latch for \"b_i\[26\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[27\] ALU32.vhd(27) " "Inferred latch for \"b_i\[27\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[28\] ALU32.vhd(27) " "Inferred latch for \"b_i\[28\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[29\] ALU32.vhd(27) " "Inferred latch for \"b_i\[29\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831624 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[30\] ALU32.vhd(27) " "Inferred latch for \"b_i\[30\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[31\] ALU32.vhd(27) " "Inferred latch for \"b_i\[31\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_i\[32\] ALU32.vhd(27) " "Inferred latch for \"b_i\[32\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[0\] ALU32.vhd(27) " "Inferred latch for \"a_i\[0\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[1\] ALU32.vhd(27) " "Inferred latch for \"a_i\[1\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[2\] ALU32.vhd(27) " "Inferred latch for \"a_i\[2\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[3\] ALU32.vhd(27) " "Inferred latch for \"a_i\[3\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[4\] ALU32.vhd(27) " "Inferred latch for \"a_i\[4\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[5\] ALU32.vhd(27) " "Inferred latch for \"a_i\[5\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[6\] ALU32.vhd(27) " "Inferred latch for \"a_i\[6\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[7\] ALU32.vhd(27) " "Inferred latch for \"a_i\[7\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[8\] ALU32.vhd(27) " "Inferred latch for \"a_i\[8\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[9\] ALU32.vhd(27) " "Inferred latch for \"a_i\[9\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[10\] ALU32.vhd(27) " "Inferred latch for \"a_i\[10\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[11\] ALU32.vhd(27) " "Inferred latch for \"a_i\[11\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[12\] ALU32.vhd(27) " "Inferred latch for \"a_i\[12\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[13\] ALU32.vhd(27) " "Inferred latch for \"a_i\[13\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[14\] ALU32.vhd(27) " "Inferred latch for \"a_i\[14\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[15\] ALU32.vhd(27) " "Inferred latch for \"a_i\[15\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[16\] ALU32.vhd(27) " "Inferred latch for \"a_i\[16\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[17\] ALU32.vhd(27) " "Inferred latch for \"a_i\[17\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[18\] ALU32.vhd(27) " "Inferred latch for \"a_i\[18\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[19\] ALU32.vhd(27) " "Inferred latch for \"a_i\[19\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831625 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[20\] ALU32.vhd(27) " "Inferred latch for \"a_i\[20\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[21\] ALU32.vhd(27) " "Inferred latch for \"a_i\[21\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[22\] ALU32.vhd(27) " "Inferred latch for \"a_i\[22\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[23\] ALU32.vhd(27) " "Inferred latch for \"a_i\[23\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[24\] ALU32.vhd(27) " "Inferred latch for \"a_i\[24\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[25\] ALU32.vhd(27) " "Inferred latch for \"a_i\[25\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[26\] ALU32.vhd(27) " "Inferred latch for \"a_i\[26\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[27\] ALU32.vhd(27) " "Inferred latch for \"a_i\[27\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[28\] ALU32.vhd(27) " "Inferred latch for \"a_i\[28\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[29\] ALU32.vhd(27) " "Inferred latch for \"a_i\[29\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[30\] ALU32.vhd(27) " "Inferred latch for \"a_i\[30\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[31\] ALU32.vhd(27) " "Inferred latch for \"a_i\[31\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_i\[32\] ALU32.vhd(27) " "Inferred latch for \"a_i\[32\]\" at ALU32.vhd(27)" {  } { { "ALU32.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ALU32.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1737036831626 "|ruta_datos|ALU32:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorInmediatos RISCV:RISCV\|ruta_datos:RUTA\|GeneradorInmediatos:GeneradorInmediatos " "Elaborating entity \"GeneradorInmediatos\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|GeneradorInmediatos:GeneradorInmediatos\"" {  } { { "ruta_datos.vhd" "GeneradorInmediatos" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831627 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TYPE_I GeneradorInmediatos.vhd(15) " "VHDL Signal Declaration warning at GeneradorInmediatos.vhd(15): used explicit default value for signal \"TYPE_I\" because signal was never assigned a value" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737036831628 "|GeneradorInmediatos"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TYPE_S GeneradorInmediatos.vhd(16) " "VHDL Signal Declaration warning at GeneradorInmediatos.vhd(16): used explicit default value for signal \"TYPE_S\" because signal was never assigned a value" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737036831628 "|GeneradorInmediatos"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TYPE_B GeneradorInmediatos.vhd(17) " "VHDL Signal Declaration warning at GeneradorInmediatos.vhd(17): used explicit default value for signal \"TYPE_B\" because signal was never assigned a value" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737036831628 "|GeneradorInmediatos"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TYPE_U GeneradorInmediatos.vhd(18) " "VHDL Signal Declaration warning at GeneradorInmediatos.vhd(18): used explicit default value for signal \"TYPE_U\" because signal was never assigned a value" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737036831628 "|GeneradorInmediatos"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TYPE_J GeneradorInmediatos.vhd(19) " "VHDL Signal Declaration warning at GeneradorInmediatos.vhd(19): used explicit default value for signal \"TYPE_J\" because signal was never assigned a value" {  } { { "GeneradorInmediatos.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/GeneradorInmediatos.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737036831628 "|GeneradorInmediatos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3anadido RISCV:RISCV\|ruta_datos:RUTA\|Mux3anadido:Mux3anadido " "Elaborating entity \"Mux3anadido\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|Mux3anadido:Mux3anadido\"" {  } { { "ruta_datos.vhd" "Mux3anadido" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 RISCV:RISCV\|ruta_datos:RUTA\|Mux2:Mux2 " "Elaborating entity \"Mux2\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|Mux2:Mux2\"" {  } { { "ruta_datos.vhd" "Mux2" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 RISCV:RISCV\|ruta_datos:RUTA\|Mux1:Mux6 " "Elaborating entity \"Mux1\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|Mux1:Mux6\"" {  } { { "ruta_datos.vhd" "Mux6" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM RISCV:RISCV\|ruta_datos:RUTA\|ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"RISCV:RISCV\|ruta_datos:RUTA\|ROM:ROM\"" {  } { { "ruta_datos.vhd" "ROM" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/ruta_datos.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PuenteAPB2 PuenteAPB2:PuenteAPB2 " "Elaborating entity \"PuenteAPB2\" for hierarchy \"PuenteAPB2:PuenteAPB2\"" {  } { { "Pract5.vhd" "PuenteAPB2" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831645 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros PuenteAPB2.vhd(22) " "VHDL Signal Declaration warning at PuenteAPB2.vhd(22): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "PuenteAPB2.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PuenteAPB2.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737036831646 "|PuenteAPB2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod PuenteAPB2:PuenteAPB2\|decod:Decod " "Elaborating entity \"decod\" for hierarchy \"PuenteAPB2:PuenteAPB2\|decod:Decod\"" {  } { { "PuenteAPB2.vhd" "Decod" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PuenteAPB2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCPuenteAPB2 PuenteAPB2:PuenteAPB2\|UCPuenteAPB2:UnidadCtrl " "Elaborating entity \"UCPuenteAPB2\" for hierarchy \"PuenteAPB2:PuenteAPB2\|UCPuenteAPB2:UnidadCtrl\"" {  } { { "PuenteAPB2.vhd" "UnidadCtrl" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PuenteAPB2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 PuenteAPB2:PuenteAPB2\|Mux3:Mux3 " "Elaborating entity \"Mux3\" for hierarchy \"PuenteAPB2:PuenteAPB2\|Mux3:Mux3\"" {  } { { "PuenteAPB2.vhd" "Mux3" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/PuenteAPB2.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "Pract5.vhd" "RAM" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periferico periferico:PEP " "Elaborating entity \"periferico\" for hierarchy \"periferico:PEP\"" {  } { { "Pract5.vhd" "PEP" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737036831657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1737036832370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737036832885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737036832885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737036833284 "|Pract5|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "Pract5.vhd" "" { Text "C:/Users/ionat/Documents/ICAI/2023-2024/2do Cuatri/Sistemas Digitales II/Lab/Practicas/Pract5/Pract5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737036833284 "|Pract5|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1737036833284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737036833285 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737036833285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737036833285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737036833363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 15:13:53 2025 " "Processing ended: Thu Jan 16 15:13:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737036833363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737036833363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737036833363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737036833363 ""}
