{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590935449059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590935449059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 16:30:48 2020 " "Processing started: Sun May 31 16:30:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590935449059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590935449059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off z8ty-fpga -c z8ty-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off z8ty-fpga -c z8ty-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590935449059 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1590935449340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mapper/mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mapper/mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapper64k-rtl " "Found design unit 1: mapper64k-rtl" {  } { { "Components/mapper/mapper.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/mapper/mapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""} { "Info" "ISGN_ENTITY_NAME" "1 mapper64k " "Found entity 1: mapper64k" {  } { { "Components/mapper/mapper.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/mapper/mapper.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freetimer-rtl " "Found design unit 1: freetimer-rtl" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""} { "Info" "ISGN_ENTITY_NAME" "1 freetimer " "Found entity 1: freetimer" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/z8ty-fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/z8ty-fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z8ty_fpga_core-rtl " "Found design unit 1: z8ty_fpga_core-rtl" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""} { "Info" "ISGN_ENTITY_NAME" "1 z8ty_fpga_core " "Found entity 1: z8ty_fpga_core" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/leds/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/leds/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-rtl " "Found design unit 1: leds-rtl" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590935449699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sdcard/sd_controller_hi_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sdcard/sd_controller_hi_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449715 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590935449715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590935449715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "z8ty_fpga_core " "Elaborating entity \"z8ty_fpga_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590935449746 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fAddr_dir z8ty-fpga.vhd(59) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(59): used explicit default value for signal \"fAddr_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fCtrlout_dir z8ty-fpga.vhd(67) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(67): used explicit default value for signal \"fCtrlout_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fCtrlin_dir z8ty-fpga.vhd(77) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(77): used explicit default value for signal \"fCtrlin_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fClkrst_dir z8ty-fpga.vhd(86) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(86): used explicit default value for signal \"fClkrst_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fPS2_clk z8ty-fpga.vhd(125) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(125): used implicit default value for signal \"fPS2_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fMA14_18 z8ty-fpga.vhd(129) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(129): used implicit default value for signal \"fMA14_18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fMem_CE0 z8ty-fpga.vhd(130) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(130): used explicit default value for signal \"fMem_CE0\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fMem_CE1 z8ty-fpga.vhd(131) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(131): used explicit default value for signal \"fMem_CE1\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nSerialInt z8ty-fpga.vhd(158) " "Verilog HDL or VHDL warning at z8ty-fpga.vhd(158): object \"nSerialInt\" assigned a value but never read" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nMsxMapperCs z8ty-fpga.vhd(160) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(160): used explicit default value for signal \"nMsxMapperCs\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590935449746 "|z8ty_fpga_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:io2 " "Elaborating entity \"leds\" for hierarchy \"leds:io2\"" {  } { { "Core/z8ty-fpga.vhd" "io2" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590935449762 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(35) " "VHDL Process Statement warning at leds.vhd(35): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(36) " "VHDL Process Statement warning at leds.vhd(36): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(37) " "VHDL Process Statement warning at leds.vhd(37): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(39) " "VHDL Process Statement warning at leds.vhd(39): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut leds.vhd(29) " "VHDL Process Statement warning at leds.vhd(29): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds_status leds.vhd(29) " "VHDL Process Statement warning at leds.vhd(29): inferring latch(es) for signal or variable \"leds_status\", which holds its previous value in one or more paths through the process" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDreturn leds.vhd(29) " "VHDL Process Statement warning at leds.vhd(29): inferring latch(es) for signal or variable \"LEDreturn\", which holds its previous value in one or more paths through the process" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDreturn\[0\] leds.vhd(29) " "Inferred latch for \"LEDreturn\[0\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDreturn\[1\] leds.vhd(29) " "Inferred latch for \"LEDreturn\[1\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDreturn\[2\] leds.vhd(29) " "Inferred latch for \"LEDreturn\[2\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_status\[0\] leds.vhd(29) " "Inferred latch for \"leds_status\[0\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_status\[1\] leds.vhd(29) " "Inferred latch for \"leds_status\[1\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_status\[2\] leds.vhd(29) " "Inferred latch for \"leds_status\[2\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] leds.vhd(29) " "Inferred latch for \"dataOut\[0\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] leds.vhd(29) " "Inferred latch for \"dataOut\[1\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] leds.vhd(29) " "Inferred latch for \"dataOut\[2\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|leds:io2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io3 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io3\"" {  } { { "Core/z8ty-fpga.vhd" "io3" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590935449778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:io4 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:io4\"" {  } { { "Core/z8ty-fpga.vhd" "io4" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590935449778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freetimer freetimer:timer1 " "Elaborating entity \"freetimer\" for hierarchy \"freetimer:timer1\"" {  } { { "Core/z8ty-fpga.vhd" "timer1" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590935449778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset timer.vhd(30) " "VHDL Process Statement warning at timer.vhd(30): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nCs timer.vhd(32) " "VHDL Process Statement warning at timer.vhd(32): signal \"nCs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nWr timer.vhd(32) " "VHDL Process Statement warning at timer.vhd(32): signal \"nWr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address timer.vhd(32) " "VHDL Process Statement warning at timer.vhd(32): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nCs timer.vhd(35) " "VHDL Process Statement warning at timer.vhd(35): signal \"nCs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRd timer.vhd(35) " "VHDL Process Statement warning at timer.vhd(35): signal \"nRd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address timer.vhd(37) " "VHDL Process Statement warning at timer.vhd(37): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer timer.vhd(38) " "VHDL Process Statement warning at timer.vhd(38): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address timer.vhd(40) " "VHDL Process Statement warning at timer.vhd(40): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer timer.vhd(41) " "VHDL Process Statement warning at timer.vhd(41): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TimerOut timer.vhd(24) " "VHDL Process Statement warning at timer.vhd(24): inferring latch(es) for signal or variable \"TimerOut\", which holds its previous value in one or more paths through the process" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[0\] timer.vhd(24) " "Inferred latch for \"TimerOut\[0\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[1\] timer.vhd(24) " "Inferred latch for \"TimerOut\[1\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[2\] timer.vhd(24) " "Inferred latch for \"TimerOut\[2\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[3\] timer.vhd(24) " "Inferred latch for \"TimerOut\[3\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[4\] timer.vhd(24) " "Inferred latch for \"TimerOut\[4\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[5\] timer.vhd(24) " "Inferred latch for \"TimerOut\[5\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[6\] timer.vhd(24) " "Inferred latch for \"TimerOut\[6\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[7\] timer.vhd(24) " "Inferred latch for \"TimerOut\[7\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590935449778 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io3\|rxBuffer " "RAM logic \"bufferedUART:io3\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "Components/uart/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1590935450168 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1590935450168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[0\] " "Latch freetimer:timer1\|TimerOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[1\] " "Latch freetimer:timer1\|TimerOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[2\] " "Latch freetimer:timer1\|TimerOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[3\] " "Latch freetimer:timer1\|TimerOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[4\] " "Latch freetimer:timer1\|TimerOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[5\] " "Latch freetimer:timer1\|TimerOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[6\] " "Latch freetimer:timer1\|TimerOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[7\] " "Latch freetimer:timer1\|TimerOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590935450824 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590935450824 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1590935450840 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1590935450840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fAddr_dir GND " "Pin \"fAddr_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fAddr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fCtrlout_dir GND " "Pin \"fCtrlout_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fCtrlout_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fCtrlin_dir GND " "Pin \"fCtrlin_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fCtrlin_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fClkrst_dir GND " "Pin \"fClkrst_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fClkrst_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fPS2_clk GND " "Pin \"fPS2_clk\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fPS2_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[0\] GND " "Pin \"fMA14_18\[0\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMA14_18[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[1\] GND " "Pin \"fMA14_18\[1\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMA14_18[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[2\] GND " "Pin \"fMA14_18\[2\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMA14_18[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[3\] GND " "Pin \"fMA14_18\[3\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMA14_18[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[4\] GND " "Pin \"fMA14_18\[4\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMA14_18[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMem_CE0 VCC " "Pin \"fMem_CE0\" is stuck at VCC" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMem_CE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMem_CE1 VCC " "Pin \"fMem_CE1\" is stuck at VCC" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 "|z8ty_fpga_core|fMem_CE1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590935451184 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|driveLED Low " "Register sd_controller:io4\|driveLED will power up to Low" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|led_on_count\[7\] High " "Register sd_controller:io4\|led_on_count\[7\] will power up to High" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 577 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|led_on_count\[6\] High " "Register sd_controller:io4\|led_on_count\[6\] will power up to High" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 577 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|led_on_count\[3\] High " "Register sd_controller:io4\|led_on_count\[3\] will power up to High" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 577 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590935451184 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1590935451184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1590935451293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1590935451840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590935452122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[8\] " "No output dependent on input pin \"fAddress\[8\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[9\] " "No output dependent on input pin \"fAddress\[9\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[10\] " "No output dependent on input pin \"fAddress\[10\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[11\] " "No output dependent on input pin \"fAddress\[11\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[12\] " "No output dependent on input pin \"fAddress\[12\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[13\] " "No output dependent on input pin \"fAddress\[13\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[14\] " "No output dependent on input pin \"fAddress\[14\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[15\] " "No output dependent on input pin \"fAddress\[15\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAddress[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnRfsh " "No output dependent on input pin \"fnRfsh\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnRfsh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnHalt " "No output dependent on input pin \"fnHalt\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnHalt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnM1 " "No output dependent on input pin \"fnM1\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnM1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnMemrq " "No output dependent on input pin \"fnMemrq\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnMemrq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnBusack " "No output dependent on input pin \"fnBusack\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnBusack"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnWait " "No output dependent on input pin \"fnWait\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnWait"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnInt " "No output dependent on input pin \"fnInt\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnInt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnNmi " "No output dependent on input pin \"fnNmi\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnNmi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnBusreq " "No output dependent on input pin \"fnBusreq\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fnBusreq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare1 " "No output dependent on input pin \"fSpare1\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare2 " "No output dependent on input pin \"fSpare2\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare3 " "No output dependent on input pin \"fSpare3\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare4 " "No output dependent on input pin \"fSpare4\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare5 " "No output dependent on input pin \"fSpare5\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare6 " "No output dependent on input pin \"fSpare6\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare7 " "No output dependent on input pin \"fSpare7\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fSpare7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn1 " "No output dependent on input pin \"fIn1\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn2 " "No output dependent on input pin \"fIn2\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn3 " "No output dependent on input pin \"fIn3\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn4 " "No output dependent on input pin \"fIn4\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn5 " "No output dependent on input pin \"fIn5\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn6 " "No output dependent on input pin \"fIn6\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn7 " "No output dependent on input pin \"fIn7\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn8 " "No output dependent on input pin \"fIn8\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fIn8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAltclk " "No output dependent on input pin \"fAltclk\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fAltclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fPS2_dat " "No output dependent on input pin \"fPS2_dat\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590935452293 "|z8ty_fpga_core|fPS2_dat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1590935452293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1027 " "Implemented 1027 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590935452293 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590935452293 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1590935452293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "946 " "Implemented 946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590935452293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590935452293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590935452340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 16:30:52 2020 " "Processing ended: Sun May 31 16:30:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590935452340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590935452340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590935452340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590935452340 ""}
