{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684768680832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684768680844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 11:18:00 2023 " "Processing started: Mon May 22 11:18:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684768680844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768680844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputerArchitectureProcessor -c processorDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputerArchitectureProcessor -c processorDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768680844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684768681534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684768681534 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "tb_relPrime.v(34) " "Verilog HDL Event Control warning at tb_relPrime.v(34): Event Control contains a complex event expression" {  } { { "tb_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/tb_relPrime.v" 34 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1684768690007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_relprime.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_relprime.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_relPrime " "Found entity 1: tb_relPrime" {  } { { "tb_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/tb_relPrime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep4.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep4.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep4 " "Found entity 1: newStep4" {  } { { "newStep4.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep3.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep3 " "Found entity 1: newStep3" {  } { { "newStep3.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep2.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep2.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep2 " "Found entity 1: newStep2" {  } { { "newStep2.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstep1.v 1 1 " "Found 1 design units, including 1 entities, in source file newstep1.v" { { "Info" "ISGN_ENTITY_NAME" "1 newStep1 " "Found entity 1: newStep1" {  } { { "newStep1.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/newStep1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionRegister " "Found entity 1: instructionRegister" {  } { { "instructionRegister.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/instructionRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/controlUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(20) " "Verilog HDL information at registerFile.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/registerFile.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684768690065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(20) " "Verilog HDL information at memory.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684768690071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateGenerator " "Found entity 1: immediateGenerator" {  } { { "immediateGenerator.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/immediateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_relprime.v 1 1 " "Found 1 design units, including 1 entities, in source file board_relprime.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_relPrime " "Found entity 1: board_relPrime" {  } { { "board_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/board_relPrime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684768690101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690101 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "hex board_relPrime.v(55) " "Verilog HDL Procedural Assignment error at board_relPrime.v(55): object \"hex\" on left-hand side of assignment must have a variable data type" {  } { { "board_relPrime.v" "" { Text "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/board_relPrime.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1684768690105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/output_files/processorDatapath.map.smsg " "Generated suppressed messages file C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/output_files/processorDatapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684768690162 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 22 11:18:10 2023 " "Processing ended: Mon May 22 11:18:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684768690162 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684768690162 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684768690162 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690162 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684768690752 ""}
