###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID 5013-w39)
#  Generated on:      Fri Mar 31 19:06:04 2017
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top_postCTS -outDir report
###############################################################
Path 1: MET Hold Check with Pin coreG/Breg_reg_1_/CK 
Endpoint:   coreG/Breg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padB_1_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.343
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.300
  Arrival Time                  0.306
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padB_1_ ^    |          | 0.000 |       |   0.000 |   -0.006 | 
     | inpB_1              | PAD ^ -> Y ^ | PDUDGZ   | 0.019 | 0.052 |   0.052 |    0.046 | 
     | coreG/FE_PHC0_B_1_  | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.106 |    0.100 | 
     | coreG/FE_PHC65_B_1_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.149 |    0.143 | 
     | coreG/FE_PHC49_B_1_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.054 |   0.203 |    0.197 | 
     | coreG/FE_PHC33_B_1_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.255 |    0.249 | 
     | coreG/FE_PHC17_B_1_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.306 |    0.300 | 
     | coreG/Breg_reg_1_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.306 |    0.300 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.006 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.063 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.324 | 
     | coreG/Breg_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.349 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin coreG/Areg_reg_2_/CK 
Endpoint:   coreG/Areg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padA_2_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.345
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.302
  Arrival Time                  0.310
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padA_2_ ^    |          | 0.000 |       |   0.000 |   -0.009 | 
     | inpA_2              | PAD ^ -> Y ^ | PDUDGZ   | 0.024 | 0.056 |   0.056 |    0.047 | 
     | coreG/FE_PHC3_A_2_  | A ^ -> Y ^   | BUFX3    | 0.020 | 0.055 |   0.111 |    0.103 | 
     | coreG/FE_PHC20_A_2_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.165 |    0.157 | 
     | coreG/FE_PHC68_A_2_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.208 |    0.199 | 
     | coreG/FE_PHC52_A_2_ | A ^ -> Y ^   | BUFX3    | 0.018 | 0.053 |   0.260 |    0.252 | 
     | coreG/FE_PHC36_A_2_ | A ^ -> Y ^   | BUFX3    | 0.016 | 0.050 |   0.310 |    0.302 | 
     | coreG/Areg_reg_2_   | D ^          | SDFFSRX1 | 0.016 | 0.000 |   0.310 |    0.302 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.009 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.066 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.326 | 
     | coreG/Areg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.345 |    0.354 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin coreG/Breg_reg_3_/CK 
Endpoint:   coreG/Breg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padB_3_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.344
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.301
  Arrival Time                  0.310
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padB_3_ ^    |          | 0.000 |       |   0.000 |   -0.009 | 
     | inpB_3              | PAD ^ -> Y ^ | PDUDGZ   | 0.021 | 0.054 |   0.054 |    0.045 | 
     | coreG/FE_PHC2_B_3_  | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.108 |    0.099 | 
     | coreG/FE_PHC18_B_3_ | A ^ -> Y ^   | BUFX3    | 0.021 | 0.055 |   0.162 |    0.153 | 
     | coreG/FE_PHC66_B_3_ | A ^ -> Y ^   | CLKBUFX1 | 0.023 | 0.043 |   0.206 |    0.197 | 
     | coreG/FE_PHC50_B_3_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.259 |    0.250 | 
     | coreG/FE_PHC34_B_3_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.310 |    0.301 | 
     | coreG/Breg_reg_3_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.310 |    0.301 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.009 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.066 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.327 | 
     | coreG/Breg_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.353 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin coreG/Areg_reg_1_/CK 
Endpoint:   coreG/Areg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padA_1_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.345
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.301
  Arrival Time                  0.311
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padA_1_ ^    |          | 0.000 |       |   0.000 |   -0.009 | 
     | inpA_1              | PAD ^ -> Y ^ | PDUDGZ   | 0.025 | 0.056 |   0.056 |    0.046 | 
     | coreG/FE_PHC4_A_1_  | A ^ -> Y ^   | BUFX3    | 0.020 | 0.056 |   0.111 |    0.102 | 
     | coreG/FE_PHC21_A_1_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.166 |    0.156 | 
     | coreG/FE_PHC71_A_1_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.208 |    0.199 | 
     | coreG/FE_PHC54_A_1_ | A ^ -> Y ^   | BUFX3    | 0.018 | 0.053 |   0.261 |    0.251 | 
     | coreG/FE_PHC37_A_1_ | A ^ -> Y ^   | BUFX3    | 0.016 | 0.050 |   0.311 |    0.301 | 
     | coreG/Areg_reg_1_   | D ^          | SDFFSRX1 | 0.016 | 0.000 |   0.311 |    0.301 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.009 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.067 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.327 | 
     | coreG/Areg_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.345 |    0.354 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin coreG/Areg_reg_3_/CK 
Endpoint:   coreG/Areg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padA_3_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.345
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.302
  Arrival Time                  0.314
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padA_3_ ^    |          | 0.000 |       |   0.000 |   -0.013 | 
     | inpA_3              | PAD ^ -> Y ^ | PDUDGZ   | 0.027 | 0.056 |   0.056 |    0.043 | 
     | coreG/FE_PHC7_A_3_  | A ^ -> Y ^   | BUFX3    | 0.020 | 0.059 |   0.115 |    0.102 | 
     | coreG/FE_PHC25_A_3_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.169 |    0.156 | 
     | coreG/FE_PHC73_A_3_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.211 |    0.199 | 
     | coreG/FE_PHC57_A_3_ | A ^ -> Y ^   | BUFX3    | 0.018 | 0.053 |   0.264 |    0.251 | 
     | coreG/FE_PHC40_A_3_ | A ^ -> Y ^   | BUFX3    | 0.016 | 0.050 |   0.314 |    0.301 | 
     | coreG/Areg_reg_3_   | D ^          | SDFFSRX1 | 0.016 | 0.000 |   0.314 |    0.302 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.013 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.070 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.330 | 
     | coreG/Areg_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.345 |    0.357 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin coreG/Creg_reg_1_/CK 
Endpoint:   coreG/Creg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padC_1_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.344
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.301
  Arrival Time                  0.314
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padC_1_ ^    |          | 0.000 |       |   0.000 |   -0.013 | 
     | inpC_1              | PAD ^ -> Y ^ | PDUDGZ   | 0.026 | 0.056 |   0.056 |    0.043 | 
     | coreG/FE_PHC5_C_1_  | A ^ -> Y ^   | BUFX3    | 0.019 | 0.058 |   0.113 |    0.101 | 
     | coreG/FE_PHC23_C_1_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.167 |    0.155 | 
     | coreG/FE_PHC70_C_1_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.210 |    0.197 | 
     | coreG/FE_PHC55_C_1_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.263 |    0.250 | 
     | coreG/FE_PHC38_C_1_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.314 |    0.301 | 
     | coreG/Creg_reg_1_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.314 |    0.301 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.013 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.070 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.330 | 
     | coreG/Creg_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.344 |    0.357 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin coreG/Areg_reg_0_/CK 
Endpoint:   coreG/Areg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padA_0_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.345
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.302
  Arrival Time                  0.315
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padA_0_ ^    |          | 0.000 |       |   0.000 |   -0.013 | 
     | inpA_0              | PAD ^ -> Y ^ | PDUDGZ   | 0.020 | 0.053 |   0.053 |    0.040 | 
     | coreG/FE_PHC1_A_0_  | A ^ -> Y ^   | BUFX3    | 0.019 | 0.054 |   0.107 |    0.094 | 
     | coreG/FE_PHC64_A_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.159 |    0.146 | 
     | coreG/FE_PHC48_A_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.052 |   0.212 |    0.199 | 
     | coreG/FE_PHC32_A_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.052 |   0.264 |    0.251 | 
     | coreG/FE_PHC16_A_0_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.315 |    0.302 | 
     | coreG/Areg_reg_0_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.315 |    0.302 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.013 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.071 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.331 | 
     | coreG/Areg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.345 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin coreG/Creg_reg_3_/CK 
Endpoint:   coreG/Creg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padC_3_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.343
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.300
  Arrival Time                  0.315
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padC_3_ ^    |          | 0.000 |       |   0.000 |   -0.015 | 
     | inpC_3              | PAD ^ -> Y ^ | PDUDGZ   | 0.025 | 0.056 |   0.056 |    0.040 | 
     | coreG/FE_PHC6_C_3_  | A ^ -> Y ^   | BUFX3    | 0.021 | 0.058 |   0.113 |    0.098 | 
     | coreG/FE_PHC72_C_3_ | A ^ -> Y ^   | CLKBUFX1 | 0.023 | 0.043 |   0.157 |    0.141 | 
     | coreG/FE_PHC53_C_3_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.054 |   0.211 |    0.196 | 
     | coreG/FE_PHC39_C_3_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.264 |    0.249 | 
     | coreG/FE_PHC24_C_3_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.315 |    0.299 | 
     | coreG/Creg_reg_3_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.315 |    0.300 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.015 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.073 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.333 | 
     | coreG/Creg_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.358 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin coreG/Creg_reg_2_/CK 
Endpoint:   coreG/Creg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padC_2_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.343
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.299
  Arrival Time                  0.315
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padC_2_ ^    |          | 0.000 |       |   0.000 |   -0.016 | 
     | inpC_2              | PAD ^ -> Y ^ | PDUDGZ   | 0.026 | 0.056 |   0.056 |    0.040 | 
     | coreG/FE_PHC8_C_2_  | A ^ -> Y ^   | BUFX3    | 0.019 | 0.057 |   0.113 |    0.097 | 
     | coreG/FE_PHC42_C_2_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.166 |    0.150 | 
     | coreG/FE_PHC26_C_2_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.220 |    0.204 | 
     | coreG/FE_PHC74_C_2_ | A ^ -> Y ^   | CLKBUFX1 | 0.024 | 0.044 |   0.264 |    0.248 | 
     | coreG/FE_PHC58_C_2_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.052 |   0.315 |    0.299 | 
     | coreG/Creg_reg_2_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.315 |    0.299 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.016 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.073 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.334 | 
     | coreG/Creg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.359 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin coreG/Breg_reg_2_/CK 
Endpoint:   coreG/Breg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padB_2_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.329
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.286
  Arrival Time                  0.304
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padB_2_ ^    |          | 0.000 |       |   0.000 |   -0.018 | 
     | inpB_2              | PAD ^ -> Y ^ | PDUDGZ   | 0.020 | 0.053 |   0.053 |    0.035 | 
     | coreG/FE_PHC10_B_2_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.106 |    0.088 | 
     | coreG/FE_PHC43_B_2_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.159 |    0.141 | 
     | coreG/FE_PHC27_B_2_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.211 |    0.193 | 
     | coreG/FE_PHC75_B_2_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.253 |    0.235 | 
     | coreG/FE_PHC59_B_2_ | A ^ -> Y ^   | BUFX3    | 0.016 | 0.051 |   0.304 |    0.286 | 
     | coreG/Breg_reg_2_   | D ^          | SDFFSRX1 | 0.016 | 0.000 |   0.304 |    0.286 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.018 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.075 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.336 | 
     | coreG/Breg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.012 |   0.329 |    0.347 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin coreG/Creg_reg_0_/CK 
Endpoint:   coreG/Creg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padC_0_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.343
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                 0.299
  Arrival Time                  0.320
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padC_0_ ^    |          | 0.000 |       |   0.000 |   -0.020 | 
     | inpC_0              | PAD ^ -> Y ^ | PDUDGZ   | 0.029 | 0.058 |   0.058 |    0.037 | 
     | coreG/FE_PHC11_C_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.059 |   0.116 |    0.096 | 
     | coreG/FE_PHC28_C_0_ | A ^ -> Y ^   | BUFX3    | 0.021 | 0.054 |   0.171 |    0.150 | 
     | coreG/FE_PHC76_C_0_ | A ^ -> Y ^   | CLKBUFX1 | 0.023 | 0.043 |   0.214 |    0.194 | 
     | coreG/FE_PHC60_C_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.054 |   0.267 |    0.247 | 
     | coreG/FE_PHC44_C_0_ | A ^ -> Y ^   | BUFX3    | 0.018 | 0.052 |   0.319 |    0.299 | 
     | coreG/Creg_reg_0_   | D ^          | SDFFSRX1 | 0.018 | 0.000 |   0.320 |    0.299 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.020 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.077 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.338 | 
     | coreG/Creg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.363 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin coreG/Breg_reg_0_/CK 
Endpoint:   coreG/Breg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padB_0_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.329
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.286
  Arrival Time                  0.312
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padB_0_ ^    |          | 0.000 |       |   0.000 |   -0.026 | 
     | inpB_0              | PAD ^ -> Y ^ | PDUDGZ   | 0.025 | 0.056 |   0.056 |    0.030 | 
     | coreG/FE_PHC12_B_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.056 |   0.112 |    0.086 | 
     | coreG/FE_PHC29_B_0_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.166 |    0.140 | 
     | coreG/FE_PHC77_B_0_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.042 |   0.208 |    0.182 | 
     | coreG/FE_PHC61_B_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.054 |   0.262 |    0.235 | 
     | coreG/FE_PHC45_B_0_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.312 |    0.286 | 
     | coreG/Breg_reg_0_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.312 |    0.286 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.026 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.083 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.344 | 
     | coreG/Breg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.012 |   0.329 |    0.356 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin coreG/Dreg_reg_0_/CK 
Endpoint:   coreG/Dreg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padD_0_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.345
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.302
  Arrival Time                  0.329
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padD_0_ ^    |          | 0.000 |       |   0.000 |   -0.027 | 
     | inpD_0              | PAD ^ -> Y ^ | PDUDGZ   | 0.055 | 0.057 |   0.057 |    0.030 | 
     | coreG/FE_PHC9_D_0_  | A ^ -> Y ^   | BUFX3    | 0.020 | 0.070 |   0.127 |    0.100 | 
     | coreG/FE_PHC19_D_0_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.181 |    0.154 | 
     | coreG/FE_PHC51_D_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.234 |    0.207 | 
     | coreG/FE_PHC35_D_0_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.287 |    0.260 | 
     | coreG/FE_PHC67_D_0_ | A ^ -> Y ^   | BUFX1    | 0.015 | 0.042 |   0.329 |    0.302 | 
     | coreG/Dreg_reg_0_   | D ^          | SDFFSRX1 | 0.015 | 0.000 |   0.329 |    0.302 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.027 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.084 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.345 | 
     | coreG/Dreg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.345 |    0.372 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin coreG/Dreg_reg_2_/CK 
Endpoint:   coreG/Dreg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padD_2_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.344
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.301
  Arrival Time                  0.330
  Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padD_2_ ^    |          | 0.000 |       |   0.000 |   -0.029 | 
     | inpD_2              | PAD ^ -> Y ^ | PDUDGZ   | 0.062 | 0.057 |   0.057 |    0.029 | 
     | coreG/FE_PHC13_D_2_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.074 |   0.132 |    0.103 | 
     | coreG/FE_PHC22_D_2_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.186 |    0.157 | 
     | coreG/FE_PHC56_D_2_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.238 |    0.210 | 
     | coreG/FE_PHC41_D_2_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.292 |    0.263 | 
     | coreG/FE_PHC69_D_2_ | A ^ -> Y ^   | CLKBUFX1 | 0.016 | 0.038 |   0.330 |    0.301 | 
     | coreG/Dreg_reg_2_   | D ^          | SDFFSRX1 | 0.016 | 0.000 |   0.330 |    0.301 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.029 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.086 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.346 | 
     | coreG/Dreg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.027 |   0.344 |    0.373 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin coreG/Dreg_reg_3_/CK 
Endpoint:   coreG/Dreg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padD_3_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.342
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                 0.299
  Arrival Time                  0.335
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padD_3_ ^    |          | 0.000 |       |   0.000 |   -0.036 | 
     | inpD_3              | PAD ^ -> Y ^ | PDUDGZ   | 0.065 | 0.058 |   0.058 |    0.021 | 
     | coreG/FE_PHC14_D_3_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.076 |   0.133 |    0.097 | 
     | coreG/FE_PHC30_D_3_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.187 |    0.151 | 
     | coreG/FE_PHC46_D_3_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.241 |    0.205 | 
     | coreG/FE_PHC78_D_3_ | A ^ -> Y ^   | CLKBUFX1 | 0.022 | 0.043 |   0.284 |    0.247 | 
     | coreG/FE_PHC62_D_3_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.051 |   0.335 |    0.299 | 
     | coreG/Dreg_reg_3_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.335 |    0.299 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.036 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.094 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.354 | 
     | coreG/Dreg_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.024 |   0.342 |    0.378 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin coreG/Dreg_reg_1_/CK 
Endpoint:   coreG/Dreg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: padD_1_             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.329
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                 0.285
  Arrival Time                  0.346
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | padD_1_ ^    |          | 0.000 |       |   0.000 |   -0.061 | 
     | inpD_1              | PAD ^ -> Y ^ | PDUDGZ   | 0.082 | 0.059 |   0.059 |   -0.002 | 
     | coreG/FE_PHC15_D_1_ | A ^ -> Y ^   | BUFX3    | 0.021 | 0.083 |   0.142 |    0.081 | 
     | coreG/FE_PHC31_D_1_ | A ^ -> Y ^   | BUFX3    | 0.019 | 0.053 |   0.196 |    0.135 | 
     | coreG/FE_PHC47_D_1_ | A ^ -> Y ^   | BUFX3    | 0.020 | 0.054 |   0.250 |    0.189 | 
     | coreG/FE_PHC79_D_1_ | A ^ -> Y ^   | CLKBUFX1 | 0.024 | 0.044 |   0.294 |    0.233 | 
     | coreG/FE_PHC63_D_1_ | A ^ -> Y ^   | BUFX3    | 0.017 | 0.052 |   0.346 |    0.285 | 
     | coreG/Dreg_reg_1_   | D ^          | SDFFSRX1 | 0.017 | 0.000 |   0.346 |    0.285 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.061 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.118 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.379 | 
     | coreG/Dreg_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.011 |   0.329 |    0.389 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin coreG/R1_C_reg_1_/CK 
Endpoint:   coreG/R1_C_reg_1_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_1_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.339
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.247
  Arrival Time                  0.644
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.398 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.340 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.080 | 
     | coreG/Dreg_reg_1_ | CK ^ -> QN ^ | SDFFSRX1 | 0.049 | 0.222 |   0.539 |    0.142 | 
     | coreG/U253        | A1 ^ -> Y v  | OAI22X1  | 0.015 | 0.105 |   0.644 |    0.246 | 
     | coreG/R1_C_reg_1_ | D v          | SDFFSRX1 | 0.015 | 0.000 |   0.644 |    0.247 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.398 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.455 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.715 | 
     | coreG/R1_C_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.021 |   0.339 |    0.736 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin coreG/R1_A_reg_0_/CK 
Endpoint:   coreG/R1_A_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_0_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.246
  Arrival Time                  0.648
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.402 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.344 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.084 | 
     | coreG/Breg_reg_0_ | CK ^ -> Q v  | SDFFSRX1 | 0.047 | 0.258 |   0.576 |    0.174 | 
     | coreG/U268        | A1 v -> Y ^  | AOI22X1  | 0.054 | 0.046 |   0.621 |    0.220 | 
     | coreG/U195        | A ^ -> Y v   | INVX1    | 0.026 | 0.026 |   0.647 |    0.246 | 
     | coreG/R1_A_reg_0_ | D v          | SDFFSRX1 | 0.026 | 0.000 |   0.648 |    0.246 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.402 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.459 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.719 | 
     | coreG/R1_A_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.745 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin coreG/R2_C_reg_1_/CK 
Endpoint:   coreG/R2_C_reg_1_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_1_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.337
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.242
  Arrival Time                  0.652
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.410 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.352 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.092 | 
     | coreG/R1_D_reg_1_ | CK ^ -> QN ^ | SDFFSRX1 | 0.048 | 0.224 |   0.541 |    0.132 | 
     | coreG/U229        | A1 ^ -> Y v  | OAI22X1  | 0.021 | 0.110 |   0.651 |    0.242 | 
     | coreG/R2_C_reg_1_ | D v          | SDFFSRX1 | 0.021 | 0.000 |   0.652 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.410 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.467 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.727 | 
     | coreG/R2_C_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.019 |   0.337 |    0.747 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin coreG/R1_A_reg_2_/CK 
Endpoint:   coreG/R1_A_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_2_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.245
  Arrival Time                  0.656
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.410 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.353 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.093 | 
     | coreG/Breg_reg_2_ | CK ^ -> Q v  | SDFFSRX1 | 0.045 | 0.256 |   0.574 |    0.164 | 
     | coreG/U266        | A1 v -> Y ^  | AOI22X1  | 0.068 | 0.055 |   0.629 |    0.219 | 
     | coreG/U193        | A ^ -> Y v   | INVX1    | 0.028 | 0.026 |   0.655 |    0.245 | 
     | coreG/R1_A_reg_2_ | D v          | SDFFSRX1 | 0.028 | 0.000 |   0.656 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.410 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.468 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.728 | 
     | coreG/R1_A_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.754 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin coreG/R2_A_reg_0_/CK 
Endpoint:   coreG/R2_A_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_B_reg_0_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.244
  Arrival Time                  0.656
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.412 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.354 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.094 | 
     | coreG/R1_B_reg_0_ | CK ^ -> Q v  | SDFFSRX1 | 0.052 | 0.261 |   0.579 |    0.167 | 
     | coreG/U244        | A1 v -> Y ^  | AOI22X1  | 0.057 | 0.048 |   0.627 |    0.215 | 
     | coreG/U180        | A ^ -> Y v   | INVX1    | 0.029 | 0.029 |   0.656 |    0.244 | 
     | coreG/R2_A_reg_0_ | D v          | SDFFSRX1 | 0.029 | 0.000 |   0.656 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.412 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.469 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.729 | 
     | coreG/R2_A_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.754 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin coreG/S3reg_reg_1_/CK 
Endpoint:   coreG/S3reg_reg_1_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_1_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.252
  Arrival Time                  0.665
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.413 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.356 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.095 | 
     | coreG/R2_D_reg_1_  | CK ^ -> QN ^ | SDFFSRX1 | 0.055 | 0.241 |   0.559 |    0.146 | 
     | coreG/U205         | A1 ^ -> Y v  | OAI22X1  | 0.015 | 0.106 |   0.665 |    0.252 | 
     | coreG/S3reg_reg_1_ | D v          | SDFFSRX1 | 0.015 | 0.000 |   0.665 |    0.252 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.413 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.470 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.731 | 
     | coreG/S3reg_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.757 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin coreG/R2_D_reg_1_/CK 
Endpoint:   coreG/R2_D_reg_1_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_1_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.245
  Arrival Time                  0.659
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.414 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.357 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.096 | 
     | coreG/R1_D_reg_1_ | CK ^ -> QN ^ | SDFFSRX1 | 0.048 | 0.224 |   0.541 |    0.127 | 
     | coreG/U223        | A1 ^ -> Y v  | OAI22X1  | 0.028 | 0.117 |   0.658 |    0.244 | 
     | coreG/R2_D_reg_1_ | D v          | SDFFSRX1 | 0.028 | 0.001 |   0.659 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.414 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.471 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.732 | 
     | coreG/R2_D_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.757 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin coreG/S4reg_reg_1_/CK 
Endpoint:   coreG/S4reg_reg_1_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_1_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.251
  Arrival Time                  0.667
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.417 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.359 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.099 | 
     | coreG/R2_D_reg_1_  | CK ^ -> QN ^ | SDFFSRX1 | 0.055 | 0.241 |   0.559 |    0.143 | 
     | coreG/U199         | A1 ^ -> Y v  | OAI22X1  | 0.017 | 0.108 |   0.667 |    0.250 | 
     | coreG/S4reg_reg_1_ | D v          | SDFFSRX1 | 0.017 | 0.000 |   0.667 |    0.251 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.417 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.474 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.734 | 
     | coreG/S4reg_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.760 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin coreG/R1_D_reg_1_/CK 
Endpoint:   coreG/R1_D_reg_1_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_1_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.331
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.233
  Arrival Time                  0.656
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.423 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.366 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.106 | 
     | coreG/Dreg_reg_1_ | CK ^ -> QN ^ | SDFFSRX1 | 0.049 | 0.222 |   0.539 |    0.116 | 
     | coreG/U247        | A1 ^ -> Y v  | OAI22X1  | 0.028 | 0.116 |   0.656 |    0.232 | 
     | coreG/R1_D_reg_1_ | D v          | SDFFSRX1 | 0.028 | 0.000 |   0.656 |    0.233 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.423 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.481 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.741 | 
     | coreG/R1_D_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.013 |   0.331 |    0.754 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin coreG/S3reg_reg_0_/CK 
Endpoint:   coreG/S3reg_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_0_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.252
  Arrival Time                  0.679
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.428 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.370 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.110 | 
     | coreG/R2_D_reg_0_  | CK ^ -> QN ^ | SDFFSRX1 | 0.076 | 0.252 |   0.569 |    0.142 | 
     | coreG/U207         | A1 ^ -> Y v  | OAI22X1  | 0.015 | 0.110 |   0.679 |    0.252 | 
     | coreG/S3reg_reg_0_ | D v          | SDFFSRX1 | 0.015 | 0.000 |   0.679 |    0.252 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.428 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.485 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.746 | 
     | coreG/S3reg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.772 | 
     +-----------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin coreG/R2_D_reg_0_/CK 
Endpoint:   coreG/R2_D_reg_0_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_0_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.336
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.244
  Arrival Time                  0.672
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.428 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.371 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.110 | 
     | coreG/R1_D_reg_0_ | CK ^ -> QN ^ | SDFFSRX1 | 0.072 | 0.244 |   0.562 |    0.134 | 
     | coreG/U224        | A1 ^ -> Y v  | OAI22X1  | 0.016 | 0.110 |   0.672 |    0.244 | 
     | coreG/R2_D_reg_0_ | D v          | SDFFSRX1 | 0.016 | 0.000 |   0.672 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.428 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.485 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.746 | 
     | coreG/R2_D_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.019 |   0.336 |    0.764 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin coreG/R2_A_reg_2_/CK 
Endpoint:   coreG/R2_A_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_B_reg_2_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.342
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.242
  Arrival Time                  0.671
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.428 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.371 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.110 | 
     | coreG/R1_B_reg_2_ | CK ^ -> Q v  | SDFFSRX1 | 0.053 | 0.262 |   0.580 |    0.152 | 
     | coreG/U242        | A1 v -> Y ^  | AOI22X1  | 0.076 | 0.062 |   0.642 |    0.214 | 
     | coreG/U178        | A ^ -> Y v   | INVX1    | 0.030 | 0.028 |   0.670 |    0.242 | 
     | coreG/R2_A_reg_2_ | D v          | SDFFSRX1 | 0.030 | 0.000 |   0.671 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.428 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.485 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.746 | 
     | coreG/R2_A_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.024 |   0.342 |    0.770 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin coreG/R2_B_reg_0_/CK 
Endpoint:   coreG/R2_B_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_0_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.341
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.240
  Arrival Time                  0.671
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.431 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.374 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.113 | 
     | coreG/R1_C_reg_0_ | CK ^ -> Q v  | SDFFSRX1 | 0.052 | 0.261 |   0.579 |    0.148 | 
     | coreG/U239        | A1 v -> Y ^  | AOI22X1  | 0.071 | 0.059 |   0.637 |    0.207 | 
     | coreG/U174        | A ^ -> Y v   | INVX1    | 0.034 | 0.033 |   0.671 |    0.240 | 
     | coreG/R2_B_reg_0_ | D v          | SDFFSRX1 | 0.034 | 0.000 |   0.671 |    0.240 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.431 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.488 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.749 | 
     | coreG/R2_B_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.023 |   0.341 |    0.772 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin coreG/S2reg_reg_0_/CK 
Endpoint:   coreG/S2reg_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_C_reg_0_/Q  (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.336
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.237
  Arrival Time                  0.668
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.431 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.374 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.114 | 
     | coreG/R2_C_reg_0_  | CK ^ -> Q v  | SDFFSRX1 | 0.053 | 0.270 |   0.587 |    0.156 | 
     | coreG/U215         | A1 v -> Y ^  | AOI22X1  | 0.061 | 0.051 |   0.639 |    0.208 | 
     | coreG/U159         | A ^ -> Y v   | INVX1    | 0.030 | 0.029 |   0.668 |    0.237 | 
     | coreG/S2reg_reg_0_ | D v          | SDFFSRX1 | 0.030 | 0.000 |   0.668 |    0.237 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.431 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.489 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.749 | 
     | coreG/S2reg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.018 |   0.336 |    0.767 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin coreG/S4reg_reg_3_/CK 
Endpoint:   coreG/S4reg_reg_3_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_3_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.249
  Arrival Time                  0.681
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.431 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.374 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.114 | 
     | coreG/R2_D_reg_3_  | CK ^ -> QN ^ | SDFFSRX1 | 0.071 | 0.248 |   0.566 |    0.135 | 
     | coreG/U197         | A1 ^ -> Y v  | OAI22X1  | 0.021 | 0.114 |   0.680 |    0.249 | 
     | coreG/S4reg_reg_3_ | D v          | SDFFSRX1 | 0.021 | 0.000 |   0.681 |    0.249 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.431 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.489 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.749 | 
     | coreG/S4reg_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.776 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin coreG/S3reg_reg_2_/CK 
Endpoint:   coreG/S3reg_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_2_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.252
  Arrival Time                  0.685
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.433 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.376 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.115 | 
     | coreG/R2_D_reg_2_  | CK ^ -> QN ^ | SDFFSRX1 | 0.082 | 0.257 |   0.574 |    0.141 | 
     | coreG/U203         | A1 ^ -> Y v  | OAI22X1  | 0.015 | 0.111 |   0.685 |    0.252 | 
     | coreG/S3reg_reg_2_ | D v          | SDFFSRX1 | 0.015 | 0.000 |   0.685 |    0.252 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.433 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.490 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.751 | 
     | coreG/S3reg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.777 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin coreG/R2_C_reg_0_/CK 
Endpoint:   coreG/R2_C_reg_0_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_0_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.337
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.242
  Arrival Time                  0.676
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.435 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.377 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.117 | 
     | coreG/R1_D_reg_0_ | CK ^ -> QN ^ | SDFFSRX1 | 0.072 | 0.244 |   0.562 |    0.127 | 
     | coreG/U231        | A1 ^ -> Y v  | OAI22X1  | 0.021 | 0.115 |   0.676 |    0.242 | 
     | coreG/R2_C_reg_0_ | D v          | SDFFSRX1 | 0.021 | 0.000 |   0.676 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.435 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.492 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.752 | 
     | coreG/R2_C_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.019 |   0.337 |    0.771 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin coreG/S4reg_reg_2_/CK 
Endpoint:   coreG/S4reg_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_2_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.251
  Arrival Time                  0.687
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.437 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.379 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.119 | 
     | coreG/R2_D_reg_2_  | CK ^ -> QN ^ | SDFFSRX1 | 0.082 | 0.257 |   0.574 |    0.137 | 
     | coreG/U198         | A1 ^ -> Y v  | OAI22X1  | 0.018 | 0.113 |   0.687 |    0.250 | 
     | coreG/S4reg_reg_2_ | D v          | SDFFSRX1 | 0.018 | 0.000 |   0.687 |    0.251 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.437 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.494 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.754 | 
     | coreG/S4reg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.781 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin coreG/R1_B_reg_2_/CK 
Endpoint:   coreG/R1_B_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_2_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.329
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.230
  Arrival Time                  0.667
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.437 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.380 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.119 | 
     | coreG/Creg_reg_2_ | CK ^ -> Q v  | SDFFSRX1 | 0.050 | 0.273 |   0.591 |    0.154 | 
     | coreG/U259        | A1 v -> Y ^  | AOI22X1  | 0.055 | 0.047 |   0.638 |    0.201 | 
     | coreG/U185        | A ^ -> Y v   | INVX1    | 0.029 | 0.029 |   0.667 |    0.230 | 
     | coreG/R1_B_reg_2_ | D v          | SDFFSRX1 | 0.029 | 0.000 |   0.667 |    0.230 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.437 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.494 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.755 | 
     | coreG/R1_B_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.011 |   0.329 |    0.766 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin coreG/R1_B_reg_0_/CK 
Endpoint:   coreG/R1_B_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_0_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.329
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.232
  Arrival Time                  0.670
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.381 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.120 | 
     | coreG/Creg_reg_0_ | CK ^ -> Q v  | SDFFSRX1 | 0.056 | 0.279 |   0.596 |    0.158 | 
     | coreG/U263        | A1 v -> Y ^  | AOI22X1  | 0.055 | 0.048 |   0.644 |    0.206 | 
     | coreG/U189        | A ^ -> Y v   | INVX1    | 0.026 | 0.025 |   0.670 |    0.232 | 
     | coreG/R1_B_reg_0_ | D v          | SDFFSRX1 | 0.026 | 0.000 |   0.670 |    0.232 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.495 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.756 | 
     | coreG/R1_B_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.012 |   0.329 |    0.767 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin coreG/S4reg_reg_0_/CK 
Endpoint:   coreG/S4reg_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_0_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.344
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.249
  Arrival Time                  0.686
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.438 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.381 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.120 | 
     | coreG/R2_D_reg_0_  | CK ^ -> QN ^ | SDFFSRX1 | 0.076 | 0.252 |   0.569 |    0.132 | 
     | coreG/U200         | A1 ^ -> Y v  | OAI22X1  | 0.022 | 0.117 |   0.686 |    0.248 | 
     | coreG/S4reg_reg_0_ | D v          | SDFFSRX1 | 0.022 | 0.000 |   0.686 |    0.249 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.438 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.495 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.756 | 
     | coreG/S4reg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.344 |    0.782 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin coreG/S3reg_reg_3_/CK 
Endpoint:   coreG/S3reg_reg_3_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_3_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.337
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.242
  Arrival Time                  0.682
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.440 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.383 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.122 | 
     | coreG/R2_D_reg_3_  | CK ^ -> QN ^ | SDFFSRX1 | 0.071 | 0.248 |   0.566 |    0.126 | 
     | coreG/U201         | A1 ^ -> Y v  | OAI22X1  | 0.022 | 0.115 |   0.681 |    0.242 | 
     | coreG/S3reg_reg_3_ | D v          | SDFFSRX1 | 0.022 | 0.000 |   0.682 |    0.242 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.440 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.497 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.758 | 
     | coreG/S3reg_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.019 |   0.337 |    0.777 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin coreG/R1_D_reg_3_/CK 
Endpoint:   coreG/R1_D_reg_3_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_3_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.341
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.249
  Arrival Time                  0.693
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.444 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.387 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.126 | 
     | coreG/Dreg_reg_3_ | CK ^ -> QN ^ | SDFFSRX1 | 0.084 | 0.264 |   0.581 |    0.137 | 
     | coreG/U245        | A1 ^ -> Y v  | OAI22X1  | 0.016 | 0.112 |   0.693 |    0.249 | 
     | coreG/R1_D_reg_3_ | D v          | SDFFSRX1 | 0.016 | 0.000 |   0.693 |    0.249 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.444 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.501 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.762 | 
     | coreG/R1_D_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.024 |   0.341 |    0.785 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin coreG/S2reg_reg_2_/CK 
Endpoint:   coreG/S2reg_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_C_reg_2_/Q  (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.340
+ Hold                         -0.109
+ Phase Shift                   0.000
= Required Time                 0.230
  Arrival Time                  0.676
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.446 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.388 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.128 | 
     | coreG/R2_C_reg_2_  | CK ^ -> Q v  | SDFFSRX1 | 0.047 | 0.259 |   0.577 |    0.131 | 
     | coreG/U211         | A1 v -> Y ^  | AOI22X1  | 0.057 | 0.047 |   0.624 |    0.178 | 
     | coreG/U155         | A ^ -> Y v   | INVX1    | 0.052 | 0.051 |   0.675 |    0.230 | 
     | coreG/S2reg_reg_2_ | D v          | SDFFSRX1 | 0.052 | 0.001 |   0.676 |    0.230 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.446 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.503 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.763 | 
     | coreG/S2reg_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.022 |   0.340 |    0.785 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin coreG/R1_C_reg_3_/CK 
Endpoint:   coreG/R1_C_reg_3_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_3_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.338
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.246
  Arrival Time                  0.692
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.446 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.389 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.128 | 
     | coreG/Dreg_reg_3_ | CK ^ -> QN ^ | SDFFSRX1 | 0.084 | 0.264 |   0.581 |    0.135 | 
     | coreG/U249        | A1 ^ -> Y v  | OAI22X1  | 0.015 | 0.111 |   0.692 |    0.246 | 
     | coreG/R1_C_reg_3_ | D v          | SDFFSRX1 | 0.015 | 0.000 |   0.692 |    0.246 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.446 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.503 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.764 | 
     | coreG/R1_C_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.021 |   0.338 |    0.784 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin coreG/S1reg_reg_0_/CK 
Endpoint:   coreG/S1reg_reg_0_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_B_reg_0_/Q  (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.340
+ Hold                         -0.105
+ Phase Shift                   0.000
= Required Time                 0.235
  Arrival Time                  0.682
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.448 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.390 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.130 | 
     | coreG/R2_B_reg_0_  | CK ^ -> Q v  | SDFFSRX1 | 0.049 | 0.271 |   0.588 |    0.141 | 
     | coreG/U220         | A1 v -> Y ^  | AOI22X1  | 0.060 | 0.050 |   0.638 |    0.191 | 
     | coreG/U165         | A ^ -> Y v   | INVX1    | 0.043 | 0.044 |   0.682 |    0.234 | 
     | coreG/S1reg_reg_0_ | D v          | SDFFSRX1 | 0.043 | 0.001 |   0.682 |    0.235 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.448 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.505 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.765 | 
     | coreG/S1reg_reg_0_ | CK ^         | SDFFSRX1 | 0.357 | 0.022 |   0.340 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin coreG/R2_A_reg_3_/CK 
Endpoint:   coreG/R2_A_reg_3_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_B_reg_3_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.329
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.229
  Arrival Time                  0.681
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.452 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.394 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.134 | 
     | coreG/R1_B_reg_3_ | CK ^ -> Q v  | SDFFSRX1 | 0.076 | 0.280 |   0.598 |    0.146 | 
     | coreG/U241        | A0 v -> Y ^  | AOI22X1  | 0.055 | 0.049 |   0.647 |    0.195 | 
     | coreG/U177        | A ^ -> Y v   | INVX1    | 0.032 | 0.033 |   0.680 |    0.229 | 
     | coreG/R2_A_reg_3_ | D v          | SDFFSRX1 | 0.032 | 0.000 |   0.681 |    0.229 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.452 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.509 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.769 | 
     | coreG/R2_A_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.012 |   0.329 |    0.781 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin coreG/R2_B_reg_3_/CK 
Endpoint:   coreG/R2_B_reg_3_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_3_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.331
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.233
  Arrival Time                  0.685
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.452 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.395 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.134 | 
     | coreG/R1_C_reg_3_ | CK ^ -> Q v  | SDFFSRX1 | 0.067 | 0.283 |   0.601 |    0.149 | 
     | coreG/U233        | A1 v -> Y ^  | AOI22X1  | 0.064 | 0.057 |   0.658 |    0.206 | 
     | coreG/U168        | A ^ -> Y v   | INVX1    | 0.028 | 0.027 |   0.685 |    0.233 | 
     | coreG/R2_B_reg_3_ | D v          | SDFFSRX1 | 0.028 | 0.000 |   0.685 |    0.233 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.452 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.509 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.770 | 
     | coreG/R2_B_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.013 |   0.331 |    0.783 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin coreG/R2_D_reg_2_/CK 
Endpoint:   coreG/R2_D_reg_2_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_2_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.337
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.245
  Arrival Time                  0.697
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.453 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.396 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.135 | 
     | coreG/R1_D_reg_2_ | CK ^ -> QN ^ | SDFFSRX1 | 0.093 | 0.268 |   0.585 |    0.132 | 
     | coreG/U222        | A1 ^ -> Y v  | OAI22X1  | 0.015 | 0.112 |   0.697 |    0.244 | 
     | coreG/R2_D_reg_2_ | D v          | SDFFSRX1 | 0.015 | 0.000 |   0.697 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.453 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.510 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.771 | 
     | coreG/R2_D_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.019 |   0.337 |    0.789 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin coreG/R1_A_reg_3_/CK 
Endpoint:   coreG/R1_A_reg_3_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_3_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.244
  Arrival Time                  0.697
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.453 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.396 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.135 | 
     | coreG/Breg_reg_3_ | CK ^ -> Q v  | SDFFSRX1 | 0.069 | 0.290 |   0.608 |    0.155 | 
     | coreG/U265        | A1 v -> Y ^  | AOI22X1  | 0.069 | 0.062 |   0.670 |    0.216 | 
     | coreG/U192        | A ^ -> Y v   | INVX1    | 0.029 | 0.027 |   0.697 |    0.244 | 
     | coreG/R1_A_reg_3_ | D v          | SDFFSRX1 | 0.029 | 0.000 |   0.697 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.453 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.510 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.771 | 
     | coreG/R1_A_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.796 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin coreG/R2_B_reg_2_/CK 
Endpoint:   coreG/R2_B_reg_2_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_2_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.339
+ Hold                         -0.108
+ Phase Shift                   0.000
= Required Time                 0.231
  Arrival Time                  0.685
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.454 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.397 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.137 | 
     | coreG/R1_C_reg_2_ | CK ^ -> Q v  | SDFFSRX1 | 0.052 | 0.268 |   0.586 |    0.132 | 
     | coreG/U235        | A1 v -> Y ^  | AOI22X1  | 0.060 | 0.051 |   0.637 |    0.182 | 
     | coreG/U170        | A ^ -> Y v   | INVX1    | 0.048 | 0.048 |   0.685 |    0.230 | 
     | coreG/R2_B_reg_2_ | D v          | SDFFSRX1 | 0.048 | 0.001 |   0.685 |    0.231 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.454 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.512 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.772 | 
     | coreG/R2_B_reg_2_ | CK ^         | SDFFSRX1 | 0.357 | 0.021 |   0.339 |    0.793 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin coreG/R1_A_reg_1_/CK 
Endpoint:   coreG/R1_A_reg_1_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Areg_reg_1_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.244
  Arrival Time                  0.701
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.457 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.400 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.139 | 
     | coreG/Areg_reg_1_ | CK ^ -> Q v  | SDFFSRX1 | 0.067 | 0.289 |   0.606 |    0.149 | 
     | coreG/U267        | B1 v -> Y ^  | AOI22X1  | 0.064 | 0.064 |   0.671 |    0.214 | 
     | coreG/U194        | A ^ -> Y v   | INVX1    | 0.030 | 0.030 |   0.700 |    0.244 | 
     | coreG/R1_A_reg_1_ | D v          | SDFFSRX1 | 0.030 | 0.000 |   0.701 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.457 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.514 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.775 | 
     | coreG/R1_A_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.025 |   0.343 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin coreG/R2_C_reg_3_/CK 
Endpoint:   coreG/R2_C_reg_3_/D  (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_3_/QN (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.337
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.244
  Arrival Time                  0.702
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.458 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.400 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.140 | 
     | coreG/R1_D_reg_3_ | CK ^ -> QN ^ | SDFFSRX1 | 0.094 | 0.270 |   0.588 |    0.130 | 
     | coreG/U225        | A1 ^ -> Y v  | OAI22X1  | 0.017 | 0.114 |   0.702 |    0.244 | 
     | coreG/R2_C_reg_3_ | D v          | SDFFSRX1 | 0.017 | 0.000 |   0.702 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.458 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.515 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.775 | 
     | coreG/R2_C_reg_3_ | CK ^         | SDFFSRX1 | 0.357 | 0.019 |   0.337 |    0.795 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin coreG/R1_B_reg_1_/CK 
Endpoint:   coreG/R1_B_reg_1_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_1_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.343
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.247
  Arrival Time                  0.705
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.458 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |   -0.401 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |   -0.141 | 
     | coreG/Creg_reg_1_ | CK ^ -> Q v  | SDFFSRX1 | 0.087 | 0.305 |   0.622 |    0.164 | 
     | coreG/U261        | A1 v -> Y ^  | AOI22X1  | 0.066 | 0.060 |   0.683 |    0.225 | 
     | coreG/U187        | A ^ -> Y v   | INVX1    | 0.024 | 0.022 |   0.705 |    0.247 | 
     | coreG/R1_B_reg_1_ | D v          | SDFFSRX1 | 0.024 | 0.000 |   0.705 |    0.247 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.458 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.071 | 0.057 |   0.057 |    0.516 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.357 | 0.260 |   0.318 |    0.776 | 
     | coreG/R1_B_reg_1_ | CK ^         | SDFFSRX1 | 0.357 | 0.026 |   0.343 |    0.801 | 
     +----------------------------------------------------------------------------------+ 

