Jacques Benkoski , Andrzej J. Strojwas, The role of timing verification in layout synthesis, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.612-619, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.122895]
BREWER, F. AND GAJSKI, D. D. 1990. Chippe: A system for constraint driven behavioral synthesis. IEEE Trans. Comput. Aided Des. 9, 7, (July), 681-695.
Xinghao Chen , Michael L. Bushnell, A module area estimator for VLSI layout, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.54-59, June 12-15, 1988, Atlantic City, New Jersey, USA
DONATH, W. E. 1979. Placement and average interconnection lengths of computer logic. IEICE Trans. Circuits Syst. CAS-26, 272-277.
A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel, Chip layout optimization using critical path weighting, Proceedings of the 21st Design Automation Conference, p.133-136, June 25-27, 1984, Albuquerque, New Mexico, USA
EWERING, C. 1990. Automatic high-level synthesis of partitioned busses. In Proceedings of the 1990 IEEE International Conference on Computer-Aided Design (Santa Clara, CA, Nov. 11-15), 304-307.
Yung-Ming Fang , D. F. Wong, Simultaneous functional-unit binding and floorplanning, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.317-321, November 06-10, 1994, San Jose, California, USA
FEUER, M. 1982. Connectivity of random logic. IEEE Trans. Comput. Aided Des. C-31, 1 (Jan.), 29-33.
Robert J. Francis, A tutorial on logic synthesis for lookup-table based FPGAs, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.40-47, November 1992, Santa Clara, California, USA
Robert J. Francis , Jonathan Rose , Kevin Chung, Chortle: a technology mapping program for lookup table-based field programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.613-619, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123418]
Elof Frank , Thomas Lengauer, APPlaUSE: A&barbelow;rea and p&barbelow;erformance optimization in a u&barbelow;nified placement and s&barbelow;ynthesis e&barbelow;nvironment, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.662-667, November 05-09, 1995, San Jose, California, USA
Loganath Ramachandran , Daniel D. Gajski , Sanjiv Narayan , Frank Vahid , Peter Fung, 100-hour design cycle: a test case, Proceedings of the conference on European design automation, p.144-149, September 19-23, 1994, Grenoble, France
GAMAL, A. A. E. 1977. Two-dimensional stochastic model for interconnections in master slice integrated circuits. IEICE Trans. Circuits Syst. CAS-28, 127-138.
C. V. Gura , J. A. Abraham, Average interconnection length and interconnection distribution based on rent's rule, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.574-577, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74478]
M. A. B. Jackson , E. S. Kuh, Performance-driven placement of cell based IC's, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.370-375, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74444]
Hyuk-Jae Jang , Barry M. Pangrle, A grid-based approach for connectivity binding with geometric costs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.94-99, November 07-11, 1993, Santa Clara, California, USA
JHA, P. K., RAMACHANDRAN, C., DUTT, N., AND KURDAHI, F.J. 1994. An empirical study on the effects of component styles and shapes on high-level synthesis. In Proceedings of VLSI.
JHA, P. K., HADLEY, T., AND DUTT, N.D. 1995. The Genus user manual and C programming library. Tech. Rep. 93-32 (April), Dept. of Information and Computer Science, University of California, Irvine.
KNAPP, D.W. 1992. Fasolt: A program for feedback-driven data-path optimization. IEEE Trans. Comput. Aided Des. 11, 6 (June), 677-695.
KURDAHI, F. J., GAJSKI, D. D., RAMACHANDRAN, C., AND CHAIYAKAL, V. 1993. Linking registertransfer and physical levels of design. IEICE Trans. Inf. Syst. E76, 9, 991-1005.
LAPOTIN, D. AND CHEN, Y. 1989. Early matching of system requirements and package capabilities. In Proceedings of the IEEE International Conference on Computer Aided Design (Santa Clara, CA, Nov. 5-9), 394-397.
Michael C. McFarland, Using  bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.474-480, July 1986, Las Vegas, Nevada, USA
MUJUMDAR, A., RIM, M., gAIN, R., AND LEONE, R.D. 1994. Bitnet: An algorithm for solving the binding problem. In Proceedings of International Conference on VLSI Design (Calcutta, India, Jan. 5-8), 163-168.
OUSTERHOUT, J. 1985. A switch-level timing verifier for digital MOS VLSI. IEEE Trans. Comput. Aided Des. CAD 4, 3 (July), 336-349.
PAULIN, P. G. AND KNIGHT, J.P. 1989. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. Comput. Aided Des. Integrated Circuits 8, 6 (June), 661-679.
RAMACHANDRAN, C. AND KURDAHI, F. g. 1994. Incorporating the controller effects during register-transfer level synthesis. In Proceedings of European Design and Test Conference (Paris, Feb. 28-March 28), 308-313.
C. Ramachandran , F. J. Kurdahi , D. D. Gajski , A. C.-H. Wu , V. Chaiyakul, Accurate layout area and delay modeling for system level design, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.355-361, November 1992, Santa Clara, California, USA
Sarma Sastry , Alice Parker, On the relation between wire length distributions and placement of logic on master slice ICs, Proceedings of the 21st Design Automation Conference, p.710-711, June 25-27, 1984, Albuquerque, New Mexico, USA
Martine D. F. Schlag , Pak K. Chan , Jackson Kong, EMPIRICAL EVALUATION OF MULTILEVEL LOGIC MINIMIZATION TOOLS FOR A FIELD-PROGRAMMABLE GATE ARRAY TECHNOLOGY, University of California at Santa Cruz, Santa Cruz, CA, 1991
Suphachai Sutanthavibul , Eugene Shragowitz, Dynamic prediction of critical paths and nets for constructive timing-driven placement, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.632-635, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127165]
Jen-Pin Weng , Alice C. Parker, 3D scheduling: high-level synthesis with floorplanning, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.668-673, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127748]
XILINX. 1994. XACT Development System: Libraries Guide. Xilinx Design Automation.
XILINX95. 1995. XACT Xilinx Synopsys Interface FPGA User Guide. Xilinx Design Automation.
Min Xu , Fadi Kurdahi, Area and Timing Estimation for Lookup Table Based FPGAs, Proceedings of the 1996 European conference on Design and Test, p.151, March 11-14, 1996
Xu, M. AND KURDAHI, F. J. 1997. ChipEst-FPGA: A tool for chip level area and timing estimation of lookup table based FPGAS for high level applications. In Proceedings of the Asia Pacific Design Automation Conference (Albuquerque, NM, Jan. 28-31), 435-440.
