Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  7 23:36:25 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 302 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 363 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5895 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.246        0.000                      0                  931       -0.507      -40.260                     84                  931        3.000        0.000                       0                   558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 80.000}       160.000         6.250           
  clk_vga_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_interpolation_design_1_clk_wiz_0_0      158.759        0.000                      0                    1        0.266        0.000                      0                    1       53.360        0.000                       0                   196  
  clk_vga_design_1_clk_wiz_0_0                 32.244        0.000                      0                  654        0.109        0.000                      0                  654       19.500        0.000                       0                   358  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       29.246        0.000                      0                  192        0.071        0.000                      0                  192  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 38.001        0.000                      0                   84       -0.507      -40.260                     84                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.759ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.711%)  route 0.587ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 161.497 - 160.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.613     1.615    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.456     2.071 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=2, routed)           0.587     2.659    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X68Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.494   161.497    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.118   161.615    
                         clock uncertainty           -0.130   161.485    
    SLICE_X68Y73         FDRE (Setup_fdre_C_D)       -0.067   161.418    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        161.418    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                158.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.554     0.556    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=2, routed)           0.195     0.892    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X68Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.823     0.825    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism             -0.269     0.556    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.070     0.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X68Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y56     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X69Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X74Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y46     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y46     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X75Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[149]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X64Y46     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X77Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[150]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X74Y52     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[154]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X77Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[180]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X77Y52     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[181]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X75Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[186]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X68Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X72Y52     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.244ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.826ns (39.553%)  route 4.319ns (60.447%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.014     8.820    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X88Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X88Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X88Y90         FDSE (Setup_fdse_C_S)       -0.524    41.063    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         41.063    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                 32.244    

Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 41.608 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.435     7.614    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X79Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.098     8.836    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.605    41.608    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
                         clock pessimism              0.079    41.687    
                         clock uncertainty           -0.102    41.585    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.429    41.156    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 41.608 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.435     7.614    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X79Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.738 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.098     8.836    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.605    41.608    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/C
                         clock pessimism              0.079    41.687    
                         clock uncertainty           -0.102    41.585    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.429    41.156    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[3]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[6]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.826ns (39.588%)  route 4.313ns (60.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X1Y37         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.807     5.935    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X78Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.059 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.995     7.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.179 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.503     7.681    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X80Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.008     8.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y90         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X86Y90         FDSE (Setup_fdse_C_S)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 32.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.754%)  route 0.265ns (65.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.654     0.656    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[15]/Q
                         net (fo=3, routed)           0.265     1.062    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[3]
    SLICE_X76Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.869     0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]/C
                         clock pessimism             -0.005     0.866    
    SLICE_X76Y52         FDRE (Hold_fdre_C_D)         0.087     0.953    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.569     0.571    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          0.139     0.873    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.029 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.030    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.083 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.083    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.838     0.840    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]/C
                         clock pessimism              0.000     0.840    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     0.974    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.786%)  route 0.276ns (66.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.653     0.655    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.141     0.796 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[10]/Q
                         net (fo=3, routed)           0.276     1.073    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[10]
    SLICE_X74Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.869     0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/C
                         clock pessimism             -0.005     0.866    
    SLICE_X74Y51         FDRE (Hold_fdre_C_D)         0.086     0.952    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.569     0.571    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          0.139     0.873    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.029 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.030    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.096 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.096    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.838     0.840    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                         clock pessimism              0.000     0.840    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     0.974    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.015%)  route 0.251ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.654     0.656    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[38]/Q
                         net (fo=1, routed)           0.251     1.048    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[2]
    SLICE_X75Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.869     0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
                         clock pessimism             -0.005     0.866    
    SLICE_X75Y50         FDRE (Hold_fdre_C_D)         0.059     0.925    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]__1/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.633     0.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/Q
                         net (fo=3, routed)           0.068     0.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[4]
    SLICE_X71Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.909     0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]__1/C
                         clock pessimism             -0.275     0.635    
    SLICE_X71Y47         FDRE (Hold_fdre_C_D)         0.071     0.706    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]__1
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.597     0.599    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.087     0.827    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[11]
    SLICE_X78Y90         LUT3 (Prop_lut3_I0_O)        0.045     0.872 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.872    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[12]_i_1_n_0
    SLICE_X78Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.869     0.871    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y90         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
                         clock pessimism             -0.259     0.612    
    SLICE_X78Y90         FDRE (Hold_fdre_C_D)         0.120     0.732    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.595     0.597    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X79Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[6]/Q
                         net (fo=2, routed)           0.087     0.825    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[6]
    SLICE_X78Y87         LUT3 (Prop_lut3_I0_O)        0.048     0.873 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=2, routed)           0.000     0.873    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X78Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.866     0.868    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X78Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism             -0.258     0.610    
    SLICE_X78Y87         FDRE (Hold_fdre_C_D)         0.123     0.733    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.580%)  route 0.139ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.569     0.571    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          0.139     0.873    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.029 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.030    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.119 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.119    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1_n_6
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.838     0.840    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[5]/C
                         clock pessimism              0.000     0.840    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     0.974    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.672%)  route 0.139ns (25.328%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.569     0.571    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]/Q
                         net (fo=21, routed)          0.139     0.873    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.029 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.030    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[0]_i_2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.121 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.121    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[4]_i_1_n_4
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.838     0.840    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X34Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[7]/C
                         clock pessimism              0.000     0.840    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     0.974    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y37     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y54     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X76Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X76Y53     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y54     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y52     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y51     design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y54     design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y54     design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y54     design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y54     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y57     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y53     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y50     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y53     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.246ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.205ns  (logic 3.737ns (36.618%)  route 6.468ns (63.382%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 161.597 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.456   122.312 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.516   124.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X71Y54         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   125.424 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           2.192   127.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X76Y52         LUT2 (Prop_lut2_I0_O)        0.306   127.922 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3/O
                         net (fo=1, routed)           0.000   127.922    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   128.500 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[2]
                         net (fo=2, routed)           0.891   129.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_5
    SLICE_X78Y55         LUT1 (Prop_lut1_I0_O)        0.301   129.692 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_9/O
                         net (fo=1, routed)           0.000   129.692    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   130.270 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[2]
                         net (fo=1, routed)           0.870   131.140    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_5
    SLICE_X77Y52         LUT4 (Prop_lut4_I2_O)        0.301   131.441 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3/O
                         net (fo=1, routed)           0.000   131.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.839 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   132.062 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   132.062    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X77Y53         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.594   161.597    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y53         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism             -0.101   161.496    
                         clock uncertainty           -0.250   161.246    
    SLICE_X77Y53         FDRE (Setup_fdre_C_D)        0.062   161.308    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        161.308    
                         arrival time                        -132.062    
  -------------------------------------------------------------------
                         slack                                 29.246    

Slack (MET) :             29.512ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.020ns  (logic 4.555ns (45.460%)  route 5.465ns (54.540%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 161.678 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.518   122.374 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/Q
                         net (fo=12, routed)          2.634   125.008    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[1]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_3/O
                         net (fo=1, routed)           0.000   125.132    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_3_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.682 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000   125.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.016 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/O[1]
                         net (fo=5, routed)           1.034   127.050    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.303   127.353 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3/O
                         net (fo=1, routed)           0.000   127.353    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.903 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.903    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   128.237 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1/O[1]
                         net (fo=2, routed)           0.974   129.211    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_n_6
    SLICE_X62Y48         LUT1 (Prop_lut1_I0_O)        0.303   129.514 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_10/O
                         net (fo=1, routed)           0.000   129.514    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   130.122 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6/O[3]
                         net (fo=1, routed)           0.823   130.945    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6_n_4
    SLICE_X64Y48         LUT4 (Prop_lut4_I2_O)        0.307   131.252 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_2/O
                         net (fo=1, routed)           0.000   131.252    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   131.653 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.653    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.876 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.876    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1_n_7
    SLICE_X64Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.675   161.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/C
                         clock pessimism             -0.101   161.577    
                         clock uncertainty           -0.250   161.326    
    SLICE_X64Y49         FDRE (Setup_fdre_C_D)        0.062   161.388    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]
  -------------------------------------------------------------------
                         required time                        161.388    
                         arrival time                        -131.876    
  -------------------------------------------------------------------
                         slack                                 29.512    

Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.936ns  (logic 3.468ns (34.902%)  route 6.468ns (65.098%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 161.598 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.456   122.312 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.516   124.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X71Y54         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   125.424 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           2.192   127.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X76Y52         LUT2 (Prop_lut2_I0_O)        0.306   127.922 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3/O
                         net (fo=1, routed)           0.000   127.922    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   128.500 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[2]
                         net (fo=2, routed)           0.891   129.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_5
    SLICE_X78Y55         LUT1 (Prop_lut1_I0_O)        0.301   129.692 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_9/O
                         net (fo=1, routed)           0.000   129.692    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   130.270 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[2]
                         net (fo=1, routed)           0.870   131.140    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_5
    SLICE_X77Y52         LUT4 (Prop_lut4_I2_O)        0.301   131.441 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3/O
                         net (fo=1, routed)           0.000   131.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   131.793 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[3]
                         net (fo=1, routed)           0.000   131.793    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_4
    SLICE_X77Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.595   161.598    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/C
                         clock pessimism             -0.101   161.497    
                         clock uncertainty           -0.250   161.247    
    SLICE_X77Y52         FDRE (Setup_fdre_C_D)        0.062   161.309    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]
  -------------------------------------------------------------------
                         required time                        161.309    
                         arrival time                        -131.793    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             29.620ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.832ns  (logic 3.364ns (34.214%)  route 6.468ns (65.786%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 161.598 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.456   122.312 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.516   124.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X71Y54         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   125.424 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           2.192   127.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X76Y52         LUT2 (Prop_lut2_I0_O)        0.306   127.922 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3/O
                         net (fo=1, routed)           0.000   127.922    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   128.500 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[2]
                         net (fo=2, routed)           0.891   129.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_5
    SLICE_X78Y55         LUT1 (Prop_lut1_I0_O)        0.301   129.692 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_9/O
                         net (fo=1, routed)           0.000   129.692    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   130.270 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[2]
                         net (fo=1, routed)           0.870   131.140    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_5
    SLICE_X77Y52         LUT4 (Prop_lut4_I2_O)        0.301   131.441 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3/O
                         net (fo=1, routed)           0.000   131.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   131.689 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[2]
                         net (fo=1, routed)           0.000   131.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_5
    SLICE_X77Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.595   161.598    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/C
                         clock pessimism             -0.101   161.497    
                         clock uncertainty           -0.250   161.247    
    SLICE_X77Y52         FDRE (Setup_fdre_C_D)        0.062   161.309    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]
  -------------------------------------------------------------------
                         required time                        161.309    
                         arrival time                        -131.689    
  -------------------------------------------------------------------
                         slack                                 29.620    

Slack (MET) :             29.702ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.933ns  (logic 4.259ns (42.878%)  route 5.674ns (57.122%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 161.596 - 160.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 121.718 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.716   121.718    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.456   122.174 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          2.682   124.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[1]
    SLICE_X67Y54         LUT2 (Prop_lut2_I0_O)        0.124   124.981 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   124.981    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.531 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   125.531    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.865 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[1]
                         net (fo=5, routed)           1.019   126.884    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_6
    SLICE_X68Y55         LUT2 (Prop_lut2_I1_O)        0.303   127.187 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   127.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.737 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.737    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   128.071 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.092   129.162    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X77Y56         LUT1 (Prop_lut1_I0_O)        0.303   129.465 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   129.465    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   129.997 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.997    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   130.219 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_3/O[0]
                         net (fo=1, routed)           0.881   131.100    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_3_n_7
    SLICE_X76Y57         LUT4 (Prop_lut4_I2_O)        0.299   131.399 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[59]_i_2/O
                         net (fo=1, routed)           0.000   131.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[59]_i_2_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   131.651 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.651    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1_n_7
    SLICE_X76Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.593   161.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/C
                         clock pessimism             -0.101   161.495    
                         clock uncertainty           -0.250   161.245    
    SLICE_X76Y57         FDRE (Setup_fdre_C_D)        0.109   161.354    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]
  -------------------------------------------------------------------
                         required time                        161.354    
                         arrival time                        -131.651    
  -------------------------------------------------------------------
                         slack                                 29.702    

Slack (MET) :             29.807ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.645ns  (logic 2.865ns (29.703%)  route 6.780ns (70.297%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 161.598 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.456   122.312 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.516   124.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X71Y54         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596   125.424 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           2.192   127.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X76Y52         LUT2 (Prop_lut2_I0_O)        0.306   127.922 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3/O
                         net (fo=1, routed)           0.000   127.922    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_3_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   128.152 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           1.056   129.207    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X78Y55         LUT1 (Prop_lut1_I0_O)        0.306   129.513 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   129.513    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   129.765 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           1.018   130.783    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X77Y52         LUT4 (Prop_lut4_I2_O)        0.295   131.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   131.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   131.502 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[1]
                         net (fo=1, routed)           0.000   131.502    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_6
    SLICE_X77Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.595   161.598    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y52         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
                         clock pessimism             -0.101   161.497    
                         clock uncertainty           -0.250   161.247    
    SLICE_X77Y52         FDRE (Setup_fdre_C_D)        0.062   161.309    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]
  -------------------------------------------------------------------
                         required time                        161.309    
                         arrival time                        -131.502    
  -------------------------------------------------------------------
                         slack                                 29.807    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.709ns  (logic 4.396ns (45.278%)  route 5.313ns (54.722%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 161.678 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.518   122.374 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/Q
                         net (fo=12, routed)          2.634   125.008    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[1]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_3/O
                         net (fo=1, routed)           0.000   125.132    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_3_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.682 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000   125.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.016 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/O[1]
                         net (fo=5, routed)           1.034   127.050    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.303   127.353 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3/O
                         net (fo=1, routed)           0.000   127.353    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   127.933 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0/O[2]
                         net (fo=2, routed)           0.822   128.755    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_n_5
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.302   129.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_9/O
                         net (fo=1, routed)           0.000   129.057    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_9_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   129.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_6/O[3]
                         net (fo=1, routed)           0.823   130.523    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_6_n_4
    SLICE_X64Y47         LUT4 (Prop_lut4_I2_O)        0.307   130.830 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_2/O
                         net (fo=1, routed)           0.000   130.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   131.231 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.231    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.565 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000   131.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_6
    SLICE_X64Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.675   161.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]/C
                         clock pessimism             -0.101   161.577    
                         clock uncertainty           -0.250   161.326    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.062   161.388    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]
  -------------------------------------------------------------------
                         required time                        161.388    
                         arrival time                        -131.565    
  -------------------------------------------------------------------
                         slack                                 29.823    

Slack (MET) :             29.844ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.688ns  (logic 4.375ns (45.160%)  route 5.313ns (54.840%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 161.678 - 160.000 ) 
    Source Clock Delay      (SCD):    1.856ns = ( 121.856 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.854   121.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.518   122.374 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]/Q
                         net (fo=12, routed)          2.634   125.008    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[1]
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_3/O
                         net (fo=1, routed)           0.000   125.132    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_3_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.682 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000   125.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.016 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/O[1]
                         net (fo=5, routed)           1.034   127.050    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.303   127.353 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3/O
                         net (fo=1, routed)           0.000   127.353    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   127.933 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0/O[2]
                         net (fo=2, routed)           0.822   128.755    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_n_5
    SLICE_X62Y47         LUT1 (Prop_lut1_I0_O)        0.302   129.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_9/O
                         net (fo=1, routed)           0.000   129.057    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_9_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   129.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_6/O[3]
                         net (fo=1, routed)           0.823   130.523    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_6_n_4
    SLICE_X64Y47         LUT4 (Prop_lut4_I2_O)        0.307   130.830 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_2/O
                         net (fo=1, routed)           0.000   130.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   131.231 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.231    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   131.544 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000   131.544    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_4
    SLICE_X64Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.675   161.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]/C
                         clock pessimism             -0.101   161.577    
                         clock uncertainty           -0.250   161.326    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.062   161.388    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]
  -------------------------------------------------------------------
                         required time                        161.388    
                         arrival time                        -131.544    
  -------------------------------------------------------------------
                         slack                                 29.844    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.741ns  (logic 3.704ns (38.026%)  route 6.037ns (61.974%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 161.597 - 160.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 121.718 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.716   121.718    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.456   122.174 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          2.682   124.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[1]
    SLICE_X67Y54         LUT2 (Prop_lut2_I0_O)        0.124   124.981 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   124.981    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.531 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   125.531    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.645 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.645    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.979 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1/O[1]
                         net (fo=5, routed)           1.172   127.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1_n_6
    SLICE_X68Y56         LUT2 (Prop_lut2_I1_O)        0.303   127.454 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_3/O
                         net (fo=1, routed)           0.000   127.454    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_3_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.004 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/CO[3]
                         net (fo=1, routed)           0.000   128.004    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.118 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__2/CO[3]
                         net (fo=13, routed)          1.675   129.792    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__2_n_0
    SLICE_X79Y54         LUT1 (Prop_lut1_I0_O)        0.124   129.916 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_2/O
                         net (fo=1, routed)           0.508   130.424    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_2_n_0
    SLICE_X76Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   131.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_1_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.459 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000   131.459    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_6
    SLICE_X76Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.594   161.597    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/C
                         clock pessimism             -0.101   161.496    
                         clock uncertainty           -0.250   161.246    
    SLICE_X76Y56         FDRE (Setup_fdre_C_D)        0.109   161.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]
  -------------------------------------------------------------------
                         required time                        161.355    
                         arrival time                        -131.459    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.903ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.733ns  (logic 3.696ns (37.975%)  route 6.037ns (62.025%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 161.597 - 160.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 121.718 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.716   121.718    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X75Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.456   122.174 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          2.682   124.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[1]
    SLICE_X67Y54         LUT2 (Prop_lut2_I0_O)        0.124   124.981 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   124.981    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.531 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   125.531    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.645 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.645    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.979 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1/O[1]
                         net (fo=5, routed)           1.172   127.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1_n_6
    SLICE_X68Y56         LUT2 (Prop_lut2_I1_O)        0.303   127.454 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_3/O
                         net (fo=1, routed)           0.000   127.454    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_3_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.004 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/CO[3]
                         net (fo=1, routed)           0.000   128.004    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.118 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__2/CO[3]
                         net (fo=13, routed)          1.675   129.792    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__2_n_0
    SLICE_X79Y54         LUT1 (Prop_lut1_I0_O)        0.124   129.916 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_2/O
                         net (fo=1, routed)           0.508   130.424    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_2_n_0
    SLICE_X76Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   131.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_1_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   131.451 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000   131.451    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_4
    SLICE_X76Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.594   161.597    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/C
                         clock pessimism             -0.101   161.496    
                         clock uncertainty           -0.250   161.246    
    SLICE_X76Y56         FDRE (Setup_fdre_C_D)        0.109   161.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]
  -------------------------------------------------------------------
                         required time                        161.355    
                         arrival time                        -131.451    
  -------------------------------------------------------------------
                         slack                                 29.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.252ns (36.667%)  route 0.435ns (63.332%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.633     0.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/Q
                         net (fo=4, routed)           0.435     1.211    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0_n_0
    SLICE_X71Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.256 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.256    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.322 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[6]
    SLICE_X71Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.839     0.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/C
                         clock pessimism              0.056     0.896    
                         clock uncertainty            0.250     1.147    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.250ns (33.904%)  route 0.487ns (66.096%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.633     0.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/Q
                         net (fo=13, routed)          0.487     1.264    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[6]
    SLICE_X70Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.309 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_i_5_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.373 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.373    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_n_4
    SLICE_X70Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.839     0.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[64]/C
                         clock pessimism              0.056     0.896    
                         clock uncertainty            0.250     1.147    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.134     1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.285ns (37.400%)  route 0.477ns (62.600%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.653     0.655    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141     0.796 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/Q
                         net (fo=6, routed)           0.477     1.273    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0_n_0
    SLICE_X71Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.318 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_4/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_4_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.417 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry/O[3]
                         net (fo=1, routed)           0.000     1.417    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[3]
    SLICE_X71Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.909     0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/C
                         clock pessimism              0.056     0.966    
                         clock uncertainty            0.250     1.217    
    SLICE_X71Y49         FDRE (Hold_fdre_C_D)         0.105     1.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.285ns (39.569%)  route 0.435ns (60.431%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.633     0.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/Q
                         net (fo=4, routed)           0.435     1.211    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0_n_0
    SLICE_X71Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.256 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.256    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_6_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.355 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[7]
    SLICE_X71Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.839     0.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/C
                         clock pessimism              0.056     0.896    
                         clock uncertainty            0.250     1.147    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.427ns (51.234%)  route 0.406ns (48.766%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.565     0.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/Q
                         net (fo=1, routed)           0.269     0.977    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.092 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_i_1/O[0]
                         net (fo=4, routed)           0.137     1.229    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_i_1_n_7
    SLICE_X70Y53         LUT3 (Prop_lut3_I0_O)        0.105     1.334 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_i_3_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.400 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_n_6
    SLICE_X70Y53         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y53         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[70]/C
                         clock pessimism              0.056     0.895    
                         clock uncertainty            0.250     1.146    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.134     1.280    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.251ns (30.827%)  route 0.563ns (69.173%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.567     0.569    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/Q
                         net (fo=4, routed)           0.563     1.273    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0_n_0
    SLICE_X71Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.318 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_7_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.383 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.383    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[9]
    SLICE_X71Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.839     0.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/C
                         clock pessimism              0.056     0.896    
                         clock uncertainty            0.250     1.147    
    SLICE_X71Y51         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.279ns (37.118%)  route 0.473ns (62.882%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.633     0.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y47         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/Q
                         net (fo=4, routed)           0.473     1.272    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0_n_0
    SLICE_X71Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.317 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.387 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.387    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[8]
    SLICE_X71Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.839     0.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/C
                         clock pessimism              0.056     0.896    
                         clock uncertainty            0.250     1.147    
    SLICE_X71Y51         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.249ns (31.959%)  route 0.530ns (68.041%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.633     0.635    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/Q
                         net (fo=4, routed)           0.530     1.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0_n_0
    SLICE_X72Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.351 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_5_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_n_4
    SLICE_X72Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.866     0.868    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X72Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C
                         clock pessimism              0.056     0.923    
                         clock uncertainty            0.250     1.174    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.105     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.249ns (30.221%)  route 0.575ns (69.779%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y54         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y54         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/Q
                         net (fo=6, routed)           0.575     1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0_n_0
    SLICE_X71Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.329 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_5_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.392 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.392    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[11]
    SLICE_X71Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.839     0.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y51         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/C
                         clock pessimism              0.056     0.896    
                         clock uncertainty            0.250     1.147    
    SLICE_X71Y51         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.663%)  route 0.657ns (82.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.595     0.597    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y54         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/Q
                         net (fo=12, routed)          0.657     1.395    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[0]
    SLICE_X77Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.869     0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[180]/C
                         clock pessimism              0.056     0.926    
                         clock uncertainty            0.250     1.177    
    SLICE_X77Y50         FDRE (Hold_fdre_C_D)         0.076     1.253    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.001ns,  Total Violation        0.000ns
Hold  :           84  Failing Endpoints,  Worst Slack       -0.507ns,  Total Violation      -40.260ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.001ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        5.151ns  (logic 0.096ns (1.864%)  route 5.055ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 121.596 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         3.037    83.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y57         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.593   121.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
                         clock pessimism             -0.101   121.495    
                         clock uncertainty           -0.250   121.245    
    SLICE_X77Y57         FDRE (Setup_fdre_C_CE)      -0.205   121.040    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0
  -------------------------------------------------------------------
                         required time                        121.040    
                         arrival time                         -83.039    
  -------------------------------------------------------------------
                         slack                                 38.001    

Slack (MET) :             38.001ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        5.151ns  (logic 0.096ns (1.864%)  route 5.055ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 121.596 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         3.037    83.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y57         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.593   121.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]/C
                         clock pessimism             -0.101   121.495    
                         clock uncertainty           -0.250   121.245    
    SLICE_X77Y57         FDRE (Setup_fdre_C_CE)      -0.205   121.040    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[4]
  -------------------------------------------------------------------
                         required time                        121.040    
                         arrival time                         -83.039    
  -------------------------------------------------------------------
                         slack                                 38.001    

Slack (MET) :             38.001ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        5.151ns  (logic 0.096ns (1.864%)  route 5.055ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 121.596 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         3.037    83.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X77Y57         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.593   121.596    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y57         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/C
                         clock pessimism             -0.101   121.495    
                         clock uncertainty           -0.250   121.245    
    SLICE_X77Y57         FDRE (Setup_fdre_C_CE)      -0.205   121.040    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]
  -------------------------------------------------------------------
                         required time                        121.040    
                         arrival time                         -83.039    
  -------------------------------------------------------------------
                         slack                                 38.001    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.106ns  (logic 0.096ns (2.338%)  route 4.010ns (97.662%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 121.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.992    81.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y47         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.675   121.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
                         clock pessimism             -0.101   121.577    
                         clock uncertainty           -0.250   121.326    
    SLICE_X67Y47         FDRE (Setup_fdre_C_CE)      -0.205   121.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0
  -------------------------------------------------------------------
                         required time                        121.121    
                         arrival time                         -81.994    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.106ns  (logic 0.096ns (2.338%)  route 4.010ns (97.662%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 121.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.992    81.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y47         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.675   121.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/C
                         clock pessimism             -0.101   121.577    
                         clock uncertainty           -0.250   121.326    
    SLICE_X67Y47         FDRE (Setup_fdre_C_CE)      -0.205   121.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0
  -------------------------------------------------------------------
                         required time                        121.121    
                         arrival time                         -81.994    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.106ns  (logic 0.096ns (2.338%)  route 4.010ns (97.662%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 121.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.992    81.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y48         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.675   121.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]/C
                         clock pessimism             -0.101   121.577    
                         clock uncertainty           -0.250   121.326    
    SLICE_X67Y48         FDRE (Setup_fdre_C_CE)      -0.205   121.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[5]
  -------------------------------------------------------------------
                         required time                        121.121    
                         arrival time                         -81.994    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.106ns  (logic 0.096ns (2.338%)  route 4.010ns (97.662%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 121.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.992    81.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y48         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.675   121.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/C
                         clock pessimism             -0.101   121.577    
                         clock uncertainty           -0.250   121.326    
    SLICE_X67Y48         FDRE (Setup_fdre_C_CE)      -0.205   121.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]
  -------------------------------------------------------------------
                         required time                        121.121    
                         arrival time                         -81.994    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.106ns  (logic 0.096ns (2.338%)  route 4.010ns (97.662%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 121.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.992    81.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y48         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.675   121.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]/C
                         clock pessimism             -0.101   121.577    
                         clock uncertainty           -0.250   121.326    
    SLICE_X67Y48         FDRE (Setup_fdre_C_CE)      -0.205   121.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[7]
  -------------------------------------------------------------------
                         required time                        121.121    
                         arrival time                         -81.994    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.127ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.106ns  (logic 0.096ns (2.338%)  route 4.010ns (97.662%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 121.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.992    81.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y48         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.675   121.678    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
                         clock pessimism             -0.101   121.577    
                         clock uncertainty           -0.250   121.326    
    SLICE_X67Y48         FDRE (Setup_fdre_C_CE)      -0.205   121.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]
  -------------------------------------------------------------------
                         required time                        121.121    
                         arrival time                         -81.994    
  -------------------------------------------------------------------
                         slack                                 39.127    

Slack (MET) :             39.128ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        4.155ns  (logic 0.096ns (2.310%)  route 4.059ns (97.690%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 121.728 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         2.041    82.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X73Y49         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.725   121.728    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0/C
                         clock pessimism             -0.101   121.627    
                         clock uncertainty           -0.250   121.376    
    SLICE_X73Y49         FDRE (Setup_fdre_C_CE)      -0.205   121.171    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[1]__0
  -------------------------------------------------------------------
                         required time                        121.171    
                         arrival time                         -82.043    
  -------------------------------------------------------------------
                         slack                                 39.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.507ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.366ns  (logic 0.026ns (1.904%)  route 1.340ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 80.911 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.692    80.694    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y47         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.909    80.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]__0/C
                         clock pessimism              0.056    80.966    
                         clock uncertainty            0.250    81.217    
    SLICE_X70Y47         FDRE (Hold_fdre_C_CE)       -0.016    81.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]__0
  -------------------------------------------------------------------
                         required time                        -81.201    
                         arrival time                          80.694    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.507ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.366ns  (logic 0.026ns (1.904%)  route 1.340ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 80.911 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.692    80.694    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y47         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.909    80.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/C
                         clock pessimism              0.056    80.966    
                         clock uncertainty            0.250    81.217    
    SLICE_X70Y47         FDRE (Hold_fdre_C_CE)       -0.016    81.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0
  -------------------------------------------------------------------
                         required time                        -81.201    
                         arrival time                          80.694    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.507ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.366ns  (logic 0.026ns (1.904%)  route 1.340ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 80.911 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.692    80.694    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y47         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.909    80.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/C
                         clock pessimism              0.056    80.966    
                         clock uncertainty            0.250    81.217    
    SLICE_X70Y47         FDRE (Hold_fdre_C_CE)       -0.016    81.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0
  -------------------------------------------------------------------
                         required time                        -81.201    
                         arrival time                          80.694    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.507ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.366ns  (logic 0.026ns (1.904%)  route 1.340ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 80.911 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.692    80.694    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y47         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.909    80.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y47         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                         clock pessimism              0.056    80.966    
                         clock uncertainty            0.250    81.217    
    SLICE_X70Y47         FDRE (Hold_fdre_C_CE)       -0.016    81.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.201    
                         arrival time                          80.694    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.507ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.366ns  (logic 0.026ns (1.904%)  route 1.340ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 80.911 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.692    80.694    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y49         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.909    80.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]/C
                         clock pessimism              0.056    80.966    
                         clock uncertainty            0.250    81.217    
    SLICE_X70Y49         FDRE (Hold_fdre_C_CE)       -0.016    81.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[4]
  -------------------------------------------------------------------
                         required time                        -81.201    
                         arrival time                          80.694    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.507ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.026ns (1.875%)  route 1.361ns (98.125%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.713     0.715    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X78Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.930     0.932    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X78Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/C
                         clock pessimism              0.056     0.987    
                         clock uncertainty            0.250     1.238    
    SLICE_X78Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.506ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.026ns (1.875%)  route 1.361ns (98.125%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.713     0.715    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.929     0.931    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
                         clock pessimism              0.056     0.986    
                         clock uncertainty            0.250     1.237    
    SLICE_X76Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.506ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.026ns (1.875%)  route 1.361ns (98.125%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.713     0.715    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.929     0.931    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
                         clock pessimism              0.056     0.986    
                         clock uncertainty            0.250     1.237    
    SLICE_X76Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.506ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.026ns (1.875%)  route 1.361ns (98.125%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.713     0.715    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.929     0.931    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y48         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/C
                         clock pessimism              0.056     0.986    
                         clock uncertainty            0.250     1.237    
    SLICE_X74Y48         FDRE (Hold_fdre_C_CE)       -0.016     1.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.506ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.026ns (1.875%)  route 1.361ns (98.125%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.713     0.715    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.929     0.931    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]__0/C
                         clock pessimism              0.056     0.986    
                         clock uncertainty            0.250     1.237    
    SLICE_X76Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 -0.506    





