library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity iso_alu is
    port (
        clk    : in  std_logic;
        rst    : in  std_logic;
        en     : in  std_logic;
        op     : in  std_logic;
        a      : in  std_logic_vector(7 downto 0);
        b      : in  std_logic_vector(7 downto 0);
        y      : out std_logic_vector(15 downto 0);
        add_in : out std_logic_vector(15 downto 0);
        mul_in : out std_logic_vector(15 downto 0)
    );
end entity;

architecture rtl of iso_alu is
begin

    -- Your code here

end architecture;
