# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_ar.vhd" \
"../../../../HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_sr.vhd" \
"../../../../HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn.srcs/sources_1/imports/HDL Example 4.18 RESETTABLE REGISTER_Asyn_Syn/flopr_top.vhd" \

# Do not sort compile order
nosort
