srcscan starts
INFO: analyzing module AHB_addr_mux (VERI-9002)
INFO: analyzing module AHB_arbiter (VERI-9002)
INFO: analyzing module AHB_arbiter_tb (VERI-9002)
INFO: analyzing module AHB_decoder (VERI-9002)
INFO: analyzing module AHB_master (VERI-9002)
INFO: analyzing module AHB_master1_top (VERI-9002)
INFO: analyzing module AHB_master2_module (VERI-9002)
INFO: analyzing module AHB_master2_top (VERI-9002)
INFO: analyzing module AHB_master_module (VERI-9002)
INFO: analyzing module AHB_master_tb (VERI-9002)
INFO: analyzing module AHB_read_data_mux (VERI-9002)
INFO: analyzing module AHB_slave (VERI-9002)
INFO: analyzing module AHB_slave1_top (VERI-9002)
INFO: analyzing module AHB_slave2_module (VERI-9002)
INFO: analyzing module AHB_slave2_top (VERI-9002)
INFO: analyzing module AHB_slave3_module (VERI-9002)
INFO: analyzing module AHB_slave3_top (VERI-9002)
INFO: analyzing module AHB_slave_module (VERI-9002)
INFO: analyzing module AHB_top_module (VERI-9002)
INFO: analyzing module AHB_write_data_mux (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:AHB_arbiter_tb
VeriTop library:xil_defaultlib mod:AHB_master_tb
END of tops
E:/1.Studies/Semester 07/Advanced Digital Systems/Assignment Dr/Vivado project directory/AHB/AHB.srcs/sim_1/new/AHB_arbiter_tb.v(23): INFO: compiling module 'AHB_arbiter_tb_default' (VERI-1018)
E:/1.Studies/Semester 07/Advanced Digital Systems/Assignment Dr/Vivado project directory/AHB/AHB.srcs/sim_1/new/AHB_master_tb.v(23): INFO: compiling module 'AHB_master_tb_default' (VERI-1018)
E:/1.Studies/Semester 07/Advanced Digital Systems/Assignment Dr/Vivado project directory/AHB/AHB.srcs/sim_1/new/AHB_arbiter_tb.v(42): WARNING: port 'hsplit4' is not connected on this instance (VERI-2435)
srcscan exits with return value 0
