<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUBaseInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUBaseInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUBaseInfo.h - Top level definitions for AMDGPU ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="InstrTypes_8h.html">llvm/IR/InstrTypes.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="Module_8h.html">llvm/IR/Module.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="Alignment_8h.html">llvm/Support/Alignment.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;functional&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">struct </span><a class="code hl_struct" href="structamd__kernel__code__t.html">amd_kernel_code_t</a>;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">struct </span><a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">class </span><a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa1853680a6d666b9fea2d789dd00bc7eb">Argument</a>;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span><a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261">Function</a>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>GlobalValue;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">class </span>MCRegisterClass;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">class </span>StringRef;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">class </span>Triple;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">class </span>raw_ostream;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">namespace </span>amdhsa {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">struct </span>kernel_descriptor_t;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>}</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">struct </span>IsaVersion;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39a3cc9c6ed140931f8f27254a01f1c9863">   45</a></span><span class="keyword">enum</span> { <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39a3cc9c6ed140931f8f27254a01f1c9863">AMDHSA_COV4</a> = 4, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39abd2438b14a6a1a27fae653284aaa3cb4">AMDHSA_COV5</a> = 5 };</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"></span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/// \returns True if \p STI is AMDHSA.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3d357ec8432b58835aaa34defcc4eff9">isHsaAbi</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/// \returns Code object version from the IR module flag.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5f9a0bcc6ecfeef7109258c6a8012978">getAMDHSACodeObjectVersion</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"></span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/// \returns The default HSA code object version. This should only be used when</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/// we lack a more accurate CodeObjectVersion value (e.g. from the IR module</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/// flag or a .amdhsa_code_object_version directive)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a596dde2a814fca0296245b3a8a4ff2b5">getDefaultAMDHSACodeObjectVersion</a>();</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"></span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/// \returns ABIVersion suitable for use in ELF&#39;s e_ident[ABIVERSION]. \param</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/// CodeObjectVersion is a value returned by getAMDHSACodeObjectVersion().</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"></span>uint8_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aefc4a12d8d9d170f14b8586d4a4da549">getELFABIVersion</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_variable" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <span class="keywordtype">unsigned</span> CodeObjectVersion);</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"></span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/// \returns The offset of the multigrid_sync_arg argument from implicitarg_ptr</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af596bbb2788ba213d5d65475835b87d2">getMultigridSyncArgImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"></span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/// \returns The offset of the hostcall pointer argument from implicitarg_ptr</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aaa5206c68c1154739d294222bb087c8f">getHostcallImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a6b354280f571932f63150e907619dcc5">getDefaultQueueImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae241604306db5e8ee32d6fce4ea27a08">getCompletionActionImplicitArgPosition</a>(<span class="keywordtype">unsigned</span> COV);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">   71</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">   72</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">Format</a>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">   73</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">   74</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">NumComponents</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">   75</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">   76</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">DataFormat</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>};</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">   79</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">MAIInstInfo</a> {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a90c1a65f922b716a944f0d46369983e4">   80</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a90c1a65f922b716a944f0d46369983e4">Opcode</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a9696775ba8794cc6b6880ef337a77e06">   81</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a9696775ba8794cc6b6880ef337a77e06">is_dgemm</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a1f446d8405dc541ba4fa362d71461726">   82</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a1f446d8405dc541ba4fa362d71461726">is_gfx940_xdl</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>};</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a2f5af33a4485637fb565fc73060f906e">   85</a></span><span class="preprocessor">#define GET_MIMGBaseOpcode_DECL</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a6323578200a12f7c0c7d464b683665a4">   86</a></span><span class="preprocessor">#define GET_MIMGDim_DECL</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a875d19c1b233067790f02ecdd787a093">   87</a></span><span class="preprocessor">#define GET_MIMGEncoding_DECL</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a0cdd08feec2bab7ac62300cbe07de317">   88</a></span><span class="preprocessor">#define GET_MIMGLZMapping_DECL</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a0e75421681bc971c531fa805d8d19f3e">   89</a></span><span class="preprocessor">#define GET_MIMGMIPMapping_DECL</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a3d15c396b094e252b1ab5bb744c856c8">   90</a></span><span class="preprocessor">#define GET_MIMGBiASMapping_DECL</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8h.html#a66f40f2033d0d8260eabc2d178192006">   91</a></span><span class="preprocessor">#define GET_MAIInstInfoTable_DECL</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">namespace </span>IsaInfo {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// The closed Vulkan driver sets 96, which limits the wave count to 8 but</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="comment">// doesn&#39;t spill SGPRs as much as when 80 is set.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a3da3096049086c45f2ebb5ba4779272ea5b5c7c0eaf47f7ad83186812ec4198b3">   99</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a3da3096049086c45f2ebb5ba4779272ea5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a3da3096049086c45f2ebb5ba4779272ea29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a> = 16</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a3da3096049086c45f2ebb5ba4779272ea29e2fa927ce0f8856b11d9a1c4926253">  101</a></span>};</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">  103</a></span><span class="keyword">enum class</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">Unsupported</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">Any</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">Off</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">On</a></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>};</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">  110</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">AMDGPUTargetID</a> {</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> XnackSetting;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> SramEccSetting;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">AMDGPUTargetID</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">  118</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">~AMDGPUTargetID</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"></span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">  /// \return True if the current xnack setting is not &quot;Unsupported&quot;.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">  121</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">isXnackSupported</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keywordflow">return</span> XnackSetting != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  }</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"></span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">  /// \returns True if the current xnack setting is &quot;On&quot; or &quot;Any&quot;.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">  126</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="keywordflow">return</span> XnackSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        XnackSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">TargetIDSetting::Any</a>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  }</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"></span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">  /// \returns True if current xnack setting is &quot;On&quot; or &quot;Off&quot;,</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">  /// false otherwise.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">  133</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">isXnackOnOrOff</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"></span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// \returns The current xnack TargetIDSetting, possible options are</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  /// &quot;Unsupported&quot;, &quot;Any&quot;, &quot;Off&quot;, and &quot;On&quot;.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">  140</a></span><span class="comment"></span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordflow">return</span> XnackSetting;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  }</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"></span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">  /// Sets xnack setting to \p NewXnackSetting.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">  145</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">setXnackSetting</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> NewXnackSetting) {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    XnackSetting = NewXnackSetting;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  }</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"></span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  /// \return True if the current sramecc setting is not &quot;Unsupported&quot;.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">  150</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">isSramEccSupported</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keywordflow">return</span> SramEccSetting != <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  }</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">  /// \returns True if the current sramecc setting is &quot;On&quot; or &quot;Any&quot;.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">  155</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">isSramEccOnOrAny</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordflow">return</span> SramEccSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>      SramEccSetting == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">TargetIDSetting::Any</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  }</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"></span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">  /// \returns True if current sramecc setting is &quot;On&quot; or &quot;Off&quot;,</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  /// false otherwise.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">  162</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">isSramEccOnOrOff</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> ||</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  }</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"></span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">  /// \returns The current sramecc TargetIDSetting, possible options are</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">  /// &quot;Unsupported&quot;, &quot;Any&quot;, &quot;Off&quot;, and &quot;On&quot;.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">  169</a></span><span class="comment"></span>  <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="keywordflow">return</span> SramEccSetting;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  }</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"></span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">  /// Sets sramecc setting to \p NewSramEccSetting.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">  174</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">setSramEccSetting</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> NewSramEccSetting) {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    SramEccSetting = NewSramEccSetting;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  }</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">setTargetIDFromFeaturesString</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> FS);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">setTargetIDFromTargetIDStream</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> TargetID);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"></span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// \returns String representation of an object.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span>  std::string <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">toString</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>};</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/// \returns Wavefront size for given subtarget \p STI.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"></span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/// \returns Local memory size in bytes for given subtarget \p STI.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/// \returns Maximum addressable local memory size in bytes for given subtarget</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/// \p STI.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6f199c1f3d13e403d252d9b028b4c7a0">getAddressableLocalMemorySize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"></span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/// \returns Number of execution units per compute unit for given subtarget \p</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/// STI.</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"></span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/// \returns Maximum number of work groups per compute unit for given subtarget</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/// \p STI and limited by given \p FlatWorkGroupSize.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                               <span class="keywordtype">unsigned</span> FlatWorkGroupSize);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"></span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/// \returns Minimum number of waves per execution unit for given subtarget \p</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/// STI.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"></span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/// \returns Maximum number of waves per execution unit for given subtarget \p</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/// STI without any kind of limitation.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"></span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/// \returns Number of waves per execution unit required to support the given \p</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/// FlatWorkGroupSize.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">getWavesPerEUForWorkGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                                   <span class="keywordtype">unsigned</span> FlatWorkGroupSize);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"></span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/// \returns Minimum flat work group size for given subtarget \p STI.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"></span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/// \returns Maximum flat work group size for given subtarget \p STI.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/// \returns Number of waves per work group for given subtarget \p STI and</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/// \p FlatWorkGroupSize.</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>                              <span class="keywordtype">unsigned</span> FlatWorkGroupSize);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"></span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/// \returns SGPR allocation granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"></span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/// \returns SGPR encoding granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"></span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/// \returns Total number of SGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"></span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/// \returns Addressable number of SGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"></span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/// \returns Minimum number of SGPRs that meets the given number of waves per</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/// \returns Maximum number of SGPRs that meets the given number of waves per</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                        <span class="keywordtype">bool</span> Addressable);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/// \returns Number of extra SGPRs implicitly required by given subtarget \p</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/// STI when the given special registers are used.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                          <span class="keywordtype">bool</span> FlatScrUsed, <span class="keywordtype">bool</span> XNACKUsed);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"></span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/// \returns Number of extra SGPRs implicitly required by given subtarget \p</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/// STI when the given special registers are used. XNACK is inferred from</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/// \p STI.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                          <span class="keywordtype">bool</span> FlatScrUsed);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"></span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/// \returns Number of SGPR blocks needed for given subtarget \p STI when</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/// \p NumSGPRs are used. \p NumSGPRs should already include any special</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/// register counts.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> NumSGPRs);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"></span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/// \returns VGPR allocation granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">///</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"></span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ae47a2723f63ec4e85b4228b56e5d759c">getVGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                    std::optional&lt;bool&gt; EnableWavefrontSize32 = std::nullopt);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/// \returns VGPR encoding granularity for given subtarget \p STI.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">///</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/// the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">getVGPREncodingGranule</a>(</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    std::optional&lt;bool&gt; EnableWavefrontSize32 = std::nullopt);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"></span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/// \returns Total number of VGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"></span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/// \returns Addressable number of VGPRs for given subtarget \p STI.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/// \returns Minimum number of VGPRs that meets given number of waves per</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"></span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/// \returns Maximum number of VGPRs that meets given number of waves per</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/// execution unit requirement for given subtarget \p STI.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU);</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/// \returns Number of waves reachable for a given \p NumVGPRs usage for given</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/// subtarget \p STI.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab56dd7bdfea0401c802b4c94cb76ef1e">getNumWavesPerEUWithNumVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                                      <span class="keywordtype">unsigned</span> NumVGPRs);</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"></span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/// \returns Number of VGPR blocks needed for given subtarget \p STI when</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/// \p NumVGPRs are used.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">///</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/// For subtargets which support it, \p EnableWavefrontSize32 should match the</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/// ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"></span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a428384bbf309ae613bace2f8d381dc8b">getNumVGPRBlocks</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> NumSGPRs,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                 std::optional&lt;bool&gt; EnableWavefrontSize32 = std::nullopt);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>} <span class="comment">// end namespace IsaInfo</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">  312</a></span>int16_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> NamedIdx);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">  315</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">hasNamedOperand</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> Opcode, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> NamedIdx) {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a>(Opcode, NamedIdx) != -1;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>}</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">  320</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">getSOPPWithRelaxation</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">  322</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">  323</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">BaseOpcode</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">  324</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">Store</a>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">  325</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">  326</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">  327</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">Sampler</a>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">  328</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">Gather4</a>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">  330</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">  331</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">  332</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">G16</a>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">  333</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">  334</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">  335</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">HasD16</a>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a81160f850e55b26a6c0495edd89f8407">  336</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a81160f850e55b26a6c0495edd89f8407">MSAA</a>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">  337</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">BVH</a>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ac4143c4d0308ab58f78f0e5fc74902e4">  338</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ac4143c4d0308ab58f78f0e5fc74902e4">A16</a>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>};</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">getMIMGBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">  345</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">getMIMGBaseOpcodeInfo</a>(<span class="keywordtype">unsigned</span> BaseOpcode);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">  347</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> {</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">  348</a></span>  MIMGDim <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">Dim</a>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">  349</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">  350</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2164fb849416de0120a3f5f5359f0ff7">  351</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2164fb849416de0120a3f5f5359f0ff7">MSAA</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">  352</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">DA</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">  353</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">Encoding</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">  354</a></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">AsmSuffix</a>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>};</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">  358</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">getMIMGDimInfo</a>(<span class="keywordtype">unsigned</span> DimEnum);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">  361</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">getMIMGDimInfoByEncoding</a>(uint8_t DimEnc);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">  364</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">getMIMGDimInfoByAsmSuffix</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix);</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">  366</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> {</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">  367</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">L</a>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">  368</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">LZ</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>};</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">  371</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> {</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">  372</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">MIP</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">  373</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">NONMIP</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>};</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">  376</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> {</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a5f064fbc20fd445d440a70b4a1beb6ad">  377</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a5f064fbc20fd445d440a70b4a1beb6ad">Bias</a>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a2910fb6621211a445436ba228da1e370">  378</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a2910fb6621211a445436ba228da1e370">NoBias</a>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>};</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">  381</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> {</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#a2f8b3f249948bad539c0c9d326c5a2e4">  382</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#a2f8b3f249948bad539c0c9d326c5a2e4">Offset</a>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#aa1b44a90c283993e566283149e9b4bec">  383</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#aa1b44a90c283993e566283149e9b4bec">NoOffset</a>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>};</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">  386</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">  387</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">G</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">  388</a></span>  MIMGBaseOpcode <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">G16</a>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>};</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">  392</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">getMIMGLZMappingInfo</a>(<span class="keywordtype">unsigned</span> L);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">  394</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">WMMAOpcodeMappingInfo</a> {</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a9dd07ef4e8e7c4a0d4f3c7a42027a0a9">  395</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a9dd07ef4e8e7c4a0d4f3c7a42027a0a9">Opcode2Addr</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a0bc1954b7c8449950786e6c96d1eab8a">  396</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a0bc1954b7c8449950786e6c96d1eab8a">Opcode3Addr</a>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>};</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">  400</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">getMIMGMIPMappingInfo</a>(<span class="keywordtype">unsigned</span> MIP);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a913ff7957dafc27d90f1f68b630c7560">  403</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a913ff7957dafc27d90f1f68b630c7560">getMIMGBiasMappingInfo</a>(<span class="keywordtype">unsigned</span> Bias);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a15c2685fdd459d0b1b9a6e9bc2c1679d">  406</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a15c2685fdd459d0b1b9a6e9bc2c1679d">getMIMGOffsetMappingInfo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">  409</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">getMIMGG16MappingInfo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpcode, <span class="keywordtype">unsigned</span> MIMGEncoding,</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                  <span class="keywordtype">unsigned</span> VDataDwords, <span class="keywordtype">unsigned</span> VAddrDwords);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> NewChannels);</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">getAddrSizeMIMGOp</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode,</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                           <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, <span class="keywordtype">bool</span> IsA16,</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                           <span class="keywordtype">bool</span> IsG16Supported);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">  423</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">  424</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">Opcode</a>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">  425</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">  426</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">  427</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">VDataDwords</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">  428</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a89455c9b0517a7113d5f472bbe4dab9f">  429</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a89455c9b0517a7113d5f472bbe4dab9f">VAddrOperands</a>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>};</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">  433</a></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">getMIMGInfo</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements);</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">getMUBUFIsBufferInv</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">getSMEMIsBuffer</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">getVOP1IsSingle</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">getVOP2IsSingle</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">getVOP3IsSingle</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">isVOPC64DPP</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/// Returns true if MAI operation is a double precision GEMM.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">getMAIIsDGEMM</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a571ab690de666287c96ccb65d6e1b9c9">getMAIIsGFX940XDL</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">  496</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a> {</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#a6667f7bde2eb5a5d2dfb8f8b4ac00cae">  497</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#a6667f7bde2eb5a5d2dfb8f8b4ac00cae">X</a>;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#aa5bd80602674a19247c43f037529dffc">  498</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#aa5bd80602674a19247c43f037529dffc">Y</a>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>};</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"></span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">/// \returns SIEncodingFamily used for VOPD encoding on a \p ST.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a650f83cf47bc47f9286b006e65eb4ba4">getVOPDEncodingFamily</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a32f1c4783795ef5202498f5d21283564">getCanBeVOPD</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t BitsPerComp,</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>                                                  uint8_t NumComponents,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                                                  uint8_t NumFormat,</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode, <span class="keywordtype">unsigned</span> Gen);</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5079de0e4b3493921d87dcee10f44253">getVOPDOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a72741e790a9064b40d5668e79d8fc38a">getVOPDFull</a>(<span class="keywordtype">unsigned</span> OpX, <span class="keywordtype">unsigned</span> OpY, <span class="keywordtype">unsigned</span> EncodingFamily);</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac68e3456906da8622ca38c2ed4c33553">isVOPD</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">isMAC</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afd1e21c871685dd9d9ea2d53cfe9b217">isPermlane16</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8d745b7be75e1d4d4139b093d7d6eb8f">isGenericAtomic</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acae823716771181865f1ac365e155704">isCvt_F32_Fp8_Bf8_e64</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="keyword">namespace </span>VOPD {</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">  543</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">Component</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">  544</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">DST</a> = 0,</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">  545</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">SRC0</a>,</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">  546</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">SRC1</a>,</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">  547</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">SRC2</a>,</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">  549</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">DST_NUM</a> = 1,</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">  550</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">MAX_SRC_NUM</a> = 3,</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">MAX_OPR_NUM</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">DST_NUM</a> + <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">MAX_SRC_NUM</a></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">  552</a></span>};</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">// LSB mask for VGPR banks per VOPD component operand.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">// 4 banks result in a mask 3, setting 2 lower bits.</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a032baa438339ae1e2509a3bef4a0666d">  556</a></span><span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a032baa438339ae1e2509a3bef4a0666d">VOPD_VGPR_BANK_MASKS</a>[] = {1, 3, 3, 1};</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470f">  558</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470f">ComponentIndex</a> : <span class="keywordtype">unsigned</span> { <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">X</a> = 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">Y</a> = 1 };</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">  559</a></span><span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">COMPONENTS</a>[] = {<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">ComponentIndex::X</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">ComponentIndex::Y</a>};</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">  560</a></span><span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">COMPONENTS_NUM</a> = 2;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Properties of VOPD components.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">  563</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="keywordtype">unsigned</span> SrcOperandsNum = 0;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <span class="keywordtype">unsigned</span> MandatoryLiteralIdx = ~0u;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <span class="keywordtype">bool</span> HasSrc2Acc = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">  570</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">ComponentProps</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">ComponentProps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc);</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="comment">// Return the total number of src operands this component has.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">  574</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">getCompSrcOperandsNum</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SrcOperandsNum; }</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <span class="comment">// Return the number of src operands of this component visible to the parser.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">  577</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">getCompParsedSrcOperandsNum</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>    <span class="keywordflow">return</span> SrcOperandsNum - HasSrc2Acc;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  }</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <span class="comment">// Return true iif this component has a mandatory literal.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">  582</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">hasMandatoryLiteral</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MandatoryLiteralIdx != ~0u; }</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <span class="comment">// If this component has a mandatory literal, return component operand</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="comment">// index of this literal (i.e. either Component::SRC1 or Component::SRC2).</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#ac2fcbf90cab1051b2e9603fcde4df030">  586</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#ac2fcbf90cab1051b2e9603fcde4df030">getMandatoryLiteralCompOperandIndex</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">hasMandatoryLiteral</a>());</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    <span class="keywordflow">return</span> MandatoryLiteralIdx;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  }</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  <span class="comment">// Return true iif this component has operand</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="comment">// with component index CompSrcIdx and this operand may be a register.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a3bafc8a0206847590c81f83f1cd35521">  593</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a3bafc8a0206847590c81f83f1cd35521">hasRegSrcOperand</a>(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    <span class="keywordflow">return</span> SrcOperandsNum &gt; CompSrcIdx &amp;&amp; !hasMandatoryLiteralAt(CompSrcIdx);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  }</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="comment">// Return true iif this component has tied src2.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a5e1b1b534cfca107377b07a8c5fb2e14">  599</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a5e1b1b534cfca107377b07a8c5fb2e14">hasSrc2Acc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasSrc2Acc; }</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <span class="keywordtype">bool</span> hasMandatoryLiteralAt(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="keywordflow">return</span> MandatoryLiteralIdx == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">Component::DST_NUM</a> + CompSrcIdx;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  }</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>};</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">  608</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">  609</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">SINGLE</a> = 0,  <span class="comment">// A single VOP1 or VOP2 instruction which may be used in VOPD.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">  610</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">COMPONENT_X</a>, <span class="comment">// A VOPD instruction, X component.</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">  611</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">COMPONENT_Y</a>, <span class="comment">// A VOPD instruction, Y component.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">MAX</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">COMPONENT_Y</a></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">  613</a></span>};</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">// Interface functions of this class map VOPD component operand indices</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">// to indices of operands in MachineInstr/MCInst or parsed operands array.</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">//</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// Note that this class operates with 3 kinds of indices:</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// - VOPD component operand indices (Component::DST, Component::SRC0, etc.);</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// - MC operand indices (they refer operands in a MachineInstr/MCInst);</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">// - parsed operand indices (they refer operands in parsed operands array).</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">//</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">// For SINGLE components mapping between these indices is trivial.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// But things get more complicated for COMPONENT_X and</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// COMPONENT_Y because these components share the same</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// MachineInstr/MCInst and the same parsed operands array.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// Below is an example of component operand to parsed operand</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// mapping for the following instruction:</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//   v_dual_add_f32 v255, v4, v5 :: v_dual_mov_b32 v6, v1</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">//                          PARSED        COMPONENT         PARSED</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">// COMPONENT               OPERANDS     OPERAND INDEX    OPERAND INDEX</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// -------------------------------------------------------------------</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">//                     &quot;v_dual_add_f32&quot;                        0</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// v_dual_add_f32            v255          0 (DST)    --&gt;      1</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//                           v4            1 (SRC0)   --&gt;      2</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//                           v5            2 (SRC1)   --&gt;      3</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//                          &quot;::&quot;                               4</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">//                     &quot;v_dual_mov_b32&quot;                        5</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">// v_dual_mov_b32            v6            0 (DST)    --&gt;      6</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">//                           v1            1 (SRC0)   --&gt;      7</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">// -------------------------------------------------------------------</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">//</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">  645</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a> {</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="comment">// Regular MachineInstr/MCInst operands are ordered as follows:</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">//   dst, src0 [, other src operands]</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="comment">// VOPD MachineInstr/MCInst operands are ordered as follows:</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="comment">//   dstX, dstY, src0X [, other OpX operands], src0Y [, other OpY operands]</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="comment">// Each ComponentKind has operand indices defined below.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> MC_DST_IDX[] = {0, 0, 1};</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> FIRST_MC_SRC_IDX[] = {1, 2, 2 <span class="comment">/* + OpX.MCSrcNum */</span>};</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="comment">// Parsed operands of regular instructions are ordered as follows:</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="comment">//   Mnemo dst src0 [vsrc1 ...]</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="comment">// Parsed VOPD operands are ordered as follows:</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="comment">//   OpXMnemo dstX src0X [vsrc1X|imm vsrc1X|vsrc1X imm] &#39;::&#39;</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">//   OpYMnemo dstY src0Y [vsrc1Y|imm vsrc1Y|vsrc1Y imm]</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="comment">// Each ComponentKind has operand indices defined below.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> PARSED_DST_IDX[] = {1, 1,</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>                                                4 <span class="comment">/* + OpX.ParsedSrcNum */</span>};</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> FIRST_PARSED_SRC_IDX[] = {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>      2, 2, 5 <span class="comment">/* + OpX.ParsedSrcNum */</span>};</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keyword">const</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> Kind;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> PrevComp;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="comment">// Create layout for COMPONENT_X or SINGLE component.</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#adb8be7174292f0e01011a551255ca154">  672</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#adb8be7174292f0e01011a551255ca154">ComponentLayout</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> Kind) : Kind(Kind) {</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Kind == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">ComponentKind::SINGLE</a> || Kind == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">ComponentKind::COMPONENT_X</a>);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  }</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="comment">// Create layout for COMPONENT_Y which depends on COMPONENT_X layout.</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a62ef499aeb9defa652c9b2b7fd730337">  677</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a62ef499aeb9defa652c9b2b7fd730337">ComponentLayout</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> &amp;OpXProps)</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      : Kind(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a>::<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">COMPONENT_Y</a>), PrevComp(OpXProps) {}</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="comment">// Return the index of dst operand in MCInst operands.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0a861c725fde99140f3ca948b530f7bc">  682</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0a861c725fde99140f3ca948b530f7bc">getIndexOfDstInMCOperands</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MC_DST_IDX[Kind]; }</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="comment">// Return the index of the specified src operand in MCInst operands.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0ac06b16f5936c3059dbd592c6954839">  685</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0ac06b16f5936c3059dbd592c6954839">getIndexOfSrcInMCOperands</a>(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    <span class="keywordflow">return</span> FIRST_MC_SRC_IDX[Kind] + getPrevCompSrcNum() + CompSrcIdx;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  }</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="comment">// Return the index of dst operand in the parsed operands array.</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a1dd22e2897acd34109463497938d7f7a">  691</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a1dd22e2897acd34109463497938d7f7a">getIndexOfDstInParsedOperands</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <span class="keywordflow">return</span> PARSED_DST_IDX[Kind] + getPrevCompParsedSrcNum();</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  }</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="comment">// Return the index of the specified src operand in the parsed operands array.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#aa6540e78ab5d08a184a1497e97031f8f">  696</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#aa6540e78ab5d08a184a1497e97031f8f">getIndexOfSrcInParsedOperands</a>(<span class="keywordtype">unsigned</span> CompSrcIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CompSrcIdx &lt; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">Component::MAX_SRC_NUM</a>);</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    <span class="keywordflow">return</span> FIRST_PARSED_SRC_IDX[Kind] + getPrevCompParsedSrcNum() + CompSrcIdx;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  }</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keywordtype">unsigned</span> getPrevCompSrcNum()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="keywordflow">return</span> PrevComp.<a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">getCompSrcOperandsNum</a>();</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="keywordtype">unsigned</span> getPrevCompParsedSrcNum()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <span class="keywordflow">return</span> PrevComp.<a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">getCompParsedSrcOperandsNum</a>();</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  }</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>};</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">// Layout and properties of VOPD components.</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">  711</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a>, <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> {</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <span class="comment">// Create ComponentInfo for COMPONENT_X or SINGLE component.</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a690225337940c79af87e84a81089ca01">  714</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a690225337940c79af87e84a81089ca01">ComponentInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc,</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>                <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">ComponentKind</a> Kind = <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">ComponentKind::SINGLE</a>)</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>      : <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a>(Kind), <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a>(OpDesc) {}</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="comment">// Create ComponentInfo for COMPONENT_Y which depends on COMPONENT_X layout.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#adbae703ce83d33e441dd00ebe672e340">  719</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#adbae703ce83d33e441dd00ebe672e340">ComponentInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a> &amp;OpXProps)</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      : <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">ComponentLayout</a>(OpXProps), <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">ComponentProps</a>(OpDesc) {}</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="comment">// Map component operand index to parsed operand index.</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="comment">// Return 0 if the specified operand does not exist.</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a140f124623fac75aa4090d7f6ce6c4b3">getIndexInParsedOperands</a>(<span class="keywordtype">unsigned</span> CompOprIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>};</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">// Properties of VOPD instructions.</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">  728</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">InstInfo</a> {</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> CompInfo[<a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">COMPONENTS_NUM</a>];</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">  733</a></span>  <span class="keyword">using </span><a class="code hl_typedef" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">RegIndices</a> = std::array&lt;unsigned, Component::MAX_OPR_NUM&gt;;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aacc26485a649ba2402578708c63dd905">  735</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aacc26485a649ba2402578708c63dd905">InstInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpX, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpY)</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>      : CompInfo{OpX, OpY} {}</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a1d36747a485e178cc38fce67433c99ef">  738</a></span>  <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a1d36747a485e178cc38fce67433c99ef">InstInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> &amp;OprInfoX, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> &amp;OprInfoY)</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>      : CompInfo{OprInfoX, OprInfoY} {}</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a7c239fb3920b3c0e7bb12c4b28939e6e">  741</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">ComponentInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a7c239fb3920b3c0e7bb12c4b28939e6e">operator[]</a>(<span class="keywordtype">size_t</span> ComponentIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ComponentIdx &lt; <a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">COMPONENTS_NUM</a>);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <span class="keywordflow">return</span> CompInfo[ComponentIdx];</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  }</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="comment">// Check VOPD operands constraints.</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="comment">// GetRegIdx(Component, MCOperandIdx) must return a VGPR register index</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="comment">// for the specified component and MC operand. The callback must return 0</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">// if the operand is not a register or not a VGPR.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <span class="comment">// If \p SkipSrc is set to true then constraints for source operands are not</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="comment">// checked.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a303d1a92dda4442765b461b8e1ccb12f">  752</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a303d1a92dda4442765b461b8e1ccb12f">hasInvalidOperand</a>(std::function&lt;<span class="keywordtype">unsigned</span>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)&gt; GetRegIdx,</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>                         <span class="keywordtype">bool</span> SkipSrc = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#ad8b7dd7c02ed39f738c3af43df3ef356">getInvalidCompOperandIndex</a>(GetRegIdx, SkipSrc).has_value();</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  }</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="comment">// Check VOPD operands constraints.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="comment">// Return the index of an invalid component operand, if any.</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="comment">// If \p SkipSrc is set to true then constraints for source operands are not</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="comment">// checked.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  std::optional&lt;unsigned&gt; <a class="code hl_function" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#ad8b7dd7c02ed39f738c3af43df3ef356">getInvalidCompOperandIndex</a>(</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>      std::function&lt;<span class="keywordtype">unsigned</span>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)&gt; GetRegIdx,</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>      <span class="keywordtype">bool</span> SkipSrc = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <a class="code hl_typedef" href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">RegIndices</a></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  getRegIndices(<span class="keywordtype">unsigned</span> ComponentIdx,</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                std::function&lt;<span class="keywordtype">unsigned</span>(<span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>)&gt; GetRegIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>};</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>} <span class="comment">// namespace VOPD</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>std::pair&lt;unsigned, unsigned&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a793e7e7fed833a9bb98eac96740e2338">getVOPDComponents</a>(<span class="keywordtype">unsigned</span> VOPDOpcode);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">// Get properties of 2 single VOP1/VOP2 instructions</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// used as components to create a VOPD instruction.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>VOPD::InstInfo <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">getVOPDInstInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpX, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpY);</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">// Get properties of VOPD X and Y components.</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>VOPD::InstInfo</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">getVOPDInstInfo</a>(<span class="keywordtype">unsigned</span> VOPDOpcode, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *InstrInfo);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">isTrue16Inst</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">mapWMMA2AddrTo3AddrOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afc428424126b53a5fe6f1004854803fe">mapWMMA3AddrTo2AddrOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a>(<a class="code hl_struct" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header,</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><a class="code hl_struct" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a>(</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"></span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/// \returns True if constants should be emitted to .text section for given</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/// target triple \p TT, false otherwise.</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT);</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"></span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/// \returns Integer value requested using \p F&#39;s \p Name attribute.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">///</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/// \returns \p Default if attribute is not present.</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">///</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">/// \returns \p Default and emits error if requested value cannot be converted</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/// to integer.</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">  815</a></span><span class="comment"></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">Default</a>);</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"></span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">/// \returns A pair of integer values requested using \p F&#39;s \p Name attribute</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/// in &quot;first[,second]&quot; format (&quot;second&quot; is optional unless \p OnlyFirstRequired</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">/// is false).</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">///</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/// \returns \p Default if attribute is not present.</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">///</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/// \returns \p Default and emits error if one of the requested values cannot be</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/// converted to integer, or \p OnlyFirstRequired is false and &quot;second&quot; value is</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/// not present.</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"></span>std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af017d22179b9ba0f528f0e415fe480e0">getIntegerPairAttribute</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>,</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>                        std::pair&lt;unsigned, unsigned&gt; <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">Default</a>,</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>                        <span class="keywordtype">bool</span> OnlyFirstRequired = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"></span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/// Represents the counter values to wait for in an s_waitcnt instruction.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">///</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/// Large values (including the maximum possible integer) can be used to</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/// represent &quot;don&#39;t care&quot; waits.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">  835</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">  836</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a> = ~0u; <span class="comment">// Corresponds to Vmcnt prior to gfx12.</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">  837</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> = ~0u;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">  838</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a> = ~0u;     <span class="comment">// Corresponds to LGKMcnt prior to gfx12.</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">  839</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a> = ~0u;  <span class="comment">// Corresponds to VScnt on gfx10/gfx11.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">  840</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a> = ~0u; <span class="comment">// gfx12+ only.</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">  841</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a> = ~0u;    <span class="comment">// gfx12+ only.</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">  842</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a> = ~0u;     <span class="comment">// gfx12+ only.</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">  844</a></span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="comment">// Pre-gfx12 constructor.</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">  846</a></span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">Waitcnt</a>(<span class="keywordtype">unsigned</span> VmCnt, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <span class="keywordtype">unsigned</span> LgkmCnt, <span class="keywordtype">unsigned</span> VsCnt)</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>      : <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a>(VmCnt), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a>(LgkmCnt), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a>(VsCnt),</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>        <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a>(~0u), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a>(~0u), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a>(~0u) {}</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <span class="comment">// gfx12+ constructor.</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a362cf8dbafb61f64a4c404a7d1f5f343">  851</a></span>  <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a362cf8dbafb61f64a4c404a7d1f5f343">Waitcnt</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a>,</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>          <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a>)</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>      : <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a>),</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a>), <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a>(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a>) {}</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3a61f367b1d24cf97d12a96be2bd4075">  856</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3a61f367b1d24cf97d12a96be2bd4075">allZero</a>(<span class="keywordtype">bool</span> Extended, <span class="keywordtype">bool</span> HasStorecnt) {</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    <span class="keywordflow">return</span> Extended ? <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(0, 0, 0, 0, 0, 0, 0)</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>                    : <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(0, 0, 0, HasStorecnt ? 0 : ~0u);</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  }</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a47936065f42857a4a8b6271504aca78a">  861</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a47936065f42857a4a8b6271504aca78a">allZeroExceptVsCnt</a>(<span class="keywordtype">bool</span> Extended) {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>    <span class="keywordflow">return</span> Extended ? <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(0, 0, 0, ~0u, 0, 0, 0) : <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(0, 0, 0, ~0u);</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  }</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">  865</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">hasWait</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a> != ~0u || <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a90bde311904c3b06141ba1202d664ea8">hasWaitExceptStoreCnt</a>(); }</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a90bde311904c3b06141ba1202d664ea8">  867</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a90bde311904c3b06141ba1202d664ea8">hasWaitExceptStoreCnt</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a> != ~0u ||</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>           <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a> != ~0u || <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a> != ~0u;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  }</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab58ef3859f03f13623e0cd515dc4f72d">  872</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab58ef3859f03f13623e0cd515dc4f72d">hasWaitStoreCnt</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a> != ~0u; }</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">  874</a></span>  <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">combined</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    <span class="comment">// Does the right thing provided self and Other are either both pre-gfx12</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="comment">// or both gfx12+.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">Waitcnt</a>(</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>        std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">LoadCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.LoadCnt), std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.ExpCnt),</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>        std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">DsCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.DsCnt), std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">StoreCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.StoreCnt),</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>        std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">SampleCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.SampleCnt), std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">BvhCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.BvhCnt),</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>        std::min(<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">KmCnt</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.KmCnt));</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  }</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>};</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">// The following methods are only meaningful on targets that support</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">// S_WAITCNT.</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"></span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">/// \returns Vmcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"></span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">/// \returns Expcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"></span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">/// \returns Lgkmcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"></span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">/// \returns Waitcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"></span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">/// \returns Decoded Vmcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"></span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/// \returns Decoded Expcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"></span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">/// \returns Decoded Lgkmcnt from given \p Waitcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"></span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/// Decodes Vmcnt, Expcnt and Lgkmcnt from given \p Waitcnt for given isa</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/// \p Version, and writes decoded values into \p Vmcnt, \p Expcnt and</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">/// \p Lgkmcnt respectively. Should not be used on gfx12+, the instruction</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/// which needs it is deprecated</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">///</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are decoded as follows:</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">///     \p Vmcnt = \p Waitcnt[3:0]        (pre-gfx9)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">///     \p Vmcnt = \p Waitcnt[15:14,3:0]  (gfx9,10)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">///     \p Vmcnt = \p Waitcnt[15:10]      (gfx11)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">///     \p Expcnt = \p Waitcnt[6:4]       (pre-gfx11)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">///     \p Expcnt = \p Waitcnt[2:0]       (gfx11)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">///     \p Lgkmcnt = \p Waitcnt[11:8]     (pre-gfx10)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">///     \p Lgkmcnt = \p Waitcnt[13:8]     (gfx10)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">///     \p Lgkmcnt = \p Waitcnt[9:4]      (gfx11)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">///</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>                   <span class="keywordtype">unsigned</span> &amp;Vmcnt, <span class="keywordtype">unsigned</span> &amp;Expcnt, <span class="keywordtype">unsigned</span> &amp;Lgkmcnt);</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>Waitcnt <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Encoded);</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"></span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">/// \returns \p Waitcnt with encoded \p Vmcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>                     <span class="keywordtype">unsigned</span> Vmcnt);</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"></span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/// \returns \p Waitcnt with encoded \p Expcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>                      <span class="keywordtype">unsigned</span> Expcnt);</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"></span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/// \returns \p Waitcnt with encoded \p Lgkmcnt for given isa \p Version.</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> Waitcnt,</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>                       <span class="keywordtype">unsigned</span> Lgkmcnt);</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"></span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">/// Encodes \p Vmcnt, \p Expcnt and \p Lgkmcnt into Waitcnt for given isa</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">/// \p Version. Should not be used on gfx12+, the instruction which needs</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">/// it is deprecated</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">///</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">/// \details \p Vmcnt, \p Expcnt and \p Lgkmcnt are encoded as follows:</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">///     Waitcnt[2:0]   = \p Expcnt      (gfx11+)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">///     Waitcnt[3:0]   = \p Vmcnt       (pre-gfx9)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">///     Waitcnt[3:0]   = \p Vmcnt[3:0]  (gfx9,10)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">///     Waitcnt[6:4]   = \p Expcnt      (pre-gfx11)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">///     Waitcnt[9:4]   = \p Lgkmcnt     (gfx11)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">///     Waitcnt[11:8]  = \p Lgkmcnt     (pre-gfx10)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">///     Waitcnt[13:8]  = \p Lgkmcnt     (gfx10)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">///     Waitcnt[15:10] = \p Vmcnt       (gfx11)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">///     Waitcnt[15:14] = \p Vmcnt[5:4]  (gfx9,10)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">///</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">/// \returns Waitcnt with encoded \p Vmcnt, \p Expcnt and \p Lgkmcnt for given</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/// isa \p Version.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">///</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version,</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>                       <span class="keywordtype">unsigned</span> Vmcnt, <span class="keywordtype">unsigned</span> Expcnt, <span class="keywordtype">unsigned</span> Lgkmcnt);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keyword">const</span> Waitcnt &amp;Decoded);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">// The following methods are only meaningful on targets that support</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">// S_WAIT_*CNT, introduced with gfx12.</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"></span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/// \returns Loadcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">/// Returns 0 for versions that do not support LOADcnt</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af0408612031ad2749dd5aea581b7daec">getLoadcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"></span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/// \returns Samplecnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/// Returns 0 for versions that do not support SAMPLEcnt</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a69a0855213041f468cf764a613d25d7d">getSamplecntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"></span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">/// \returns Bvhcnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">/// Returns 0 for versions that do not support BVHcnt</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a942bb5a7eec99886589ccbcec455fe70">getBvhcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"></span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">/// \returns Dscnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/// Returns 0 for versions that do not support DScnt</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#afe3ac3f0070302c876643fd5874036fb">getDscntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"></span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">/// \returns Dscnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">/// Returns 0 for versions that do not support KMcnt</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a81bde5d0794bf37b6e8850dca91b8683">getKmcntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"></span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/// \return STOREcnt or VScnt bit mask for given isa \p Version.</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">/// returns 0 for versions that do not support STOREcnt or VScnt.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">/// STOREcnt and VScnt are the same counter, the name used</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">/// depends on the ISA version.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a393b0ad5ab188fc0a3af89ce8daa16e6">getStorecntBitMask</a>(<span class="keyword">const</span> IsaVersion &amp;Version);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">// The following are only meaningful on targets that support</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">// S_WAIT_LOADCNT_DSCNT and S_WAIT_STORECNT_DSCNT.</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"></span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">/// \returns Decoded Waitcnt structure from given \p LoadcntDscnt for given</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">/// isa \p Version.</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"></span>Waitcnt <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acbb695160ff3f9804b7c0fe9d1994c6e">decodeLoadcntDscnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> LoadcntDscnt);</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"></span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">/// \returns Decoded Waitcnt structure from given \p StorecntDscnt for given</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">/// isa \p Version.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"></span>Waitcnt <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8e170f06f15d0b3dcab3ca224d8c0400">decodeStorecntDscnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keywordtype">unsigned</span> StorecntDscnt);</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"></span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">/// \returns \p Loadcnt and \p Dscnt components of \p Decoded  encoded as an</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">/// immediate that can be used with S_WAIT_LOADCNT_DSCNT for given isa</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/// \p Version.</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af8f5b92f977d3a2fb98ca72a43aa8b56">encodeLoadcntDscnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keyword">const</span> Waitcnt &amp;Decoded);</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"></span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">/// \returns \p Storecnt and \p Dscnt components of \p Decoded  encoded as an</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/// immediate that can be used with S_WAIT_STORECNT_DSCNT for given isa</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">/// \p Version.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acf14759150fbea246130ed7fcb85d0bf">encodeStorecntDscnt</a>(<span class="keyword">const</span> IsaVersion &amp;Version, <span class="keyword">const</span> Waitcnt &amp;Decoded);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="keyword">namespace </span>Hwreg {</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aba49670e8edd2cb2d35ebda4f27c2321">getHwregId</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">isValidHwreg</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>);</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">isValidHwregOffset</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">isValidHwregWidth</a>(int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">encodeHwreg</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a>(<span class="keywordtype">unsigned</span> Val, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>} <span class="comment">// namespace Hwreg</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="keyword">namespace </span>DepCtr {</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aed8a3720f645c7bbc2321b96e35d0db1">getDefaultDepCtrEncoding</a>(<span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa21c648940433a5a427e164a2c2c825c">encodeDepCtr</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int64_t Val, <span class="keywordtype">unsigned</span> &amp;UsedOprMask,</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>                 <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ac8e67eb826ed33ec20e1d0ed0ae7ea89">isSymbolicDepCtrEncoding</a>(<span class="keywordtype">unsigned</span> Code, <span class="keywordtype">bool</span> &amp;HasNonDefaultVal,</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>                              <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a32e99aad99ecf2ce78c854ce632097f5">decodeDepCtr</a>(<span class="keywordtype">unsigned</span> Code, <span class="keywordtype">int</span> &amp;Id, StringRef &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keywordtype">unsigned</span> &amp;Val,</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>                  <span class="keywordtype">bool</span> &amp;IsDefault, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"></span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">/// \returns Decoded VaVdst from given immediate \p Encoded.</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ad0af1d007a5a69d0408b1ad698ffae04">decodeFieldVaVdst</a>(<span class="keywordtype">unsigned</span> Encoded);</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"></span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/// \returns Decoded VmVsrc from given immediate \p Encoded.</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#af53128c62a54496ecc5959d2bdab8034">decodeFieldVmVsrc</a>(<span class="keywordtype">unsigned</span> Encoded);</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"></span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">/// \returns Decoded SaSdst from given immediate \p Encoded.</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a6ed2385750706d762e272bec591ce6c0">decodeFieldSaSdst</a>(<span class="keywordtype">unsigned</span> Encoded);</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"></span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">/// \returns \p VmVsrc as an encoded Depctr immediate.</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a9b14ed5636171541f2cdacb6f5c47394">encodeFieldVmVsrc</a>(<span class="keywordtype">unsigned</span> VmVsrc);</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"></span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/// \returns \p Encoded combined with encoded \p VmVsrc.</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a9b14ed5636171541f2cdacb6f5c47394">encodeFieldVmVsrc</a>(<span class="keywordtype">unsigned</span> Encoded, <span class="keywordtype">unsigned</span> VmVsrc);</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"></span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/// \returns \p VaVdst as an encoded Depctr immediate.</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a69c825f4b28e0cc125d650923c9a02da">encodeFieldVaVdst</a>(<span class="keywordtype">unsigned</span> VaVdst);</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"></span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">/// \returns \p Encoded combined with encoded \p VaVdst.</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a69c825f4b28e0cc125d650923c9a02da">encodeFieldVaVdst</a>(<span class="keywordtype">unsigned</span> Encoded, <span class="keywordtype">unsigned</span> VaVdst);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"></span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">/// \returns \p SaSdst as an encoded Depctr immediate.</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa9b70486e0433ce7ad354709d973c40e">encodeFieldSaSdst</a>(<span class="keywordtype">unsigned</span> SaSdst);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"></span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">/// \returns \p Encoded combined with encoded \p SaSdst.</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa9b70486e0433ce7ad354709d973c40e">encodeFieldSaSdst</a>(<span class="keywordtype">unsigned</span> Encoded, <span class="keywordtype">unsigned</span> SaSdst);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>} <span class="comment">// namespace DepCtr</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="keyword">namespace </span><a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">Exp</a> {</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">getTgtName</a>(<span class="keywordtype">unsigned</span> Id, StringRef &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keywordtype">int</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">getTgtId</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">isSupportedTgtId</a>(<span class="keywordtype">unsigned</span> Id, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>} <span class="comment">// namespace Exp</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="keyword">namespace </span>MTBUFFormat {</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">encodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt);</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">decodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <span class="keywordtype">unsigned</span> &amp;Dfmt, <span class="keywordtype">unsigned</span> &amp;Nfmt);</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">getDfmt</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">getDfmtName</a>(<span class="keywordtype">unsigned</span> Id);</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">getNfmt</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">getNfmtName</a>(<span class="keywordtype">unsigned</span> Id, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">isValidDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">isValidNfmt</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa145eb4bbc534a2bae0b03059fad51b7">getUnifiedFormat</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2d81fc5bb6d434e310f66ff2abbfc5bc">getUnifiedFormatName</a>(<span class="keywordtype">unsigned</span> Id, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a21f353aad546880174de1b50609b0d18">isValidUnifiedFormat</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a81576381721fb9bbda2d0dbf37866dd6">convertDfmtNfmt2Ufmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt,</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>                             <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">isValidFormatEncoding</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">getDefaultFormatEncoding</a>(<span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>} <span class="comment">// namespace MTBUFFormat</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="keyword">namespace </span>SendMsg {</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a5262794b3c5fb2873b2191b0a085b522">getMsgId</a>(<span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>int64_t <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">getMsgOpId</a>(int64_t MsgId, <span class="keyword">const</span> StringRef <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a39a387faadb7ec7b719988f7e6a8b4d0">getMsgName</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span> </div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>StringRef <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0e0790e3b4565a5a8bcef50a154c5325">getMsgOpName</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a73a26b602f2fa523f75a842d92f39d84">isValidMsgId</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">isValidMsgOp</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>                  <span class="keywordtype">bool</span> Strict = <span class="keyword">true</span>);</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">isValidMsgStream</a>(int64_t MsgId, int64_t OpId, int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>,</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>                      <span class="keyword">const</span> MCSubtargetInfo &amp;STI, <span class="keywordtype">bool</span> Strict = <span class="keyword">true</span>);</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad757192191690aa3a61170e7318e4587">msgRequiresOp</a>(int64_t MsgId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3b6a03b3419edd2172b652f66d836f67">msgSupportsStream</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a6ab7c1da3520b18c5ef9c4de700615ca">decodeMsg</a>(<span class="keywordtype">unsigned</span> Val, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> &amp;MsgId, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> &amp;OpId,</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>               <a class="code hl_class" href="classuint16__t.html">uint16_t</a> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">encodeMsg</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> MsgId,</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>                   <a class="code hl_class" href="classuint64__t.html">uint64_t</a> OpId,</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>                   <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>);</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>} <span class="comment">// namespace SendMsg</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a>(<span class="keyword">const</span> Function &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">getHasColorExport</a>(<span class="keyword">const</span> Function &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">getHasDepthExport</a>(<span class="keyword">const</span> Function &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">isGraphics</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">// These functions are considered entrypoints into the current module, i.e. they</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">// are allowed to be called from outside the current module. This is different</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">// from isEntryFunctionCC, which is only true for functions that are entered by</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">// the hardware. Module entry points include all entry functions but also</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">// include functions that can be called from other functions inside or outside</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">// the current module. Module entry functions are allowed to allocate LDS.</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">isModuleEntryFunctionCC</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a68ba122d1c1ede0d7ced41b8416cbde1">isChainCC</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8b4a057c775e3d1c3d1f3d32abb1f648">isKernelCC</a>(<span class="keyword">const</span> Function *Func);</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">// FIXME: Remove this when calling conventions cleaned up</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d"> 1199</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">isKernel</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  }</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>}</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3098cf72c541f769b52598ff4e7dba74">hasA16</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">hasG16</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac06f184d382ba9a26ef8deaea0b31cd8">hasGDS</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a329c56090fef55473ff6ae5bc6e8d9b8">getNSAMaxSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keywordtype">bool</span> HasSampler = <span class="keyword">false</span>);</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2b981a267feb0c817f91ab394b62699a">getMaxNumUserSGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af8a54ac41ca1a9ea47ddf7586896b792">isGFX9_GFX10</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af756c02b83dad04df46bd8b15c557d61">isGFX9_GFX10_GFX11</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7081f8bd5a4295981c0f2cf7c3acc9f4">isGFX8_GFX9_GFX10</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8eec4f4abc0b50117d7b44f1a44eba0a">isGFX8Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a090276da2d3960e2efc8dcb11c850df4">isGFX10_GFX11</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a86d3f9d8f1b254785b115b8ee26720a9">isNotGFX10Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1c7defd095b189efb8d60e90556f2b21">isGFX10Before1030</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3d6f72ac6639b51b7a8a54368ad6332e">isGFX11</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">isGFX11Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7b0ac753cc89fce435513a67b4014bd8">isGFX12</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a318d59d6a50364a460b64bb7ad1f17d0">isGFX12Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aedc3b93ccc66cdeb3cbc2f6a7db264c2">isNotGFX12Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa546cb0f0b8bab54a22e1fed554f73ee">isNotGFX11Plus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">isGFX10_AEncoding</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a41e8898910b3ec5f76b453bee8719255">isGFX10_3_GFX11</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">isGFX90A</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3aa6cae3cc5611453bbb619f354ea415">isGFX940</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">hasArchitectedFlatScratch</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a870995a1f4af9ef3c31714595da7399f">hasMAIInsts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">hasVOPD</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac438217e95bac185ceb0c4b6d63d3ed9">hasDPPSrc1SGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27a0662e34c1a46f250ec687a1e6f07e">getTotalNumVGPRs</a>(<span class="keywordtype">bool</span> has90AInsts, int32_t ArgNumAGPR, int32_t ArgNumVGPR);</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adbe8b2394969d3cf98b70d46ce725354">hasKernargPreload</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"></span> </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">/// Is Reg - scalar register</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"></span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">/// \returns if \p Reg occupies the high 16-bits of a 32-bit register.</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">/// The bit indicating isHi is the LSB of the encoding.</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">isHi</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"></span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">/// If \p Reg is a pseudo reg, return the correct hardware register given</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">/// \p STI otherwise return \p Reg.</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI);</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"></span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">/// Convert hardware register \p Reg to a pseudo register</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa700c119e0f62d742e575aa66f8bd544">isInlineValue</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"></span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">/// Is this an AMDGPU specific source operand? These include registers,</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">/// inline constants, literals and mandatory literals (KImm).</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"></span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">/// Is this a KImm operand?</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a654aeb7cff29cdb04bcb99c27d4b3db8">isKImmOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"></span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/// Is this floating-point operand?</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"></span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">/// Does this operand support only inlinable literals?</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"></span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">getRegBitWidth</a>(<span class="keywordtype">unsigned</span> RCID);</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"></span> </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">/// Get the size in bits of a register from the register class \p RC.</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">getRegBitWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC);</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"></span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/// Get size of register operand</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>,</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>                           <span class="keywordtype">unsigned</span> OpNo);</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span> </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634"> 1295</a></span><span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo) {</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">switch</span> (OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>) {</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>:</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">AMDGPU::OPERAND_REG_IMM_V2INT32</a>:</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>:</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a>:</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a>:</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>:</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">AMDGPU::OPERAND_KIMM16</a>: <span class="comment">// mandatory literal is always size 4</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a>:</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>:</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>:</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span> </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled operand type&quot;</span>);</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  }</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>}</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2"> 1341</a></span><span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[OpNo]);</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>}</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"></span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">/// Is this literal inlinable, and not one of the values intended for floating</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment">/// point values.</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a"> 1348</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(int64_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>) {</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &gt;= -16 &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &lt;= 64;</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>}</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"></span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/// Is this literal inlinable</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"></span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a>(int64_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a>(int32_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(int16_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <span class="keywordtype">bool</span> HasInv2Pi);</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>std::optional&lt;unsigned&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc3ac94d6ba59d8bb19ded4fe752c219">getInlineEncodingV2I16</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>std::optional&lt;unsigned&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa6726c135909b313bd51a63393da3b13">getInlineEncodingV2F16</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span> </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0a9b91eee2733c432bd30c44907efae6">isInlinableLiteralV216</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, uint8_t OpType);</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span> </div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a23487558448d80c567c442aeacebe56a">isInlinableLiteralV2I16</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3cf384b520551827b3b9e6fb0355d052">isInlinableLiteralV2F16</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4dbb64e9d316b0b56b74d3364cb601da">isValid32BitLiteral</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> Val, <span class="keywordtype">bool</span> IsFP64);</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Argument.html">Argument</a> *Arg);</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallBase.html">CallBase</a> *CB, <span class="keywordtype">unsigned</span> ArgNo);</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>                                      int64_t EncodedOffset);</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><a class="code hl_define" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">isLegalSMRDEncodedSignedOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>                                    int64_t EncodedOffset,</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>                                    <span class="keywordtype">bool</span> IsBuffer);</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"></span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/// Convert \p ByteOffset to dwords if the subtarget uses dword SMRD immediate</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/// offsets.</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"></span><a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> ByteOffset);</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"></span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">/// \returns The encoding that will be used for \p ByteOffset in the</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">/// SMRD offset field, or std::nullopt if it won&#39;t fit. On GFX9 and GFX10</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">/// S_LOAD instructions have a signed offset, on other subtargets it is</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">/// unsigned. S_BUFFER has an unsigned offset for all subtargets.</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a90cfef7fb525f06c3b8f8b34f6f33698">getSMRDEncodedOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>                                            int64_t ByteOffset, <span class="keywordtype">bool</span> IsBuffer);</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"></span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">/// \return The encoding that can be used for a 32-bit literal offset in an SMRD</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">/// instruction. This is only useful on CI.s</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a1855014288dfc356a7ccdd821984a972">getSMRDEncodedLiteralOffset32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST,</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>                                                     int64_t ByteOffset);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment"></span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">/// For pre-GFX12 FLAT instructions the offset must be positive;</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">/// MSB is ignored and forced to zero.</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">///</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">/// \return The number of bits available for the signed offset field in flat</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">/// instructions. Note that some forms of the instruction disallow negative</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">/// offsets.</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">getNumFlatOffsetBits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST);</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"></span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">/// \returns true if this offset is small enough to fit in the SMRD</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">/// offset field.  \p ByteOffset should be the offset in bytes and</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">/// not the encoded offset.</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7"> 1420</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset);</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span> </div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><a class="code hl_define" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a18d2b72326bbdea2a9c1653b090f00ff"> 1423</a></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18d2b72326bbdea2a9c1653b090f00ff">isLegalDPALU_DPPControl</a>(<span class="keywordtype">unsigned</span> DC) {</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  <span class="keywordflow">return</span> DC &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">DPP::ROW_NEWBCAST_FIRST</a> &amp;&amp; DC &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">DPP::ROW_NEWBCAST_LAST</a>;</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>}</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"></span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">/// \returns true if an instruction may have a 64-bit VGPR operand.</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a781c6e7caca62cdc20d4e6a134425dd7">hasAny64BitVGPROperands</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc);</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment"></span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">/// \returns true if an instruction is a DP ALU DPP.</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a51a3fe5250a82abf0ecbe57b156d1fd0">isDPALU_DPP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc);</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment"></span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">/// \returns true if the intrinsic is divergent</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a>(<span class="keywordtype">unsigned</span> IntrID);</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"></span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">/// \returns true if the intrinsic is uniform</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5ee59b5ad9e64f6b900b6cdd5567b15b">isIntrinsicAlwaysUniform</a>(<span class="keywordtype">unsigned</span> IntrID);</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>} <span class="comment">// end namespace AMDGPU</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>raw_ostream &amp;<a class="code hl_function" href="namespacellvm.html#ab89f1db02887aa569176f0e29622eb47">operator&lt;&lt;</a>(raw_ostream &amp;<a class="code hl_variable" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>,</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>                        <span class="keyword">const</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> S);</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPUBASEINFO_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAlignment_8h_html"><div class="ttname"><a href="Alignment_8h.html">Alignment.h</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a39557b142c7bfcc54d3874aae7084907"><div class="ttname"><a href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="ttdeci">#define LLVM_READNONE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00220">Compiler.h:220</a></div></div>
<div class="ttc" id="aCompiler_8h_html_ab8e0eab61769d9974aeed9345ce11baf"><div class="ttname"><a href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div><div class="ttdeci">#define LLVM_READONLY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00227">Compiler.h:227</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_adc852f586959ce13117d737cf3f14899"><div class="ttname"><a href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a></div><div class="ttdeci">std::string Name</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00077">ELFObjHandler.cpp:77</a></div></div>
<div class="ttc" id="aInstrTypes_8h_html"><div class="ttname"><a href="InstrTypes_8h.html">InstrTypes.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ad96b7cf3182ce2ba85e5a7a93b12c441"><div class="ttname"><a href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a></div><div class="ttdeci">#define G(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00056">MD5.cpp:56</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01875">MachineSink.cpp:1875</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01874">MachineSink.cpp:1874</a></div></div>
<div class="ttc" id="aModule_8h_html"><div class="ttname"><a href="Module_8h.html">Module.h</a></div><div class="ttdoc">Module.h This file contains the declarations for the Module class.</div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">llvm::AMDGPU::IsaInfo::AMDGPUTargetID</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00110">AMDGPUBaseInfo.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0681188640dae9768253d31f52971acb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccSupported</a></div><div class="ttdeci">bool isSramEccSupported() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00150">AMDGPUBaseInfo.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a08b8980d20ebca6171b8139f4dadc3eb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromFeaturesString</a></div><div class="ttdeci">void setTargetIDFromFeaturesString(StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00714">AMDGPUBaseInfo.cpp:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0d038a6d4bc8f7cf81bf9e4c979b392f"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0d038a6d4bc8f7cf81bf9e4c979b392f">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setXnackSetting</a></div><div class="ttdeci">void setXnackSetting(TargetIDSetting NewXnackSetting)</div><div class="ttdoc">Sets xnack setting to NewXnackSetting.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00145">AMDGPUBaseInfo.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a1fa82fad8bfe176fce6445cb67742af2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrAny</a></div><div class="ttdeci">bool isSramEccOnOrAny() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00155">AMDGPUBaseInfo.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a25bbe697f6fdd4ee71f4897eaa8f2c65"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting</a></div><div class="ttdeci">TargetIDSetting getXnackSetting() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00140">AMDGPUBaseInfo.h:140</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a5b48c1bcb9047175b400ab0ffbce82a2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrAny</a></div><div class="ttdeci">bool isXnackOnOrAny() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00126">AMDGPUBaseInfo.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a7a89e9df7855466fdc29af6d00e199e1"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a7a89e9df7855466fdc29af6d00e199e1">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrOff</a></div><div class="ttdeci">bool isXnackOnOrOff() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00133">AMDGPUBaseInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a885bd668f35ea0b9e00d44499495c0fc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackSupported</a></div><div class="ttdeci">bool isXnackSupported() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00121">AMDGPUBaseInfo.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aab792d0c32d4c9a7998c0ba8885693ff"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream</a></div><div class="ttdeci">void setTargetIDFromTargetIDStream(StringRef TargetID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00782">AMDGPUBaseInfo.cpp:782</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aae1a20e466e1a2e56641237d465703ab"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aae1a20e466e1a2e56641237d465703ab">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::~AMDGPUTargetID</a></div><div class="ttdeci">~AMDGPUTargetID()=default</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ac9f2b7fbd9fbac3e931acc40904639e1"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ac9f2b7fbd9fbac3e931acc40904639e1">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setSramEccSetting</a></div><div class="ttdeci">void setSramEccSetting(TargetIDSetting NewSramEccSetting)</div><div class="ttdoc">Sets sramecc setting to NewSramEccSetting.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00174">AMDGPUBaseInfo.h:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ad7dd54506a10298ec49300c5cd1f3dfc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ad7dd54506a10298ec49300c5cd1f3dfc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrOff</a></div><div class="ttdeci">bool isSramEccOnOrOff() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00162">AMDGPUBaseInfo.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ae9ec355054ee6400df6ba242dd3cb032"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::toString</a></div><div class="ttdeci">std::string toString() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00794">AMDGPUBaseInfo.cpp:794</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aecd3f3ccd0bc04187c08fd2e1bbc9924"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting</a></div><div class="ttdeci">TargetIDSetting getSramEccSetting() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00169">AMDGPUBaseInfo.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html">llvm::AMDGPU::VOPD::ComponentInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00711">AMDGPUBaseInfo.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html_a140f124623fac75aa4090d7f6ce6c4b3"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a140f124623fac75aa4090d7f6ce6c4b3">llvm::AMDGPU::VOPD::ComponentInfo::getIndexInParsedOperands</a></div><div class="ttdeci">unsigned getIndexInParsedOperands(unsigned CompOprIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00626">AMDGPUBaseInfo.cpp:626</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html_a690225337940c79af87e84a81089ca01"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#a690225337940c79af87e84a81089ca01">llvm::AMDGPU::VOPD::ComponentInfo::ComponentInfo</a></div><div class="ttdeci">ComponentInfo(const MCInstrDesc &amp;OpDesc, ComponentKind Kind=ComponentKind::SINGLE)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00714">AMDGPUBaseInfo.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo_html_adbae703ce83d33e441dd00ebe672e340"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentInfo.html#adbae703ce83d33e441dd00ebe672e340">llvm::AMDGPU::VOPD::ComponentInfo::ComponentInfo</a></div><div class="ttdeci">ComponentInfo(const MCInstrDesc &amp;OpDesc, const ComponentProps &amp;OpXProps)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00719">AMDGPUBaseInfo.h:719</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html">llvm::AMDGPU::VOPD::ComponentLayout</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00645">AMDGPUBaseInfo.h:645</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a0a861c725fde99140f3ca948b530f7bc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0a861c725fde99140f3ca948b530f7bc">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfDstInMCOperands</a></div><div class="ttdeci">unsigned getIndexOfDstInMCOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00682">AMDGPUBaseInfo.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a0ac06b16f5936c3059dbd592c6954839"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a0ac06b16f5936c3059dbd592c6954839">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfSrcInMCOperands</a></div><div class="ttdeci">unsigned getIndexOfSrcInMCOperands(unsigned CompSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00685">AMDGPUBaseInfo.h:685</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a1dd22e2897acd34109463497938d7f7a"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a1dd22e2897acd34109463497938d7f7a">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfDstInParsedOperands</a></div><div class="ttdeci">unsigned getIndexOfDstInParsedOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00691">AMDGPUBaseInfo.h:691</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_a62ef499aeb9defa652c9b2b7fd730337"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#a62ef499aeb9defa652c9b2b7fd730337">llvm::AMDGPU::VOPD::ComponentLayout::ComponentLayout</a></div><div class="ttdeci">ComponentLayout(const ComponentProps &amp;OpXProps)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00677">AMDGPUBaseInfo.h:677</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_aa6540e78ab5d08a184a1497e97031f8f"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#aa6540e78ab5d08a184a1497e97031f8f">llvm::AMDGPU::VOPD::ComponentLayout::getIndexOfSrcInParsedOperands</a></div><div class="ttdeci">unsigned getIndexOfSrcInParsedOperands(unsigned CompSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00696">AMDGPUBaseInfo.h:696</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout_html_adb8be7174292f0e01011a551255ca154"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentLayout.html#adb8be7174292f0e01011a551255ca154">llvm::AMDGPU::VOPD::ComponentLayout::ComponentLayout</a></div><div class="ttdeci">ComponentLayout(ComponentKind Kind)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00672">AMDGPUBaseInfo.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html">llvm::AMDGPU::VOPD::ComponentProps</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00563">AMDGPUBaseInfo.h:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a2f44e2d207315fe1cf5539e86e4788de"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a2f44e2d207315fe1cf5539e86e4788de">llvm::AMDGPU::VOPD::ComponentProps::hasMandatoryLiteral</a></div><div class="ttdeci">bool hasMandatoryLiteral() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00582">AMDGPUBaseInfo.h:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a3bafc8a0206847590c81f83f1cd35521"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a3bafc8a0206847590c81f83f1cd35521">llvm::AMDGPU::VOPD::ComponentProps::hasRegSrcOperand</a></div><div class="ttdeci">bool hasRegSrcOperand(unsigned CompSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00593">AMDGPUBaseInfo.h:593</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a5e1b1b534cfca107377b07a8c5fb2e14"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a5e1b1b534cfca107377b07a8c5fb2e14">llvm::AMDGPU::VOPD::ComponentProps::hasSrc2Acc</a></div><div class="ttdeci">bool hasSrc2Acc() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00599">AMDGPUBaseInfo.h:599</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a72806c05ab080c8703b81d6a59af6f8a"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a72806c05ab080c8703b81d6a59af6f8a">llvm::AMDGPU::VOPD::ComponentProps::ComponentProps</a></div><div class="ttdeci">ComponentProps()=default</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_a8da215f08d3aebf7753b82f70e80a59e"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#a8da215f08d3aebf7753b82f70e80a59e">llvm::AMDGPU::VOPD::ComponentProps::getCompSrcOperandsNum</a></div><div class="ttdeci">unsigned getCompSrcOperandsNum() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00574">AMDGPUBaseInfo.h:574</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_ac2fcbf90cab1051b2e9603fcde4df030"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#ac2fcbf90cab1051b2e9603fcde4df030">llvm::AMDGPU::VOPD::ComponentProps::getMandatoryLiteralCompOperandIndex</a></div><div class="ttdeci">unsigned getMandatoryLiteralCompOperandIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00586">AMDGPUBaseInfo.h:586</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps_html_af1c27ddfefc069eb1910f8f1d060a071"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1ComponentProps.html#af1c27ddfefc069eb1910f8f1d060a071">llvm::AMDGPU::VOPD::ComponentProps::getCompParsedSrcOperandsNum</a></div><div class="ttdeci">unsigned getCompParsedSrcOperandsNum() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00577">AMDGPUBaseInfo.h:577</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html">llvm::AMDGPU::VOPD::InstInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00728">AMDGPUBaseInfo.h:728</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_a1d36747a485e178cc38fce67433c99ef"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a1d36747a485e178cc38fce67433c99ef">llvm::AMDGPU::VOPD::InstInfo::InstInfo</a></div><div class="ttdeci">InstInfo(const ComponentInfo &amp;OprInfoX, const ComponentInfo &amp;OprInfoY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00738">AMDGPUBaseInfo.h:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_a303d1a92dda4442765b461b8e1ccb12f"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a303d1a92dda4442765b461b8e1ccb12f">llvm::AMDGPU::VOPD::InstInfo::hasInvalidOperand</a></div><div class="ttdeci">bool hasInvalidOperand(std::function&lt; unsigned(unsigned, unsigned)&gt; GetRegIdx, bool SkipSrc=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00752">AMDGPUBaseInfo.h:752</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_a7c239fb3920b3c0e7bb12c4b28939e6e"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#a7c239fb3920b3c0e7bb12c4b28939e6e">llvm::AMDGPU::VOPD::InstInfo::operator[]</a></div><div class="ttdeci">const ComponentInfo &amp; operator[](size_t ComponentIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00741">AMDGPUBaseInfo.h:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_aacc26485a649ba2402578708c63dd905"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aacc26485a649ba2402578708c63dd905">llvm::AMDGPU::VOPD::InstInfo::InstInfo</a></div><div class="ttdeci">InstInfo(const MCInstrDesc &amp;OpX, const MCInstrDesc &amp;OpY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00735">AMDGPUBaseInfo.h:735</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_ad8b7dd7c02ed39f738c3af43df3ef356"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#ad8b7dd7c02ed39f738c3af43df3ef356">llvm::AMDGPU::VOPD::InstInfo::getInvalidCompOperandIndex</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInvalidCompOperandIndex(std::function&lt; unsigned(unsigned, unsigned)&gt; GetRegIdx, bool SkipSrc=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00640">AMDGPUBaseInfo.cpp:640</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo_html_aee515ac979d0621604eda0eac02f6c71"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1VOPD_1_1InstInfo.html#aee515ac979d0621604eda0eac02f6c71">llvm::AMDGPU::VOPD::InstInfo::RegIndices</a></div><div class="ttdeci">std::array&lt; unsigned, Component::MAX_OPR_NUM &gt; RegIndices</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00733">AMDGPUBaseInfo.h:733</a></div></div>
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00028">Argument.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallBase_html"><div class="ttname"><a href="classllvm_1_1CallBase.html">llvm::CallBase</a></div><div class="ttdoc">Base class for all callable instructions (InvokeInst and CallInst) Holds everything related to callin...</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01259">InstrTypes.h:1259</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00061">Function.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00048">GlobalValue.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00085">MCInstrDesc.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00097">MCInstrDesc.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00035">MCRegisterInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00139">MCRegisterInfo.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0217c93a90ee9ecf413f258cf8ff0eb2">llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST</a></div><div class="ttdeci">@ ROW_NEWBCAST_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00950">SIDefines.h:950</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa1fb933a07c862608a52170e730163de">llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST</a></div><div class="ttdeci">@ ROW_NEWBCAST_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00949">SIDefines.h:949</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_a32e99aad99ecf2ce78c854ce632097f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a32e99aad99ecf2ce78c854ce632097f5">llvm::AMDGPU::DepCtr::decodeDepCtr</a></div><div class="ttdeci">bool decodeDepCtr(unsigned Code, int &amp;Id, StringRef &amp;Name, unsigned &amp;Val, bool &amp;IsDefault, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01607">AMDGPUBaseInfo.cpp:1607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_a69c825f4b28e0cc125d650923c9a02da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a69c825f4b28e0cc125d650923c9a02da">llvm::AMDGPU::DepCtr::encodeFieldVaVdst</a></div><div class="ttdeci">unsigned encodeFieldVaVdst(unsigned Encoded, unsigned VaVdst)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01639">AMDGPUBaseInfo.cpp:1639</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_a6ed2385750706d762e272bec591ce6c0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a6ed2385750706d762e272bec591ce6c0">llvm::AMDGPU::DepCtr::decodeFieldSaSdst</a></div><div class="ttdeci">unsigned decodeFieldSaSdst(unsigned Encoded)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01627">AMDGPUBaseInfo.cpp:1627</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_a9b14ed5636171541f2cdacb6f5c47394"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#a9b14ed5636171541f2cdacb6f5c47394">llvm::AMDGPU::DepCtr::encodeFieldVmVsrc</a></div><div class="ttdeci">unsigned encodeFieldVmVsrc(unsigned Encoded, unsigned VmVsrc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01631">AMDGPUBaseInfo.cpp:1631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_aa21c648940433a5a427e164a2c2c825c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa21c648940433a5a427e164a2c2c825c">llvm::AMDGPU::DepCtr::encodeDepCtr</a></div><div class="ttdeci">int encodeDepCtr(const StringRef Name, int64_t Val, unsigned &amp;UsedOprMask, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01613">AMDGPUBaseInfo.cpp:1613</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_aa9b70486e0433ce7ad354709d973c40e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aa9b70486e0433ce7ad354709d973c40e">llvm::AMDGPU::DepCtr::encodeFieldSaSdst</a></div><div class="ttdeci">unsigned encodeFieldSaSdst(unsigned Encoded, unsigned SaSdst)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01647">AMDGPUBaseInfo.cpp:1647</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_ac8e67eb826ed33ec20e1d0ed0ae7ea89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ac8e67eb826ed33ec20e1d0ed0ae7ea89">llvm::AMDGPU::DepCtr::isSymbolicDepCtrEncoding</a></div><div class="ttdeci">bool isSymbolicDepCtrEncoding(unsigned Code, bool &amp;HasNonDefaultVal, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01601">AMDGPUBaseInfo.cpp:1601</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_ad0af1d007a5a69d0408b1ad698ffae04"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#ad0af1d007a5a69d0408b1ad698ffae04">llvm::AMDGPU::DepCtr::decodeFieldVaVdst</a></div><div class="ttdeci">unsigned decodeFieldVaVdst(unsigned Encoded)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01623">AMDGPUBaseInfo.cpp:1623</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_aed8a3720f645c7bbc2321b96e35d0db1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#aed8a3720f645c7bbc2321b96e35d0db1">llvm::AMDGPU::DepCtr::getDefaultDepCtrEncoding</a></div><div class="ttdeci">int getDefaultDepCtrEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01594">AMDGPUBaseInfo.cpp:1594</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DepCtr_html_af53128c62a54496ecc5959d2bdab8034"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DepCtr.html#af53128c62a54496ecc5959d2bdab8034">llvm::AMDGPU::DepCtr::decodeFieldVmVsrc</a></div><div class="ttdeci">unsigned decodeFieldVmVsrc(unsigned Encoded)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01619">AMDGPUBaseInfo.cpp:1619</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_a19cafb2b98160d416f6b684843fc4989"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a></div><div class="ttdeci">bool isSupportedTgtId(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01755">AMDGPUBaseInfo.cpp:1755</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ab0fcd9e7a60a23a941500f531dcc0379"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a></div><div class="ttdeci">bool getTgtName(unsigned Id, StringRef &amp;Name, int &amp;Index)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01721">AMDGPUBaseInfo.cpp:1721</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ac236558198da971873e571fa38d2b58a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a></div><div class="ttdeci">unsigned getTgtId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01732">AMDGPUBaseInfo.cpp:1732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00484">SIDefines.h:484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a0a486fedaf3c912973ec197de1b37084"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a></div><div class="ttdeci">bool isValidHwreg(int64_t Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01668">AMDGPUBaseInfo.cpp:1668</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00536">SIDefines.h:536</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00553">SIDefines.h:553</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a847f632e8de2b09521e5e9861ae3503f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a></div><div class="ttdeci">bool isValidHwregOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01672">AMDGPUBaseInfo.cpp:1672</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a8e769562ff1c9df9cbc0330f8df589b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a></div><div class="ttdeci">uint64_t encodeHwreg(uint64_t Id, uint64_t Offset, uint64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01680">AMDGPUBaseInfo.cpp:1680</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_aa78b630d1bc4436769105c87b8e6ffce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a></div><div class="ttdeci">bool isValidHwregWidth(int64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01676">AMDGPUBaseInfo.cpp:1676</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_aba49670e8edd2cb2d35ebda4f27c2321"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aba49670e8edd2cb2d35ebda4f27c2321">llvm::AMDGPU::Hwreg::getHwregId</a></div><div class="ttdeci">int64_t getHwregId(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01663">AMDGPUBaseInfo.cpp:1663</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ac973cf6ead9a91dde90f88333cf3d885"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a></div><div class="ttdeci">StringRef getHwreg(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01686">AMDGPUBaseInfo.cpp:1686</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_afd56d792a341cdace91959b9e34d5e24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a></div><div class="ttdeci">void decodeHwreg(unsigned Val, unsigned &amp;Id, unsigned &amp;Offset, unsigned &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01691">AMDGPUBaseInfo.cpp:1691</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a00ddec6f625f5fdc41b2ee64b272b5b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a00ddec6f625f5fdc41b2ee64b272b5b9">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01054">AMDGPUBaseInfo.cpp:1054</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01066">AMDGPUBaseInfo.cpp:1066</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a170ce837300501b1468ea55b3e5081a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerEUForWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00913">AMDGPUBaseInfo.cpp:913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a20f21352639512a028b2297e3cba9094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00837">AMDGPUBaseInfo.cpp:837</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a2d0c61cd3e4d53626ffdb34031766f08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a></div><div class="ttdeci">unsigned getMaxWorkGroupsPerCU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00881">AMDGPUBaseInfo.cpp:881</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a329b5f490df50f14bf5c359c0a01e99a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00923">AMDGPUBaseInfo.cpp:923</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a3da3096049086c45f2ebb5ba4779272ea29e2fa927ce0f8856b11d9a1c4926253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a3da3096049086c45f2ebb5ba4779272ea29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a></div><div class="ttdeci">@ TRAP_NUM_SGPRS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00101">AMDGPUBaseInfo.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a3da3096049086c45f2ebb5ba4779272ea5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a3da3096049086c45f2ebb5ba4779272ea5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdeci">@ FIXED_NUM_SGPRS_FOR_INIT_BUG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00099">AMDGPUBaseInfo.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a41a62eaa48728ca1d52dda5d0a9b08c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00904">AMDGPUBaseInfo.cpp:904</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a428384bbf309ae613bace2f8d381dc8b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a428384bbf309ae613bace2f8d381dc8b">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a></div><div class="ttdeci">unsigned getNumVGPRBlocks(const MCSubtargetInfo *STI, unsigned NumVGPRs, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01126">AMDGPUBaseInfo.cpp:1126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4827353185cf1cc7bff9e44e818aa3a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00928">AMDGPUBaseInfo.cpp:928</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f0de0c1180aa2d8965d9cdddfde84a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a></div><div class="ttdeci">unsigned getNumExtraSGPRs(const MCSubtargetInfo *STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00999">AMDGPUBaseInfo.cpp:999</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00942">AMDGPUBaseInfo.cpp:942</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6a404dcfcc397b46c1658356bbae054f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a></div><div class="ttdeci">unsigned getLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00846">AMDGPUBaseInfo.cpp:846</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6f199c1f3d13e403d252d9b028b4c7a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6f199c1f3d13e403d252d9b028b4c7a0">llvm::AMDGPU::IsaInfo::getAddressableLocalMemorySize</a></div><div class="ttdeci">unsigned getAddressableLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00862">AMDGPUBaseInfo.cpp:862</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6fd9b23b6adf6877d2baba38030b77c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01093">AMDGPUBaseInfo.cpp:1093</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a705a7512f5b23ec9b3bb19f032040285"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a></div><div class="ttdeci">unsigned getEUsPerCU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00870">AMDGPUBaseInfo.cpp:870</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a7baaa91927748c04ac388e82788a973d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00953">AMDGPUBaseInfo.cpp:953</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a842a99d2928e264423f0ac73b0910ec9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a></div><div class="ttdeci">unsigned getAddressableNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01077">AMDGPUBaseInfo.cpp:1077</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8712096d79b8b76954f261f06351c34f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00965">AMDGPUBaseInfo.cpp:965</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8dd1efaf10bea58df5259c9a0c223d9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00919">AMDGPUBaseInfo.cpp:919</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a98803f3d3a9a7e50ad0f40bdf8cd8190"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU, bool Addressable)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00982">AMDGPUBaseInfo.cpp:982</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99d8e5747c69e74d27f050f13c4809b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a></div><div class="ttdeci">unsigned getNumSGPRBlocks(const MCSubtargetInfo *STI, unsigned NumSGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01030">AMDGPUBaseInfo.cpp:1030</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a9a0082c7f646f15a4a1a7fe1bad0ec89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00900">AMDGPUBaseInfo.cpp:900</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_aa82573eec93913f61c5fe97062d60c7e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a></div><div class="ttdeci">unsigned getSGPRAllocGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00933">AMDGPUBaseInfo.cpp:933</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab56dd7bdfea0401c802b4c94cb76ef1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab56dd7bdfea0401c802b4c94cb76ef1e">llvm::AMDGPU::IsaInfo::getNumWavesPerEUWithNumVGPRs</a></div><div class="ttdeci">unsigned getNumWavesPerEUWithNumVGPRs(const MCSubtargetInfo *STI, unsigned NumVGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a></div><div class="ttdeci">TargetIDSetting</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00103">AMDGPUBaseInfo.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">llvm::AMDGPU::IsaInfo::TargetIDSetting::On</a></div><div class="ttdeci">@ On</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported</a></div><div class="ttdeci">@ Unsupported</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">llvm::AMDGPU::IsaInfo::TargetIDSetting::Off</a></div><div class="ttdeci">@ Off</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">llvm::AMDGPU::IsaInfo::TargetIDSetting::Any</a></div><div class="ttdeci">@ Any</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ac865befe5b2563e7df0c82f5ff5ba5f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01117">AMDGPUBaseInfo.cpp:1117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ae47a2723f63ec4e85b4228b56e5d759c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ae47a2723f63ec4e85b4228b56e5d759c">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a></div><div class="ttdeci">unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI, std::optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01036">AMDGPUBaseInfo.cpp:1036</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_afeb7e0bccf88c9d23d02454609eb431a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a></div><div class="ttdeci">unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00946">AMDGPUBaseInfo.cpp:946</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a21f353aad546880174de1b50609b0d18"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a21f353aad546880174de1b50609b0d18">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a></div><div class="ttdeci">bool isValidUnifiedFormat(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01856">AMDGPUBaseInfo.cpp:1856</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2521888c0029b6776056a5b8d18ec449"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a></div><div class="ttdeci">unsigned getDefaultFormatEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01881">AMDGPUBaseInfo.cpp:1881</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2d81fc5bb6d434e310f66ff2abbfc5bc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2d81fc5bb6d434e310f66ff2abbfc5bc">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a></div><div class="ttdeci">StringRef getUnifiedFormatName(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01850">AMDGPUBaseInfo.cpp:1850</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5ee42390df5ca4d0d3997dec2087c787"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a></div><div class="ttdeci">bool isValidNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01822">AMDGPUBaseInfo.cpp:1822</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a74cb545dd808a8d80b3cddf27234fe5c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a></div><div class="ttdeci">bool isValidDfmtNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01815">AMDGPUBaseInfo.cpp:1815</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a81576381721fb9bbda2d0dbf37866dd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a81576381721fb9bbda2d0dbf37866dd6">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a></div><div class="ttdeci">int64_t convertDfmtNfmt2Ufmt(unsigned Dfmt, unsigned Nfmt, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01860">AMDGPUBaseInfo.cpp:1860</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a8578e709d958ea749140a3b350137805"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a></div><div class="ttdeci">StringRef getDfmtName(unsigned Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01788">AMDGPUBaseInfo.cpp:1788</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a88658310897a5ba8565bf1366213a307"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a></div><div class="ttdeci">int64_t encodeDfmtNfmt(unsigned Dfmt, unsigned Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01826">AMDGPUBaseInfo.cpp:1826</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aa145eb4bbc534a2bae0b03059fad51b7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa145eb4bbc534a2bae0b03059fad51b7">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a></div><div class="ttdeci">int64_t getUnifiedFormat(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01835">AMDGPUBaseInfo.cpp:1835</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a></div><div class="ttdeci">bool isValidFormatEncoding(unsigned Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01877">AMDGPUBaseInfo.cpp:1877</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aadbb33a5e7684bfcb11a794b6baca824"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a></div><div class="ttdeci">StringRef getNfmtName(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01810">AMDGPUBaseInfo.cpp:1810</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ac4ceeee60ddf9662daddba7a110cd607"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a></div><div class="ttdeci">int64_t getNfmt(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01801">AMDGPUBaseInfo.cpp:1801</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ace425756e45dc13fdd4ee49616cbe202"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a></div><div class="ttdeci">int64_t getDfmt(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01780">AMDGPUBaseInfo.cpp:1780</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_af9954d5857cbb4abc0e38c222b5ef43d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a></div><div class="ttdeci">void decodeDfmtNfmt(unsigned Format, unsigned &amp;Dfmt, unsigned &amp;Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01830">AMDGPUBaseInfo.cpp:1830</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a0e0790e3b4565a5a8bcef50a154c5325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0e0790e3b4565a5a8bcef50a154c5325">llvm::AMDGPU::SendMsg::getMsgOpName</a></div><div class="ttdeci">StringRef getMsgOpName(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01945">AMDGPUBaseInfo.cpp:1945</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a18b32cda4aa104e7092cd79c9c234401"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a></div><div class="ttdeci">uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01996">AMDGPUBaseInfo.cpp:1996</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00470">SIDefines.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a39a387faadb7ec7b719988f7e6a8b4d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a39a387faadb7ec7b719988f7e6a8b4d0">llvm::AMDGPU::SendMsg::getMsgName</a></div><div class="ttdeci">StringRef getMsgName(int64_t MsgId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01908">AMDGPUBaseInfo.cpp:1908</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3b6a03b3419edd2172b652f66d836f67"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3b6a03b3419edd2172b652f66d836f67">llvm::AMDGPU::SendMsg::msgSupportsStream</a></div><div class="ttdeci">bool msgSupportsStream(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01977">AMDGPUBaseInfo.cpp:1977</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a5262794b3c5fb2873b2191b0a085b522"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a5262794b3c5fb2873b2191b0a085b522">llvm::AMDGPU::SendMsg::getMsgId</a></div><div class="ttdeci">int64_t getMsgId(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01899">AMDGPUBaseInfo.cpp:1899</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a6ab7c1da3520b18c5ef9c4de700615ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a6ab7c1da3520b18c5ef9c4de700615ca">llvm::AMDGPU::SendMsg::decodeMsg</a></div><div class="ttdeci">void decodeMsg(unsigned Val, uint16_t &amp;MsgId, uint16_t &amp;OpId, uint16_t &amp;StreamId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01984">AMDGPUBaseInfo.cpp:1984</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a73a26b602f2fa523f75a842d92f39d84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a73a26b602f2fa523f75a842d92f39d84">llvm::AMDGPU::SendMsg::isValidMsgId</a></div><div class="ttdeci">bool isValidMsgId(int64_t MsgId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01904">AMDGPUBaseInfo.cpp:1904</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a786cf48409e2aaae4ed20445baaa2654"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a></div><div class="ttdeci">int64_t getMsgOpId(int64_t MsgId, const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01913">AMDGPUBaseInfo.cpp:1913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a86dc96b598fc9ba95c907742f806948c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">llvm::AMDGPU::SendMsg::isValidMsgStream</a></div><div class="ttdeci">bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01951">AMDGPUBaseInfo.cpp:1951</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ad757192191690aa3a61170e7318e4587"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad757192191690aa3a61170e7318e4587">llvm::AMDGPU::SendMsg::msgRequiresOp</a></div><div class="ttdeci">bool msgRequiresOp(int64_t MsgId, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01971">AMDGPUBaseInfo.cpp:1971</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_adbb10f56f9659f287512e286ededa608"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">llvm::AMDGPU::SendMsg::isValidMsgOp</a></div><div class="ttdeci">bool isValidMsgOp(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01925">AMDGPUBaseInfo.cpp:1925</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a032baa438339ae1e2509a3bef4a0666d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a032baa438339ae1e2509a3bef4a0666d">llvm::AMDGPU::VOPD::VOPD_VGPR_BANK_MASKS</a></div><div class="ttdeci">constexpr unsigned VOPD_VGPR_BANK_MASKS[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00556">AMDGPUBaseInfo.h:556</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a06b70edb634780514c138537654470bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a06b70edb634780514c138537654470bf">llvm::AMDGPU::VOPD::COMPONENTS_NUM</a></div><div class="ttdeci">constexpr unsigned COMPONENTS_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00560">AMDGPUBaseInfo.h:560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a1f68895e93866682c2b33fc4e448470f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470f">llvm::AMDGPU::VOPD::ComponentIndex</a></div><div class="ttdeci">ComponentIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00558">AMDGPUBaseInfo.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fa92ed12682d62f0016a86af134917f8a5">llvm::AMDGPU::VOPD::X</a></div><div class="ttdeci">@ X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00558">AMDGPUBaseInfo.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a1f68895e93866682c2b33fc4e448470fad237e2570cde52d583e77ab85891202a">llvm::AMDGPU::VOPD::Y</a></div><div class="ttdeci">@ Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00558">AMDGPUBaseInfo.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954">llvm::AMDGPU::VOPD::ComponentKind</a></div><div class="ttdeci">ComponentKind</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00608">AMDGPUBaseInfo.h:608</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a1aaf7b0f8957e7b63944d9da68c50bb6">llvm::AMDGPU::VOPD::COMPONENT_X</a></div><div class="ttdeci">@ COMPONENT_X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00610">AMDGPUBaseInfo.h:610</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954a427e4032429af8594a5884a0d2007ba4">llvm::AMDGPU::VOPD::SINGLE</a></div><div class="ttdeci">@ SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00609">AMDGPUBaseInfo.h:609</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954aac35998c5ba9568d3f3c9bc6670c28a5">llvm::AMDGPU::VOPD::MAX</a></div><div class="ttdeci">@ MAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00613">AMDGPUBaseInfo.h:612</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a23df9e938f17c2808127d03b7e37f954addfd84fe89a698d53ad53f43935d05ed">llvm::AMDGPU::VOPD::COMPONENT_Y</a></div><div class="ttdeci">@ COMPONENT_Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00611">AMDGPUBaseInfo.h:611</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_a398bc0b5b6f80a8ebee6f6578149d50d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#a398bc0b5b6f80a8ebee6f6578149d50d">llvm::AMDGPU::VOPD::COMPONENTS</a></div><div class="ttdeci">constexpr unsigned COMPONENTS[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00559">AMDGPUBaseInfo.h:559</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6">llvm::AMDGPU::VOPD::Component</a></div><div class="ttdeci">Component</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00543">AMDGPUBaseInfo.h:543</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a1501ee58d7bfe804ac945b9a178b23c6">llvm::AMDGPU::VOPD::MAX_SRC_NUM</a></div><div class="ttdeci">@ MAX_SRC_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00550">AMDGPUBaseInfo.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a742e01b153f4debc38a1b1ca1e6db5cd">llvm::AMDGPU::VOPD::MAX_OPR_NUM</a></div><div class="ttdeci">@ MAX_OPR_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00552">AMDGPUBaseInfo.h:551</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a76cb45133a53e6f2778cf2138c2d71fe">llvm::AMDGPU::VOPD::DST</a></div><div class="ttdeci">@ DST</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00544">AMDGPUBaseInfo.h:544</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8035ef3e0cb913b1bdbffa5a58b53867">llvm::AMDGPU::VOPD::SRC2</a></div><div class="ttdeci">@ SRC2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00547">AMDGPUBaseInfo.h:547</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a8e19dc691619a7fc0ba9919e400a0ea2">llvm::AMDGPU::VOPD::DST_NUM</a></div><div class="ttdeci">@ DST_NUM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00549">AMDGPUBaseInfo.h:549</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6a9d4b6837cf9898ce162768c403aa7e52">llvm::AMDGPU::VOPD::SRC1</a></div><div class="ttdeci">@ SRC1</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00546">AMDGPUBaseInfo.h:546</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOPD_html_aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOPD.html#aaea90d62530ed55360573a3373c684a6ad301e397ceee340a4f879abc790c7caf">llvm::AMDGPU::VOPD::SRC0</a></div><div class="ttdeci">@ SRC0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00545">AMDGPUBaseInfo.h:545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a00cd25f8d9ef48abfa9b651262d6c741"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a></div><div class="ttdeci">bool isGCN3Encoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02206">AMDGPUBaseInfo.cpp:2206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03038e2ec3d91a361fbbb066e575de9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a></div><div class="ttdeci">bool isGFX10_BEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02214">AMDGPUBaseInfo.cpp:2214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03ae61d27fd3e265ad881a31a75b49f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">llvm::AMDGPU::getMIMGG16MappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGG16MappingInfo * getMIMGG16MappingInfo(unsigned G)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02622">AMDGPUBaseInfo.cpp:2622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a090276da2d3960e2efc8dcb11c850df4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a090276da2d3960e2efc8dcb11c850df4">llvm::AMDGPU::isGFX10_GFX11</a></div><div class="ttdeci">bool isGFX10_GFX11(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02170">AMDGPUBaseInfo.cpp:2170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0a9b91eee2733c432bd30c44907efae6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0a9b91eee2733c432bd30c44907efae6">llvm::AMDGPU::isInlinableLiteralV216</a></div><div class="ttdeci">bool isInlinableLiteralV216(uint32_t Literal, uint8_t OpType)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02707">AMDGPUBaseInfo.cpp:2707</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b5b29d1275f84b9e530fd2419cc03ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b6787b5a5707dd03d00d305247873fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a></div><div class="ttdeci">unsigned getRegOperandSize(const MCRegisterInfo *MRI, const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Get size of register operand.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02572">AMDGPUBaseInfo.cpp:2572</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0d3e0a75774a86f6c8302eee2dfe1326"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a></div><div class="ttdeci">void decodeWaitcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</div><div class="ttdoc">Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01324">AMDGPUBaseInfo.cpp:1324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0fa106b93c4ca352414b24967b385e27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a></div><div class="ttdeci">uint64_t convertSMRDOffsetUnits(const MCSubtargetInfo &amp;ST, uint64_t ByteOffset)</div><div class="ttdoc">Convert ByteOffset to dwords if the subtarget uses dword SMRD immediate offsets.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02826">AMDGPUBaseInfo.cpp:2826</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a15c2685fdd459d0b1b9a6e9bc2c1679d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a15c2685fdd459d0b1b9a6e9bc2c1679d">llvm::AMDGPU::getMIMGOffsetMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGOffsetMappingInfo * getMIMGOffsetMappingInfo(unsigned Offset)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00247">AMDGPUBaseInfo.cpp:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a181d2e596332f4062206a62830426b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a></div><div class="ttdeci">bool getMTBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00394">AMDGPUBaseInfo.cpp:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1855014288dfc356a7ccdd821984a972"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1855014288dfc356a7ccdd821984a972">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getSMRDEncodedLiteralOffset32(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02857">AMDGPUBaseInfo.cpp:2857</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a18d2b72326bbdea2a9c1653b090f00ff"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a18d2b72326bbdea2a9c1653b090f00ff">llvm::AMDGPU::isLegalDPALU_DPPControl</a></div><div class="ttdeci">LLVM_READNONE bool isLegalDPALU_DPPControl(unsigned DC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01423">AMDGPUBaseInfo.h:1423</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1c7defd095b189efb8d60e90556f2b21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1c7defd095b189efb8d60e90556f2b21">llvm::AMDGPU::isGFX10Before1030</a></div><div class="ttdeci">bool isGFX10Before1030(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02202">AMDGPUBaseInfo.cpp:2202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f8110d15ce3aad630ec2e52906226da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a></div><div class="ttdeci">bool isSISrcInlinableOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Does this operand support only inlinable literals?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02418">AMDGPUBaseInfo.cpp:2418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2006d74041f6c3411ccd43a4ce7e610b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode</a></div><div class="ttdeci">unsigned mapWMMA2AddrTo3AddrOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00570">AMDGPUBaseInfo.cpp:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a21cbc76ff7fd60513dea122b45e00325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a></div><div class="ttdeci">bool shouldEmitConstantsToTextSection(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01227">AMDGPUBaseInfo.cpp:1227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a23487558448d80c567c442aeacebe56a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23487558448d80c567c442aeacebe56a">llvm::AMDGPU::isInlinableLiteralV2I16</a></div><div class="ttdeci">bool isInlinableLiteralV2I16(uint32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02723">AMDGPUBaseInfo.cpp:2723</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a23d9368d9915a85d5b54f9e0eda046dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a></div><div class="ttdeci">int getMTBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00384">AMDGPUBaseInfo.cpp:384</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27a0662e34c1a46f250ec687a1e6f07e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27a0662e34c1a46f250ec687a1e6f07e">llvm::AMDGPU::getTotalNumVGPRs</a></div><div class="ttdeci">int32_t getTotalNumVGPRs(bool has90AInsts, int32_t ArgNumAGPR, int32_t ArgNumVGPR)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02254">AMDGPUBaseInfo.cpp:2254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02166">AMDGPUBaseInfo.cpp:2166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a298e739dde06173007b96fbd230a4c42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a></div><div class="ttdeci">void initDefaultAMDKernelCodeT(amd_kernel_code_t &amp;Header, const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01136">AMDGPUBaseInfo.cpp:1136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2b981a267feb0c817f91ab394b62699a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2b981a267feb0c817f91ab394b62699a">llvm::AMDGPU::getMaxNumUserSGPRs</a></div><div class="ttdeci">unsigned getMaxNumUserSGPRs(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02128">AMDGPUBaseInfo.cpp:2128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2e4f719c21c52424a5a4e87c0d77c9d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">llvm::AMDGPU::getNumFlatOffsetBits</a></div><div class="ttdeci">unsigned getNumFlatOffsetBits(const MCSubtargetInfo &amp;ST)</div><div class="ttdoc">For pre-GFX12 FLAT instructions the offset must be positive; MSB is ignored and forced to zero.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02867">AMDGPUBaseInfo.cpp:2867</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02345">AMDGPUBaseInfo.cpp:2345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3098cf72c541f769b52598ff4e7dba74"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3098cf72c541f769b52598ff4e7dba74">llvm::AMDGPU::hasA16</a></div><div class="ttdeci">bool hasA16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02100">AMDGPUBaseInfo.cpp:2100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a31057daf8cf5e502174f7864e9ff099f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedSignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02811">AMDGPUBaseInfo.cpp:2811</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a318d59d6a50364a460b64bb7ad1f17d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a318d59d6a50364a460b64bb7ad1f17d0">llvm::AMDGPU::isGFX12Plus</a></div><div class="ttdeci">bool isGFX12Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02190">AMDGPUBaseInfo.cpp:2190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a329c56090fef55473ff6ae5bc6e8d9b8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a329c56090fef55473ff6ae5bc6e8d9b8">llvm::AMDGPU::getNSAMaxSize</a></div><div class="ttdeci">unsigned getNSAMaxSize(const MCSubtargetInfo &amp;STI, bool HasSampler)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02117">AMDGPUBaseInfo.cpp:2117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a32f1c4783795ef5202498f5d21283564"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a32f1c4783795ef5202498f5d21283564">llvm::AMDGPU::getCanBeVOPD</a></div><div class="ttdeci">CanBeVOPD getCanBeVOPD(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00481">AMDGPUBaseInfo.cpp:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a34bedf6819d66a1319b6509e6a0f14a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a></div><div class="ttdeci">int getIntegerAttribute(const Function &amp;F, StringRef Name, int Default)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02108">AMDGPUBaseInfo.cpp:2108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a393b0ad5ab188fc0a3af89ce8daa16e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a393b0ad5ab188fc0a3af89ce8daa16e6">llvm::AMDGPU::getStorecntBitMask</a></div><div class="ttdeci">unsigned getStorecntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01290">AMDGPUBaseInfo.cpp:1290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3aa6cae3cc5611453bbb619f354ea415"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3aa6cae3cc5611453bbb619f354ea415">llvm::AMDGPU::isGFX940</a></div><div class="ttdeci">bool isGFX940(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02230">AMDGPUBaseInfo.cpp:2230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02048">AMDGPUBaseInfo.cpp:2048</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3cc437d6699fb55c69e78b5d0cad641d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a></div><div class="ttdeci">LLVM_READNONE bool isKernel(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01199">AMDGPUBaseInfo.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3cf384b520551827b3b9e6fb0355d052"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cf384b520551827b3b9e6fb0355d052">llvm::AMDGPU::isInlinableLiteralV2F16</a></div><div class="ttdeci">bool isInlinableLiteralV2F16(uint32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02728">AMDGPUBaseInfo.cpp:2728</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3d357ec8432b58835aaa34defcc4eff9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3d357ec8432b58835aaa34defcc4eff9">llvm::AMDGPU::isHsaAbi</a></div><div class="ttdeci">bool isHsaAbi(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00161">AMDGPUBaseInfo.cpp:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3d6f72ac6639b51b7a8a54368ad6332e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3d6f72ac6639b51b7a8a54368ad6332e">llvm::AMDGPU::isGFX11</a></div><div class="ttdeci">bool isGFX11(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02178">AMDGPUBaseInfo.cpp:2178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a406d4769ffa44a11df136d3ccd08e873"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a></div><div class="ttdeci">bool getSMEMIsBuffer(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00439">AMDGPUBaseInfo.cpp:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a41e8898910b3ec5f76b453bee8719255"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a41e8898910b3ec5f76b453bee8719255">llvm::AMDGPU::isGFX10_3_GFX11</a></div><div class="ttdeci">bool isGFX10_3_GFX11(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02222">AMDGPUBaseInfo.cpp:2222</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a49897e4c6b2b01d68f4cc65cbb4e93e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a></div><div class="ttdeci">bool isGroupSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01213">AMDGPUBaseInfo.cpp:1213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d00fb8f6d351e866977b0209c47ac8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">llvm::AMDGPU::getMIMGMIPMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGMIPMappingInfo * getMIMGMIPMappingInfo(unsigned MIP)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d33ed416833f75e97045b3ce8380132"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a></div><div class="ttdeci">bool getMTBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00399">AMDGPUBaseInfo.cpp:399</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4db49adcedbc90eef2e5c105510f7811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a></div><div class="ttdeci">bool hasXNACK(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02088">AMDGPUBaseInfo.cpp:2088</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4dbb64e9d316b0b56b74d3364cb601da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4dbb64e9d316b0b56b74d3364cb601da">llvm::AMDGPU::isValid32BitLiteral</a></div><div class="ttdeci">bool isValid32BitLiteral(uint64_t Val, bool IsFP64)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02732">AMDGPUBaseInfo.cpp:2732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4e13451de6f17e1cb33c1a37472ade39a3cc9c6ed140931f8f27254a01f1c9863"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39a3cc9c6ed140931f8f27254a01f1c9863">llvm::AMDGPU::AMDHSA_COV4</a></div><div class="ttdeci">@ AMDHSA_COV4</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00045">AMDGPUBaseInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4e13451de6f17e1cb33c1a37472ade39abd2438b14a6a1a27fae653284aaa3cb4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4e13451de6f17e1cb33c1a37472ade39abd2438b14a6a1a27fae653284aaa3cb4">llvm::AMDGPU::AMDHSA_COV5</a></div><div class="ttdeci">@ AMDHSA_COV5</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00045">AMDGPUBaseInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5079de0e4b3493921d87dcee10f44253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5079de0e4b3493921d87dcee10f44253">llvm::AMDGPU::getVOPDOpcode</a></div><div class="ttdeci">unsigned getVOPDOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00489">AMDGPUBaseInfo.cpp:489</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a51a3fe5250a82abf0ecbe57b156d1fd0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a51a3fe5250a82abf0ecbe57b156d1fd0">llvm::AMDGPU::isDPALU_DPP</a></div><div class="ttdeci">bool isDPALU_DPP(const MCInstrDesc &amp;OpDesc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02940">AMDGPUBaseInfo.cpp:2940</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a538a5f491696e8b8ef0987e3aaedbb37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a></div><div class="ttdeci">unsigned encodeWaitcnt(const IsaVersion &amp;Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)</div><div class="ttdoc">Encodes Vmcnt, Expcnt and Lgkmcnt into Waitcnt for given isa Version.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01360">AMDGPUBaseInfo.cpp:1360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55212d9e75092af1bf2bee56503b1609"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">llvm::AMDGPU::isVOPC64DPP</a></div><div class="ttdeci">bool isVOPC64DPP(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00459">AMDGPUBaseInfo.cpp:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00409">AMDGPUBaseInfo.cpp:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02044">AMDGPUBaseInfo.cpp:2044</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a571ab690de666287c96ccb65d6e1b9c9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a571ab690de666287c96ccb65d6e1b9c9">llvm::AMDGPU::getMAIIsGFX940XDL</a></div><div class="ttdeci">bool getMAIIsGFX940XDL(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00468">AMDGPUBaseInfo.cpp:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a58f60f9ac04e27846a67a951d920837e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a></div><div class="ttdeci">bool isSI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02130">AMDGPUBaseInfo.cpp:2130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a596dde2a814fca0296245b3a8a4ff2b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a596dde2a814fca0296245b3a8a4ff2b5">llvm::AMDGPU::getDefaultAMDHSACodeObjectVersion</a></div><div class="ttdeci">unsigned getDefaultAMDHSACodeObjectVersion()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00174">AMDGPUBaseInfo.cpp:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5b6a1089ecf2f169db2202ce3340c17b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a></div><div class="ttdeci">bool isReadOnlySegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01221">AMDGPUBaseInfo.cpp:1221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5d7d70152f1d904df03f92ba26418387"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a></div><div class="ttdeci">bool isArgPassedInSGPR(const Argument *A)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02739">AMDGPUBaseInfo.cpp:2739</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5ee59b5ad9e64f6b900b6cdd5567b15b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5ee59b5ad9e64f6b900b6cdd5567b15b">llvm::AMDGPU::isIntrinsicAlwaysUniform</a></div><div class="ttdeci">bool isIntrinsicAlwaysUniform(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02901">AMDGPUBaseInfo.cpp:2901</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5f0dcf0fee31f552637de794eef6696e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a></div><div class="ttdeci">int getMUBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00404">AMDGPUBaseInfo.cpp:404</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5f9a0bcc6ecfeef7109258c6a8012978"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f9a0bcc6ecfeef7109258c6a8012978">llvm::AMDGPU::getAMDHSACodeObjectVersion</a></div><div class="ttdeci">unsigned getAMDHSACodeObjectVersion(const Module &amp;M)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00165">AMDGPUBaseInfo.cpp:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5fb6ac70a302c2950012a955ef7b1d6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a></div><div class="ttdeci">unsigned decodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01319">AMDGPUBaseInfo.cpp:1319</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a602bf9c2a80b4f1561e755b693886e25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a></div><div class="ttdeci">unsigned getWaitcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01294">AMDGPUBaseInfo.cpp:1294</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a613e1ffe13a3fd0effd5d299cb5b2665"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">llvm::AMDGPU::getVOP3IsSingle</a></div><div class="ttdeci">bool getVOP3IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00454">AMDGPUBaseInfo.cpp:454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02142">AMDGPUBaseInfo.cpp:2142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6426a76cde8500099fed57ff9beeace5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">llvm::AMDGPU::getVOP1IsSingle</a></div><div class="ttdeci">bool getVOP1IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00444">AMDGPUBaseInfo.cpp:444</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a650f83cf47bc47f9286b006e65eb4ba4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a650f83cf47bc47f9286b006e65eb4ba4">llvm::AMDGPU::getVOPDEncodingFamily</a></div><div class="ttdeci">unsigned getVOPDEncodingFamily(const MCSubtargetInfo &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00473">AMDGPUBaseInfo.cpp:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a65249b090745fad14294b652b417566b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">llvm::AMDGPU::isGFX10_AEncoding</a></div><div class="ttdeci">bool isGFX10_AEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02210">AMDGPUBaseInfo.cpp:2210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a654aeb7cff29cdb04bcb99c27d4b3db8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a654aeb7cff29cdb04bcb99c27d4b3db8">llvm::AMDGPU::isKImmOperand</a></div><div class="ttdeci">bool isKImmOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this a KImm operand?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02385">AMDGPUBaseInfo.cpp:2385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a66b1de9355d54bba23d93f272e968829"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">llvm::AMDGPU::getHasColorExport</a></div><div class="ttdeci">bool getHasColorExport(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02012">AMDGPUBaseInfo.cpp:2012</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a688f3c46ebc34c00ea80c22c15a0b0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a></div><div class="ttdeci">int getMTBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00374">AMDGPUBaseInfo.cpp:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a68ba122d1c1ede0d7ced41b8416cbde1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a68ba122d1c1ede0d7ced41b8416cbde1">llvm::AMDGPU::isChainCC</a></div><div class="ttdeci">bool isChainCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02074">AMDGPUBaseInfo.cpp:2074</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6927ea03a5a90995645230645e0fbd89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">llvm::AMDGPU::isGFX90A</a></div><div class="ttdeci">bool isGFX90A(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02226">AMDGPUBaseInfo.cpp:2226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a69a0855213041f468cf764a613d25d7d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a69a0855213041f468cf764a613d25d7d">llvm::AMDGPU::getSamplecntBitMask</a></div><div class="ttdeci">unsigned getSamplecntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01266">AMDGPUBaseInfo.cpp:1266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6b354280f571932f63150e907619dcc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6b354280f571932f63150e907619dcc5">llvm::AMDGPU::getDefaultQueueImplicitArgPosition</a></div><div class="ttdeci">unsigned getDefaultQueueImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00216">AMDGPUBaseInfo.cpp:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ce57c75a70c3b721b00dede60435d7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a></div><div class="ttdeci">bool hasSRAMECC(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02092">AMDGPUBaseInfo.cpp:2092</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ed491c31aa1929e6c3151b7ac201f9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">llvm::AMDGPU::getHasDepthExport</a></div><div class="ttdeci">bool getHasDepthExport(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02019">AMDGPUBaseInfo.cpp:2019</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7081f8bd5a4295981c0f2cf7c3acc9f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7081f8bd5a4295981c0f2cf7c3acc9f4">llvm::AMDGPU::isGFX8_GFX9_GFX10</a></div><div class="ttdeci">bool isGFX8_GFX9_GFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02154">AMDGPUBaseInfo.cpp:2154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a723087d5f4635793f28b71ee6cdafecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a></div><div class="ttdeci">bool getMUBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00419">AMDGPUBaseInfo.cpp:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a72741e790a9064b40d5668e79d8fc38a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a72741e790a9064b40d5668e79d8fc38a">llvm::AMDGPU::getVOPDFull</a></div><div class="ttdeci">int getVOPDFull(unsigned OpX, unsigned OpY, unsigned EncodingFamily)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00587">AMDGPUBaseInfo.cpp:587</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a75b79141e48ddded5600396eeb38eb1c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">llvm::AMDGPU::isTrue16Inst</a></div><div class="ttdeci">bool isTrue16Inst(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00565">AMDGPUBaseInfo.cpp:565</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a781c6e7caca62cdc20d4e6a134425dd7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a781c6e7caca62cdc20d4e6a134425dd7">llvm::AMDGPU::hasAny64BitVGPROperands</a></div><div class="ttdeci">bool hasAny64BitVGPROperands(const MCInstrDesc &amp;OpDesc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02925">AMDGPUBaseInfo.cpp:2925</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a793e7e7fed833a9bb98eac96740e2338"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a793e7e7fed833a9bb98eac96740e2338">llvm::AMDGPU::getVOPDComponents</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getVOPDComponents(unsigned VOPDOpcode)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00593">AMDGPUBaseInfo.cpp:593</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7967181b077a4a08f5baf9950e30660d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02596">AMDGPUBaseInfo.cpp:2596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7b0ac753cc89fce435513a67b4014bd8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b0ac753cc89fce435513a67b4014bd8">llvm::AMDGPU::isGFX12</a></div><div class="ttdeci">bool isGFX12(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02186">AMDGPUBaseInfo.cpp:2186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02008">AMDGPUBaseInfo.cpp:2008</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7d9da1d38203f7899139c8dedb15d97c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a></div><div class="ttdeci">unsigned encodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Expcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01348">AMDGPUBaseInfo.cpp:1348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this an AMDGPU specific source operand? These include registers, inline constants,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02378">AMDGPUBaseInfo.cpp:2378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7ff290402c84552fd9fd3caedb9b00e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a></div><div class="ttdeci">bool isLegalSMRDImmOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a81bde5d0794bf37b6e8850dca91b8683"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a81bde5d0794bf37b6e8850dca91b8683">llvm::AMDGPU::getKmcntBitMask</a></div><div class="ttdeci">unsigned getKmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01286">AMDGPUBaseInfo.cpp:1286</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a84f97b2884502eab6b0196da9e29e178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a></div><div class="ttdeci">unsigned getVmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01256">AMDGPUBaseInfo.cpp:1256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a86d3f9d8f1b254785b115b8ee26720a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a86d3f9d8f1b254785b115b8ee26720a9">llvm::AMDGPU::isNotGFX10Plus</a></div><div class="ttdeci">bool isNotGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02198">AMDGPUBaseInfo.cpp:2198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a870995a1f4af9ef3c31714595da7399f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a870995a1f4af9ef3c31714595da7399f">llvm::AMDGPU::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02238">AMDGPUBaseInfo.cpp:2238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02897">AMDGPUBaseInfo.cpp:2897</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8b4a057c775e3d1c3d1f3d32abb1f648"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8b4a057c775e3d1c3d1f3d32abb1f648">llvm::AMDGPU::isKernelCC</a></div><div class="ttdeci">bool isKernelCC(const Function *Func)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02084">AMDGPUBaseInfo.cpp:2084</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8d745b7be75e1d4d4139b093d7d6eb8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8d745b7be75e1d4d4139b093d7d6eb8f">llvm::AMDGPU::isGenericAtomic</a></div><div class="ttdeci">bool isGenericAtomic(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00543">AMDGPUBaseInfo.cpp:543</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8e170f06f15d0b3dcab3ca224d8c0400"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8e170f06f15d0b3dcab3ca224d8c0400">llvm::AMDGPU::decodeStorecntDscnt</a></div><div class="ttdeci">Waitcnt decodeStorecntDscnt(const IsaVersion &amp;Version, unsigned StorecntDscnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01398">AMDGPUBaseInfo.cpp:1398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8eec4f4abc0b50117d7b44f1a44eba0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8eec4f4abc0b50117d7b44f1a44eba0a">llvm::AMDGPU::isGFX8Plus</a></div><div class="ttdeci">bool isGFX8Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02158">AMDGPUBaseInfo.cpp:2158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00315">AMDGPUBaseInfo.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a901ba4ff66898215882da41143ddf69a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a></div><div class="ttdeci">LLVM_READNONE bool isInlinableIntLiteral(int64_t Literal)</div><div class="ttdoc">Is this literal inlinable, and not one of the values intended for floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01348">AMDGPUBaseInfo.h:1348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a906595c44094cbae6a0cca1b1a8b1304"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a></div><div class="ttdeci">unsigned getLgkmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01278">AMDGPUBaseInfo.cpp:1278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a90cfef7fb525f06c3b8f8b34f6f33698"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a90cfef7fb525f06c3b8f8b34f6f33698">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02835">AMDGPUBaseInfo.cpp:2835</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a913ff7957dafc27d90f1f68b630c7560"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a913ff7957dafc27d90f1f68b630c7560">llvm::AMDGPU::getMIMGBiasMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBiasMappingInfo * getMIMGBiasMappingInfo(unsigned Bias)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02261">AMDGPUBaseInfo.cpp:2261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9415bb07abc809d8ef3d2412a5483d19"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">llvm::AMDGPU::isHi</a></div><div class="ttdeci">bool isHi(unsigned Reg, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02268">AMDGPUBaseInfo.cpp:2268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a942bb5a7eec99886589ccbcec455fe70"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a942bb5a7eec99886589ccbcec455fe70">llvm::AMDGPU::getBvhcntBitMask</a></div><div class="ttdeci">unsigned getBvhcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01270">AMDGPUBaseInfo.cpp:1270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a98923a223372aac9b7bbd61fde6142ab"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">llvm::AMDGPU::getMIMGDimInfoByAsmSuffix</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByAsmSuffix(StringRef AsmSuffix)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9896067acfdb72b73caeb1ede75c9479"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a></div><div class="ttdeci">bool hasMIMG_R128(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02096">AMDGPUBaseInfo.cpp:2096</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a98f3297011ab8da601c7cce576c3353f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a></div><div class="ttdeci">bool hasGFX10_3Insts(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02218">AMDGPUBaseInfo.cpp:2218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9adcf3cabdbd72a34b34f13f2826314b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a></div><div class="ttdeci">bool hasG16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02104">AMDGPUBaseInfo.cpp:2104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9af58a5d20f2215a00b675f34db92771"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a></div><div class="ttdeci">unsigned getAddrSizeMIMGOp(const MIMGBaseOpcodeInfo *BaseOpcode, const MIMGDimInfo *Dim, bool IsA16, bool IsG16Supported)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00267">AMDGPUBaseInfo.cpp:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9c26c5e0b091dffd780ac854e30a2d40"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a></div><div class="ttdeci">int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00379">AMDGPUBaseInfo.cpp:379</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa214c98bde27112b9cec6bc4e1dba715"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a></div><div class="ttdeci">unsigned getExpcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01274">AMDGPUBaseInfo.cpp:1274</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa22d12557395f76722ef205293aa4a3c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">llvm::AMDGPU::hasArchitectedFlatScratch</a></div><div class="ttdeci">bool hasArchitectedFlatScratch(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02234">AMDGPUBaseInfo.cpp:2234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa303bfa4cd838f547ba84ab62cd93c95"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a></div><div class="ttdeci">bool getMUBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00429">AMDGPUBaseInfo.cpp:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa546cb0f0b8bab54a22e1fed554f73ee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa546cb0f0b8bab54a22e1fed554f73ee">llvm::AMDGPU::isNotGFX11Plus</a></div><div class="ttdeci">bool isNotGFX11Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02194">AMDGPUBaseInfo.cpp:2194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa5f3cd2ec6af3adbc143654720b1214b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">llvm::AMDGPU::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02182">AMDGPUBaseInfo.cpp:2182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa6726c135909b313bd51a63393da3b13"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa6726c135909b313bd51a63393da3b13">llvm::AMDGPU::getInlineEncodingV2F16</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInlineEncodingV2F16(uint32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02702">AMDGPUBaseInfo.cpp:2702</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa700c119e0f62d742e575aa66f8bd544"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa700c119e0f62d742e575aa66f8bd544">llvm::AMDGPU::isInlineValue</a></div><div class="ttdeci">bool isInlineValue(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02349">AMDGPUBaseInfo.cpp:2349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa773b952c1097dcbb09e99bd4cd3b802"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a></div><div class="ttdeci">bool isSISrcFPOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this floating-point operand?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02392">AMDGPUBaseInfo.cpp:2392</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02023">AMDGPUBaseInfo.cpp:2023</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aaa5206c68c1154739d294222bb087c8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aaa5206c68c1154739d294222bb087c8f">llvm::AMDGPU::getHostcallImplicitArgPosition</a></div><div class="ttdeci">unsigned getHostcallImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00206">AMDGPUBaseInfo.cpp:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02174">AMDGPUBaseInfo.cpp:2174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02329">AMDGPUBaseInfo.cpp:2329</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab3c030cff32b7d9d50fb47d37a1fcef6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a></div><div class="ttdeci">bool isGlobalSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01217">AMDGPUBaseInfo.cpp:1217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdeci">@ OPERAND_KIMM32</div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00223">SIDefines.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00202">SIDefines.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00213">SIDefines.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00203">SIDefines.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00233">SIDefines.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00199">SIDefines.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">llvm::AMDGPU::OPERAND_KIMM16</a></div><div class="ttdeci">@ OPERAND_KIMM16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00224">SIDefines.h:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT16</div><div class="ttdoc">Operands with register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00208">SIDefines.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT16</div><div class="ttdoc">Operands with an AccVGPR register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00227">SIDefines.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00198">SIDefines.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00215">SIDefines.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00232">SIDefines.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00229">SIDefines.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00228">SIDefines.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00230">SIDefines.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">llvm::AMDGPU::OPERAND_REG_IMM_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00197">SIDefines.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00212">SIDefines.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00209">SIDefines.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00214">SIDefines.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00205">SIDefines.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00231">SIDefines.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00211">SIDefines.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00196">SIDefines.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00217">SIDefines.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">llvm::AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a></div><div class="ttdeci">@ OPERAND_INLINE_SPLIT_BARRIER_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00220">SIDefines.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00200">SIDefines.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aba47721658d57105018b536073ff5b65"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">llvm::AMDGPU::getMIMGLZMappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGLZMappingInfo * getMIMGLZMappingInfo(unsigned L)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac06f184d382ba9a26ef8deaea0b31cd8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac06f184d382ba9a26ef8deaea0b31cd8">llvm::AMDGPU::hasGDS</a></div><div class="ttdeci">bool hasGDS(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02113">AMDGPUBaseInfo.cpp:2113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac081b93b5462f316ed0b76ff017205a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedUnsignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02802">AMDGPUBaseInfo.cpp:2802</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac251a1b5841022f34ff2791b1ce3b690"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02162">AMDGPUBaseInfo.cpp:2162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac438217e95bac185ceb0c4b6d63d3ed9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac438217e95bac185ceb0c4b6d63d3ed9">llvm::AMDGPU::hasDPPSrc1SGPR</a></div><div class="ttdeci">bool hasDPPSrc1SGPR(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02246">AMDGPUBaseInfo.cpp:2246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac68e3456906da8622ca38c2ed4c33553"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac68e3456906da8622ca38c2ed4c33553">llvm::AMDGPU::isVOPD</a></div><div class="ttdeci">bool isVOPD(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00494">AMDGPUBaseInfo.cpp:494</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac8cf6481479c40f15c819868c13c7d97"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac8cf6481479c40f15c819868c13c7d97">llvm::AMDGPU::getVOPDInstInfo</a></div><div class="ttdeci">VOPD::InstInfo getVOPDInstInfo(const MCInstrDesc &amp;OpX, const MCInstrDesc &amp;OpY)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00689">AMDGPUBaseInfo.cpp:689</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac95f41127d78da414e20eb091961726c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a></div><div class="ttdeci">unsigned encodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Vmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01339">AMDGPUBaseInfo.cpp:1339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac9ad1c3b2c132bb923532658442fa53d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a></div><div class="ttdeci">unsigned decodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01314">AMDGPUBaseInfo.cpp:1314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acae823716771181865f1ac365e155704"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acae823716771181865f1ac365e155704">llvm::AMDGPU::isCvt_F32_Fp8_Bf8_e64</a></div><div class="ttdeci">bool isCvt_F32_Fp8_Bf8_e64(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00532">AMDGPUBaseInfo.cpp:532</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acbb695160ff3f9804b7c0fe9d1994c6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acbb695160ff3f9804b7c0fe9d1994c6e">llvm::AMDGPU::decodeLoadcntDscnt</a></div><div class="ttdeci">Waitcnt decodeLoadcntDscnt(const IsaVersion &amp;Version, unsigned LoadcntDscnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01388">AMDGPUBaseInfo.cpp:1388</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acc3ac94d6ba59d8bb19ded4fe752c219"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acc3ac94d6ba59d8bb19ded4fe752c219">llvm::AMDGPU::getInlineEncodingV2I16</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInlineEncodingV2I16(uint32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02696">AMDGPUBaseInfo.cpp:2696</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acc8a2c40a5d623bd8c7c28e93eda91d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(const TargetRegisterClass &amp;RC)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02598">SIRegisterInfo.cpp:2598</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acf14759150fbea246130ed7fcb85d0bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acf14759150fbea246130ed7fcb85d0bf">llvm::AMDGPU::encodeStorecntDscnt</a></div><div class="ttdeci">static unsigned encodeStorecntDscnt(const IsaVersion &amp;Version, unsigned Storecnt, unsigned Dscnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01438">AMDGPUBaseInfo.cpp:1438</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00583">AMDGPUBaseInfo.cpp:583</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad144bab75c70002b0b3227acf782ebc3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">llvm::AMDGPU::getMIMGBaseOpcode</a></div><div class="ttdeci">const MIMGBaseOpcodeInfo * getMIMGBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00254">AMDGPUBaseInfo.cpp:254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02138">AMDGPUBaseInfo.cpp:2138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad69abc53c68db78ad61f21abb89e7ea5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfo(unsigned DimEnum)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad6c6b1894340016cee9e4b730ade8af6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">llvm::AMDGPU::getMUBUFIsBufferInv</a></div><div class="ttdeci">bool getMUBUFIsBufferInv(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00434">AMDGPUBaseInfo.cpp:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adbe8b2394969d3cf98b70d46ce725354"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adbe8b2394969d3cf98b70d46ce725354">llvm::AMDGPU::hasKernargPreload</a></div><div class="ttdeci">unsigned hasKernargPreload(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02250">AMDGPUBaseInfo.cpp:2250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_addb7ac73684b6266c9a9c177c602d603"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#addb7ac73684b6266c9a9c177c602d603">llvm::AMDGPU::isMAC</a></div><div class="ttdeci">bool isMAC(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00498">AMDGPUBaseInfo.cpp:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adddee5b33e7c032620042dfdb9fa1634"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">llvm::AMDGPU::getOperandSize</a></div><div class="ttdeci">LLVM_READNONE unsigned getOperandSize(const MCOperandInfo &amp;OpInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01295">AMDGPUBaseInfo.h:1295</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade135e9169df98a7457505a0ea5b6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a></div><div class="ttdeci">bool isCI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02134">AMDGPUBaseInfo.cpp:2134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade75980e3c0b71d253a7381a15d8ed00"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a></div><div class="ttdeci">unsigned encodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Lgkmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01354">AMDGPUBaseInfo.cpp:1354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adf4bf704a730b8d3f9ce8497eddf5aee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a></div><div class="ttdeci">amdhsa::kernel_descriptor_t getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01172">AMDGPUBaseInfo.cpp:1172</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adfd7285a06455bb3bec2d36b57380849"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">llvm::AMDGPU::getVOP2IsSingle</a></div><div class="ttdeci">bool getVOP2IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00449">AMDGPUBaseInfo.cpp:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0ff550663df186d7412ff2860d337e0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">llvm::AMDGPU::getMAIIsDGEMM</a></div><div class="ttdeci">bool getMAIIsDGEMM(unsigned Opc)</div><div class="ttdoc">Returns true if MAI operation is a double precision GEMM.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00463">AMDGPUBaseInfo.cpp:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae1884e3318cb1f8a4465b1b4bd4d9827"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae241604306db5e8ee32d6fce4ea27a08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae241604306db5e8ee32d6fce4ea27a08">llvm::AMDGPU::getCompletionActionImplicitArgPosition</a></div><div class="ttdeci">unsigned getCompletionActionImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00226">AMDGPUBaseInfo.cpp:226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00259">AMDGPUBaseInfo.cpp:259</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aed806a7ba6b394b96bf0ab66d1238ed4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a></div><div class="ttdeci">bool isModuleEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02065">AMDGPUBaseInfo.cpp:2065</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aedc3b93ccc66cdeb3cbc2f6a7db264c2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aedc3b93ccc66cdeb3cbc2f6a7db264c2">llvm::AMDGPU::isNotGFX12Plus</a></div><div class="ttdeci">bool isNotGFX12Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02192">AMDGPUBaseInfo.cpp:2192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aee6b630ac15f65f731a072177d51207c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a></div><div class="ttdeci">bool getMTBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00389">AMDGPUBaseInfo.cpp:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aef5f5f2f99f041ac50a50e80446dd80c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a></div><div class="ttdeci">unsigned decodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01306">AMDGPUBaseInfo.cpp:1306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aefc4a12d8d9d170f14b8586d4a4da549"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aefc4a12d8d9d170f14b8586d4a4da549">llvm::AMDGPU::getELFABIVersion</a></div><div class="ttdeci">uint8_t getELFABIVersion(const Triple &amp;T, unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00178">AMDGPUBaseInfo.cpp:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af017d22179b9ba0f528f0e415fe480e0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af017d22179b9ba0f528f0e415fe480e0">llvm::AMDGPU::getIntegerPairAttribute</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getIntegerPairAttribute(const Function &amp;F, StringRef Name, std::pair&lt; unsigned, unsigned &gt; Default, bool OnlyFirstRequired)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01232">AMDGPUBaseInfo.cpp:1232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af0408612031ad2749dd5aea581b7daec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af0408612031ad2749dd5aea581b7daec">llvm::AMDGPU::getLoadcntBitMask</a></div><div class="ttdeci">unsigned getLoadcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01262">AMDGPUBaseInfo.cpp:1262</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af277efe76de2cd454da028d38646f2b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">llvm::AMDGPU::hasVOPD</a></div><div class="ttdeci">bool hasVOPD(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02242">AMDGPUBaseInfo.cpp:2242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02579">AMDGPUBaseInfo.cpp:2579</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af596bbb2788ba213d5d65475835b87d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af596bbb2788ba213d5d65475835b87d2">llvm::AMDGPU::getMultigridSyncArgImplicitArgPosition</a></div><div class="ttdeci">unsigned getMultigridSyncArgImplicitArgPosition(unsigned CodeObjectVersion)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00193">AMDGPUBaseInfo.cpp:193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af756c02b83dad04df46bd8b15c557d61"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af756c02b83dad04df46bd8b15c557d61">llvm::AMDGPU::isGFX9_GFX10_GFX11</a></div><div class="ttdeci">bool isGFX9_GFX10_GFX11(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02150">AMDGPUBaseInfo.cpp:2150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8a54ac41ca1a9ea47ddf7586896b792"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8a54ac41ca1a9ea47ddf7586896b792">llvm::AMDGPU::isGFX9_GFX10</a></div><div class="ttdeci">bool isGFX9_GFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02146">AMDGPUBaseInfo.cpp:2146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8ef23452a5c4ddf85e45cc9884ea3f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a></div><div class="ttdeci">int getMUBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00414">AMDGPUBaseInfo.cpp:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8f5b92f977d3a2fb98ca72a43aa8b56"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8f5b92f977d3a2fb98ca72a43aa8b56">llvm::AMDGPU::encodeLoadcntDscnt</a></div><div class="ttdeci">static unsigned encodeLoadcntDscnt(const IsaVersion &amp;Version, unsigned Loadcnt, unsigned Dscnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01426">AMDGPUBaseInfo.cpp:1426</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9b193879809ccd5812dd91ec719fa1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a></div><div class="ttdeci">const GcnBufferFormatInfo * getGcnBufferFormatInfo(uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02905">AMDGPUBaseInfo.cpp:2905</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02040">AMDGPUBaseInfo.cpp:2040</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afc428424126b53a5fe6f1004854803fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afc428424126b53a5fe6f1004854803fe">llvm::AMDGPU::mapWMMA3AddrTo2AddrOpcode</a></div><div class="ttdeci">unsigned mapWMMA3AddrTo2AddrOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00575">AMDGPUBaseInfo.cpp:575</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd1e21c871685dd9d9ea2d53cfe9b217"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd1e21c871685dd9d9ea2d53cfe9b217">llvm::AMDGPU::isPermlane16</a></div><div class="ttdeci">bool isPermlane16(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00521">AMDGPUBaseInfo.cpp:521</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd28629781d92cc2a72eb6289e2db47c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">llvm::AMDGPU::getSOPPWithRelaxation</a></div><div class="ttdeci">LLVM_READONLY int getSOPPWithRelaxation(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd9dbd4307d57a7043f5412176674de4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a></div><div class="ttdeci">bool getMUBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00424">AMDGPUBaseInfo.cpp:424</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afe3ac3f0070302c876643fd5874036fb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afe3ac3f0070302c876643fd5874036fb">llvm::AMDGPU::getDscntBitMask</a></div><div class="ttdeci">unsigned getDscntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01282">AMDGPUBaseInfo.cpp:1282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Used for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00197">CallingConv.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdeci">@ SPIR_KERNEL</div><div class="ttdoc">Used for SPIR kernel functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00141">CallingConv.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">llvm::codeview::CompileSym3Flags::Exp</a></div><div class="ttdeci">@ Exp</div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261"><div class="ttname"><a href="namespacellvm_1_1codeview.html#adfebd8c4ae29ccd84c600c1e65d6b807a86408593c34af77fdd90df932f8b5261">llvm::codeview::PublicSymFlags::Function</a></div><div class="ttdeci">@ Function</div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00558">Dwarf.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_a9696bc411b0a7022c2cc78bff5173cefa1853680a6d666b9fea2d789dd00bc7eb"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#a9696bc411b0a7022c2cc78bff5173cefa1853680a6d666b9fea2d789dd00bc7eb">llvm::logicalview::LVAttributeKind::Argument</a></div><div class="ttdeci">@ Argument</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">llvm::IRMemLocation::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdoc">Any other memory.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">llvm::ReplacementType::Format</a></div><div class="ttdeci">@ Format</div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::ReplacementType::Literal</a></div><div class="ttdeci">@ Literal</div></div>
<div class="ttc" id="anamespacellvm_html_ab89f1db02887aa569176f0e29622eb47"><div class="ttname"><a href="namespacellvm.html#ab89f1db02887aa569176f0e29622eb47">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APFixedPoint &amp;FX)</div><div class="ttdef"><b>Definition:</b> <a href="APFixedPoint_8h_source.html#l00292">APFixedPoint.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::InstructionUniformity::Default</a></div><div class="ttdeci">@ Default</div><div class="ttdoc">The result values are uniform if and only if all operands are uniform.</div></div>
<div class="ttc" id="astructamd__kernel__code__t_html"><div class="ttname"><a href="structamd__kernel__code__t.html">amd_kernel_code_t</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t).</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00526">AMDKernelCodeT.h:526</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1CanBeVOPD_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">llvm::AMDGPU::CanBeVOPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00496">AMDGPUBaseInfo.h:496</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1CanBeVOPD_html_a6667f7bde2eb5a5d2dfb8f8b4ac00cae"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#a6667f7bde2eb5a5d2dfb8f8b4ac00cae">llvm::AMDGPU::CanBeVOPD::X</a></div><div class="ttdeci">bool X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00497">AMDGPUBaseInfo.h:497</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1CanBeVOPD_html_aa5bd80602674a19247c43f037529dffc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html#aa5bd80602674a19247c43f037529dffc">llvm::AMDGPU::CanBeVOPD::Y</a></div><div class="ttdeci">bool Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00498">AMDGPUBaseInfo.h:498</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00071">AMDGPUBaseInfo.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0675d44d3f636f6152c2f929e346a745"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp</a></div><div class="ttdeci">unsigned BitsPerComp</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00073">AMDGPUBaseInfo.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0dbd092153cf7af3da08ab393d5a8fe3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">llvm::AMDGPU::GcnBufferFormatInfo::Format</a></div><div class="ttdeci">unsigned Format</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00072">AMDGPUBaseInfo.h:72</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a2ab46b68be9ae1d4c0903babb00c07a6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a2ab46b68be9ae1d4c0903babb00c07a6">llvm::AMDGPU::GcnBufferFormatInfo::DataFormat</a></div><div class="ttdeci">unsigned DataFormat</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00076">AMDGPUBaseInfo.h:76</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a612f23c8990110a4c73c179a809b45c3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">llvm::AMDGPU::GcnBufferFormatInfo::NumFormat</a></div><div class="ttdeci">unsigned NumFormat</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00075">AMDGPUBaseInfo.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_ac15ce6fb7034e98f5c81a0dec4f8dc09"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#ac15ce6fb7034e98f5c81a0dec4f8dc09">llvm::AMDGPU::GcnBufferFormatInfo::NumComponents</a></div><div class="ttdeci">unsigned NumComponents</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00074">AMDGPUBaseInfo.h:74</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">llvm::AMDGPU::MAIInstInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00079">AMDGPUBaseInfo.h:79</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html_a1f446d8405dc541ba4fa362d71461726"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a1f446d8405dc541ba4fa362d71461726">llvm::AMDGPU::MAIInstInfo::is_gfx940_xdl</a></div><div class="ttdeci">bool is_gfx940_xdl</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00082">AMDGPUBaseInfo.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html_a90c1a65f922b716a944f0d46369983e4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a90c1a65f922b716a944f0d46369983e4">llvm::AMDGPU::MAIInstInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00080">AMDGPUBaseInfo.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MAIInstInfo_html_a9696775ba8794cc6b6880ef337a77e06"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html#a9696775ba8794cc6b6880ef337a77e06">llvm::AMDGPU::MAIInstInfo::is_dgemm</a></div><div class="ttdeci">bool is_dgemm</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00081">AMDGPUBaseInfo.h:81</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00322">AMDGPUBaseInfo.h:322</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a08a241a250332ee93cf1dce846b01cad"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4</a></div><div class="ttdeci">bool Gather4</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00328">AMDGPUBaseInfo.h:328</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00331">AMDGPUBaseInfo.h:331</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a28a103d56d5fd5dd97634d79c774e677"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">llvm::AMDGPU::MIMGBaseOpcodeInfo::G16</a></div><div class="ttdeci">bool G16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00332">AMDGPUBaseInfo.h:332</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a3b6665b446a6192cc2b5ecf51082ea83"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a></div><div class="ttdeci">bool AtomicX2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00326">AMDGPUBaseInfo.h:326</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a48ae3b8db545c374ea470b0d856e302f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler</a></div><div class="ttdeci">bool Sampler</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00327">AMDGPUBaseInfo.h:327</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a4a00ba2881acaf308adce8c29b70fc07"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a4a00ba2881acaf308adce8c29b70fc07">llvm::AMDGPU::MIMGBaseOpcodeInfo::BaseOpcode</a></div><div class="ttdeci">MIMGBaseOpcode BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00323">AMDGPUBaseInfo.h:323</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a66ef92137c7ef7b55f59e0406e491696"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16</a></div><div class="ttdeci">bool HasD16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00335">AMDGPUBaseInfo.h:335</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00334">AMDGPUBaseInfo.h:334</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00333">AMDGPUBaseInfo.h:333</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a81160f850e55b26a6c0495edd89f8407"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a81160f850e55b26a6c0495edd89f8407">llvm::AMDGPU::MIMGBaseOpcodeInfo::MSAA</a></div><div class="ttdeci">bool MSAA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00336">AMDGPUBaseInfo.h:336</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a89201ea82f62bd544438593981c5b8ff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a></div><div class="ttdeci">bool Store</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00324">AMDGPUBaseInfo.h:324</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a9b768edaf13fa245f7f32392066e8214"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a></div><div class="ttdeci">bool Atomic</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00325">AMDGPUBaseInfo.h:325</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_ac4143c4d0308ab58f78f0e5fc74902e4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ac4143c4d0308ab58f78f0e5fc74902e4">llvm::AMDGPU::MIMGBaseOpcodeInfo::A16</a></div><div class="ttdeci">bool A16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00338">AMDGPUBaseInfo.h:338</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_ae568e3885ff86491cfec37106f83d1c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#ae568e3885ff86491cfec37106f83d1c7">llvm::AMDGPU::MIMGBaseOpcodeInfo::BVH</a></div><div class="ttdeci">bool BVH</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00337">AMDGPUBaseInfo.h:337</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00330">AMDGPUBaseInfo.h:330</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">llvm::AMDGPU::MIMGBiasMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00376">AMDGPUBaseInfo.h:376</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo_html_a2910fb6621211a445436ba228da1e370"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a2910fb6621211a445436ba228da1e370">llvm::AMDGPU::MIMGBiasMappingInfo::NoBias</a></div><div class="ttdeci">MIMGBaseOpcode NoBias</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00378">AMDGPUBaseInfo.h:378</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo_html_a5f064fbc20fd445d440a70b4a1beb6ad"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html#a5f064fbc20fd445d440a70b4a1beb6ad">llvm::AMDGPU::MIMGBiasMappingInfo::Bias</a></div><div class="ttdeci">MIMGBaseOpcode Bias</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00377">AMDGPUBaseInfo.h:377</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00347">AMDGPUBaseInfo.h:347</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00349">AMDGPUBaseInfo.h:349</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a2164fb849416de0120a3f5f5359f0ff7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2164fb849416de0120a3f5f5359f0ff7">llvm::AMDGPU::MIMGDimInfo::MSAA</a></div><div class="ttdeci">bool MSAA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00351">AMDGPUBaseInfo.h:351</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a236fa15cfdc1ae92e257562f677d18bb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">llvm::AMDGPU::MIMGDimInfo::AsmSuffix</a></div><div class="ttdeci">const char * AsmSuffix</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00354">AMDGPUBaseInfo.h:354</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a2e596274167cd1395c677c1440eebc37"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a2e596274167cd1395c677c1440eebc37">llvm::AMDGPU::MIMGDimInfo::Dim</a></div><div class="ttdeci">MIMGDim Dim</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00348">AMDGPUBaseInfo.h:348</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00350">AMDGPUBaseInfo.h:350</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a9227339ee9f7c6f525fd30ae236d21b7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a9227339ee9f7c6f525fd30ae236d21b7">llvm::AMDGPU::MIMGDimInfo::Encoding</a></div><div class="ttdeci">uint8_t Encoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00353">AMDGPUBaseInfo.h:353</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_afc2dbbdd7158c69d17bad0fa8fb714cb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#afc2dbbdd7158c69d17bad0fa8fb714cb">llvm::AMDGPU::MIMGDimInfo::DA</a></div><div class="ttdeci">bool DA</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00352">AMDGPUBaseInfo.h:352</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00386">AMDGPUBaseInfo.h:386</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html_a00054321b7f7c213db8c2d4733ef6c87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a00054321b7f7c213db8c2d4733ef6c87">llvm::AMDGPU::MIMGG16MappingInfo::G</a></div><div class="ttdeci">MIMGBaseOpcode G</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00387">AMDGPUBaseInfo.h:387</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html_a9a4d44518acb4c9bd9ae2f533e3601c7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html#a9a4d44518acb4c9bd9ae2f533e3601c7">llvm::AMDGPU::MIMGG16MappingInfo::G16</a></div><div class="ttdeci">MIMGBaseOpcode G16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00388">AMDGPUBaseInfo.h:388</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00423">AMDGPUBaseInfo.h:423</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a2266fe50f0769ce6d863fead0b56da5f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">llvm::AMDGPU::MIMGInfo::VDataDwords</a></div><div class="ttdeci">uint8_t VDataDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00427">AMDGPUBaseInfo.h:427</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00425">AMDGPUBaseInfo.h:425</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a5779a9eb60048bf4ff930445561e64d1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">llvm::AMDGPU::MIMGInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00424">AMDGPUBaseInfo.h:424</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a85602257219e604394ae8ca11229da08"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">llvm::AMDGPU::MIMGInfo::VAddrDwords</a></div><div class="ttdeci">uint8_t VAddrDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00428">AMDGPUBaseInfo.h:428</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a89455c9b0517a7113d5f472bbe4dab9f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a89455c9b0517a7113d5f472bbe4dab9f">llvm::AMDGPU::MIMGInfo::VAddrOperands</a></div><div class="ttdeci">uint8_t VAddrOperands</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00429">AMDGPUBaseInfo.h:429</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a90dbb771e48583f0ab7ae9debe31bc89"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a></div><div class="ttdeci">uint8_t MIMGEncoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00426">AMDGPUBaseInfo.h:426</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">llvm::AMDGPU::MIMGLZMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00366">AMDGPUBaseInfo.h:366</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html_a28348ffacda47a7b8a8d232d15e80b3a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a28348ffacda47a7b8a8d232d15e80b3a">llvm::AMDGPU::MIMGLZMappingInfo::LZ</a></div><div class="ttdeci">MIMGBaseOpcode LZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00368">AMDGPUBaseInfo.h:368</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGLZMappingInfo_html_a50419037f03a30cae3cd5c49b6a2eba4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html#a50419037f03a30cae3cd5c49b6a2eba4">llvm::AMDGPU::MIMGLZMappingInfo::L</a></div><div class="ttdeci">MIMGBaseOpcode L</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00367">AMDGPUBaseInfo.h:367</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">llvm::AMDGPU::MIMGMIPMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00371">AMDGPUBaseInfo.h:371</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html_a275d9646a47cd608be55efa523e69661"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#a275d9646a47cd608be55efa523e69661">llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP</a></div><div class="ttdeci">MIMGBaseOpcode NONMIP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00373">AMDGPUBaseInfo.h:373</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo_html_ac9b0f3501ed071ffacdd3b583513fbff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html#ac9b0f3501ed071ffacdd3b583513fbff">llvm::AMDGPU::MIMGMIPMappingInfo::MIP</a></div><div class="ttdeci">MIMGBaseOpcode MIP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00372">AMDGPUBaseInfo.h:372</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">llvm::AMDGPU::MIMGOffsetMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00381">AMDGPUBaseInfo.h:381</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo_html_a2f8b3f249948bad539c0c9d326c5a2e4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#a2f8b3f249948bad539c0c9d326c5a2e4">llvm::AMDGPU::MIMGOffsetMappingInfo::Offset</a></div><div class="ttdeci">MIMGBaseOpcode Offset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00382">AMDGPUBaseInfo.h:382</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo_html_aa1b44a90c283993e566283149e9b4bec"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html#aa1b44a90c283993e566283149e9b4bec">llvm::AMDGPU::MIMGOffsetMappingInfo::NoOffset</a></div><div class="ttdeci">MIMGBaseOpcode NoOffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00383">AMDGPUBaseInfo.h:383</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">llvm::AMDGPU::WMMAOpcodeMappingInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00394">AMDGPUBaseInfo.h:394</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo_html_a0bc1954b7c8449950786e6c96d1eab8a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a0bc1954b7c8449950786e6c96d1eab8a">llvm::AMDGPU::WMMAOpcodeMappingInfo::Opcode3Addr</a></div><div class="ttdeci">unsigned Opcode3Addr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00396">AMDGPUBaseInfo.h:396</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo_html_a9dd07ef4e8e7c4a0d4f3c7a42027a0a9"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html#a9dd07ef4e8e7c4a0d4f3c7a42027a0a9">llvm::AMDGPU::WMMAOpcodeMappingInfo::Opcode2Addr</a></div><div class="ttdeci">unsigned Opcode2Addr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00395">AMDGPUBaseInfo.h:395</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></div><div class="ttdoc">Represents the counter values to wait for in an s_waitcnt instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00835">AMDGPUBaseInfo.h:835</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a05967cfb838bbc4800fc2425c9bad2b2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a05967cfb838bbc4800fc2425c9bad2b2">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt()=default</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a0ba828f2b59dbcb07106063c09d66fda"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">llvm::AMDGPU::Waitcnt::ExpCnt</a></div><div class="ttdeci">unsigned ExpCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00837">AMDGPUBaseInfo.h:837</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a23481ee08f5d965c17f65a68266daacf"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a23481ee08f5d965c17f65a68266daacf">llvm::AMDGPU::Waitcnt::LoadCnt</a></div><div class="ttdeci">unsigned LoadCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00836">AMDGPUBaseInfo.h:836</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a362cf8dbafb61f64a4c404a7d1f5f343"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a362cf8dbafb61f64a4c404a7d1f5f343">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt(unsigned LoadCnt, unsigned ExpCnt, unsigned DsCnt, unsigned StoreCnt, unsigned SampleCnt, unsigned BvhCnt, unsigned KmCnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00851">AMDGPUBaseInfo.h:851</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a3a61f367b1d24cf97d12a96be2bd4075"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a3a61f367b1d24cf97d12a96be2bd4075">llvm::AMDGPU::Waitcnt::allZero</a></div><div class="ttdeci">static Waitcnt allZero(bool Extended, bool HasStorecnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00856">AMDGPUBaseInfo.h:856</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a47936065f42857a4a8b6271504aca78a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a47936065f42857a4a8b6271504aca78a">llvm::AMDGPU::Waitcnt::allZeroExceptVsCnt</a></div><div class="ttdeci">static Waitcnt allZeroExceptVsCnt(bool Extended)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00861">AMDGPUBaseInfo.h:861</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a4bf31927fa51c731edb3cd3b2d17a8e3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4bf31927fa51c731edb3cd3b2d17a8e3">llvm::AMDGPU::Waitcnt::hasWait</a></div><div class="ttdeci">bool hasWait() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00865">AMDGPUBaseInfo.h:865</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a4f86c2a317fac87bd19fd4ea0f51ef14"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a4f86c2a317fac87bd19fd4ea0f51ef14">llvm::AMDGPU::Waitcnt::BvhCnt</a></div><div class="ttdeci">unsigned BvhCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00841">AMDGPUBaseInfo.h:841</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a53a9bc168d637a1e91ae887ec5a41008"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a53a9bc168d637a1e91ae887ec5a41008">llvm::AMDGPU::Waitcnt::StoreCnt</a></div><div class="ttdeci">unsigned StoreCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00839">AMDGPUBaseInfo.h:839</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a5cc5625916faa7a06a912f2582afe42f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a5cc5625916faa7a06a912f2582afe42f">llvm::AMDGPU::Waitcnt::SampleCnt</a></div><div class="ttdeci">unsigned SampleCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00840">AMDGPUBaseInfo.h:840</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a8b6688e66996dd473b77405dbf8ea017"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a8b6688e66996dd473b77405dbf8ea017">llvm::AMDGPU::Waitcnt::KmCnt</a></div><div class="ttdeci">unsigned KmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00842">AMDGPUBaseInfo.h:842</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a90bde311904c3b06141ba1202d664ea8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a90bde311904c3b06141ba1202d664ea8">llvm::AMDGPU::Waitcnt::hasWaitExceptStoreCnt</a></div><div class="ttdeci">bool hasWaitExceptStoreCnt() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00867">AMDGPUBaseInfo.h:867</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_ab58ef3859f03f13623e0cd515dc4f72d"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab58ef3859f03f13623e0cd515dc4f72d">llvm::AMDGPU::Waitcnt::hasWaitStoreCnt</a></div><div class="ttdeci">bool hasWaitStoreCnt() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00872">AMDGPUBaseInfo.h:872</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_ab781b6c8e09b89d8210ea3935b54befb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ab781b6c8e09b89d8210ea3935b54befb">llvm::AMDGPU::Waitcnt::Waitcnt</a></div><div class="ttdeci">Waitcnt(unsigned VmCnt, unsigned ExpCnt, unsigned LgkmCnt, unsigned VsCnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00846">AMDGPUBaseInfo.h:846</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_abc6ef6fb828278d2afdcd60500e888a8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#abc6ef6fb828278d2afdcd60500e888a8">llvm::AMDGPU::Waitcnt::combined</a></div><div class="ttdeci">Waitcnt combined(const Waitcnt &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00874">AMDGPUBaseInfo.h:874</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_ad454e1f63e52c7f9a7f552fc4b81cb00"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#ad454e1f63e52c7f9a7f552fc4b81cb00">llvm::AMDGPU::Waitcnt::DsCnt</a></div><div class="ttdeci">unsigned DsCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00838">AMDGPUBaseInfo.h:838</a></div></div>
<div class="ttc" id="astructllvm_1_1DWARFExpression_1_1Operation_1_1Description_html"><div class="ttname"><a href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">llvm::DWARFExpression::Operation::Description</a></div><div class="ttdoc">Description of the encoding of one expression Op.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00066">DWARFExpression.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00240">AMDHSAKernelDescriptor.h:240</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:46:45 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
