/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [3:0] _02_;
  reg [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_14z | celloutsig_1_0z);
  assign celloutsig_0_13z = ~_00_;
  assign celloutsig_0_1z = ~in_data[22];
  assign celloutsig_0_0z = ~((in_data[15] | in_data[95]) & in_data[10]);
  assign celloutsig_0_3z = ~((in_data[22] | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_2z) & celloutsig_0_11z);
  assign celloutsig_1_10z = ~((celloutsig_1_8z[0] | celloutsig_1_9z) & celloutsig_1_1z[24]);
  assign celloutsig_0_9z = ~(celloutsig_0_7z ^ celloutsig_0_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[4] ^ celloutsig_1_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ celloutsig_1_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= { in_data[82], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  reg [3:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _17_ <= 4'h0;
    else _17_ <= { _01_[3:2], celloutsig_0_4z, celloutsig_0_1z };
  assign { _02_[3:2], _00_, _02_[0] } = _17_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 13'h0000;
    else _03_ <= celloutsig_1_1z[22:10];
  assign celloutsig_1_8z = { celloutsig_1_1z[27:26], celloutsig_1_6z } & _03_[11:9];
  assign celloutsig_1_1z = { in_data[147:121], celloutsig_1_0z } / { 1'h1, in_data[141:115] };
  assign celloutsig_1_11z = { in_data[146:126], celloutsig_1_0z, celloutsig_1_10z } / { 1'h1, _03_[11:8], _03_, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_4z = in_data[64:57] >= { in_data[26:23], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_11z = { in_data[28:27], celloutsig_0_2z, _01_, celloutsig_0_10z, _01_, celloutsig_0_10z } >= in_data[76:64];
  assign celloutsig_1_0z = in_data[189:184] >= in_data[131:126];
  assign celloutsig_0_10z = { in_data[15], _01_, celloutsig_0_9z, celloutsig_0_1z } && { in_data[52:47], celloutsig_0_7z };
  assign celloutsig_1_14z = celloutsig_1_3z & in_data[151];
  assign celloutsig_0_7z = in_data[84] & in_data[67];
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_11z[11]) | (celloutsig_1_6z & in_data[137]));
  assign celloutsig_1_3z = ~((in_data[190] & in_data[138]) | (celloutsig_1_1z[8] & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | (in_data[169] & in_data[162]));
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
