

================================================================
== Vitis HLS Report for 'conv1_Pipeline_PAD7'
================================================================
* Date:           Thu Nov  2 20:34:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PAD     |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      5|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    297|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      11|    399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_9ns_11ns_19_1_1_U31  |mul_9ns_11ns_19_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_363_p2   |         +|   0|  0|  13|           6|           4|
    |add_ln112_2_fu_424_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln112_fu_350_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln115_1_fu_468_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln115_fu_438_p2     |         +|   0|  0|  16|           9|           9|
    |ap_condition_332        |       and|   0|  0|   2|           1|           1|
    |ap_condition_337        |       and|   0|  0|   2|           1|           1|
    |ap_condition_341        |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_1_fu_418_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln112_fu_344_p2    |      icmp|   0|  0|  12|           3|           4|
    |or_ln114_fu_381_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln112_fu_430_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  97|          41|          37|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1                                                     |   9|          2|    3|          6|
    |ap_sig_allocacmp_phi_mul2523_load                                        |   9|          2|    6|         12|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0        |  14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0  |  14|          3|   10|         30|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0        |  14|          3|   32|         96|
    |p_fu_92                                                                  |   9|          2|    3|          6|
    |phi_mul2523_fu_88                                                        |   9|          2|    6|         12|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    | 297|         64|  397|       1172|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |p_fu_92            |  3|   0|    3|          0|
    |phi_mul2523_fu_88  |  6|   0|    6|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 11|   0|   11|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|                                RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                                                   |   in|    1|  ap_ctrl_hs|                                             conv1_Pipeline_PAD7|  return value|
|ap_rst                                                                   |   in|    1|  ap_ctrl_hs|                                             conv1_Pipeline_PAD7|  return value|
|ap_start                                                                 |   in|    1|  ap_ctrl_hs|                                             conv1_Pipeline_PAD7|  return value|
|ap_done                                                                  |  out|    1|  ap_ctrl_hs|                                             conv1_Pipeline_PAD7|  return value|
|ap_idle                                                                  |  out|    1|  ap_ctrl_hs|                                             conv1_Pipeline_PAD7|  return value|
|ap_ready                                                                 |  out|    1|  ap_ctrl_hs|                                             conv1_Pipeline_PAD7|  return value|
|left_1                                                                   |   in|   32|     ap_none|                                                          left_1|        scalar|
|right_1                                                                  |   in|   32|     ap_none|                                                         right_1|        scalar|
|mul_ln114_1                                                              |   in|   10|     ap_none|                                                     mul_ln114_1|        scalar|
|trunc_ln102_1                                                            |   in|    2|     ap_none|                                                   trunc_ln102_1|        scalar|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0  |  out|   10|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0        |  out|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0|         array|
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.94>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_mul2523 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_mul2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln102_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln102_1"   --->   Operation 6 'read' 'trunc_ln102_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul_ln114_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln114_1"   --->   Operation 7 'read' 'mul_ln114_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%right_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %right_1"   --->   Operation 8 'read' 'right_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%left_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %left_1"   --->   Operation 9 'read' 'left_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %p"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %phi_mul2523"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.1"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_1 = load i3 %p"   --->   Operation 13 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i3 %p_1"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln112 = icmp_eq  i3 %p_1, i3 4" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 16 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%add_ln112 = add i3 %p_1, i3 1" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 17 'add' 'add_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc.i.1.split, void %for.end.i.1.exitStub" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 18 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul2523_load = load i6 %phi_mul2523" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 19 'load' 'phi_mul2523_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_1_cast = zext i3 %p_1"   --->   Operation 20 'zext' 'p_1_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 22 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln112_1 = add i6 %phi_mul2523_load, i6 11" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 23 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %phi_mul2523_load, i32 5" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i10 %mul_ln114_1_read" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 25 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.28ns)   --->   "%or_ln114 = or i1 %trunc_ln114, i1 %tmp" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 26 'or' 'or_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %mul_ln114_1_read, i32 1, i32 9" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 27 'partselect' 'tmp_35' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_35, i1 %or_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %tmp_s" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 29 'zext' 'zext_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 30 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 31 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 32 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 33 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 34 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 35 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 36 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 37 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i64 0, i64 %zext_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 38 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%icmp_ln112_1 = icmp_ult  i3 %p_1, i3 3" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 39 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.54ns)   --->   "%add_ln112_2 = add i2 %empty, i2 1" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 40 'add' 'add_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.17ns)   --->   "%select_ln112 = select i1 %icmp_ln112_1, i2 %empty, i2 %add_ln112_2" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 41 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln115 = add i9 %p_1_cast, i9 259" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 42 'add' 'add_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %add_ln115" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 43 'zext' 'zext_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.14ns)   --->   "%mul_ln115 = mul i19 %zext_ln115, i19 683" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 44 'mul' 'mul_ln115' <Predicate = (!icmp_ln112)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln115, i32 11, i32 18" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 45 'partselect' 'tmp_36' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %tmp_36" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 46 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i10 %mul_ln114_1_read, i10 %zext_ln115_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 47 'add' 'add_ln115_1' <Predicate = (!icmp_ln112)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i10 %add_ln115_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 48 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 49 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 50 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 51 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 52 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 53 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 54 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 55 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 56 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i64 0, i64 %zext_ln115_2" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 57 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %trunc_ln102_1_read, void %arrayidx24913.i.case.2.1, i2 0, void %arrayidx24913.i.case.0.1, i2 1, void %arrayidx24913.i.case.1.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 58 'switch' 'switch_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.73>
ST_1 : Operation 59 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %select_ln112, void %arrayidx311114.i.case.026.1, i2 0, void %arrayidx311114.i.case.127.1, i2 1, void %arrayidx311114.i.case.228.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 59 'switch' 'switch_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1)> <Delay = 0.73>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 60 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 61 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit25.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 62 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 63 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 64 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit25.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 65 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 66 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 67 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit25.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 68 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 69 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %select_ln112, void %arrayidx311114.i.case.021.1, i2 0, void %arrayidx311114.i.case.122.1, i2 1, void %arrayidx311114.i.case.223.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 70 'switch' 'switch_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0)> <Delay = 0.73>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 71 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 72 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit20.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 73 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 74 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 75 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit20.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 76 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 == 0)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 77 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 78 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit20.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 79 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 80 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read == 0)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.73ns)   --->   "%switch_ln114 = switch i2 %select_ln112, void %arrayidx311114.i.case.031.1, i2 0, void %arrayidx311114.i.case.132.1, i2 1, void %arrayidx311114.i.case.233.1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 81 'switch' 'switch_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1)> <Delay = 0.73>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 82 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 83 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit30.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 84 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 85 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 86 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit30.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 87 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 == 0)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %left_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 88 'store' 'store_ln114' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %right_1_read, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 89 'store' 'store_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit30.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 90 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & select_ln112 != 0 & select_ln112 != 1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx311114.i.exit.1" [src/conv1.cpp:115->src/conv1.cpp:34]   --->   Operation 91 'br' 'br_ln115' <Predicate = (!icmp_ln112 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln112 = store i3 %add_ln112, i3 %p" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 92 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln112 = store i6 %add_ln112_1, i6 %phi_mul2523" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 93 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i.1" [src/conv1.cpp:112->src/conv1.cpp:34]   --->   Operation 94 'br' 'br_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln114_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln102_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul2523                                                           (alloca           ) [ 01]
p                                                                     (alloca           ) [ 01]
trunc_ln102_1_read                                                    (read             ) [ 01]
mul_ln114_1_read                                                      (read             ) [ 00]
right_1_read                                                          (read             ) [ 00]
left_1_read                                                           (read             ) [ 00]
store_ln0                                                             (store            ) [ 00]
store_ln0                                                             (store            ) [ 00]
br_ln0                                                                (br               ) [ 00]
p_1                                                                   (load             ) [ 00]
empty                                                                 (trunc            ) [ 00]
specpipeline_ln0                                                      (specpipeline     ) [ 00]
icmp_ln112                                                            (icmp             ) [ 01]
add_ln112                                                             (add              ) [ 00]
br_ln112                                                              (br               ) [ 00]
phi_mul2523_load                                                      (load             ) [ 00]
p_1_cast                                                              (zext             ) [ 00]
speclooptripcount_ln112                                               (speclooptripcount) [ 00]
specloopname_ln112                                                    (specloopname     ) [ 00]
add_ln112_1                                                           (add              ) [ 00]
tmp                                                                   (bitselect        ) [ 00]
trunc_ln114                                                           (trunc            ) [ 00]
or_ln114                                                              (or               ) [ 00]
tmp_35                                                                (partselect       ) [ 00]
tmp_s                                                                 (bitconcatenate   ) [ 00]
zext_ln114                                                            (zext             ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr   (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr   (getelementptr    ) [ 00]
icmp_ln112_1                                                          (icmp             ) [ 00]
add_ln112_2                                                           (add              ) [ 00]
select_ln112                                                          (select           ) [ 01]
add_ln115                                                             (add              ) [ 00]
zext_ln115                                                            (zext             ) [ 00]
mul_ln115                                                             (mul              ) [ 00]
tmp_36                                                                (partselect       ) [ 00]
zext_ln115_1                                                          (zext             ) [ 00]
add_ln115_1                                                           (add              ) [ 00]
zext_ln115_2                                                          (zext             ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1 (getelementptr    ) [ 00]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1 (getelementptr    ) [ 00]
switch_ln114                                                          (switch           ) [ 00]
switch_ln114                                                          (switch           ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
br_ln115                                                              (br               ) [ 00]
switch_ln114                                                          (switch           ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
br_ln115                                                              (br               ) [ 00]
switch_ln114                                                          (switch           ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln114                                                           (store            ) [ 00]
store_ln115                                                           (store            ) [ 00]
br_ln115                                                              (br               ) [ 00]
br_ln115                                                              (br               ) [ 00]
store_ln112                                                           (store            ) [ 00]
store_ln112                                                           (store            ) [ 00]
br_ln112                                                              (br               ) [ 00]
ret_ln0                                                               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="right_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln114_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln102_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="phi_mul2523_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul2523/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln102_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln102_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln114_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln114_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="right_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="left_1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="left_1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="10" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln115/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 store_ln114/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln115/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln115/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 store_ln114/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln115/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln115/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 store_ln114/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln115/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_1_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="empty_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln112_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln112_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_mul2523_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul2523_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_1_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1_cast/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln112_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="0"/>
<pin id="366" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln114_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln114_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_35_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="0" index="3" bw="5" slack="0"/>
<pin id="392" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln114_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln112_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln112_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln112_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="0" index="2" bw="2" slack="0"/>
<pin id="434" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln115_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="0"/>
<pin id="441" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln115_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mul_ln115_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_36_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="19" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="0" index="3" bw="6" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln115_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln115_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln115_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln112_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln112_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="phi_mul2523_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul2523 "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="70" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="70" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="114" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="148" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="108" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="218" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="114" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="141" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="108" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="268"><net_src comp="211" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="269"><net_src comp="114" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="270"><net_src comp="155" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="271"><net_src comp="108" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="204" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="278"><net_src comp="114" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="127" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="108" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="197" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="114" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="120" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="108" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="295"><net_src comp="190" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="296"><net_src comp="114" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="297"><net_src comp="134" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="298"><net_src comp="108" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="183" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="305"><net_src comp="114" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="169" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="108" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="239" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="114" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="162" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="108" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="322"><net_src comp="232" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="323"><net_src comp="114" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="324"><net_src comp="176" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="325"><net_src comp="108" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="225" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="337" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="337" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="337" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="356" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="356" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="102" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="369" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="102" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="387" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="381" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="416"><net_src comp="405" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="422"><net_src comp="337" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="340" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="418" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="340" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="424" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="359" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="82" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="467"><net_src comp="454" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="102" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="486"><net_src comp="474" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="491"><net_src comp="350" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="363" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="88" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="507"><net_src comp="92" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="487" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2 | {1 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0 | {1 }
 - Input state : 
	Port: conv1_Pipeline_PAD7 : left_1 | {1 }
	Port: conv1_Pipeline_PAD7 : right_1 | {1 }
	Port: conv1_Pipeline_PAD7 : mul_ln114_1 | {1 }
	Port: conv1_Pipeline_PAD7 : trunc_ln102_1 | {1 }
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2 | {}
	Port: conv1_Pipeline_PAD7 : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		p_1 : 1
		empty : 2
		icmp_ln112 : 2
		add_ln112 : 2
		br_ln112 : 3
		phi_mul2523_load : 1
		p_1_cast : 2
		add_ln112_1 : 2
		tmp : 2
		or_ln114 : 3
		tmp_s : 3
		zext_ln114 : 4
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr : 5
		icmp_ln112_1 : 2
		add_ln112_2 : 3
		select_ln112 : 4
		add_ln115 : 3
		zext_ln115 : 4
		mul_ln115 : 5
		tmp_36 : 6
		zext_ln115_1 : 7
		add_ln115_1 : 8
		zext_ln115_2 : 9
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_1 : 10
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_1 : 10
		switch_ln114 : 5
		store_ln114 : 6
		store_ln115 : 11
		store_ln114 : 6
		store_ln115 : 11
		store_ln114 : 6
		store_ln115 : 11
		switch_ln114 : 5
		store_ln114 : 6
		store_ln115 : 11
		store_ln114 : 6
		store_ln115 : 11
		store_ln114 : 6
		store_ln115 : 11
		switch_ln114 : 5
		store_ln114 : 6
		store_ln115 : 11
		store_ln114 : 6
		store_ln115 : 11
		store_ln114 : 6
		store_ln115 : 11
		store_ln112 : 3
		store_ln112 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln112_fu_350       |    0    |    0    |    10   |
|          |       add_ln112_1_fu_363      |    0    |    0    |    13   |
|    add   |       add_ln112_2_fu_424      |    0    |    0    |    9    |
|          |        add_ln115_fu_438       |    0    |    0    |    16   |
|          |       add_ln115_1_fu_468      |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln112_fu_344       |    0    |    0    |    10   |
|          |      icmp_ln112_1_fu_418      |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln115_fu_448       |    1    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln114_fu_381        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  select  |      select_ln112_fu_430      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | trunc_ln102_1_read_read_fu_96 |    0    |    0    |    0    |
|   read   |  mul_ln114_1_read_read_fu_102 |    0    |    0    |    0    |
|          |    right_1_read_read_fu_108   |    0    |    0    |    0    |
|          |    left_1_read_read_fu_114    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |          empty_fu_340         |    0    |    0    |    0    |
|          |       trunc_ln114_fu_377      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        p_1_cast_fu_359        |    0    |    0    |    0    |
|          |       zext_ln114_fu_405       |    0    |    0    |    0    |
|   zext   |       zext_ln115_fu_444       |    0    |    0    |    0    |
|          |      zext_ln115_1_fu_464      |    0    |    0    |    0    |
|          |      zext_ln115_2_fu_474      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_369          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_35_fu_387         |    0    |    0    |    0    |
|          |         tmp_36_fu_454         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_397         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |    94   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     p_reg_504     |    3   |
|phi_mul2523_reg_497|    6   |
+-------------------+--------+
|       Total       |    9   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_246 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_246 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_253 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_253 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_260 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_260 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_273 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_273 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_280 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_280 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_287 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_287 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_300 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_300 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_307 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_307 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_314 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_314 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   756  ||  7.686  ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   162  |
|  Register |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |    9   |   256  |
+-----------+--------+--------+--------+--------+
