// Seed: 2842480731
module module_0;
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply1 id_0
    , id_10,
    input supply0 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6,
    input supply1 id_7,
    output tri id_8
);
  wor [1 'b0 : 1 'd0] id_11 = id_0 == !-1;
  module_0 modCall_1 ();
  wire id_12;
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_7 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri1 id_6;
  module_2 modCall_1 ();
  input logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire _id_7;
  assign id_6 = id_5[1!=?id_7] ? -1 : id_4 * id_4;
  logic id_8;
endmodule
