

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Sun Feb 25 00:20:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      316|      316|  6.320 us|  6.320 us|  317|  317|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atax_Pipeline_VITIS_LOOP_43_1_fu_99                   |atax_Pipeline_VITIS_LOOP_43_1                  |       18|       18|  0.360 us|  0.360 us|   18|   18|       no|
        |grp_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4_fu_105  |atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4  |      259|      259|  5.180 us|  5.180 us|  259|  259|       no|
        |grp_atax_Pipeline_VITIS_LOOP_63_5_fu_113                  |atax_Pipeline_VITIS_LOOP_63_5                  |       22|       22|  0.440 us|  0.440 us|   22|   22|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     3|    1277|    2134|    -|
|Memory           |        0|     -|      46|       6|    0|
|Multiplexer      |        -|     -|       -|     296|    -|
|Register         |        -|     -|     145|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    1468|    2436|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |grp_atax_Pipeline_VITIS_LOOP_43_1_fu_99                   |atax_Pipeline_VITIS_LOOP_43_1                  |        0|   0|    7|    50|    0|
    |grp_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4_fu_105  |atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4  |        0|   0|   47|   145|    0|
    |grp_atax_Pipeline_VITIS_LOOP_63_5_fu_113                  |atax_Pipeline_VITIS_LOOP_63_5                  |        0|   3|  273|   239|    0|
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|  240|   424|    0|
    |gmem_m_axi_U                                              |gmem_m_axi                                     |        0|   0|  710|  1276|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                               |        0|   3| 1277|  2134|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |vla_u9_23fixp1_U  |vla_u9_23fixp1_RAM_AUTO_1R1W  |        0|  46|   6|    0|    16|   23|     1|          368|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                              |        0|  46|   6|    0|    16|   23|     1|          368|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  91|         19|    1|         19|
    |gmem_ARADDR              |  13|          3|   64|        192|
    |gmem_ARLEN               |  13|          3|   32|         96|
    |gmem_ARVALID             |  13|          3|    1|          3|
    |gmem_AWADDR              |  13|          3|   64|        192|
    |gmem_AWLEN               |  13|          3|   32|         96|
    |gmem_AWVALID             |  13|          3|    1|          3|
    |gmem_BREADY              |  13|          3|    1|          3|
    |gmem_RREADY              |   9|          2|    1|          2|
    |gmem_WVALID              |   9|          2|    1|          2|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |vla_u9_23fixp1_address0  |  17|          4|    4|         16|
    |vla_u9_23fixp1_ce0       |  17|          4|    1|          4|
    |vla_u9_23fixp1_ce1       |   9|          2|    1|          2|
    |vla_u9_23fixp1_d0        |  13|          3|   23|         69|
    |vla_u9_23fixp1_we0       |  13|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 296|         66|  231|        708|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  18|   0|   18|          0|
    |grp_atax_Pipeline_VITIS_LOOP_43_1_fu_99_ap_start_reg                   |   1|   0|    1|          0|
    |grp_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4_fu_105_ap_start_reg  |   1|   0|    1|          0|
    |grp_atax_Pipeline_VITIS_LOOP_63_5_fu_113_ap_start_reg                  |   1|   0|    1|          0|
    |p_cast1_reg_167                                                        |  62|   0|   62|          0|
    |p_cast_reg_161                                                         |  62|   0|   62|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 145|   0|  145|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          atax|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

