[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<112> s<111> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<19> s<18> l<1:12> el<1:18>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:19> el<1:24>
n<9> u<6> t<IntConst> p<7> l<1:26> el<1:27>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:26> el<1:27>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:26> el<1:27>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:26> el<1:27>
n<0> u<10> t<IntConst> p<11> l<1:28> el<1:29>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:28> el<1:29>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:28> el<1:29>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:28> el<1:29>
n<> u<14> t<Constant_range> p<15> c<9> l<1:26> el<1:29>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:25> el<1:30>
n<> u<16> t<Data_type> p<17> c<5> l<1:19> el<1:30>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:19> el<1:30>
n<> u<18> t<Net_port_type> p<19> c<17> l<1:19> el<1:30>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:30>
n<o> u<20> t<StringConst> p<21> l<1:31> el<1:32>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:32>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:33>
n<> u<23> t<Module_ansi_header> p<109> c<2> s<52> l<1:1> el<1:34>
n<> u<24> t<Struct_keyword> p<25> l<2:12> el<2:18>
n<> u<25> t<Struct_union> p<44> c<24> s<26> l<2:12> el<2:18>
n<> u<26> t<Packed_keyword> p<44> s<43> l<2:19> el<2:25>
n<> u<27> t<IntVec_TypeLogic> p<38> s<37> l<3:7> el<3:12>
n<9> u<28> t<IntConst> p<29> l<3:14> el<3:15>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:14> el<3:15>
n<> u<30> t<Constant_primary> p<31> c<29> l<3:14> el<3:15>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<3:14> el<3:15>
n<0> u<32> t<IntConst> p<33> l<3:16> el<3:17>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:16> el<3:17>
n<> u<34> t<Constant_primary> p<35> c<33> l<3:16> el<3:17>
n<> u<35> t<Constant_expression> p<36> c<34> l<3:16> el<3:17>
n<> u<36> t<Constant_range> p<37> c<31> l<3:14> el<3:17>
n<> u<37> t<Packed_dimension> p<38> c<36> l<3:13> el<3:18>
n<> u<38> t<Data_type> p<39> c<27> l<3:7> el<3:18>
n<> u<39> t<Data_type_or_void> p<43> c<38> s<42> l<3:7> el<3:18>
n<min_v> u<40> t<StringConst> p<41> l<3:19> el<3:24>
n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<3:19> el<3:24>
n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<3:19> el<3:24>
n<> u<43> t<Struct_union_member> p<44> c<39> l<3:7> el<3:25>
n<> u<44> t<Data_type> p<46> c<25> s<45> l<2:12> el<4:5>
n<filter_ctl_t> u<45> t<StringConst> p<46> l<4:6> el<4:18>
n<> u<46> t<Type_declaration> p<47> c<44> l<2:4> el<4:19>
n<> u<47> t<Data_declaration> p<48> c<46> l<2:4> el<4:19>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<2:4> el<4:19>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<2:4> el<4:19>
n<> u<50> t<Module_common_item> p<51> c<49> l<2:4> el<4:19>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<2:4> el<4:19>
n<> u<52> t<Non_port_module_item> p<109> c<51> s<86> l<2:4> el<4:19>
n<filter_ctl_t> u<53> t<StringConst> p<64> s<63> l<6:4> el<6:16>
n<1> u<54> t<IntConst> p<55> l<6:18> el<6:19>
n<> u<55> t<Primary_literal> p<56> c<54> l<6:18> el<6:19>
n<> u<56> t<Constant_primary> p<57> c<55> l<6:18> el<6:19>
n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<6:18> el<6:19>
n<0> u<58> t<IntConst> p<59> l<6:20> el<6:21>
n<> u<59> t<Primary_literal> p<60> c<58> l<6:20> el<6:21>
n<> u<60> t<Constant_primary> p<61> c<59> l<6:20> el<6:21>
n<> u<61> t<Constant_expression> p<62> c<60> l<6:20> el<6:21>
n<> u<62> t<Constant_range> p<63> c<57> l<6:18> el<6:21>
n<> u<63> t<Packed_dimension> p<64> c<62> l<6:17> el<6:22>
n<> u<64> t<Data_type> p<80> c<53> s<79> l<6:4> el<6:22>
n<a> u<65> t<StringConst> p<78> s<77> l<6:23> el<6:24>
n<10'd15> u<66> t<IntConst> p<67> l<6:29> el<6:35>
n<> u<67> t<Primary_literal> p<68> c<66> l<6:29> el<6:35>
n<> u<68> t<Primary> p<69> c<67> l<6:29> el<6:35>
n<> u<69> t<Expression> p<74> c<68> s<73> l<6:29> el<6:35>
n<10'd0> u<70> t<IntConst> p<71> l<6:37> el<6:42>
n<> u<71> t<Primary_literal> p<72> c<70> l<6:37> el<6:42>
n<> u<72> t<Primary> p<73> c<71> l<6:37> el<6:42>
n<> u<73> t<Expression> p<74> c<72> l<6:37> el<6:42>
n<> u<74> t<Assignment_pattern> p<75> c<69> l<6:27> el<6:43>
n<> u<75> t<Assignment_pattern_expression> p<76> c<74> l<6:27> el<6:43>
n<> u<76> t<Primary> p<77> c<75> l<6:27> el<6:43>
n<> u<77> t<Expression> p<78> c<76> l<6:27> el<6:43>
n<> u<78> t<Variable_decl_assignment> p<79> c<65> l<6:23> el<6:43>
n<> u<79> t<List_of_variable_decl_assignments> p<80> c<78> l<6:23> el<6:43>
n<> u<80> t<Variable_declaration> p<81> c<64> l<6:4> el<6:44>
n<> u<81> t<Data_declaration> p<82> c<80> l<6:4> el<6:44>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<6:4> el<6:44>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<6:4> el<6:44>
n<> u<84> t<Module_common_item> p<85> c<83> l<6:4> el<6:44>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<6:4> el<6:44>
n<> u<86> t<Non_port_module_item> p<109> c<85> s<107> l<6:4> el<6:44>
n<o> u<87> t<StringConst> p<88> l<7:11> el<7:12>
n<> u<88> t<Ps_or_hierarchical_identifier> p<91> c<87> s<90> l<7:11> el<7:12>
n<> u<89> t<Constant_bit_select> p<90> l<7:13> el<7:13>
n<> u<90> t<Constant_select> p<91> c<89> l<7:13> el<7:13>
n<> u<91> t<Net_lvalue> p<102> c<88> s<101> l<7:11> el<7:12>
n<a> u<92> t<StringConst> p<99> s<98> l<7:15> el<7:16>
n<1> u<93> t<IntConst> p<94> l<7:17> el<7:18>
n<> u<94> t<Primary_literal> p<95> c<93> l<7:17> el<7:18>
n<> u<95> t<Primary> p<96> c<94> l<7:17> el<7:18>
n<> u<96> t<Expression> p<97> c<95> l<7:17> el<7:18>
n<> u<97> t<Bit_select> p<98> c<96> l<7:16> el<7:19>
n<> u<98> t<Select> p<99> c<97> l<7:16> el<7:19>
n<> u<99> t<Complex_func_call> p<100> c<92> l<7:15> el<7:19>
n<> u<100> t<Primary> p<101> c<99> l<7:15> el<7:19>
n<> u<101> t<Expression> p<102> c<100> l<7:15> el<7:19>
n<> u<102> t<Net_assignment> p<103> c<91> l<7:11> el<7:19>
n<> u<103> t<List_of_net_assignments> p<104> c<102> l<7:11> el<7:19>
n<> u<104> t<Continuous_assign> p<105> c<103> l<7:4> el<7:20>
n<> u<105> t<Module_common_item> p<106> c<104> l<7:4> el<7:20>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<7:4> el<7:20>
n<> u<107> t<Non_port_module_item> p<109> c<106> s<108> l<7:4> el<7:20>
n<> u<108> t<ENDMODULE> p<109> l<8:1> el<8:10>
n<> u<109> t<Module_declaration> p<110> c<23> l<1:1> el<8:10>
n<> u<110> t<Description> p<111> c<109> l<1:1> el<8:10>
n<> u<111> t<Source_text> p<112> c<110> l<1:1> el<8:10>
n<> u<112> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             1
constant                                              19
cont_assign                                            1
design                                                 1
logic_net                                              3
logic_typespec                                         4
module_inst                                            4
operation                                              1
packed_array_typespec                                  2
packed_array_var                                       1
port                                                   2
range                                                  8
ref_obj                                                3
ref_typespec                                           8
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             2
constant                                              19
cont_assign                                            2
design                                                 1
logic_net                                              3
logic_typespec                                         4
module_inst                                            4
operation                                              1
packed_array_typespec                                  2
packed_array_var                                       1
port                                                   3
range                                                  8
ref_obj                                                5
ref_typespec                                           9
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayAssign/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackedArrayAssign/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (filter_ctl_t), line:2:12, endln:4:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:filter_ctl_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (min_v), line:3:19, endln:3:24
      |vpiParent:
      \_struct_typespec: (filter_ctl_t), line:2:12, endln:4:5
      |vpiName:min_v
      |vpiTypespec:
      \_ref_typespec: (work@top.filter_ctl_t.min_v)
        |vpiParent:
        \_typespec_member: (min_v), line:3:19, endln:3:24
        |vpiFullName:work@top.filter_ctl_t.min_v
        |vpiActual:
        \_logic_typespec: , line:3:7, endln:3:18
      |vpiRefFile:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.a), line:6:23, endln:6:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:6:23, endln:6:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_packed_array_typespec: , line:6:4, endln:6:43
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (o), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:1:31, endln:1:32
      |vpiParent:
      \_port: (o), line:1:31, endln:1:32
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:31, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:31, endln:1:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:30
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_bit_select: (work@top.a), line:7:17, endln:7:18
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:19
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:7:17, endln:7:18
        |vpiParent:
        \_bit_select: (work@top.a), line:7:17, endln:7:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.o), line:7:11, endln:7:12
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:19
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:31, endln:1:32
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.a), line:6:23, endln:6:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:6:27, endln:6:43
      |vpiParent:
      \_struct_var: (work@top.a)
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:6:29, endln:6:35
        |vpiDecompile:10'd15
        |vpiSize:10
        |DEC:15
        |vpiConstType:1
      |vpiOperand:
      \_constant: , line:6:37, endln:6:42
        |vpiDecompile:10'd0
        |vpiSize:10
        |DEC:0
        |vpiConstType:1
    |vpiRange:
    \_range: , line:6:17, endln:6:22
      |vpiParent:
      \_packed_array_var: (work@top.a), line:6:23, endln:6:43
      |vpiLeftRange:
      \_constant: , line:6:18, endln:6:19
        |vpiParent:
        \_range: , line:6:17, endln:6:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:20, endln:6:21
        |vpiParent:
        \_range: , line:6:17, endln:6:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@top.a)
      |vpiParent:
      \_packed_array_var: (work@top.a), line:6:23, endln:6:43
      |vpiTypespec:
      \_ref_typespec: (work@top.a)
        |vpiParent:
        \_struct_var: (work@top.a)
        |vpiFullName:work@top.a
        |vpiActual:
        \_struct_typespec: (filter_ctl_t), line:2:12, endln:4:5
      |vpiFullName:work@top.a
      |vpiExpr:
      \_operation: , line:6:27, endln:6:43
  |vpiTypedef:
  \_struct_typespec: (filter_ctl_t), line:2:12, endln:4:5
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@top.o)
      |vpiParent:
      \_logic_net: (work@top.o), line:1:31, endln:1:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:30
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:31, endln:1:32
      |vpiParent:
      \_port: (o), line:1:31, endln:1:32
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:31, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:31, endln:1:32
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:30
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayAssign/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_bit_select: (work@top.a), line:7:17, endln:7:18
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:19
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_packed_array_var: (work@top.a), line:6:23, endln:6:43
      |vpiIndex:
      \_constant: , line:7:17, endln:7:18
    |vpiLhs:
    \_ref_obj: (work@top.o), line:7:11, endln:7:12
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:19
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:31, endln:1:32
\_weaklyReferenced:
\_logic_typespec: , line:3:7, endln:3:18
  |vpiParent:
  \_typespec_member: (min_v), line:3:19, endln:3:24
  |vpiRange:
  \_range: , line:3:13, endln:3:18
    |vpiParent:
    \_logic_typespec: , line:3:7, endln:3:18
    |vpiLeftRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:19, endln:1:30
  |vpiRange:
  \_range: , line:1:25, endln:1:30
    |vpiParent:
    \_logic_typespec: , line:1:19, endln:1:30
    |vpiLeftRange:
    \_constant: , line:1:26, endln:1:27
      |vpiParent:
      \_range: , line:1:25, endln:1:30
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:28, endln:1:29
      |vpiParent:
      \_range: , line:1:25, endln:1:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:19, endln:1:30
  |vpiRange:
  \_range: , line:1:25, endln:1:30
    |vpiParent:
    \_logic_typespec: , line:1:19, endln:1:30
    |vpiLeftRange:
    \_constant: , line:1:26, endln:1:27
      |vpiParent:
      \_range: , line:1:25, endln:1:30
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:28, endln:1:29
      |vpiParent:
      \_range: , line:1:25, endln:1:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:19, endln:1:30
  |vpiRange:
  \_range: , line:1:25, endln:1:30
    |vpiParent:
    \_logic_typespec: , line:1:19, endln:1:30
    |vpiLeftRange:
    \_constant: , line:1:26, endln:1:27
      |vpiParent:
      \_range: , line:1:25, endln:1:30
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:28, endln:1:29
      |vpiParent:
      \_range: , line:1:25, endln:1:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_packed_array_typespec: , line:6:4, endln:6:43
  |vpiRange:
  \_range: , line:6:17, endln:6:22
    |vpiParent:
    \_packed_array_typespec: , line:6:4, endln:6:43
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:19
      |vpiParent:
      \_range: , line:6:17, endln:6:22
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:20, endln:6:21
      |vpiParent:
      \_range: , line:6:17, endln:6:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: , line:6:4, endln:6:43
    |vpiActual:
    \_struct_typespec: (filter_ctl_t), line:2:12, endln:4:5
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
