// Seed: 416290740
module module_0 ();
  assign module_2.id_3 = 0;
  wire id_2, id_3;
  assign module_3.id_14 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wand id_3
);
  supply1 id_5;
  module_0 modCall_1 ();
  assign id_5 = id_1;
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1,
    input  tri  module_2,
    input  tri1 id_3
);
  wire id_5;
  id_6(
      id_5
  );
  module_0 modCall_1 ();
  wire id_7;
  wire id_8, id_9;
endmodule
module module_3 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2,
    output wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output logic id_13,
    output tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    output tri0 id_18
);
  initial id_13 <= 1;
  tri0 id_20 = 1, id_21;
  module_0 modCall_1 ();
  wire id_22, id_23;
  and primCall (
      id_10, id_11, id_12, id_15, id_16, id_17, id_20, id_21, id_4, id_5, id_6, id_7, id_8, id_9
  );
endmodule
