Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 14:36:23 2023
| Host         : LAPTOP-0QV7VRLL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.512      -10.718                     34                 6857        0.083        0.000                      0                 6857        1.100        0.000                       0                  2861  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           5.613        0.000                      0                   14        0.083        0.000                      0                   14        4.232        0.000                       0                   104  
  clkout2          34.377        0.000                      0                  298        0.109        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          38.366        0.000                      0                 4985        0.122        0.000                      0                 4985       49.600        0.000                       0                  2591  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.009        0.000                      0                  255        0.195        0.000                      0                  255  
clkout3       clkout0            -0.512      -10.718                     34                   34        1.009        0.000                      0                   34  
clkout0       clkout2             6.120        0.000                      0                   12        0.231        0.000                      0                   12  
clkout3       clkout2            11.402        0.000                      0                  135        2.999        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.268        0.000                      0                 1272        0.145        0.000                      0                 1272  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.407ns (34.734%)  route 2.644ns (65.266%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.130     0.742 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.467     1.208    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.142     1.350 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.328     1.679    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.134     1.813 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.287     2.100    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.043     2.143 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     2.143    vga/U12_n_112
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.065     7.756    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.312ns (33.082%)  route 2.654ns (66.918%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.130     0.742 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.467     1.208    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT4 (Prop_lut4_I3_O)        0.138     1.346 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.199     1.545    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.043     1.588 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.426     2.015    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.043     2.058 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     2.058    vga/U12_n_113
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.034     7.725    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.365ns (35.627%)  route 2.466ns (64.373%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.130     0.742 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.468     1.209    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.145     1.354 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.437     1.791    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.132     1.923 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    vga/U12_n_109
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.033     7.724    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.269ns (34.644%)  route 2.394ns (65.356%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.130     0.742 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.468     1.209    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.138     1.347 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.364     1.712    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.043     1.755 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga/U12_n_110
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.034     7.725    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.312ns (35.881%)  route 2.345ns (64.119%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.130     0.742 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.182     0.923    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.138     1.061 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.249     1.310    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.043     1.353 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.352     1.705    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.043     1.748 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    vga/U12_n_111
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.064     7.755    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.269ns (36.543%)  route 2.204ns (63.457%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.130     0.742 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.233     0.974    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.138     1.112 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.409     1.521    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.043     1.564 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.564    vga/U12_n_114
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.034     7.725    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.166ns (34.133%)  route 2.250ns (65.867%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.686    -1.908    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.204 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.598    -0.606    vga/U12/number0[10]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.132    -0.474 r  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000    -0.474    vga/U12/ascii_code[6]_i_53_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.122    -0.352 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.964     0.612    vga/U12/number__0[2]
    SLICE_X8Y97          LUT4 (Prop_lut4_I2_O)        0.122     0.734 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=3, routed)           0.351     1.084    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.127 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.337     1.465    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.043     1.508 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.508    vga/U12_n_108
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.674     7.757    
                         clock uncertainty           -0.066     7.691    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.034     7.725    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.223ns (17.575%)  route 1.046ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.472    -2.122    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.223    -1.899 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           1.046    -0.853    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.366     8.460    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.882    
                         clock uncertainty           -0.066     7.816    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.400    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.223ns (18.902%)  route 0.957ns (81.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.472    -2.122    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.223    -1.899 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.957    -0.942    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.366     8.460    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.882    
                         clock uncertainty           -0.066     7.816    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.400    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.259ns (22.401%)  route 0.897ns (77.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.472    -2.122    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.897    -0.966    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.366     8.460    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.882    
                         clock uncertainty           -0.066     7.816    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.400    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  8.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.242%)  route 0.191ns (61.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.118    -0.431 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.191    -0.240    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.193%)  route 0.243ns (70.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.449 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.243    -0.206    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.100ns (20.683%)  route 0.383ns (79.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.449 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.383    -0.065    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.100ns (19.955%)  route 0.401ns (80.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.100    -0.449 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.401    -0.047    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.118ns (22.905%)  route 0.397ns (77.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.118    -0.431 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.397    -0.033    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.100ns (18.841%)  route 0.431ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.449 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.431    -0.018    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.018%)  route 0.566ns (84.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.644    -0.549    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.100    -0.449 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.566     0.117    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/strdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.274ns (41.976%)  route 0.379ns (58.024%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.697    -0.496    vga/CLK_OUT1
    SLICE_X9Y98          FDRE                                         r  vga/strdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.100    -0.396 r  vga/strdata_reg[54]/Q
                         net (fo=1, routed)           0.093    -0.303    vga/U12/strdata[48]
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.028    -0.275 r  vga/U12/ascii_code[6]_i_36/O
                         net (fo=1, routed)           0.000    -0.275    vga/U12/ascii_code[6]_i_36_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.050    -0.225 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.116    -0.109    vga/U12/ascii_code0[6]
    SLICE_X9Y97          LUT6 (Prop_lut6_I4_O)        0.068    -0.041 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.170     0.129    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.028     0.157 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.157    vga/U12_n_108
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.238    -0.356    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.061    -0.295    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 vga/strdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.156ns (25.061%)  route 0.466ns (74.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.729    -0.464    vga/CLK_OUT1
    SLICE_X3Y97          FDRE                                         r  vga/strdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/strdata_reg[29]/Q
                         net (fo=1, routed)           0.131    -0.233    vga/U12/strdata[26]
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.028    -0.205 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.336     0.131    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.028     0.159 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.159    vga/U12_n_109
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.238    -0.356    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.060    -0.296    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 vga/strdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.185ns (23.869%)  route 0.590ns (76.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.729    -0.464    vga/CLK_OUT1
    SLICE_X3Y98          FDRE                                         r  vga/strdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.091    -0.373 r  vga/strdata_reg[28]/Q
                         net (fo=1, routed)           0.231    -0.141    vga/U12/strdata[25]
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.066    -0.075 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.359     0.284    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.028     0.312 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.312    vga/U12_n_110
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.238    -0.356    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.061    -0.295    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.606    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y40     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y93      vga/strdata_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y98      vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y95      vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y96      vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y95      vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y98      vga/strdata_reg[48]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X9Y100     vga/ascii_code_reg[0]_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y71      vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.377ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.673ns (12.111%)  route 4.884ns (87.889%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.052     0.434 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.463     0.897    vga/U12/R[3]_i_17_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I0_O)        0.136     1.033 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     1.466    vga/U12/p_33_in
    SLICE_X13Y103        LUT6 (Prop_lut6_I5_O)        0.043     1.509 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.232     1.741    vga/U12/R[3]_i_3_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.043     1.784 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.756     2.541    vga/U12/dout1
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.054     2.595 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.840     3.435    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.090    37.811    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.811    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 34.377    

Slack (MET) :             34.494ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.673ns (12.357%)  route 4.773ns (87.643%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.052     0.434 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.463     0.897    vga/U12/R[3]_i_17_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I0_O)        0.136     1.033 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     1.466    vga/U12/p_33_in
    SLICE_X13Y103        LUT6 (Prop_lut6_I5_O)        0.043     1.509 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.232     1.741    vga/U12/R[3]_i_3_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.043     1.784 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.756     2.541    vga/U12/dout1
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.054     2.595 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.730     3.324    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.083    37.818    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.818    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 34.494    

Slack (MET) :             34.832ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.670ns (13.107%)  route 4.442ns (86.893%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.052     0.434 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.463     0.897    vga/U12/R[3]_i_17_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I0_O)        0.136     1.033 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     1.466    vga/U12/p_33_in
    SLICE_X13Y103        LUT6 (Prop_lut6_I5_O)        0.043     1.509 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.232     1.741    vga/U12/R[3]_i_3_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.043     1.784 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.756     2.540    vga/U12/dout1
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.051     2.591 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.399     2.989    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.080    37.821    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.821    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                 34.832    

Slack (MET) :             34.833ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.662ns (12.811%)  route 4.506ns (87.189%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.052     0.434 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.463     0.897    vga/U12/R[3]_i_17_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I0_O)        0.136     1.033 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     1.466    vga/U12/p_33_in
    SLICE_X13Y103        LUT6 (Prop_lut6_I5_O)        0.043     1.509 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.232     1.741    vga/U12/R[3]_i_3_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.043     1.784 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.756     2.541    vga/U12/dout1
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.043     2.584 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.462     3.045    vga/U12/B[2]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.022    37.878    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 34.833    

Slack (MET) :             34.942ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 0.670ns (13.397%)  route 4.331ns (86.603%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.052     0.434 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.463     0.897    vga/U12/R[3]_i_17_n_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I0_O)        0.136     1.033 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.433     1.466    vga/U12/p_33_in
    SLICE_X13Y103        LUT6 (Prop_lut6_I5_O)        0.043     1.509 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.232     1.741    vga/U12/R[3]_i_3_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.043     1.784 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.756     2.540    vga/U12/dout1
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.051     2.591 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.288     2.879    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.080    37.821    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.821    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                 34.942    

Slack (MET) :             35.551ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.438ns (9.940%)  route 3.968ns (90.060%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.043     0.425 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.222     1.647    vga/U12/G[3]_i_2_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.050     1.697 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.588     2.284    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.066    37.835    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.835    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                 35.551    

Slack (MET) :             35.555ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.438ns (9.949%)  route 3.964ns (90.051%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.043     0.425 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.222     1.647    vga/U12/G[3]_i_2_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.050     1.697 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.584     2.280    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.066    37.835    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.835    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                 35.555    

Slack (MET) :             35.719ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.431ns (10.088%)  route 3.841ns (89.912%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.043     0.425 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.222     1.647    vga/U12/G[3]_i_2_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.043     1.690 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461     2.150    vga/U12/B[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.674    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.031    37.869    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.869    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 35.719    

Slack (MET) :             35.736ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.431ns (10.002%)  route 3.878ns (89.998%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.043     0.425 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.018     1.443    vga/U12/G[3]_i_2_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.043     1.486 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.701     2.187    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.021    37.922    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.922    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 35.736    

Slack (MET) :             35.739ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.431ns (10.007%)  route 3.876ns (89.993%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.998    -0.866    vga/U12/PRow[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.043    -0.823 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.446    -0.376    vga/U12/G[3]_i_8_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.043    -0.333 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.715     0.382    vga/U12/G[3]_i_6_n_0
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.043     0.425 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          1.018     1.443    vga/U12/G[3]_i_2_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.043     1.486 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.699     2.185    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.674    37.983    
                         clock uncertainty           -0.081    37.901    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.022    37.923    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.923    
                         arrival time                          -2.185    
  -------------------------------------------------------------------
                         slack                                 35.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y92          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.091    -0.375 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.093    -0.281    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.452    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.391    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.081    -0.285    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.028    -0.257 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X2Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.037    -0.455    
    SLICE_X2Y91          FDSE (Hold_fdse_C_D)         0.087    -0.368    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.697%)  route 0.092ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y92          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.091    -0.375 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.092    -0.282    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.452    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.394    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.567%)  route 0.135ns (57.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y92          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.100    -0.366 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.135    -0.231    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y92          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.452    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.350    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.691%)  route 0.105ns (51.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.312    DISPLAY/P2S_LED/buff[7]
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.897    -0.561    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.078    -0.484    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.045    -0.439    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.245%)  route 0.146ns (57.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDSE (Prop_fdse_C_Q)         0.107    -0.359 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.146    -0.212    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.452    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.110    -0.342    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  DISPLAY/P2S_LED/buff_reg[1]/Q
                         net (fo=1, routed)           0.079    -0.339    DISPLAY/P2S_LED/buff[1]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.028    -0.311 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.056    -0.507    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.060    -0.447    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.742%)  route 0.106ns (45.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X9Y105         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.106    -0.344    vga/U12/PRow[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.028    -0.316 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000    -0.316    vga/U12/rdn_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.864    -0.594    vga/U12/CLK_OUT3
    SLICE_X8Y105         FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism              0.056    -0.539    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.087    -0.452    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.857%)  route 0.124ns (49.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_SEG/buff_reg[21]/Q
                         net (fo=1, routed)           0.124    -0.242    DISPLAY/P2S_SEG/buff__0[21]
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.028    -0.214 r  DISPLAY/P2S_SEG/buff[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    DISPLAY/P2S_SEG/buff[22]_i_1_n_0
    SLICE_X2Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism              0.037    -0.455    
    SLICE_X2Y91          FDSE (Hold_fdse_C_D)         0.087    -0.368    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.370%)  route 0.103ns (44.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.103    -0.261    DISPLAY/P2S_SEG/state[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I2_O)        0.028    -0.233 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.060    -0.394    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y102     DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y102     DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y102     DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y104     DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y93      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y91      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y92      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.366ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 0.494ns (4.263%)  route 11.095ns (95.737%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.663ns = ( 50.663 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.629     4.245    core/data_ram/data_reg[78][1]_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.049     4.294 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         6.150    10.444    core/data_ram/i___38_i_1_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I4_O)        0.136    10.580 r  core/data_ram/i___139/O
                         net (fo=8, routed)           0.982    11.563    core/data_ram/i___139_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.043    11.606 r  core/data_ram/data[73][0]_i_2/O
                         net (fo=1, routed)           0.333    11.939    core/data_ram/data[73][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I4_O)        0.043    11.982 r  core/data_ram/data[73][0]_i_1/O
                         net (fo=1, routed)           0.000    11.982    core/data_ram/data[73][0]_i_1_n_0
    SLICE_X12Y57         FDRE                                         r  core/data_ram/data_reg[73][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.506    50.663    core/data_ram/debug_clk
    SLICE_X12Y57         FDRE                                         r  core/data_ram/data_reg[73][0]/C  (IS_INVERTED)
                         clock pessimism             -0.288    50.375    
                         clock uncertainty           -0.095    50.281    
    SLICE_X12Y57         FDRE (Setup_fdre_C_D)        0.068    50.349    core/data_ram/data_reg[73][0]
  -------------------------------------------------------------------
                         required time                         50.349    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 38.366    

Slack (MET) :             38.372ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.551ns  (logic 0.451ns (3.904%)  route 11.100ns (96.096%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 50.653 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.629     4.245    core/data_ram/data_reg[78][1]_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.049     4.294 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         6.150    10.444    core/data_ram/i___38_i_1_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I4_O)        0.136    10.580 r  core/data_ram/i___139/O
                         net (fo=8, routed)           1.321    11.901    core/data_ram/i___139_n_0
    SLICE_X16Y70         LUT5 (Prop_lut5_I3_O)        0.043    11.944 r  core/data_ram/data[73][7]_i_1/O
                         net (fo=1, routed)           0.000    11.944    core/data_ram/data[73][7]_i_1_n_0
    SLICE_X16Y70         FDRE                                         r  core/data_ram/data_reg[73][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.496    50.653    core/data_ram/debug_clk
    SLICE_X16Y70         FDRE                                         r  core/data_ram/data_reg[73][7]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.343    
                         clock uncertainty           -0.095    50.249    
    SLICE_X16Y70         FDRE (Setup_fdre_C_D)        0.068    50.317    core/data_ram/data_reg[73][7]
  -------------------------------------------------------------------
                         required time                         50.317    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                 38.372    

Slack (MET) :             38.833ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[23][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 0.496ns (4.489%)  route 10.553ns (95.511%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns = ( 50.642 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.587     4.203    core/data_ram/data_reg[78][1]_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I0_O)        0.051     4.254 r  core/data_ram/i___21_i_3/O
                         net (fo=111, routed)         5.847    10.101    core/data_ram/i___21_i_3_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I1_O)        0.136    10.237 r  core/data_ram/data[23][4]_i_3/O
                         net (fo=1, routed)           0.164    10.401    core/data_ram/data[23][4]_i_3_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.043    10.444 r  core/data_ram/data[23][4]_i_2/O
                         net (fo=1, routed)           0.955    11.399    core/data_ram/data[23][4]_i_2_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.043    11.442 r  core/data_ram/data[23][4]_i_1/O
                         net (fo=1, routed)           0.000    11.442    core/data_ram/data[23][4]_i_1_n_0
    SLICE_X35Y73         FDRE                                         r  core/data_ram/data_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.485    50.642    core/data_ram/debug_clk
    SLICE_X35Y73         FDRE                                         r  core/data_ram/data_reg[23][4]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.332    
                         clock uncertainty           -0.095    50.238    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.037    50.275    core/data_ram/data_reg[23][4]
  -------------------------------------------------------------------
                         required time                         50.275    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                 38.833    

Slack (MET) :             38.906ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 0.451ns (4.105%)  route 10.537ns (95.895%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.654ns = ( 50.654 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.629     4.245    core/data_ram/data_reg[78][1]_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.049     4.294 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         6.150    10.444    core/data_ram/i___38_i_1_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I4_O)        0.136    10.580 r  core/data_ram/i___139/O
                         net (fo=8, routed)           0.758    11.338    core/data_ram/i___139_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I3_O)        0.043    11.381 r  core/data_ram/data[73][1]_i_1/O
                         net (fo=1, routed)           0.000    11.381    core/data_ram/data[73][1]_i_1_n_0
    SLICE_X33Y58         FDRE                                         r  core/data_ram/data_reg[73][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.497    50.654    core/data_ram/debug_clk
    SLICE_X33Y58         FDRE                                         r  core/data_ram/data_reg[73][1]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.344    
                         clock uncertainty           -0.095    50.250    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.037    50.287    core/data_ram/data_reg[73][1]
  -------------------------------------------------------------------
                         required time                         50.287    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 38.906    

Slack (MET) :             38.928ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[69][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.969ns  (logic 0.451ns (4.112%)  route 10.517ns (95.888%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 50.657 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.629     4.245    core/data_ram/data_reg[78][1]_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.049     4.294 r  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         6.251    10.545    core/data_ram/i___38_i_1_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I4_O)        0.136    10.681 f  core/data_ram/data[69][2]_i_3/O
                         net (fo=1, routed)           0.638    11.319    core/data_ram/data[69][2]_i_3_n_0
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.043    11.362 r  core/data_ram/data[69][2]_i_1/O
                         net (fo=1, routed)           0.000    11.362    core/data_ram/data[69][2]_i_1_n_0
    SLICE_X26Y56         FDRE                                         r  core/data_ram/data_reg[69][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.500    50.657    core/data_ram/debug_clk
    SLICE_X26Y56         FDRE                                         r  core/data_ram/data_reg[69][2]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.347    
                         clock uncertainty           -0.095    50.253    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)        0.037    50.290    core/data_ram/data_reg[69][2]
  -------------------------------------------------------------------
                         required time                         50.290    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                 38.928    

Slack (MET) :             39.101ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 0.451ns (4.177%)  route 10.347ns (95.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.629     4.245    core/data_ram/data_reg[78][1]_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.049     4.294 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         6.150    10.444    core/data_ram/i___38_i_1_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I4_O)        0.136    10.580 r  core/data_ram/i___139/O
                         net (fo=8, routed)           0.567    11.148    core/data_ram/i___139_n_0
    SLICE_X25Y53         LUT5 (Prop_lut5_I3_O)        0.043    11.191 r  core/data_ram/data[73][3]_i_1/O
                         net (fo=1, routed)           0.000    11.191    core/data_ram/data[73][3]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  core/data_ram/data_reg[73][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/data_ram/debug_clk
    SLICE_X25Y53         FDRE                                         r  core/data_ram/data_reg[73][3]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.348    
                         clock uncertainty           -0.095    50.254    
    SLICE_X25Y53         FDRE (Setup_fdre_C_D)        0.038    50.292    core/data_ram/data_reg[73][3]
  -------------------------------------------------------------------
                         required time                         50.292    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                 39.101    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[43][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 0.483ns (4.518%)  route 10.208ns (95.482%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 50.648 - 50.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.638     0.395    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.259     0.654 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.523     7.177    core/data_ram/Q[4]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.047     7.224 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          3.330    10.554    core/data_ram/i___64_i_1_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.134    10.688 f  core/data_ram/data[43][4]_i_2/O
                         net (fo=1, routed)           0.355    11.043    core/data_ram/data[43][4]_i_2_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.043    11.086 r  core/data_ram/data[43][4]_i_1/O
                         net (fo=1, routed)           0.000    11.086    core/data_ram/data[43][4]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  core/data_ram/data_reg[43][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.491    50.648    core/data_ram/debug_clk
    SLICE_X29Y68         FDRE                                         r  core/data_ram/data_reg[43][4]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.338    
                         clock uncertainty           -0.095    50.244    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.037    50.281    core/data_ram/data_reg[43][4]
  -------------------------------------------------------------------
                         required time                         50.281    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.207ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[79][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.738ns  (logic 0.352ns (3.278%)  route 10.386ns (96.722%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.651ns = ( 50.651 - 50.000 ) 
    Source Clock Delay      (SCD):    0.370ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.613     0.370    core/reg_EXE_MEM/debug_clk
    SLICE_X37Y74         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.223     0.593 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=183, routed)         2.629     3.222    core/data_ram/Q[2]_repN_alias
    SLICE_X41Y60         LUT3 (Prop_lut3_I2_O)        0.043     3.265 r  core/data_ram/i___186/O
                         net (fo=181, routed)         5.880     9.145    core/data_ram/i___186_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.043     9.188 r  core/data_ram/i___141/O
                         net (fo=8, routed)           1.877    11.065    core/data_ram/i___141_n_0
    SLICE_X16Y71         LUT6 (Prop_lut6_I4_O)        0.043    11.108 r  core/data_ram/data[79][7]_i_1/O
                         net (fo=1, routed)           0.000    11.108    core/data_ram/data[79][7]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  core/data_ram/data_reg[79][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.494    50.651    core/data_ram/debug_clk
    SLICE_X16Y71         FDRE                                         r  core/data_ram/data_reg[79][7]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.341    
                         clock uncertainty           -0.095    50.247    
    SLICE_X16Y71         FDRE (Setup_fdre_C_D)        0.069    50.316    core/data_ram/data_reg[79][7]
  -------------------------------------------------------------------
                         required time                         50.316    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                 39.207    

Slack (MET) :             39.218ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 0.451ns (4.225%)  route 10.223ns (95.775%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.652ns = ( 50.652 - 50.000 ) 
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.636     0.393    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y65         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.223     0.616 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=128, routed)         3.629     4.245    core/data_ram/data_reg[78][1]_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.049     4.294 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         6.150    10.444    core/data_ram/i___38_i_1_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I4_O)        0.136    10.580 r  core/data_ram/i___139/O
                         net (fo=8, routed)           0.444    11.025    core/data_ram/i___139_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I3_O)        0.043    11.068 r  core/data_ram/data[73][4]_i_1/O
                         net (fo=1, routed)           0.000    11.068    core/data_ram/data[73][4]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  core/data_ram/data_reg[73][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.495    50.652    core/data_ram/debug_clk
    SLICE_X33Y61         FDRE                                         r  core/data_ram/data_reg[73][4]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.342    
                         clock uncertainty           -0.095    50.248    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.038    50.286    core/data_ram/data_reg[73][4]
  -------------------------------------------------------------------
                         required time                         50.286    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                 39.218    

Slack (MET) :             39.250ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[36][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 0.388ns (3.640%)  route 10.272ns (96.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.640ns = ( 50.640 - 50.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.638     0.395    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.259     0.654 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.523     7.177    core/data_ram/Q[4]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.043     7.220 r  core/data_ram/data[35][2]_i_3/O
                         net (fo=55, routed)          3.288    10.509    core/data_ram/data[35][2]_i_3_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I4_O)        0.043    10.552 f  core/data_ram/data[36][4]_i_2/O
                         net (fo=1, routed)           0.460    11.012    core/data_ram/data[36][4]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.043    11.055 r  core/data_ram/data[36][4]_i_1/O
                         net (fo=1, routed)           0.000    11.055    core/data_ram/data[36][4]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  core/data_ram/data_reg[36][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.483    50.640    core/data_ram/debug_clk
    SLICE_X42Y69         FDRE                                         r  core/data_ram/data_reg[36][4]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.330    
                         clock uncertainty           -0.095    50.236    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.069    50.305    core/data_ram/data_reg[36][4]
  -------------------------------------------------------------------
                         required time                         50.305    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                 39.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.728     0.612    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y50          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.100     0.712 r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/Q
                         net (fo=2, routed)           0.066     0.777    core/reg_MEM_WB/PC_MEM[3]
    SLICE_X4Y50          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.968     0.887    core/reg_MEM_WB/debug_clk
    SLICE_X4Y50          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism             -0.275     0.612    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.044     0.656    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.719     0.603    core/reg_ID_EX/debug_clk
    SLICE_X2Y79          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.118     0.721 r  core/reg_ID_EX/IR_EX_reg[25]/Q
                         net (fo=2, routed)           0.064     0.785    core/reg_EXE_MEM/inst_EXE[19]
    SLICE_X2Y79          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.957     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y79          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.045     0.648    core/reg_EXE_MEM/IR_MEM_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.696     0.580    core/reg_ID_EX/debug_clk
    SLICE_X9Y56          FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.100     0.680 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=1, routed)           0.095     0.775    core/reg_EXE_MEM/DatatoReg_EXE
    SLICE_X9Y55          FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.936     0.855    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y55          FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.261     0.594    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.040     0.634    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.719     0.603    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y79          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.100     0.703 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.102     0.805    core/reg_MEM_WB/PC_MEM[19]
    SLICE_X1Y78          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.956     0.875    core/reg_MEM_WB/debug_clk
    SLICE_X1Y78          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/C
                         clock pessimism             -0.261     0.614    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.043     0.657    core/reg_MEM_WB/PCurrent_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.966%)  route 0.104ns (51.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.715     0.599    core/REG_PC/debug_clk
    SLICE_X0Y74          FDCE                                         r  core/REG_PC/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.100     0.699 r  core/REG_PC/Q_reg[9]/Q
                         net (fo=4, routed)           0.104     0.803    core/reg_IF_ID/PCurrent_ID_reg[31]_2[9]
    SLICE_X2Y73          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.953     0.872    core/reg_IF_ID/debug_clk
    SLICE_X2Y73          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
                         clock pessimism             -0.261     0.611    
    SLICE_X2Y73          FDCE (Hold_fdce_C_D)         0.040     0.651    core/reg_IF_ID/PCurrent_ID_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.099%)  route 0.117ns (53.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.717     0.601    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y78          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.100     0.701 r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/Q
                         net (fo=2, routed)           0.117     0.818    core/reg_MEM_WB/PC_MEM[12]
    SLICE_X0Y78          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.956     0.875    core/reg_MEM_WB/debug_clk
    SLICE_X0Y78          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/C
                         clock pessimism             -0.243     0.632    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.033     0.665    core/reg_MEM_WB/PCurrent_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.603%)  route 0.111ns (48.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.694     0.578    core/reg_ID_EX/debug_clk
    SLICE_X10Y61         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.118     0.696 r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/Q
                         net (fo=1, routed)           0.111     0.806    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[0]
    SLICE_X12Y61         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.934     0.853    core/reg_EXE_MEM/debug_clk
    SLICE_X12Y61         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                         clock pessimism             -0.243     0.610    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.040     0.650    core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.683     0.567    core/reg_ID_EX/debug_clk
    SLICE_X11Y74         FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.100     0.667 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.107     0.774    core/reg_EXE_MEM/mem_w_EXE
    SLICE_X10Y74         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.920     0.839    core/reg_EXE_MEM/debug_clk
    SLICE_X10Y74         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.261     0.578    
    SLICE_X10Y74         FDCE (Hold_fdce_C_D)         0.037     0.615    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.718%)  route 0.105ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y46          FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  rst_count_reg[10]/Q
                         net (fo=2, routed)           0.105    -0.207    rst_count[10]
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.040    -0.418    clk_cpu
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[11]/C
                         clock pessimism              0.020    -0.399    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.032    -0.367    rst_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.148ns (59.797%)  route 0.100ns (40.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.689     0.573    core/reg_ID_EX/debug_clk
    SLICE_X8Y68          FDRE                                         r  core/reg_ID_EX/B_EX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.118     0.691 r  core/reg_ID_EX/B_EX_reg[21]/Q
                         net (fo=5, routed)           0.100     0.790    core/mux_forward_EXE/B_EX[20]
    SLICE_X9Y68          LUT3 (Prop_lut3_I1_O)        0.030     0.820 r  core/mux_forward_EXE/Datao_MEM[21]_i_1/O
                         net (fo=1, routed)           0.000     0.820    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[21]
    SLICE_X9Y68          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.927     0.846    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y68          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[21]/C
                         clock pessimism             -0.262     0.584    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.075     0.659    core/reg_EXE_MEM/Datao_MEM_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X1Y45      rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X0Y45      rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X0Y45      rst_count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X4Y79      core/REG_PC/Q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X4Y79      core/REG_PC/Q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X1Y72      core/REG_PC/Q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X24Y74     core/data_ram/data_reg[18][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X1Y45      rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X1Y45      rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X0Y45      rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X0Y45      rst_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X0Y45      rst_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X0Y45      rst_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X4Y79      core/REG_PC/Q_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X4Y79      core/REG_PC/Q_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X4Y79      core/REG_PC/Q_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X4Y79      core/REG_PC/Q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y45      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y45      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y45      rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y45      rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y46      rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y46      rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X0Y45      rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X0Y45      rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X0Y45      rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X0Y45      rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 1.930ns (20.155%)  route 7.646ns (79.845%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.132     6.053 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.467     6.519    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.142     6.661 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.328     6.990    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.134     7.124 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.287     7.411    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.043     7.454 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     7.454    vga/U12_n_112
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.065     7.462    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 1.835ns (19.334%)  route 7.656ns (80.666%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.132     6.053 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.467     6.519    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT4 (Prop_lut4_I3_O)        0.138     6.657 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.199     6.856    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.043     6.899 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.426     7.326    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.043     7.369 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     7.369    vga/U12_n_113
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.034     7.431    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 1.888ns (20.179%)  route 7.468ns (79.821%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.132     6.053 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.468     6.520    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.145     6.665 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.437     7.102    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.132     7.234 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     7.234    vga/U12_n_109
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.033     7.430    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 1.792ns (19.504%)  route 7.396ns (80.496%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.132     6.053 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.468     6.520    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.138     6.658 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.364     7.023    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.043     7.066 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     7.066    vga/U12_n_110
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.034     7.431    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 1.835ns (19.986%)  route 7.347ns (80.014%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.132     6.053 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.182     6.234    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.138     6.372 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.249     6.621    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.043     6.664 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.352     7.016    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.043     7.059 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     7.059    vga/U12_n_111
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X8Y100         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.064     7.461    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 1.792ns (19.916%)  route 7.206ns (80.084%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.132     6.053 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=7, routed)           0.233     6.285    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.138     6.423 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.409     6.832    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I0_O)        0.043     6.875 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.875    vga/U12_n_114
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.034     7.431    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 1.689ns (18.890%)  route 7.252ns (81.110%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.534     4.151    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X2Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.194 r  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.550     4.744    vga/U12/number0[9]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.043     4.787 r  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     4.787    vga/U12/ascii_code[6]_i_51_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.108     4.895 r  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           1.025     5.921    vga/U12/number__0[1]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     6.045 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=3, routed)           0.351     6.395    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.043     6.438 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.337     6.776    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.043     6.819 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.819    vga/U12_n_108
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.336     8.430    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.599    
                         clock uncertainty           -0.201     7.397    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)        0.034     7.431    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.519ns (21.434%)  route 5.568ns (78.566%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.362     2.574    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.210     3.827    vga/U12_n_5
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.054     3.881 r  vga/strdata[8]_i_3/O
                         net (fo=1, routed)           0.413     4.294    vga/U12/strdata_reg[8]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.137     4.431 r  vga/U12/strdata[8]_i_2/O
                         net (fo=1, routed)           0.490     4.922    vga/U12/strdata[8]_i_2_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.043     4.965 r  vga/U12/strdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.965    vga/U12_n_91
    SLICE_X7Y94          FDRE                                         r  vga/strdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y94          FDRE                                         r  vga/strdata_reg[8]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.034     7.656    vga/strdata_reg[8]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 1.606ns (22.936%)  route 5.396ns (77.064%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.349     2.561    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.604 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.266     3.871    vga/number[1]
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.052     3.923 r  vga/strdata[9]_i_4/O
                         net (fo=1, routed)           0.257     4.179    vga/U12/strdata_reg[9]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.137     4.316 r  vga/U12/strdata[9]_i_2/O
                         net (fo=1, routed)           0.432     4.748    vga/U12/strdata[9]_i_2_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.132     4.880 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.880    vga/U12_n_101
    SLICE_X4Y94          FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X4Y94          FDRE                                         r  vga/strdata_reg[9]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.034     7.656    vga/strdata_reg[9]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 1.478ns (21.640%)  route 5.352ns (78.360%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.885    -0.979    vga/U12/h_count_reg_n_0_[1]
    SLICE_X17Y102        LUT4 (Prop_lut4_I1_O)        0.051    -0.928 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.491    -0.437    vga/U12/h_count[8]_i_2_n_0
    SLICE_X17Y102        LUT5 (Prop_lut5_I2_O)        0.147    -0.290 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.483     0.193    vga/U12/col_addr__0[7]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.139     0.332 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=2, routed)           0.372     0.704    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I1_O)        0.132     0.836 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=8, routed)           0.289     1.125    vga/U12/ascii_code[5]_i_32_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.043     1.168 r  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=1, routed)           0.000     1.168    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.476 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[3]
                         net (fo=4, routed)           0.392     1.868    vga/U12/data_buf_reg_0_3_0_5_i_33_n_4
    SLICE_X13Y102        LUT6 (Prop_lut6_I4_O)        0.120     1.988 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                         net (fo=1, routed)           0.181     2.169    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.043     2.212 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.349     2.561    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.043     2.604 f  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.107     3.712    vga/U12/number[0]
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.049     3.761 r  vga/U12/strdata[5]_i_2/O
                         net (fo=2, routed)           0.441     4.202    vga/U12/strdata[5]_i_2_n_0
    SLICE_X3Y97          LUT3 (Prop_lut3_I0_O)        0.144     4.346 r  vga/U12/strdata[5]_i_1/O
                         net (fo=1, routed)           0.362     4.708    vga/U12_n_77
    SLICE_X4Y97          FDRE                                         r  vga/strdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X4Y97          FDRE                                         r  vga/strdata_reg[5]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)       -0.115     7.507    vga/strdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  2.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.156ns (17.707%)  route 0.725ns (82.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.162    -0.288    vga/U12/PRow[4]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.028    -0.260 r  vga/U12/strdata[41]_i_3/O
                         net (fo=304, routed)         0.563     0.303    vga/U12/v_count_reg[3]_1
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.028     0.331 r  vga/U12/strdata[44]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga/U12_n_8
    SLICE_X2Y95          FDRE                                         r  vga/strdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.968    -0.490    vga/CLK_OUT1
    SLICE_X2Y95          FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.087     0.137    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.146ns (19.111%)  route 0.618ns (80.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.363    -0.069    vga/U12/h_count_reg_n_0_[1]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.028    -0.041 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.255     0.214    vga/ascii_code
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.339    -0.255    
                         clock uncertainty            0.201    -0.053    
    SLICE_X9Y101         FDRE (Hold_fdre_C_CE)        0.010    -0.043    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.146ns (19.111%)  route 0.618ns (80.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.363    -0.069    vga/U12/h_count_reg_n_0_[1]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.028    -0.041 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.255     0.214    vga/ascii_code
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y101         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.255    
                         clock uncertainty            0.201    -0.053    
    SLICE_X9Y101         FDRE (Hold_fdre_C_CE)        0.010    -0.043    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.156ns (16.792%)  route 0.773ns (83.208%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.162    -0.288    vga/U12/PRow[4]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.028    -0.260 r  vga/U12/strdata[41]_i_3/O
                         net (fo=304, routed)         0.611     0.351    vga/U12/v_count_reg[3]_1
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.028     0.379 r  vga/U12/strdata[41]_i_1/O
                         net (fo=1, routed)           0.000     0.379    vga/U12_n_93
    SLICE_X3Y95          FDRE                                         r  vga/strdata_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.968    -0.490    vga/CLK_OUT1
    SLICE_X3Y95          FDRE                                         r  vga/strdata_reg[41]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.060     0.110    vga/strdata_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.184ns (18.973%)  route 0.786ns (81.027%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.162    -0.288    vga/U12/PRow[4]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.028    -0.260 r  vga/U12/strdata[41]_i_3/O
                         net (fo=304, routed)         0.385     0.125    vga/U12/v_count_reg[3]_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.028     0.153 r  vga/U12/strdata[24]_i_2/O
                         net (fo=1, routed)           0.239     0.392    vga/U12/strdata[24]_i_2_n_0
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.028     0.420 r  vga/U12/strdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.420    vga/U12_n_104
    SLICE_X6Y96          FDRE                                         r  vga/strdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/strdata_reg[24]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.087     0.136    vga/strdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.184ns (20.117%)  route 0.731ns (79.883%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X9Y105         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.257    -0.193    vga/U12/PRow[5]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.028    -0.165 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.232     0.067    vga/U12/G[3]_i_4_n_0
    SLICE_X11Y104        LUT4 (Prop_lut4_I0_O)        0.028     0.095 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          0.242     0.337    vga/U12/G[3]_i_2_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.028     0.365 r  vga/U12/strdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vga/U12_n_21
    SLICE_X9Y99          FDRE                                         r  vga/strdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.937    -0.521    vga/CLK_OUT1
    SLICE_X9Y99          FDRE                                         r  vga/strdata_reg[14]/C
                         clock pessimism              0.339    -0.183    
                         clock uncertainty            0.201     0.019    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.060     0.079    vga/strdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.146ns (18.249%)  route 0.654ns (81.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.363    -0.069    vga/U12/h_count_reg_n_0_[1]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.028    -0.041 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.291     0.250    vga/ascii_code
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.255    
                         clock uncertainty            0.201    -0.053    
    SLICE_X9Y100         FDRE (Hold_fdre_C_CE)        0.010    -0.043    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.146ns (18.249%)  route 0.654ns (81.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.363    -0.069    vga/U12/h_count_reg_n_0_[1]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.028    -0.041 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.291     0.250    vga/ascii_code
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.255    
                         clock uncertainty            0.201    -0.053    
    SLICE_X9Y100         FDRE (Hold_fdre_C_CE)        0.010    -0.043    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.146ns (18.249%)  route 0.654ns (81.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X10Y103        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/U12/h_count_reg[1]/Q
                         net (fo=30, routed)          0.363    -0.069    vga/U12/h_count_reg_n_0_[1]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.028    -0.041 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.291     0.250    vga/ascii_code
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X9Y100         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.255    
                         clock uncertainty            0.201    -0.053    
    SLICE_X9Y100         FDRE (Hold_fdre_C_CE)        0.010    -0.043    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.100ns (9.954%)  route 0.905ns (90.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X15Y103        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.905     0.455    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.226    
                         clock uncertainty            0.201    -0.025    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.158    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           34  Failing Endpoints,  Worst Slack       -0.512ns,  Total Violation      -10.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 1.124ns (14.976%)  route 6.381ns (85.024%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.514     7.025    core/U1_3/Branch_ctrl
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.043     7.068 r  core/U1_3/data_buf_reg_0_3_30_31_i_12/O
                         net (fo=1, routed)           0.191     7.258    core/U1_3/data_buf_reg_0_3_30_31_i_12_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.043     7.301 r  core/U1_3/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.258     7.560    vga/U12/data_buf_reg_0_3_30_31
    SLICE_X6Y80          LUT6 (Prop_lut6_I3_O)        0.043     7.603 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.359     7.961    vga/data_buf_reg_0_3_30_31/D
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.548     8.642    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X6Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.449    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 1.124ns (14.941%)  route 6.399ns (85.059%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.514     7.025    core/U1_3/Branch_ctrl
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.043     7.068 r  core/U1_3/data_buf_reg_0_3_30_31_i_12/O
                         net (fo=1, routed)           0.191     7.258    core/U1_3/data_buf_reg_0_3_30_31_i_12_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.043     7.301 r  core/U1_3/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.258     7.560    vga/U12/data_buf_reg_0_3_30_31
    SLICE_X6Y80          LUT6 (Prop_lut6_I3_O)        0.043     7.603 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.376     7.979    vga/data_buf_reg_0_3_30_31/D
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.548     8.642    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X6Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.117     7.479    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.124ns (14.968%)  route 6.385ns (85.032%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.410     6.921    core/U1_3/Branch_ctrl
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.043     6.964 r  core/U1_3/data_buf_reg_0_3_12_17_i_62/O
                         net (fo=1, routed)           0.285     7.249    core/U1_3/data_buf_reg_0_3_12_17_i_62_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.043     7.292 r  core/U1_3/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.196     7.488    vga/U12/data_buf_reg_0_3_12_17_3
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.043     7.531 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.434     7.965    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X6Y75          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.546     8.640    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y75          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.809    
                         clock uncertainty           -0.215     7.594    
    SLICE_X6Y75          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.483    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.124ns (15.031%)  route 6.354ns (84.969%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.379     6.890    core/U1_3/Branch_ctrl
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.043     6.933 r  core/U1_3/data_buf_reg_0_3_6_11_i_32/O
                         net (fo=1, routed)           0.279     7.212    core/U1_3/data_buf_reg_0_3_6_11_i_32_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.043     7.255 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.277     7.532    vga/U12/data_buf_reg_0_3_6_11_1
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.043     7.575 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.359     7.934    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.550     8.644    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.832     7.813    
                         clock uncertainty           -0.215     7.598    
    SLICE_X2Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.458    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 1.124ns (15.078%)  route 6.331ns (84.922%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.544     7.055    core/U1_3/Branch_ctrl
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.043     7.098 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_12/O
                         net (fo=1, routed)           0.189     7.287    core/U1_3/data_buf_reg_0_3_30_31__0_i_12_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.043     7.330 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_3/O
                         net (fo=1, routed)           0.336     7.666    vga/U12/data_buf_reg_0_3_30_31__0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.043     7.709 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.202     7.911    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.548     8.642    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X6Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.153     7.443    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 1.266ns (16.725%)  route 6.304ns (83.275%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    0.380ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.623     0.380    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y66         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.223     0.603 f  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__10/Q
                         net (fo=120, routed)         1.226     1.829    core/data_ram/i___147_i_41_0
    SLICE_X19Y62         LUT4 (Prop_lut4_I3_O)        0.043     1.872 f  core/data_ram/MDR_WB[14]_i_64/O
                         net (fo=2, routed)           0.534     2.406    core/data_ram/MDR_WB[14]_i_64_n_0
    SLICE_X19Y59         LUT6 (Prop_lut6_I0_O)        0.043     2.449 r  core/data_ram/MDR_WB[14]_i_37/O
                         net (fo=1, routed)           0.342     2.791    core/data_ram/MDR_WB[14]_i_37_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I2_O)        0.043     2.834 f  core/data_ram/MDR_WB[14]_i_11/O
                         net (fo=1, routed)           0.360     3.194    core/data_ram/MDR_WB[14]_i_11_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.237 r  core/data_ram/MDR_WB[14]_i_3/O
                         net (fo=1, routed)           0.456     3.693    core/data_ram/MDR_WB[14]_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I3_O)        0.043     3.736 r  core/data_ram/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           0.358     4.094    core/hazard_unit/B_EX_reg[31]_0[13]
    SLICE_X11Y62         LUT4 (Prop_lut4_I2_O)        0.043     4.137 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.356     4.493    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I0_O)        0.043     4.536 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           0.663     5.198    core/hazard_unit/rs2_data_ID[14]
    SLICE_X6Y68          LUT6 (Prop_lut6_I2_O)        0.043     5.241 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000     5.241    core/cmp_ID/Q_reg[31]_i_20_0[0]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.487 r  core/cmp_ID/Q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.487    core/cmp_ID/Q_reg[31]_i_31_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.597 f  core/cmp_ID/Q_reg[31]_i_20/CO[2]
                         net (fo=2, routed)           0.248     5.846    core/reg_IF_ID/CO[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.128     5.974 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=2, routed)           0.377     6.351    core/reg_IF_ID/IR_ID_reg[14]_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.043     6.394 r  core/reg_IF_ID/Q[31]_i_5/O
                         net (fo=31, routed)          0.344     6.738    core/mux_IF/Q_reg[0]_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.781 r  core/mux_IF/Q[18]_i_1/O
                         net (fo=2, routed)           0.333     7.115    core/U1_3/D[4]
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.043     7.158 r  core/U1_3/data_buf_reg_0_3_18_23_i_42/O
                         net (fo=1, routed)           0.188     7.345    core/U1_3/data_buf_reg_0_3_18_23_i_42_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.043     7.388 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.098     7.486    vga/U12/data_buf_reg_0_3_18_23
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.043     7.529 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.421     7.950    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.548     8.642    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.832     7.811    
                         clock uncertainty           -0.215     7.596    
    SLICE_X2Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.500    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 1.124ns (15.050%)  route 6.345ns (84.950%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.571     7.083    core/U1_3/Branch_ctrl
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.043     7.126 r  core/U1_3/data_buf_reg_0_3_24_29_i_62/O
                         net (fo=1, routed)           0.103     7.229    core/U1_3/data_buf_reg_0_3_24_29_i_62_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.043     7.272 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.187     7.458    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.043     7.501 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.424     7.925    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X2Y74          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.547     8.641    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X2Y74          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.810    
                         clock uncertainty           -0.215     7.595    
    SLICE_X2Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.484    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 1.124ns (15.084%)  route 6.328ns (84.916%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.291     6.802    core/U1_3/Branch_ctrl
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.043     6.845 r  core/U1_3/data_buf_reg_0_3_12_17_i_42/O
                         net (fo=1, routed)           0.101     6.946    core/U1_3/data_buf_reg_0_3_12_17_i_42_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.043     6.989 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.434     7.423    vga/U12/data_buf_reg_0_3_12_17
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.043     7.466 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.442     7.908    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X6Y75          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.546     8.640    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y75          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.809    
                         clock uncertainty           -0.215     7.594    
    SLICE_X6Y75          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.498    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 1.124ns (15.142%)  route 6.299ns (84.858%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.426     6.938    core/U1_3/Branch_ctrl
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.043     6.981 r  core/U1_3/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.325     7.306    core/U1_3/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.043     7.349 r  core/U1_3/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.161     7.510    vga/U12/data_buf_reg_0_3_0_5_3
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.043     7.553 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.326     7.879    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.549     8.643    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.832     7.812    
                         clock uncertainty           -0.215     7.597    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.486    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.486    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.309ns (17.663%)  route 6.102ns (82.337%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.643 - 10.000 ) 
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.699     0.456    core/reg_ID_EX/debug_clk
    SLICE_X4Y54          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.223     0.679 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.536     1.215    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.043     1.258 f  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.809     2.067    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.110 r  core/reg_ID_EX/ALUO_MEM[15]_i_30/O
                         net (fo=1, routed)           0.349     2.459    core/reg_ID_EX/ALUO_MEM[15]_i_30_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.043     2.502 r  core/reg_ID_EX/ALUO_MEM[15]_i_27/O
                         net (fo=2, routed)           0.351     2.853    core/reg_ID_EX/ALUO_MEM[15]_i_27_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.043     2.896 r  core/reg_ID_EX/ALUO_MEM[15]_i_20/O
                         net (fo=2, routed)           0.607     3.504    core/reg_ID_EX/ALUO_MEM[15]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.043     3.547 r  core/reg_ID_EX/ALUO_MEM[15]_i_16/O
                         net (fo=1, routed)           0.345     3.891    core/reg_ID_EX/alu/res6[15]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  core/reg_ID_EX/ALUO_MEM[15]_i_5/O
                         net (fo=1, routed)           0.369     4.303    core/reg_ID_EX/ALUO_MEM[15]_i_5_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.043     4.346 r  core/reg_ID_EX/ALUO_MEM[15]_i_1/O
                         net (fo=3, routed)           0.258     4.604    core/hazard_unit/D[15]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.043     4.647 r  core/hazard_unit/A_EX[15]_i_1/O
                         net (fo=6, routed)           0.453     5.100    core/hazard_unit/rs1_data_ID[15]
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.043     5.143 r  core/hazard_unit/Q[31]_i_55/O
                         net (fo=1, routed)           0.000     5.143    core/cmp_ID/Q_reg[31]_i_22_1[3]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.336 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.336    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.389 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.389    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.442 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.533     5.974    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.043     6.017 r  core/hazard_unit/IR_ID[31]_i_11/O
                         net (fo=1, routed)           0.451     6.468    core/ctrl/res_LT
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.043     6.511 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.522     7.034    core/U1_3/Branch_ctrl
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.043     7.077 r  core/U1_3/data_buf_reg_0_3_0_5_i_138/O
                         net (fo=1, routed)           0.000     7.077    core/U1_3/data_buf_reg_0_3_0_5_i_138_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I1_O)      0.103     7.180 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     7.180    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X8Y71          MUXF8 (Prop_muxf8_I1_O)      0.043     7.223 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.330     7.553    vga/U12/data_buf_reg_0_3_0_5_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.125     7.678 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.190     7.867    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.549     8.643    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.812    
                         clock uncertainty           -0.215     7.597    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.501    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 -0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.239ns (40.523%)  route 0.351ns (59.477%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.715     0.599    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y75          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.100     0.699 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.136     0.835    core/U1_3/PC_MEM[14]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.028     0.863 r  core/U1_3/data_buf_reg_0_3_18_23_i_66/O
                         net (fo=1, routed)           0.000     0.863    core/U1_3/data_buf_reg_0_3_18_23_i_66_n_0
    SLICE_X2Y75          MUXF7 (Prop_muxf7_I1_O)      0.043     0.906 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.121     1.027    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.068     1.095 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.094     1.189    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.953    -0.505    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.180    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.184ns (29.842%)  route 0.433ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.716     0.600    core/reg_IF_ID/debug_clk
    SLICE_X1Y73          FDCE                                         r  core/reg_IF_ID/IR_ID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.100     0.700 r  core/reg_IF_ID/IR_ID_reg[8]/Q
                         net (fo=3, routed)           0.091     0.791    core/reg_IF_ID/inst_ID[8]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.028     0.819 r  core/reg_IF_ID/data_buf_reg_0_3_6_11_i_65/O
                         net (fo=1, routed)           0.086     0.905    core/U1_3/data_buf_reg_0_3_6_11_i_4_1
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.028     0.933 r  core/U1_3/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.157     1.089    vga/U12/data_buf_reg_0_3_6_11_4
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.028     1.117 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.099     1.216    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.956    -0.502    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.183    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.246ns (38.128%)  route 0.399ns (61.872%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.716     0.600    core/reg_IF_ID/debug_clk
    SLICE_X5Y77          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     0.700 r  core/reg_IF_ID/PCurrent_ID_reg[21]/Q
                         net (fo=3, routed)           0.178     0.878    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_1[17]
    SLICE_X3Y76          LUT6 (Prop_lut6_I0_O)        0.028     0.906 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=1, routed)           0.000     0.906    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_0
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.050     0.956 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.116     1.072    vga/U12/data_buf_reg_0_3_18_23_6
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.068     1.140 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.106     1.245    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.953    -0.505    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.163    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.246ns (38.475%)  route 0.393ns (61.525%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.718     0.602    core/reg_IF_ID/debug_clk
    SLICE_X7Y79          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.100     0.702 r  core/reg_IF_ID/PCurrent_ID_reg[30]/Q
                         net (fo=3, routed)           0.102     0.804    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_1[26]
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.028     0.832 r  core/U1_3/data_buf_reg_0_3_30_31_i_13/O
                         net (fo=1, routed)           0.000     0.832    core/U1_3/data_buf_reg_0_3_30_31_i_13_n_0
    SLICE_X7Y80          MUXF7 (Prop_muxf7_I0_O)      0.050     0.882 r  core/U1_3/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.106     0.988    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.068     1.056 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.185     1.241    vga/data_buf_reg_0_3_30_31/D
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.954    -0.504    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X6Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.110     0.159    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.246ns (38.631%)  route 0.391ns (61.369%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.718     0.602    core/reg_IF_ID/debug_clk
    SLICE_X7Y79          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.100     0.702 r  core/reg_IF_ID/PCurrent_ID_reg[30]/Q
                         net (fo=3, routed)           0.102     0.804    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_1[26]
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.028     0.832 r  core/U1_3/data_buf_reg_0_3_30_31_i_13/O
                         net (fo=1, routed)           0.000     0.832    core/U1_3/data_buf_reg_0_3_30_31_i_13_n_0
    SLICE_X7Y80          MUXF7 (Prop_muxf7_I0_O)      0.050     0.882 r  core/U1_3/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.106     0.988    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.068     1.056 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.183     1.239    vga/data_buf_reg_0_3_30_31/D
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.954    -0.504    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y77          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X6Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.155    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.202ns (27.858%)  route 0.523ns (72.142%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.685     0.569    core/reg_MEM_WB/debug_clk
    SLICE_X8Y72          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.118     0.687 r  core/reg_MEM_WB/PCurrent_WB_reg[0]/Q
                         net (fo=1, routed)           0.255     0.942    core/U1_3/PC_WB[0]
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.028     0.970 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.054     1.024    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.028     1.052 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.120     1.172    vga/U12/data_buf_reg_0_3_0_5
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.028     1.200 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.094     1.294    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.955    -0.503    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.181    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.184ns (27.425%)  route 0.487ns (72.575%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.717     0.601    core/REG_PC/debug_clk
    SLICE_X1Y72          FDCE                                         r  core/REG_PC/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.100     0.701 r  core/REG_PC/Q_reg[1]/Q
                         net (fo=4, routed)           0.195     0.896    core/U1_3/Q[1]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.028     0.924 r  core/U1_3/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=1, routed)           0.053     0.977    core/U1_3/data_buf_reg_0_3_0_5_i_44_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.028     1.005 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.055     1.060    vga/U12/data_buf_reg_0_3_0_5_1
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.028     1.088 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.184     1.272    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.955    -0.503    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y71          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.158    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.257ns (37.554%)  route 0.427ns (62.446%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.716     0.600    core/reg_IF_ID/debug_clk
    SLICE_X2Y73          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.118     0.718 r  core/reg_IF_ID/PCurrent_ID_reg[9]/Q
                         net (fo=4, routed)           0.128     0.845    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_1[8]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.028     0.873 r  core/U1_3/data_buf_reg_0_3_6_11_i_53/O
                         net (fo=1, routed)           0.000     0.873    core/U1_3/data_buf_reg_0_3_6_11_i_53_n_0
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.043     0.916 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.114     1.031    vga/U12/data_buf_reg_0_3_6_11_6
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.068     1.099 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.185     1.284    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.956    -0.502    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X2Y71          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.166    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.247ns (35.584%)  route 0.447ns (64.416%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.718     0.602    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y78          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.100     0.702 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.215     0.917    core/U1_3/PC_MEM[16]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.028     0.945 r  core/U1_3/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.000     0.945    core/U1_3/data_buf_reg_0_3_18_23_i_86_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I1_O)      0.051     0.996 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.098     1.093    vga/U12/data_buf_reg_0_3_18_23_8
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.068     1.161 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.135     1.296    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.953    -0.505    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X2Y76          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.177    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.184ns (26.304%)  route 0.516ns (73.696%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.715     0.599    core/reg_MEM_WB/debug_clk
    SLICE_X4Y76          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.100     0.699 r  core/reg_MEM_WB/IR_WB_reg[16]/Q
                         net (fo=1, routed)           0.185     0.884    core/U1_3/inst_WB[10]
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.028     0.912 r  core/U1_3/data_buf_reg_0_3_12_17_i_84/O
                         net (fo=1, routed)           0.120     1.032    core/U1_3/data_buf_reg_0_3_12_17_i_84_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.028     1.060 r  core/U1_3/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=1, routed)           0.117     1.177    vga/U12/data_buf_reg_0_3_12_17_7
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.028     1.205 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.094     1.298    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X6Y75          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.951    -0.507    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y75          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.169    
                         clock uncertainty            0.215     0.046    
    SLICE_X6Y75          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.175    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.506ns  (logic 1.854ns (52.875%)  route 1.652ns (47.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.520    vga/U12/DO[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.054    30.574 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.840    31.414    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.090    37.533    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.533    
                         arrival time                         -31.414    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.396ns  (logic 1.854ns (54.593%)  route 1.542ns (45.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.520    vga/U12/DO[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.054    30.574 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.730    31.303    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.083    37.540    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.360ns  (logic 1.850ns (55.059%)  route 1.510ns (44.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.922    30.630    vga/U12/DO[0]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.050    30.680 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.588    31.267    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.066    37.557    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.557    
                         arrival time                         -31.267    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.356ns  (logic 1.850ns (55.125%)  route 1.506ns (44.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.922    30.630    vga/U12/DO[0]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.050    30.680 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.584    31.263    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.066    37.557    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.557    
                         arrival time                         -31.263    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.351ns  (logic 1.843ns (55.004%)  route 1.508ns (44.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.807    30.514    vga/U12/DO[0]
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.043    30.557 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.701    31.258    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.021    37.644    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.644    
                         arrival time                         -31.258    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.349ns  (logic 1.843ns (55.037%)  route 1.506ns (44.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.807    30.514    vga/U12/DO[0]
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.043    30.557 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.699    31.256    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.022    37.645    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.645    
                         arrival time                         -31.256    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.226ns  (logic 1.843ns (57.129%)  route 1.383ns (42.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.922    30.630    vga/U12/DO[0]
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.043    30.673 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461    31.133    vga/U12/B[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.031    37.591    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.591    
                         arrival time                         -31.133    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.117ns  (logic 1.843ns (59.123%)  route 1.274ns (40.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.813    30.520    vga/U12/DO[0]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.043    30.563 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.462    31.025    vga/U12/B[2]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561    38.655    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.824    
                         clock uncertainty           -0.201    37.622    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.022    37.600    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.600    
                         arrival time                         -31.025    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.057ns  (logic 1.851ns (60.557%)  route 1.206ns (39.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.807    30.514    vga/U12/DO[0]
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.051    30.565 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.399    30.964    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.080    37.543    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.543    
                         arrival time                         -30.964    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.946ns  (logic 1.851ns (62.825%)  route 1.095ns (37.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.093ns = ( 27.907 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         1.502    27.907    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.707 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.807    30.514    vga/U12/DO[0]
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.051    30.565 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.288    30.854    vga/U12/R[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)       -0.080    37.543    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.543    
                         arrival time                         -30.854    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.128ns (15.318%)  route 0.708ns (84.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.430     0.012    vga/U12/flag
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.028     0.040 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.278     0.318    vga/U12/B[3]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.038     0.087    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.128ns (14.552%)  route 0.752ns (85.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.472     0.054    vga/U12/flag
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.028     0.082 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.280     0.362    vga/U12/B[2]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.040     0.089    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.585ns (64.841%)  route 0.317ns (35.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.673    -0.520    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.065 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.317     0.382    vga/U12/DO[0]
    SLICE_X4Y96          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.043     0.092    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.129ns (14.292%)  route 0.774ns (85.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.430     0.012    vga/U12/flag
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.029     0.041 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.344     0.385    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.019     0.069    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.129ns (14.276%)  route 0.775ns (85.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.430     0.012    vga/U12/flag
    SLICE_X4Y96          LUT4 (Prop_lut4_I0_O)        0.029     0.041 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.345     0.386    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.019     0.069    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.585ns (60.861%)  route 0.376ns (39.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.673    -0.520    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.065 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.376     0.441    vga/U12/DO[0]
    SLICE_X4Y96          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    vga/U12/CLK_OUT3
    SLICE_X4Y96          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.041     0.090    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.128ns (12.592%)  route 0.889ns (87.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.476     0.058    vga/U12/flag
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.028     0.086 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.413     0.499    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.059     0.109    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.128ns (12.579%)  route 0.890ns (87.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.476     0.058    vga/U12/flag
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.028     0.086 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.414     0.500    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.059     0.109    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.133ns (12.908%)  route 0.897ns (87.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.472     0.054    vga/U12/flag
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.033     0.087 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.426     0.513    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.001     0.051    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.133ns (12.284%)  route 0.950ns (87.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=102, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X7Y100         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.472     0.054    vga/U12/flag
    SLICE_X4Y96          LUT5 (Prop_lut5_I0_O)        0.033     0.087 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.478     0.565    vga/U12/G[3]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)        -0.003     0.047    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.478ns  (logic 0.330ns (4.413%)  route 7.148ns (95.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 118.486 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.126   105.256 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.501   105.757    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.392   118.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.655    
                         clock uncertainty           -0.215   117.440    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.281   117.159    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.159    
                         arrival time                        -105.757    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.311ns  (logic 0.338ns (4.623%)  route 6.973ns (95.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.134   105.264 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.327   105.590    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X4Y102         FDRE (Setup_fdre_C_CE)      -0.292   117.147    DISPLAY/P2S_LED/buff_reg[0]
  -------------------------------------------------------------------
                         required time                        117.147    
                         arrival time                        -105.590    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.311ns  (logic 0.338ns (4.623%)  route 6.973ns (95.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.134   105.264 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.327   105.590    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X4Y102         FDRE (Setup_fdre_C_CE)      -0.292   117.147    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.147    
                         arrival time                        -105.590    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.311ns  (logic 0.338ns (4.623%)  route 6.973ns (95.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 98.279 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    98.279    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    98.483 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.647   105.130    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.134   105.264 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.327   105.590    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y102         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X4Y102         FDRE (Setup_fdre_C_CE)      -0.292   117.147    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.147    
                         arrival time                        -105.590    
  -------------------------------------------------------------------
                         slack                                 11.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.999ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.091ns (2.659%)  route 3.331ns (97.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.331     3.010    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.215     0.063    
    SLICE_X0Y93          FDRE (Hold_fdre_C_R)        -0.052     0.011    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             2.999ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.091ns (2.659%)  route 3.331ns (97.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.331     3.010    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y93          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.215     0.063    
    SLICE_X0Y93          FDRE (Hold_fdre_C_R)        -0.052     0.011    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.040ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.157ns (4.391%)  route 3.418ns (95.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.418     3.097    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.066     3.163 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     3.163    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y93          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.215     0.063    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.060     0.123    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.050ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.091ns (2.621%)  route 3.382ns (97.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.382     3.060    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y92          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y92          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X0Y92          FDRE (Hold_fdre_C_R)        -0.052     0.010    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.091ns (2.621%)  route 3.382ns (97.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.382     3.060    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y92          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y92          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X0Y92          FDRE (Hold_fdre_C_R)        -0.052     0.010    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.091ns (2.555%)  route 3.471ns (97.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.471     3.149    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.052     0.010    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.091ns (2.555%)  route 3.471ns (97.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.471     3.149    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.052     0.010    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.091ns (2.555%)  route 3.471ns (97.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.471     3.149    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.052     0.010    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.091ns (2.555%)  route 3.471ns (97.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.471     3.149    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X1Y91          FDRE (Hold_fdre_C_R)        -0.052     0.010    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.144ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.091ns (2.550%)  route 3.477ns (97.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  rst_all_reg/Q
                         net (fo=1321, routed)        3.477     3.156    DISPLAY/rst_all
    SLICE_X1Y98          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    DISPLAY/CLK_OUT3
    SLICE_X1Y98          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.151    
                         clock uncertainty            0.215     0.064    
    SLICE_X1Y98          FDRE (Hold_fdre_C_R)        -0.052     0.012    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  3.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.268ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X21Y88         FDCE                                         f  core/register/register_reg[12][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X21Y88         FDCE                                         r  core/register/register_reg[12][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X21Y88         FDCE (Recov_fdce_C_CLR)     -0.291    49.584    core/register/register_reg[12][18]
  -------------------------------------------------------------------
                         required time                         49.584    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.268    

Slack (MET) :             44.268ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X21Y88         FDCE                                         f  core/register/register_reg[12][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X21Y88         FDCE                                         r  core/register/register_reg[12][23]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X21Y88         FDCE (Recov_fdce_C_CLR)     -0.291    49.584    core/register/register_reg[12][23]
  -------------------------------------------------------------------
                         required time                         49.584    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.268    

Slack (MET) :             44.268ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X21Y88         FDCE                                         f  core/register/register_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X21Y88         FDCE                                         r  core/register/register_reg[12][24]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X21Y88         FDCE (Recov_fdce_C_CLR)     -0.291    49.584    core/register/register_reg[12][24]
  -------------------------------------------------------------------
                         required time                         49.584    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.268    

Slack (MET) :             44.268ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X21Y88         FDCE                                         f  core/register/register_reg[12][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X21Y88         FDCE                                         r  core/register/register_reg[12][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X21Y88         FDCE (Recov_fdce_C_CLR)     -0.291    49.584    core/register/register_reg[12][25]
  -------------------------------------------------------------------
                         required time                         49.584    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.268    

Slack (MET) :             44.268ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X21Y88         FDCE                                         f  core/register/register_reg[12][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X21Y88         FDCE                                         r  core/register/register_reg[12][7]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X21Y88         FDCE (Recov_fdce_C_CLR)     -0.291    49.584    core/register/register_reg[12][7]
  -------------------------------------------------------------------
                         required time                         49.584    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.268    

Slack (MET) :             44.292ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X20Y88         FDCE                                         f  core/register/register_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X20Y88         FDCE                                         r  core/register/register_reg[10][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X20Y88         FDCE (Recov_fdce_C_CLR)     -0.267    49.608    core/register/register_reg[10][25]
  -------------------------------------------------------------------
                         required time                         49.608    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.292    

Slack (MET) :             44.292ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X20Y88         FDCE                                         f  core/register/register_reg[10][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X20Y88         FDCE                                         r  core/register/register_reg[10][26]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X20Y88         FDCE (Recov_fdce_C_CLR)     -0.267    49.608    core/register/register_reg[10][26]
  -------------------------------------------------------------------
                         required time                         49.608    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.292    

Slack (MET) :             44.325ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X20Y88         FDCE                                         f  core/register/register_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X20Y88         FDCE                                         r  core/register/register_reg[10][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X20Y88         FDCE (Recov_fdce_C_CLR)     -0.234    49.641    core/register/register_reg[10][19]
  -------------------------------------------------------------------
                         required time                         49.641    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.325    

Slack (MET) :             44.325ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X20Y88         FDCE                                         f  core/register/register_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X20Y88         FDCE                                         r  core/register/register_reg[10][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X20Y88         FDCE (Recov_fdce_C_CLR)     -0.234    49.641    core/register/register_reg[10][21]
  -------------------------------------------------------------------
                         required time                         49.641    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.325    

Slack (MET) :             44.325ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.204ns (2.899%)  route 6.832ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 50.658 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.873    -1.721    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.204    -1.517 f  rst_all_reg/Q
                         net (fo=1321, routed)        6.832     5.315    core/register/rst_all
    SLICE_X20Y88         FDCE                                         f  core/register/register_reg[10][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        1.501    50.658    core/register/debug_clk
    SLICE_X20Y88         FDCE                                         r  core/register/register_reg[10][23]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.969    
                         clock uncertainty           -0.095    49.875    
    SLICE_X20Y88         FDCE (Recov_fdce_C_CLR)     -0.234    49.641    core/register/register_reg[10][23]
  -------------------------------------------------------------------
                         required time                         49.641    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                 44.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.091ns (5.606%)  route 1.532ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.532     1.211    core/reg_EXE_MEM/rst_all
    SLICE_X2Y51          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.969     0.888    core/reg_EXE_MEM/debug_clk
    SLICE_X2Y51          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                         clock pessimism              0.266     1.154    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.088     1.066    core/reg_EXE_MEM/PCurrent_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.091ns (5.606%)  route 1.532ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.532     1.211    core/reg_MEM_WB/rst_all
    SLICE_X2Y51          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.969     0.888    core/reg_MEM_WB/debug_clk
    SLICE_X2Y51          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[2]/C
                         clock pessimism              0.266     1.154    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.088     1.066    core/reg_MEM_WB/IR_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.091ns (5.606%)  route 1.532ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.532     1.211    core/reg_MEM_WB/rst_all
    SLICE_X2Y51          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.969     0.888    core/reg_MEM_WB/debug_clk
    SLICE_X2Y51          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                         clock pessimism              0.266     1.154    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.088     1.066    core/reg_MEM_WB/PCurrent_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.091ns (5.606%)  route 1.532ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.532     1.211    core/reg_MEM_WB/rst_all
    SLICE_X2Y51          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.969     0.888    core/reg_MEM_WB/debug_clk
    SLICE_X2Y51          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism              0.266     1.154    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.088     1.066    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.091ns (5.670%)  route 1.514ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.514     1.192    core/reg_ID_EX/rst_all
    SLICE_X5Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_ID_EX/debug_clk
    SLICE_X5Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[11]/C
                         clock pessimism              0.266     1.152    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.107     1.045    core/reg_ID_EX/PCurrent_EX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.091ns (5.670%)  route 1.514ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.514     1.192    core/reg_ID_EX/rst_all
    SLICE_X5Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_ID_EX/debug_clk
    SLICE_X5Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[12]/C
                         clock pessimism              0.266     1.152    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.107     1.045    core/reg_ID_EX/PCurrent_EX_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.091ns (5.670%)  route 1.514ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.514     1.192    core/reg_ID_EX/rst_all
    SLICE_X5Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_ID_EX/debug_clk
    SLICE_X5Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[13]/C
                         clock pessimism              0.266     1.152    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.107     1.045    core/reg_ID_EX/PCurrent_EX_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.091ns (5.670%)  route 1.514ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.514     1.192    core/reg_ID_EX/rst_all
    SLICE_X5Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_ID_EX/debug_clk
    SLICE_X5Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
                         clock pessimism              0.266     1.152    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.107     1.045    core/reg_ID_EX/PCurrent_EX_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.091ns (5.670%)  route 1.514ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.514     1.192    core/reg_ID_EX/rst_all
    SLICE_X5Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_ID_EX/debug_clk
    SLICE_X5Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[25]/C
                         clock pessimism              0.266     1.152    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.107     1.045    core/reg_ID_EX/PCurrent_EX_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.091ns (5.670%)  route 1.514ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y45          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.091    -0.322 f  rst_all_reg/Q
                         net (fo=1321, routed)        1.514     1.192    core/reg_ID_EX/rst_all
    SLICE_X5Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=2571, routed)        0.967     0.886    core/reg_ID_EX/debug_clk
    SLICE_X5Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[2]/C
                         clock pessimism              0.266     1.152    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.107     1.045    core/reg_ID_EX/PCurrent_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.147    





