INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:20:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 2.362ns (27.565%)  route 6.207ns (72.435%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2483, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X54Y141        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, routed)          0.467     1.229    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X53Y141        LUT5 (Prop_lut5_I0_O)        0.043     1.272 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.272    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.529 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.529    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.578 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.578    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.627 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.627    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.676 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.676    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.725 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.725    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.829 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=6, routed)           0.511     2.341    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X52Y140        LUT3 (Prop_lut3_I0_O)        0.120     2.461 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_11/O
                         net (fo=32, routed)          0.913     3.374    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X62Y161        LUT6 (Prop_lut6_I2_O)        0.043     3.417 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_5/O
                         net (fo=1, routed)           0.661     4.078    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_5_n_0
    SLICE_X56Y155        LUT6 (Prop_lut6_I3_O)        0.043     4.121 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_1/O
                         net (fo=2, routed)           0.421     4.542    load2/data_tehb/control/EffSub_c1_reg[23]
    SLICE_X56Y149        LUT3 (Prop_lut3_I2_O)        0.043     4.585 f  load2/data_tehb/control/ltOp_carry__1_i_12/O
                         net (fo=7, routed)           0.335     4.920    load2/data_tehb/control/load2_dataOut[0]
    SLICE_X56Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.963 r  load2/data_tehb/control/ltOp_carry__1_i_10/O
                         net (fo=6, routed)           0.320     5.283    load2/data_tehb/control/ltOp_carry__1_i_10_n_0
    SLICE_X57Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.326 r  load2/data_tehb/control/level4_c1[23]_i_4/O
                         net (fo=51, routed)          0.386     5.712    load2/data_tehb/control/level4_c1[23]_i_4_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I5_O)        0.043     5.755 r  load2/data_tehb/control/level4_c1[5]_i_3/O
                         net (fo=5, routed)           0.308     6.063    load2/data_tehb/control/dataReg_reg[3]
    SLICE_X58Y146        LUT4 (Prop_lut4_I0_O)        0.043     6.106 r  load2/data_tehb/control/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.106    addf0/operator/S[1]
    SLICE_X58Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.352 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.352    addf0/operator/ltOp_carry_n_0
    SLICE_X58Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.402 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.402    addf0/operator/ltOp_carry__0_n_0
    SLICE_X58Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.452 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.452    addf0/operator/ltOp_carry__1_n_0
    SLICE_X58Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.502 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.502    addf0/operator/ltOp_carry__2_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.624 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.497     7.122    addf0/operator/CO[0]
    SLICE_X57Y149        LUT2 (Prop_lut2_I0_O)        0.133     7.255 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.255    addf0/operator/i__carry_i_4_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     7.487 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.504     7.991    addf0/operator/RightShifterComponent/O[2]
    SLICE_X59Y150        LUT4 (Prop_lut4_I0_O)        0.118     8.109 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.142     8.250    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X59Y150        LUT5 (Prop_lut5_I0_O)        0.043     8.293 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.250     8.543    load2/data_tehb/control/level4_c1_reg[9]_0
    SLICE_X61Y150        LUT3 (Prop_lut3_I1_O)        0.043     8.586 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.491     9.077    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X62Y149        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2483, unset)         0.483    10.183    addf0/operator/RightShifterComponent/clk
    SLICE_X62Y149        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X62Y149        FDRE (Setup_fdre_C_R)       -0.271     9.876    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  0.799    




