 CREATE_DEVICE(genericIODev_t,  fpgaRearDev,  genericIODevOps,             pcieBus0,       CITRA_COMMON_GLOBAL_ADDRESS + 
-CITRA_COMMON_GLOBAL_GLOBAL_ID_OFFSET
+CITRA_COMMON_GLOBAL_ID_OFFSET
-CITRA_COMMON_FAN_FAN_TACH_STATUS_STALL_BIT_MASK);
+CITRA_COMMON_FAN_STATUS_STALL_REG_BIT_MASK );
-CITRA_COMMON_FAN_FAN_TACH_STATUS_FAN_PERIOD_BIT_MASK;
+CITRA_COMMON_FAN_STATUS_PERIOD_REG_BIT_MASK;
-CITRA_COMMON_GLOBAL_GLOBAL_ID_REAR_ID_BIT_MASK)
+CITRA_COMMON_GLOBAL_ID_REAR_ID_BIT_MASK)
-CITRA_COMMON_GLOBAL_GLOBAL_ID_REAR_ID_BIT_LSB);
+CITRA_COMMON_GLOBAL_ID_REAR_ID_BIT_LSB);
-CITRA_COMMON_URS_ADDRESS
+CITRA_COMMON_TIMING_ADDRESS
-CITRA_COMMON_URS_CONTROL_OFFSET);
+CITRA_COMMON_TIMING_CONTROL_OFFSET);
-CITRA_COMMON_OUTPUT_FLYWHEEL_ADDRESS);
+CITRA_COMMON_TIMING_ADDRESS + CITRA_COMMON_TIMING_OUT_TOF_DLY_SD_PAL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_ADDRESS(0)
+CITRA_REAR_IO_RP_QUAD_SDI_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_CSR_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_ADDRESS(1)
+CITRA_REAR_IO_RP_QUAD_SDI_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_CSR_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_ADDRESS(2)
+CITRA_REAR_IO_RP_QUAD_SDI_ADDRESS(2)
-CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_CSR_OFFSET);
 CREATE_DEVICE(gvAsiQuadFpga_t, gvAsiQuads, gvAsiQuadFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_GVASI_CLK_CTRL_OFFSET);
+CITRA_ROUTER_IO_GV_ASI_GVASI_CLK_CTRL_OFFSET);
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr1, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr2, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr3, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr4, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr5, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr6, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr7, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr8, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr9, gvAsiTxCsrFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,0)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,1)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,2)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,3)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,0)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,1)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX1_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,2)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX2_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,3)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX3_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(2,0)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(2)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_RX0_CTRL_OFFSET);
@@ -155,87 +155,87 @@ CREATE_DEVICE(gthRxFpga_t, sdiIn9, gthRxFpgaOps, pcieBus0, CITRA_REAR_IO_RP_QUAD
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(0,0));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(0,1));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(0,2));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(0,3));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(1,0));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(1,1));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX1_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(1,2));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX2_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(1,3));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX3_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(2,0));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(2) + CITRA_REAR_IO_RP_QUAD_SDI_DSRX0_CRC_ERR_CNT_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,0)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,1)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,2)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,3)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,0)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,1)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,2)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,3)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(2,0)
+CITRA_REAR_IO_RP_QUAD_ADDRESS(2)
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET);
+CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,0));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,1));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,2));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(0,3));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(0) + CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,0));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,1));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_TX1_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,2));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_TX2_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(1,3));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(1) + CITRA_REAR_IO_RP_QUAD_SDI_TX3_CTRL_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(2,0));
+CITRA_REAR_IO_RP_QUAD_ADDRESS(2) + CITRA_REAR_IO_RP_QUAD_SDI_TX0_CTRL_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(0));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(1));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(2));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(3));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(4));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(5));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(6));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(7));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(8));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_OFFSET);
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(0,0));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(0,0));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(0,1));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(0,1));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(0,2));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(0,2));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(0,3));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(0,3));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(1,0));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(1,0));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(1,1));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(1,1));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(1,2));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(1,2));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(1,3));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(1,3));
-CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(2,0));
+CITRA_REAR_IO_RP_QUAD_SDI_SDI_INPUT_FLYWHEEL_ADDRESS(2,0));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(0));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(0));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(1));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(1));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(2));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(2));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(3));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(3));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(4));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(4));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(5));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(5));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(6));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(6));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(7));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(7));
-CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(8));
+CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_ADDRESS(8));
@@ -243,17 +243,28 @@ CREATE_DEVICE(flywheelFpga_t, gvAsiFlywheel9, flywheelFpgaOps, pcieBus0, CITRA_R
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(0));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL0_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(1));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL1_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(2));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL2_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(3));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL3_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(4));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL4_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(5));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL5_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(6));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL6_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(7));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL7_OFFSET);
-CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(8));
+CITRA_ROUTER_IO_GV_ASI_ADDRESS + CITRA_ROUTER_IO_GV_ASI_GVASI_CTRL8_OFFSET);
+#define CITRA_AUD_DLY_DELAY_BASE       CITRA_AUD_DLY_ADDRESS
+#define CITRA_AUD_DLY_IN_BASE          (CITRA_AUD_DLY_DELAY_BASE + CITRA_AUD_DLY_IDLY_SEL0_OFFSET)
+#define CITRA_AUD_DLY_IN_OFFSET        (CITRA_AUD_DLY_IDLY_SEL1_OFFSET - CITRA_AUD_DLY_IDLY_SEL0_OFFSET)
+#define CITRA_AUD_DLY_INPUT_DELAY_ADDRESS(Input_Delay_INDEX) 		(CITRA_AUD_DLY_IN_BASE+((Input_Delay_INDEX)*(CITRA_AUD_DLY_IN_OFFSET)))
+#define CITRA_AUD_DLY_OUT_BASE         (CITRA_AUD_DLY_DELAY_BASE + CITRA_AUD_DLY_ODLY_SEL0_OFFSET)
+#define CITRA_AUD_DLY_OUT_OFFSET        (CITRA_AUD_DLY_ODLY_SEL1_OFFSET - CITRA_AUD_DLY_ODLY_SEL0_OFFSET)
+#define CITRA_AUD_DLY_OUTPUT_DELAY_ADDRESS(Output_Delay_INDEX) 		(CITRA_AUD_DLY_OUT_BASE+((Output_Delay_INDEX)*(CITRA_AUD_DLY_OUT_OFFSET)))
@@ -290,15 +301,15 @@ CREATE_DEVICE(AudDlyFpga_t, AudDlyOut9, AudDlyFpgaOps, pcieBus0, CITRA_AUD_DLY_O
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(0));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(0));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(1));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(1));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(2));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(2));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(3));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(3));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(4));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(4));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(5));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(5));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(6));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(6));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(7));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(7));
-CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(8));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_ADDRESS(8));
@@ -306,15 +317,15 @@ CREATE_DEVICE(VidDlyFpga_t, VidDlyOut9, VidDlyFpgaOps, pcieBus0, CITRA_OUTPUT_PR
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(0));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(0));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(1));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(1));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(2));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(2));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(3));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(3));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(4));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(4));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(5));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(5));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(6));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(6));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(7));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(7));
-CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(8));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_TIMING_ADDRESS(8));
@@ -330,26 +341,26 @@ CREATE_DEVICE(AudDlyCtrlFpga_t, AudDlyCtrl, AudDlyCtrlFpgaOps, pcieBus0, CITRA_A
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(0));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(0));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(1));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(1));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(2));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(2));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(3));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(3));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(4));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(4));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(5));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(5));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(6));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(6));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(7));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(7));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(8));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(8));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(0));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(0));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(1));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(1));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(2));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(2));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(3));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(3));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(4));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(4));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(5));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(5));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(6));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(6));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(7));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(7));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(8));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(8));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(0));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(0));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(1));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(1));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(2));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(2));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(3));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(3));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(4));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(4));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(5));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(5));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(6));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(6));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(7));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(7));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(8));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(8));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(0));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(0));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(1));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(1));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(2));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(2));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(3));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(3));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(4));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(4));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(5));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(5));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(6));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(6));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(7));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(7));
-CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(8));
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_AUDIO_EMB_ADDRESS(8));
@@ -385,26 +396,26 @@ CREATE_DEVICE(genericIODev_t, audTmpEmbedder9, genericIODevOps, pcieBus0, CITRA_
 CREATE_DEVICE(atdmCtrlFpga_t, atdmCtrlDev,  atdmCtrlFpgaOps, pcieBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ATDM_CTL_OFFSET);
+CITRA_ROUTER_IO_GV_ASI_ATDM_CTL_OFFSET);
 CREATE_DEVICE(atdmRstFpga_t, atdmRstDev,  atdmRstFpgaOps, pcieBus0, CITRA_COMMON_GLOBAL_ADDRESS + 
-CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_OFFSET);
+CITRA_COMMON_GLOBAL_ATDM_RST_CTL_OFFSET);
 CREATE_DEVICE(si5346Fpga_t, si5346Dev,  si5346FpgaOps, pcieBus0, CITRA_COMMON_GLOBAL_ADDRESS + 
-CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_OFFSET);
+CITRA_COMMON_GLOBAL_SILABS_STAT_OFFSET);
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(0));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(0));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(1));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(1));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(2));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(2));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(3));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(3));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(4));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(4));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(5));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(5));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(6));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(6));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(7));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(7));
-CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(8));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DETECT_ADDRESS(8));
 CREATE_DEVICE(audToneGenFpga_t,       audToneGenDev,         audToneGenFpgaOps,       pcieBus0, CITRA_COMMON_TONE_GEN_ADDRESS);
 CREATE_DEVICE(audToneGenSelectFpga_t, audToneGenSelectInDev, audToneGenSelectFpgaOps, pcieBus0, CITRA_COMMON_TONE_GEN_ADDRESS
-CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_OFFSET);
+CITRA_COMMON_TONE_GEN_IN_ENABLE_OFFSET);
 CREATE_DEVICE(audToneGenSelectFpga_t, audToneGenSelectOutDev, audToneGenSelectFpgaOps, pcieBus0, CITRA_COMMON_TONE_GEN_ADDRESS
-CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_OFFSET);
+CITRA_COMMON_TONE_GEN_OUT_ENABLE_OFFSET);
@@ -657,15 +668,15 @@ CREATE_DEVICE(gthQuadFpga_t, sdiQuad1, gthQuadFpgaOps, sharedMemBus0, CITRA_REAR
 CREATE_DEVICE(gthQuadFpga_t, sdiQuad2, gthQuadFpgaOps, sharedMemBus0, CITRA_REAR_IO_RP_QUADX_SDI_ADDRESS(2) + CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_OFFSET); // (QUAD0)
 CREATE_DEVICE(gvAsiQuadFpga_t, gvAsiQuads, gvAsiQuadFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + CITRA_ROUTER_IO_GVASI_CLK_CTRL_OFFSET); // (QUAD0-2)
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr1, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET);
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET);
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr2, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr3, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr4, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr5, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr6, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr7, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr8, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
 CREATE_DEVICE(gvAsiTxCsrFpga_t, gvAsiTxCsr9, gvAsiTxCsrFpgaOps, sharedMemBus0, CITRA_ROUTER_IO_ADDRESS + 
-CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET,
+CITRA_ROUTER_IO_GV_ASI_GVASI_TX_CSR_OFFSET,
@@ -808,15 +819,15 @@ CREATE_DEVICE(gvAsiFpga_t, gvAsiOut9, gvAsiFpgaOps, sharedMemBus0, CITRA_ROUTER_
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(0));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(0));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(1));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(1));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(2));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(2));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(3));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(3));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(4));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(4));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(5));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(5));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(6));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(6));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(7));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(7));
-CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(8));
+CITRA_INPUT_PROC_INPUT_CHANNEL_AUDIO_DMB_ADDRESS(8));
-~CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_MASK;
+~CITRA_AUD_DLY_IDLY_EN_EN_BIT_MASK;
-~CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_MASK;
+~CITRA_AUD_DLY_ODLY_EN_EN_BIT_MASK;
-CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_MASK;
+CITRA_AUD_DLY_MEM_CSR_RST_BIT_MASK;
-~CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_MASK;
+~CITRA_AUD_DLY_MEM_CSR_RST_BIT_MASK;
-CITRA_AUD_DLY_MEMORYCSR_INIT_DONE_BIT_MASK)
+CITRA_AUD_DLY_MEM_CSR_INIT_BIT_MASK)
-CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_MASK;
+CITRA_AUD_DLY_IDLY_EN_EN_BIT_MASK;
-CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_MASK;
+CITRA_AUD_DLY_ODLY_EN_EN_BIT_MASK;
-CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_MASK;
+CITRA_AUD_DLY_MEM_CSR_RST_BIT_MASK;
-~CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_MASK;
+~CITRA_AUD_DLY_MEM_CSR_RST_BIT_MASK;
-CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_MASK;
+CITRA_AUD_DLY_IDLY_EN_EN_BIT_MASK;
-~CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_MASK;
+~CITRA_AUD_DLY_IDLY_EN_EN_BIT_MASK;
-CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_MASK;
+CITRA_AUD_DLY_ODLY_EN_EN_BIT_MASK;
-~CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_MASK;
+~CITRA_AUD_DLY_ODLY_EN_EN_BIT_MASK;
-CITRA_AUD_DLY_MEMORYCSR_INIT_DONE_BIT_MASK)
+CITRA_AUD_DLY_MEM_CSR_INIT_BIT_MASK)
-CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_DATA_BIT_MASK;
+CITRA_AUD_DLY_BIST_ERR_DAT_DATA_BIT_MASK;
-CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_SEL_BIT_MASK;
+CITRA_AUD_DLY_BIST_ERR_DAT_SEL_BIT_MASK;
-CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_ADDR_BIT_MASK;
+CITRA_AUD_DLY_BIST_ERR_ADDR_ADDR_BIT_MASK;
-CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_MASK)
+CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_MASK)
-CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_MASK;
+CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_MASK;
-CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_MASK;
+CITRA_AUD_DLY_IDLY_SEL0_SEL_BIT_MASK;
-CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_MASK)
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_MASK)
-CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_MASK;
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_MASK;
-CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_MASK;
+CITRA_OUTPUT_PROC_OUTPUT_CHANNEL_VIDEO_VID_DELAY_REG_BIT_MASK;
-gthQuadBase[index]->read32(CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_OFFSET,
+gthQuadBase[index]->read32(CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_OFFSET,
-CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESETDONE_BIT_LSB))
+CITRA_REAR_IO_RP_QUAD_SDI_RX0_STATUS_RESETDONE_BIT_LSB  ))
