###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-13)
#  Generated on:      Mon Mar  3 09:57:45 2014
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   data_out[9]         (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.41830
= Slack Time                  3.78170
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |             | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk         |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1] |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1] |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69         |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69         |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70         |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70         |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71         |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71         |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72         |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72         |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73         |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73         |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74         |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74         |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75         |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75         |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76         |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76         |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77         |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77         |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3          |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3          |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166        |            | 0.05113 | 0.27910 | 2.21040 | 
     | U92              |              | AOI22_X1 | 0.21580 | n166        |            | 0.05113 | 0.00000 | 2.21040 | 
     | U92              | B2 ^ -> ZN v | AOI22_X1 | 0.06770 | n165        |            | 0.00164 | 0.11100 | 2.32140 | 
     | U91              |              | INV_X1   | 0.06770 | n165        |            | 0.00164 | 0.00000 | 2.32140 | 
     | U91              | A v -> ZN ^  | INV_X1   | 0.05270 | data_out[9] |            | 0.00500 | 0.09690 | 2.41830 | 
     |                  |              | SRAM     | 0.05270 | data_out[9] |            | 0.00500 | 0.00000 | 2.41830 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   data_out[9]         (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.41190
= Slack Time                  3.78810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |             | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk         |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1] |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1] |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69         |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69         |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70         |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70         |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71         |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71         |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72         |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72         |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73         |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73         |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74         |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74         |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75         |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75         |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76         |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76         |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77         |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77         |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3          |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3          |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166        |            | 0.05113 | 0.27910 | 2.21040 | 
     | U92              |              | AOI22_X1 | 0.21580 | n166        |            | 0.05113 | 0.00000 | 2.21040 | 
     | U92              | B2 ^ -> ZN v | AOI22_X1 | 0.06770 | n165        |            | 0.00164 | 0.10460 | 2.31500 | 
     | U91              |              | INV_X1   | 0.06770 | n165        |            | 0.00164 | 0.00000 | 2.31500 | 
     | U91              | A v -> ZN ^  | INV_X1   | 0.05270 | data_out[9] |            | 0.00500 | 0.09690 | 2.41190 | 
     |                  |              | SRAM     | 0.05270 | data_out[9] |            | 0.00500 | 0.00000 | 2.41190 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   data_out[9]         (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.41090
= Slack Time                  3.78910
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |             | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk         |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1] |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1] |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69         |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69         |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70         |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70         |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71         |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71         |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72         |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72         |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73         |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73         |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74         |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74         |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75         |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75         |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76         |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76         |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77         |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77         |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3          |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3          |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166        |            | 0.05113 | 0.27910 | 2.21040 | 
     | U92              |              | AOI22_X1 | 0.21580 | n166        |            | 0.05113 | 0.00000 | 2.21040 | 
     | U92              | B2 ^ -> ZN v | AOI22_X1 | 0.06770 | n165        |            | 0.00164 | 0.10360 | 2.31400 | 
     | U91              |              | INV_X1   | 0.06770 | n165        |            | 0.00164 | 0.00000 | 2.31400 | 
     | U91              | A v -> ZN ^  | INV_X1   | 0.05270 | data_out[9] |            | 0.00500 | 0.09690 | 2.41090 | 
     |                  |              | SRAM     | 0.05270 | data_out[9] |            | 0.00500 | 0.00000 | 2.41090 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   data_out[17]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U138             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U138             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n189         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U137             |              | INV_X1   | 0.04840 | n189         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U137             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[17] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[17] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   data_out[18]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U136             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U136             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n188         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U135             |              | INV_X1   | 0.04840 | n188         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U135             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[18] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[18] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   data_out[19]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U134             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U134             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n187         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U133             |              | INV_X1   | 0.04840 | n187         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U133             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[19] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[19] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   data_out[20]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U130             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U130             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n185         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U129             |              | INV_X1   | 0.04840 | n185         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U129             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[20] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[20] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   data_out[21]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U128             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U128             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n184         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U127             |              | INV_X1   | 0.04840 | n184         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U127             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[21] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[21] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   data_out[22]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U126             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U126             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n183         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U125             |              | INV_X1   | 0.04840 | n183         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U125             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[22] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[22] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   data_out[23]        (^) checked with  leading edge of 'clk'
Beginpoint: \addr_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 7.00000
= Required Time               6.20000
- Arrival Time                2.40680
= Slack Time                  3.79320
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   |  Slew   |     Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |                  |              |          |         |              | Annotation |         |         |  Time   | 
     |------------------+--------------+----------+---------+--------------+------------+---------+---------+---------| 
     | \addr_reg_reg[1] | CK ^         |          | 0.00000 | clk          |            | 0.06822 |         | 0.00000 | 
     | \addr_reg_reg[1] | CK ^ -> Q v  | DFF_X1   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.29380 | 0.29380 | 
     | C213             |              | OR2_X2   | 0.01820 | addr_reg[1]  |            | 0.00162 | 0.00000 | 0.29380 | 
     | C213             | A2 v -> ZN v | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.16580 | 0.45960 | 
     | C212             |              | OR2_X2   | 0.02670 | N69          |            | 0.00165 | 0.00000 | 0.45960 | 
     | C212             | A1 v -> ZN v | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.15190 | 0.61150 | 
     | C211             |              | OR2_X2   | 0.02670 | N70          |            | 0.00165 | 0.00000 | 0.61150 | 
     | C211             | A1 v -> ZN v | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.15190 | 0.76340 | 
     | C210             |              | OR2_X2   | 0.02670 | N71          |            | 0.00165 | 0.00000 | 0.76340 | 
     | C210             | A1 v -> ZN v | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.15190 | 0.91530 | 
     | C209             |              | OR2_X2   | 0.02670 | N72          |            | 0.00165 | 0.00000 | 0.91530 | 
     | C209             | A1 v -> ZN v | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.15190 | 1.06720 | 
     | C208             |              | OR2_X2   | 0.02670 | N73          |            | 0.00165 | 0.00000 | 1.06720 | 
     | C208             | A1 v -> ZN v | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.15190 | 1.21910 | 
     | C207             |              | OR2_X2   | 0.02670 | N74          |            | 0.00165 | 0.00000 | 1.21910 | 
     | C207             | A1 v -> ZN v | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.15190 | 1.37100 | 
     | C206             |              | OR2_X2   | 0.02670 | N75          |            | 0.00165 | 0.00000 | 1.37100 | 
     | C206             | A1 v -> ZN v | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.15190 | 1.52290 | 
     | C205             |              | OR2_X2   | 0.02670 | N76          |            | 0.00165 | 0.00000 | 1.52290 | 
     | C205             | A1 v -> ZN v | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.15190 | 1.67480 | 
     | C204             |              | OR2_X2   | 0.02670 | N77          |            | 0.00165 | 0.00000 | 1.67480 | 
     | C204             | A1 v -> ZN v | OR2_X2   | 0.08020 | N3           |            | 0.05466 | 0.25650 | 1.93130 | 
     | U158             |              | INV_X2   | 0.08020 | N3           |            | 0.05466 | 0.00000 | 1.93130 | 
     | U158             | A v -> ZN ^  | INV_X2   | 0.21580 | n166         |            | 0.05113 | 0.27910 | 2.21040 | 
     | U124             |              | AOI22_X1 | 0.21580 | n166         |            | 0.05113 | 0.00000 | 2.21040 | 
     | U124             | B2 ^ -> ZN v | AOI22_X1 | 0.04840 | n182         |            | 0.00164 | 0.11100 | 2.32140 | 
     | U123             |              | INV_X1   | 0.04840 | n182         |            | 0.00164 | 0.00000 | 2.32140 | 
     | U123             | A v -> ZN ^  | INV_X1   | 0.04990 | data_out[23] |            | 0.00500 | 0.08540 | 2.40680 | 
     |                  |              | SRAM     | 0.04990 | data_out[23] |            | 0.00500 | 0.00000 | 2.40680 | 
     +----------------------------------------------------------------------------------------------------------------+ 

