module t_ff_ahr (input t,
                 input clk,
                 input rst,
                 output reg q);
always @(posedge clk or posedge rst)
        begin
        if(!rst)
            q<=0;
            else
                case(t)
                1'b0:q<=q;
                1'b1:q<=~q;
                endcase
         end               

endmodule
