|TOP
CLOCK_50 => CLOCK:IC_4.refclk
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
SW[0] => HX8357_Controller:IC_3.SW[0]
SW[1] => HX8357_Controller:IC_3.SW[1]
SW[2] => HX8357_Controller:IC_3.SW[2]
SW[3] => HX8357_Controller:IC_3.SW[3]
SW[4] => HX8357_Controller:IC_3.SW[4]
SW[5] => HX8357_Controller:IC_3.SW[5]
SW[6] => HX8357_Controller:IC_3.SW[6]
SW[7] => HX8357_Controller:IC_3.SW[7]
SW[8] => HX8357_Controller:IC_3.SW[8]
SW[9] => PROCESSOR:IC_0.RESET
SW[9] => HX8357_Controller:IC_3.RESET
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
HEX0[0] <= HEX0[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= HX8357_Controller:IC_3.LEDR[0]
LEDR[1] <= HX8357_Controller:IC_3.LEDR[1]
LEDR[2] <= HX8357_Controller:IC_3.LEDR[2]
LEDR[3] <= HX8357_Controller:IC_3.LEDR[3]
LEDR[4] <= HX8357_Controller:IC_3.LEDR[4]
LEDR[5] <= HX8357_Controller:IC_3.LEDR[5]
LEDR[6] <= HX8357_Controller:IC_3.LEDR[6]
LEDR[7] <= HX8357_Controller:IC_3.LEDR[7]
LEDR[8] <= HX8357_Controller:IC_3.LEDR[8]
LEDR[9] <= HX8357_Controller:IC_3.LEDR[9]
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> HX8357_Controller:IC_3.LCD_DAT[0]
GPIO_0[6] <> HX8357_Controller:IC_3.LCD_DAT[1]
GPIO_0[7] <> HX8357_Controller:IC_3.LCD_DAT[2]
GPIO_0[8] <> HX8357_Controller:IC_3.LCD_DAT[3]
GPIO_0[9] <> HX8357_Controller:IC_3.LCD_DAT[4]
GPIO_0[10] <> HX8357_Controller:IC_3.LCD_DAT[5]
GPIO_0[11] <> HX8357_Controller:IC_3.LCD_DAT[6]
GPIO_0[12] <> HX8357_Controller:IC_3.LCD_DAT[7]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] => ~NO_FANOUT~
GPIO_1[1] => ~NO_FANOUT~
GPIO_1[2] => ~NO_FANOUT~
GPIO_1[3] => ~NO_FANOUT~
GPIO_1[4] => ~NO_FANOUT~
GPIO_1[5] => ~NO_FANOUT~
GPIO_1[6] => ~NO_FANOUT~
GPIO_1[7] => ~NO_FANOUT~
GPIO_1[8] => ~NO_FANOUT~
GPIO_1[9] => ~NO_FANOUT~
GPIO_1[10] => ~NO_FANOUT~
GPIO_1[11] => ~NO_FANOUT~
GPIO_1[12] => ~NO_FANOUT~
GPIO_1[13] => ~NO_FANOUT~
GPIO_1[14] => ~NO_FANOUT~
GPIO_1[15] => ~NO_FANOUT~
GPIO_1[16] => ~NO_FANOUT~
GPIO_1[17] => ~NO_FANOUT~
GPIO_1[18] => ~NO_FANOUT~
GPIO_1[19] => ~NO_FANOUT~
GPIO_1[20] => ~NO_FANOUT~
GPIO_1[21] => ~NO_FANOUT~
GPIO_1[22] => ~NO_FANOUT~
GPIO_1[23] => ~NO_FANOUT~
GPIO_1[24] => ~NO_FANOUT~
GPIO_1[25] => ~NO_FANOUT~
GPIO_1[26] => ~NO_FANOUT~
GPIO_1[27] => ~NO_FANOUT~
GPIO_1[28] => ~NO_FANOUT~
GPIO_1[29] => ~NO_FANOUT~
GPIO_1[30] => ~NO_FANOUT~
GPIO_1[31] => ~NO_FANOUT~
GPIO_1[32] => ~NO_FANOUT~
GPIO_1[33] => ~NO_FANOUT~
GPIO_1[34] => ~NO_FANOUT~
GPIO_1[35] => ~NO_FANOUT~


|TOP|Processor:IC_0
ADDRESS[0] <= ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[8] <= ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[9] <= ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[10] <= ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[11] <= ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[12] <= ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[13] <= ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[14] <= ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[15] <= ADDRESS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] <> DATA[0]
DATA[1] <> DATA[1]
DATA[2] <> DATA[2]
DATA[3] <> DATA[3]
DATA[4] <> DATA[4]
DATA[5] <> DATA[5]
DATA[6] <> DATA[6]
DATA[7] <> DATA[7]
CLOCK => BUSAK~reg0.CLK
CLOCK => ADDRESS[0]~reg0.CLK
CLOCK => ADDRESS[1]~reg0.CLK
CLOCK => ADDRESS[2]~reg0.CLK
CLOCK => ADDRESS[3]~reg0.CLK
CLOCK => ADDRESS[4]~reg0.CLK
CLOCK => ADDRESS[5]~reg0.CLK
CLOCK => ADDRESS[6]~reg0.CLK
CLOCK => ADDRESS[7]~reg0.CLK
CLOCK => ADDRESS[8]~reg0.CLK
CLOCK => ADDRESS[9]~reg0.CLK
CLOCK => ADDRESS[10]~reg0.CLK
CLOCK => ADDRESS[11]~reg0.CLK
CLOCK => ADDRESS[12]~reg0.CLK
CLOCK => ADDRESS[13]~reg0.CLK
CLOCK => ADDRESS[14]~reg0.CLK
CLOCK => ADDRESS[15]~reg0.CLK
CLOCK => IORQ~reg0.CLK
CLOCK => DATA[0]~reg0.CLK
CLOCK => DATA[0]~en.CLK
CLOCK => DATA[1]~reg0.CLK
CLOCK => DATA[1]~en.CLK
CLOCK => DATA[2]~reg0.CLK
CLOCK => DATA[2]~en.CLK
CLOCK => DATA[3]~reg0.CLK
CLOCK => DATA[3]~en.CLK
CLOCK => DATA[4]~reg0.CLK
CLOCK => DATA[4]~en.CLK
CLOCK => DATA[5]~reg0.CLK
CLOCK => DATA[5]~en.CLK
CLOCK => DATA[6]~reg0.CLK
CLOCK => DATA[6]~en.CLK
CLOCK => DATA[7]~reg0.CLK
CLOCK => DATA[7]~en.CLK
CLOCK => MREQ~reg0.CLK
CLOCK => WR~reg0.CLK
CLOCK => RD~reg0.CLK
CLOCK => MI~reg0.CLK
CLOCK => \Processor:temp_add[0].CLK
CLOCK => \Processor:temp_add[1].CLK
CLOCK => \Processor:temp_add[2].CLK
CLOCK => \Processor:temp_add[3].CLK
CLOCK => \Processor:temp_add[4].CLK
CLOCK => \Processor:temp_add[5].CLK
CLOCK => \Processor:temp_add[6].CLK
CLOCK => \Processor:temp_add[7].CLK
CLOCK => \Processor:PC_SAV[0].CLK
CLOCK => \Processor:PC_SAV[1].CLK
CLOCK => \Processor:PC_SAV[2].CLK
CLOCK => \Processor:PC_SAV[3].CLK
CLOCK => \Processor:PC_SAV[4].CLK
CLOCK => \Processor:PC_SAV[5].CLK
CLOCK => \Processor:PC_SAV[6].CLK
CLOCK => \Processor:PC_SAV[7].CLK
CLOCK => \Processor:PC_SAV[8].CLK
CLOCK => \Processor:PC_SAV[9].CLK
CLOCK => \Processor:PC_SAV[10].CLK
CLOCK => \Processor:PC_SAV[11].CLK
CLOCK => \Processor:PC_SAV[12].CLK
CLOCK => \Processor:PC_SAV[13].CLK
CLOCK => \Processor:PC_SAV[14].CLK
CLOCK => \Processor:PC_SAV[15].CLK
CLOCK => \Processor:REG_POINT[0].CLK
CLOCK => \Processor:REG_POINT[1].CLK
CLOCK => \Processor:REG_POINT[2].CLK
CLOCK => \Processor:REG_POINT[3].CLK
CLOCK => \Processor:REG_POINT[4].CLK
CLOCK => \Processor:REG_POINT[5].CLK
CLOCK => \Processor:REG_POINT[6].CLK
CLOCK => \Processor:REG_POINT[7].CLK
CLOCK => \Processor:REG_POINT[8].CLK
CLOCK => \Processor:REG_POINT[9].CLK
CLOCK => \Processor:REG_POINT[10].CLK
CLOCK => \Processor:REG_POINT[11].CLK
CLOCK => \Processor:REG_POINT[12].CLK
CLOCK => \Processor:REG_POINT[13].CLK
CLOCK => \Processor:REG_POINT[14].CLK
CLOCK => \Processor:REG_POINT[15].CLK
CLOCK => \Processor:REG_POINT[16].CLK
CLOCK => \Processor:REG_POINT[17].CLK
CLOCK => \Processor:REG_POINT[18].CLK
CLOCK => \Processor:REG_POINT[19].CLK
CLOCK => \Processor:REG_POINT[20].CLK
CLOCK => \Processor:REG_POINT[21].CLK
CLOCK => \Processor:REG_POINT[22].CLK
CLOCK => \Processor:REG_POINT[23].CLK
CLOCK => \Processor:REG_POINT[24].CLK
CLOCK => \Processor:REG_POINT[25].CLK
CLOCK => \Processor:REG_POINT[26].CLK
CLOCK => \Processor:REG_POINT[27].CLK
CLOCK => \Processor:REG_POINT[28].CLK
CLOCK => \Processor:REG_POINT[29].CLK
CLOCK => \Processor:REG_POINT[30].CLK
CLOCK => \Processor:REG_POINT[31].CLK
CLOCK => \Processor:WB_8.CLK
CLOCK => \Processor:DATA_IN[0].CLK
CLOCK => \Processor:DATA_IN[1].CLK
CLOCK => \Processor:DATA_IN[2].CLK
CLOCK => \Processor:DATA_IN[3].CLK
CLOCK => \Processor:DATA_IN[4].CLK
CLOCK => \Processor:DATA_IN[5].CLK
CLOCK => \Processor:DATA_IN[6].CLK
CLOCK => \Processor:DATA_IN[7].CLK
CLOCK => \Processor:POP.CLK
CLOCK => \Processor:CALL.CLK
CLOCK => \Processor:PUSH.CLK
CLOCK => \Processor:LD_OP[0].CLK
CLOCK => \Processor:LD_OP[1].CLK
CLOCK => \Processor:LD_OP[2].CLK
CLOCK => \Processor:LD_OP[3].CLK
CLOCK => \Processor:LD_OP[4].CLK
CLOCK => \Processor:LD_OP[5].CLK
CLOCK => \Processor:LD_OP[6].CLK
CLOCK => \Processor:LD_OP[7].CLK
CLOCK => \Processor:LD_OP[8].CLK
CLOCK => \Processor:LD_OP[9].CLK
CLOCK => \Processor:LD_OP[10].CLK
CLOCK => \Processor:LD_OP[11].CLK
CLOCK => \Processor:LD_OP[12].CLK
CLOCK => \Processor:LD_OP[13].CLK
CLOCK => \Processor:LD_OP[14].CLK
CLOCK => \Processor:LD_OP[15].CLK
CLOCK => \Processor:LD_OP[16].CLK
CLOCK => \Processor:LD_OP[17].CLK
CLOCK => \Processor:LD_OP[18].CLK
CLOCK => \Processor:LD_OP[19].CLK
CLOCK => \Processor:LD_OP[20].CLK
CLOCK => \Processor:LD_OP[21].CLK
CLOCK => \Processor:LD_OP[22].CLK
CLOCK => \Processor:LD_OP[23].CLK
CLOCK => \Processor:LD_OP[24].CLK
CLOCK => \Processor:LD_OP[25].CLK
CLOCK => \Processor:LD_OP[26].CLK
CLOCK => \Processor:LD_OP[27].CLK
CLOCK => \Processor:LD_OP[28].CLK
CLOCK => \Processor:LD_OP[29].CLK
CLOCK => \Processor:LD_OP[30].CLK
CLOCK => \Processor:LD_OP[31].CLK
CLOCK => \Processor:TEMP[8].CLK
CLOCK => \Processor:TEMP[9].CLK
CLOCK => \Processor:TEMP[10].CLK
CLOCK => \Processor:TEMP[11].CLK
CLOCK => \Processor:TEMP[12].CLK
CLOCK => \Processor:TEMP[13].CLK
CLOCK => \Processor:TEMP[14].CLK
CLOCK => \Processor:TEMP[15].CLK
CLOCK => \Processor:INTERRUPT.CLK
CLOCK => \Processor:INT_SAV[0].CLK
CLOCK => \Processor:INT_SAV[1].CLK
CLOCK => \Processor:INT_SAV[2].CLK
CLOCK => \Processor:INT_SAV[3].CLK
CLOCK => \Processor:INT_SAV[4].CLK
CLOCK => \Processor:INT_SAV[5].CLK
CLOCK => \Processor:INT_SAV[6].CLK
CLOCK => \Processor:INT_SAV[7].CLK
CLOCK => \Processor:INT_SAV[8].CLK
CLOCK => \Processor:INT_SAV[9].CLK
CLOCK => \Processor:INT_SAV[10].CLK
CLOCK => \Processor:INT_SAV[11].CLK
CLOCK => \Processor:INT_SAV[12].CLK
CLOCK => \Processor:INT_SAV[13].CLK
CLOCK => \Processor:INT_SAV[14].CLK
CLOCK => \Processor:INT_SAV[15].CLK
CLOCK => \Processor:LDH_LD.CLK
CLOCK => \Processor:LD_HL.CLK
CLOCK => \Processor:REGISTERS[0][0].CLK
CLOCK => \Processor:REGISTERS[0][1].CLK
CLOCK => \Processor:REGISTERS[0][2].CLK
CLOCK => \Processor:REGISTERS[0][3].CLK
CLOCK => \Processor:REGISTERS[0][4].CLK
CLOCK => \Processor:REGISTERS[0][5].CLK
CLOCK => \Processor:REGISTERS[0][6].CLK
CLOCK => \Processor:REGISTERS[0][7].CLK
CLOCK => \Processor:REGISTERS[0][8].CLK
CLOCK => \Processor:REGISTERS[0][9].CLK
CLOCK => \Processor:REGISTERS[0][10].CLK
CLOCK => \Processor:REGISTERS[0][11].CLK
CLOCK => \Processor:REGISTERS[0][12].CLK
CLOCK => \Processor:REGISTERS[0][13].CLK
CLOCK => \Processor:REGISTERS[0][14].CLK
CLOCK => \Processor:REGISTERS[0][15].CLK
CLOCK => \Processor:REGISTERS[1][0].CLK
CLOCK => \Processor:REGISTERS[1][1].CLK
CLOCK => \Processor:REGISTERS[1][2].CLK
CLOCK => \Processor:REGISTERS[1][3].CLK
CLOCK => \Processor:REGISTERS[1][4].CLK
CLOCK => \Processor:REGISTERS[1][5].CLK
CLOCK => \Processor:REGISTERS[1][6].CLK
CLOCK => \Processor:REGISTERS[1][7].CLK
CLOCK => \Processor:REGISTERS[1][8].CLK
CLOCK => \Processor:REGISTERS[1][9].CLK
CLOCK => \Processor:REGISTERS[1][10].CLK
CLOCK => \Processor:REGISTERS[1][11].CLK
CLOCK => \Processor:REGISTERS[1][12].CLK
CLOCK => \Processor:REGISTERS[1][13].CLK
CLOCK => \Processor:REGISTERS[1][14].CLK
CLOCK => \Processor:REGISTERS[1][15].CLK
CLOCK => \Processor:REGISTERS[2][0].CLK
CLOCK => \Processor:REGISTERS[2][1].CLK
CLOCK => \Processor:REGISTERS[2][2].CLK
CLOCK => \Processor:REGISTERS[2][3].CLK
CLOCK => \Processor:REGISTERS[2][4].CLK
CLOCK => \Processor:REGISTERS[2][5].CLK
CLOCK => \Processor:REGISTERS[2][6].CLK
CLOCK => \Processor:REGISTERS[2][7].CLK
CLOCK => \Processor:REGISTERS[2][8].CLK
CLOCK => \Processor:REGISTERS[2][9].CLK
CLOCK => \Processor:REGISTERS[2][10].CLK
CLOCK => \Processor:REGISTERS[2][11].CLK
CLOCK => \Processor:REGISTERS[2][12].CLK
CLOCK => \Processor:REGISTERS[2][13].CLK
CLOCK => \Processor:REGISTERS[2][14].CLK
CLOCK => \Processor:REGISTERS[2][15].CLK
CLOCK => \Processor:REGISTERS[3][0].CLK
CLOCK => \Processor:REGISTERS[3][1].CLK
CLOCK => \Processor:REGISTERS[3][2].CLK
CLOCK => \Processor:REGISTERS[3][3].CLK
CLOCK => \Processor:REGISTERS[3][4].CLK
CLOCK => \Processor:REGISTERS[3][5].CLK
CLOCK => \Processor:REGISTERS[3][6].CLK
CLOCK => \Processor:REGISTERS[3][7].CLK
CLOCK => \Processor:REGISTERS[3][8].CLK
CLOCK => \Processor:REGISTERS[3][9].CLK
CLOCK => \Processor:REGISTERS[3][10].CLK
CLOCK => \Processor:REGISTERS[3][11].CLK
CLOCK => \Processor:REGISTERS[3][12].CLK
CLOCK => \Processor:REGISTERS[3][13].CLK
CLOCK => \Processor:REGISTERS[3][14].CLK
CLOCK => \Processor:REGISTERS[3][15].CLK
CLOCK => \Processor:REGISTERS[4][0].CLK
CLOCK => \Processor:REGISTERS[4][1].CLK
CLOCK => \Processor:REGISTERS[4][2].CLK
CLOCK => \Processor:REGISTERS[4][3].CLK
CLOCK => \Processor:REGISTERS[4][4].CLK
CLOCK => \Processor:REGISTERS[4][5].CLK
CLOCK => \Processor:REGISTERS[4][6].CLK
CLOCK => \Processor:REGISTERS[4][7].CLK
CLOCK => \Processor:REGISTERS[4][8].CLK
CLOCK => \Processor:REGISTERS[4][9].CLK
CLOCK => \Processor:REGISTERS[4][10].CLK
CLOCK => \Processor:REGISTERS[4][11].CLK
CLOCK => \Processor:REGISTERS[4][12].CLK
CLOCK => \Processor:REGISTERS[4][13].CLK
CLOCK => \Processor:REGISTERS[4][14].CLK
CLOCK => \Processor:REGISTERS[4][15].CLK
CLOCK => \Processor:REGISTERS[5][0].CLK
CLOCK => \Processor:REGISTERS[5][1].CLK
CLOCK => \Processor:REGISTERS[5][2].CLK
CLOCK => \Processor:REGISTERS[5][3].CLK
CLOCK => \Processor:REGISTERS[5][4].CLK
CLOCK => \Processor:REGISTERS[5][5].CLK
CLOCK => \Processor:REGISTERS[5][6].CLK
CLOCK => \Processor:REGISTERS[5][7].CLK
CLOCK => \Processor:REGISTERS[5][8].CLK
CLOCK => \Processor:REGISTERS[5][9].CLK
CLOCK => \Processor:REGISTERS[5][10].CLK
CLOCK => \Processor:REGISTERS[5][11].CLK
CLOCK => \Processor:REGISTERS[5][12].CLK
CLOCK => \Processor:REGISTERS[5][13].CLK
CLOCK => \Processor:REGISTERS[5][14].CLK
CLOCK => \Processor:REGISTERS[5][15].CLK
CLOCK => \Processor:REGISTERS[6][0].CLK
CLOCK => \Processor:REGISTERS[6][1].CLK
CLOCK => \Processor:REGISTERS[6][2].CLK
CLOCK => \Processor:REGISTERS[6][3].CLK
CLOCK => \Processor:REGISTERS[6][4].CLK
CLOCK => \Processor:REGISTERS[6][5].CLK
CLOCK => \Processor:REGISTERS[6][6].CLK
CLOCK => \Processor:REGISTERS[6][7].CLK
CLOCK => \Processor:REGISTERS[6][8].CLK
CLOCK => \Processor:REGISTERS[6][9].CLK
CLOCK => \Processor:REGISTERS[6][10].CLK
CLOCK => \Processor:REGISTERS[6][11].CLK
CLOCK => \Processor:REGISTERS[6][12].CLK
CLOCK => \Processor:REGISTERS[6][13].CLK
CLOCK => \Processor:REGISTERS[6][14].CLK
CLOCK => \Processor:REGISTERS[6][15].CLK
CLOCK => \Processor:REGISTERS[7][0].CLK
CLOCK => \Processor:REGISTERS[7][1].CLK
CLOCK => \Processor:REGISTERS[7][2].CLK
CLOCK => \Processor:REGISTERS[7][3].CLK
CLOCK => \Processor:REGISTERS[7][4].CLK
CLOCK => \Processor:REGISTERS[7][5].CLK
CLOCK => \Processor:REGISTERS[7][6].CLK
CLOCK => \Processor:REGISTERS[7][7].CLK
CLOCK => \Processor:REGISTERS[7][8].CLK
CLOCK => \Processor:REGISTERS[7][9].CLK
CLOCK => \Processor:REGISTERS[7][10].CLK
CLOCK => \Processor:REGISTERS[7][11].CLK
CLOCK => \Processor:REGISTERS[7][12].CLK
CLOCK => \Processor:REGISTERS[7][13].CLK
CLOCK => \Processor:REGISTERS[7][14].CLK
CLOCK => \Processor:REGISTERS[7][15].CLK
CLOCK => \Processor:IP.CLK
CLOCK => \Processor:LDH_IN.CLK
CLOCK => \Processor:LDH_OUT.CLK
CLOCK => \Processor:DI.CLK
CLOCK => \Processor:REG_INDEX[0].CLK
CLOCK => \Processor:REG_INDEX[1].CLK
CLOCK => \Processor:REG_INDEX[2].CLK
CLOCK => \Processor:REG_INDEX[3].CLK
CLOCK => \Processor:REG_INDEX[4].CLK
CLOCK => \Processor:REG_INDEX[5].CLK
CLOCK => \Processor:REG_INDEX[6].CLK
CLOCK => \Processor:REG_INDEX[7].CLK
CLOCK => \Processor:REG_INDEX[8].CLK
CLOCK => \Processor:REG_INDEX[9].CLK
CLOCK => \Processor:REG_INDEX[10].CLK
CLOCK => \Processor:REG_INDEX[11].CLK
CLOCK => \Processor:REG_INDEX[12].CLK
CLOCK => \Processor:REG_INDEX[13].CLK
CLOCK => \Processor:REG_INDEX[14].CLK
CLOCK => \Processor:REG_INDEX[15].CLK
CLOCK => \Processor:REG_INDEX[16].CLK
CLOCK => \Processor:REG_INDEX[17].CLK
CLOCK => \Processor:REG_INDEX[18].CLK
CLOCK => \Processor:REG_INDEX[19].CLK
CLOCK => \Processor:REG_INDEX[20].CLK
CLOCK => \Processor:REG_INDEX[21].CLK
CLOCK => \Processor:REG_INDEX[22].CLK
CLOCK => \Processor:REG_INDEX[23].CLK
CLOCK => \Processor:REG_INDEX[24].CLK
CLOCK => \Processor:REG_INDEX[25].CLK
CLOCK => \Processor:REG_INDEX[26].CLK
CLOCK => \Processor:REG_INDEX[27].CLK
CLOCK => \Processor:REG_INDEX[28].CLK
CLOCK => \Processor:REG_INDEX[29].CLK
CLOCK => \Processor:REG_INDEX[30].CLK
CLOCK => \Processor:REG_INDEX[31].CLK
CLOCK => \Processor:FLAGS[0].CLK
CLOCK => \Processor:FLAGS[3].CLK
CLOCK => \Processor:FLAGS[5].CLK
CLOCK => \Processor:FLAGS[6].CLK
CLOCK => \Processor:FLAGS[8].CLK
CLOCK => \Processor:FLAGS[9].CLK
CLOCK => \Processor:FLAGS[11].CLK
CLOCK => \Processor:FLAGS[12].CLK
CLOCK => \Processor:FLAGS[13].CLK
CLOCK => \Processor:FLAGS[14].CLK
CLOCK => \Processor:FLAGS[15].CLK
CLOCK => \Processor:FLAGS[16].CLK
CLOCK => \Processor:counter[0].CLK
CLOCK => \Processor:counter[1].CLK
CLOCK => \Processor:counter[2].CLK
CLOCK => \Processor:counter[3].CLK
CLOCK => \Processor:counter[4].CLK
CLOCK => \Processor:counter[5].CLK
CLOCK => \Processor:counter[6].CLK
CLOCK => \Processor:counter[7].CLK
CLOCK => \Processor:counter[8].CLK
CLOCK => \Processor:counter[9].CLK
CLOCK => \Processor:counter[10].CLK
CLOCK => \Processor:counter[11].CLK
CLOCK => \Processor:counter[12].CLK
CLOCK => \Processor:counter[13].CLK
CLOCK => \Processor:counter[14].CLK
CLOCK => \Processor:counter[15].CLK
CLOCK => \Processor:counter[16].CLK
CLOCK => \Processor:counter[17].CLK
CLOCK => \Processor:counter[18].CLK
CLOCK => \Processor:counter[19].CLK
CLOCK => \Processor:counter[20].CLK
CLOCK => \Processor:counter[21].CLK
CLOCK => \Processor:counter[22].CLK
CLOCK => \Processor:counter[23].CLK
CLOCK => \Processor:counter[24].CLK
CLOCK => \Processor:counter[25].CLK
CLOCK => \Processor:counter[26].CLK
CLOCK => \Processor:counter[27].CLK
CLOCK => \Processor:counter[28].CLK
CLOCK => \Processor:counter[29].CLK
CLOCK => \Processor:counter[30].CLK
CLOCK => \Processor:counter[31].CLK
INT => Processor.IN1
NMI => Processor.IN1
HALT <= HALT.DB_MAX_OUTPUT_PORT_TYPE
MREQ <= MREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= IORQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD <= RD~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR <= WR~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUSAK <= BUSAK~reg0.DB_MAX_OUTPUT_PORT_TYPE
WAET => ~NO_FANOUT~
BUSRQ => ~NO_FANOUT~
RESET => DATA[7].IN1
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => counter.OUTPUTSELECT
RESET => MI.OUTPUTSELECT
RESET => RD.OUTPUTSELECT
RESET => WR.OUTPUTSELECT
RESET => MREQ.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => FLAGS.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => REG_INDEX.OUTPUTSELECT
RESET => DI.OUTPUTSELECT
RESET => LDH_OUT.OUTPUTSELECT
RESET => LDH_IN.OUTPUTSELECT
RESET => IORQ.OUTPUTSELECT
RESET => IP.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => REGISTERS.OUTPUTSELECT
RESET => LD_HL.OUTPUTSELECT
RESET => LDH_LD.OUTPUTSELECT
RESET => DATA[7].IN1
RESET => \Processor:temp_add[2].ENA
RESET => \Processor:temp_add[1].ENA
RESET => \Processor:temp_add[0].ENA
RESET => ADDRESS[15]~reg0.ENA
RESET => ADDRESS[14]~reg0.ENA
RESET => ADDRESS[13]~reg0.ENA
RESET => ADDRESS[12]~reg0.ENA
RESET => ADDRESS[11]~reg0.ENA
RESET => ADDRESS[10]~reg0.ENA
RESET => ADDRESS[9]~reg0.ENA
RESET => ADDRESS[8]~reg0.ENA
RESET => ADDRESS[7]~reg0.ENA
RESET => ADDRESS[6]~reg0.ENA
RESET => ADDRESS[5]~reg0.ENA
RESET => ADDRESS[4]~reg0.ENA
RESET => ADDRESS[3]~reg0.ENA
RESET => ADDRESS[2]~reg0.ENA
RESET => ADDRESS[1]~reg0.ENA
RESET => ADDRESS[0]~reg0.ENA
RESET => BUSAK~reg0.ENA
RESET => \Processor:temp_add[3].ENA
RESET => \Processor:temp_add[4].ENA
RESET => \Processor:temp_add[5].ENA
RESET => \Processor:temp_add[6].ENA
RESET => \Processor:temp_add[7].ENA
RESET => \Processor:PC_SAV[0].ENA
RESET => \Processor:PC_SAV[1].ENA
RESET => \Processor:PC_SAV[2].ENA
RESET => \Processor:PC_SAV[3].ENA
RESET => \Processor:PC_SAV[4].ENA
RESET => \Processor:PC_SAV[5].ENA
RESET => \Processor:PC_SAV[6].ENA
RESET => \Processor:PC_SAV[7].ENA
RESET => \Processor:PC_SAV[8].ENA
RESET => \Processor:PC_SAV[9].ENA
RESET => \Processor:PC_SAV[10].ENA
RESET => \Processor:PC_SAV[11].ENA
RESET => \Processor:PC_SAV[12].ENA
RESET => \Processor:PC_SAV[13].ENA
RESET => \Processor:PC_SAV[14].ENA
RESET => \Processor:PC_SAV[15].ENA
RESET => \Processor:REG_POINT[0].ENA
RESET => \Processor:REG_POINT[1].ENA
RESET => \Processor:REG_POINT[2].ENA
RESET => \Processor:REG_POINT[3].ENA
RESET => \Processor:REG_POINT[4].ENA
RESET => \Processor:REG_POINT[5].ENA
RESET => \Processor:REG_POINT[6].ENA
RESET => \Processor:REG_POINT[7].ENA
RESET => \Processor:REG_POINT[8].ENA
RESET => \Processor:REG_POINT[9].ENA
RESET => \Processor:REG_POINT[10].ENA
RESET => \Processor:REG_POINT[11].ENA
RESET => \Processor:REG_POINT[12].ENA
RESET => \Processor:REG_POINT[13].ENA
RESET => \Processor:REG_POINT[14].ENA
RESET => \Processor:REG_POINT[15].ENA
RESET => \Processor:REG_POINT[16].ENA
RESET => \Processor:REG_POINT[17].ENA
RESET => \Processor:REG_POINT[18].ENA
RESET => \Processor:REG_POINT[19].ENA
RESET => \Processor:REG_POINT[20].ENA
RESET => \Processor:REG_POINT[21].ENA
RESET => \Processor:REG_POINT[22].ENA
RESET => \Processor:REG_POINT[23].ENA
RESET => \Processor:REG_POINT[24].ENA
RESET => \Processor:REG_POINT[25].ENA
RESET => \Processor:REG_POINT[26].ENA
RESET => \Processor:REG_POINT[27].ENA
RESET => \Processor:REG_POINT[28].ENA
RESET => \Processor:REG_POINT[29].ENA
RESET => \Processor:REG_POINT[30].ENA
RESET => \Processor:REG_POINT[31].ENA
RESET => \Processor:WB_8.ENA
RESET => \Processor:DATA_IN[0].ENA
RESET => \Processor:DATA_IN[1].ENA
RESET => \Processor:DATA_IN[2].ENA
RESET => \Processor:DATA_IN[3].ENA
RESET => \Processor:DATA_IN[4].ENA
RESET => \Processor:DATA_IN[5].ENA
RESET => \Processor:DATA_IN[6].ENA
RESET => \Processor:DATA_IN[7].ENA
RESET => \Processor:POP.ENA
RESET => \Processor:CALL.ENA
RESET => \Processor:PUSH.ENA
RESET => \Processor:LD_OP[0].ENA
RESET => \Processor:LD_OP[1].ENA
RESET => \Processor:LD_OP[2].ENA
RESET => \Processor:LD_OP[3].ENA
RESET => \Processor:LD_OP[4].ENA
RESET => \Processor:LD_OP[5].ENA
RESET => \Processor:LD_OP[6].ENA
RESET => \Processor:LD_OP[7].ENA
RESET => \Processor:LD_OP[8].ENA
RESET => \Processor:LD_OP[9].ENA
RESET => \Processor:LD_OP[10].ENA
RESET => \Processor:LD_OP[11].ENA
RESET => \Processor:LD_OP[12].ENA
RESET => \Processor:LD_OP[13].ENA
RESET => \Processor:LD_OP[14].ENA
RESET => \Processor:LD_OP[15].ENA
RESET => \Processor:LD_OP[16].ENA
RESET => \Processor:LD_OP[17].ENA
RESET => \Processor:LD_OP[18].ENA
RESET => \Processor:LD_OP[19].ENA
RESET => \Processor:LD_OP[20].ENA
RESET => \Processor:LD_OP[21].ENA
RESET => \Processor:LD_OP[22].ENA
RESET => \Processor:LD_OP[23].ENA
RESET => \Processor:LD_OP[24].ENA
RESET => \Processor:LD_OP[25].ENA
RESET => \Processor:LD_OP[26].ENA
RESET => \Processor:LD_OP[27].ENA
RESET => \Processor:LD_OP[28].ENA
RESET => \Processor:LD_OP[29].ENA
RESET => \Processor:LD_OP[30].ENA
RESET => \Processor:LD_OP[31].ENA
RESET => \Processor:TEMP[8].ENA
RESET => \Processor:TEMP[9].ENA
RESET => \Processor:TEMP[10].ENA
RESET => \Processor:TEMP[11].ENA
RESET => \Processor:TEMP[12].ENA
RESET => \Processor:TEMP[13].ENA
RESET => \Processor:TEMP[14].ENA
RESET => \Processor:TEMP[15].ENA
RESET => \Processor:INTERRUPT.ENA
RESET => \Processor:INT_SAV[0].ENA
RESET => \Processor:INT_SAV[1].ENA
RESET => \Processor:INT_SAV[2].ENA
RESET => \Processor:INT_SAV[3].ENA
RESET => \Processor:INT_SAV[4].ENA
RESET => \Processor:INT_SAV[5].ENA
RESET => \Processor:INT_SAV[6].ENA
RESET => \Processor:INT_SAV[7].ENA
RESET => \Processor:INT_SAV[8].ENA
RESET => \Processor:INT_SAV[9].ENA
RESET => \Processor:INT_SAV[10].ENA
RESET => \Processor:INT_SAV[11].ENA
RESET => \Processor:INT_SAV[12].ENA
RESET => \Processor:INT_SAV[13].ENA
RESET => \Processor:INT_SAV[14].ENA
RESET => \Processor:INT_SAV[15].ENA
RESET => \Processor:REGISTERS[0][0].ENA
RESET => \Processor:REGISTERS[0][1].ENA
RESET => \Processor:REGISTERS[0][2].ENA
RESET => \Processor:REGISTERS[0][3].ENA
RESET => \Processor:REGISTERS[0][4].ENA
RESET => \Processor:REGISTERS[0][5].ENA
RESET => \Processor:REGISTERS[0][6].ENA
RESET => \Processor:REGISTERS[0][7].ENA
RESET => \Processor:REGISTERS[0][8].ENA
RESET => \Processor:REGISTERS[0][9].ENA
RESET => \Processor:REGISTERS[0][10].ENA
RESET => \Processor:REGISTERS[0][11].ENA
RESET => \Processor:REGISTERS[0][12].ENA
RESET => \Processor:REGISTERS[0][13].ENA
RESET => \Processor:REGISTERS[0][14].ENA
RESET => \Processor:REGISTERS[0][15].ENA
RESET => \Processor:REGISTERS[1][0].ENA
RESET => \Processor:REGISTERS[1][1].ENA
RESET => \Processor:REGISTERS[1][2].ENA
RESET => \Processor:REGISTERS[1][3].ENA
RESET => \Processor:REGISTERS[1][4].ENA
RESET => \Processor:REGISTERS[1][5].ENA
RESET => \Processor:REGISTERS[1][6].ENA
RESET => \Processor:REGISTERS[1][7].ENA
RESET => \Processor:REGISTERS[1][8].ENA
RESET => \Processor:REGISTERS[1][9].ENA
RESET => \Processor:REGISTERS[1][10].ENA
RESET => \Processor:REGISTERS[1][11].ENA
RESET => \Processor:REGISTERS[1][12].ENA
RESET => \Processor:REGISTERS[1][13].ENA
RESET => \Processor:REGISTERS[1][14].ENA
RESET => \Processor:REGISTERS[1][15].ENA
RESET => \Processor:REGISTERS[2][0].ENA
RESET => \Processor:REGISTERS[2][1].ENA
RESET => \Processor:REGISTERS[2][2].ENA
RESET => \Processor:REGISTERS[2][3].ENA
RESET => \Processor:REGISTERS[2][4].ENA
RESET => \Processor:REGISTERS[2][5].ENA
RESET => \Processor:REGISTERS[2][6].ENA
RESET => \Processor:REGISTERS[2][7].ENA
RESET => \Processor:REGISTERS[2][8].ENA
RESET => \Processor:REGISTERS[2][9].ENA
RESET => \Processor:REGISTERS[2][10].ENA
RESET => \Processor:REGISTERS[2][11].ENA
RESET => \Processor:REGISTERS[2][12].ENA
RESET => \Processor:REGISTERS[2][13].ENA
RESET => \Processor:REGISTERS[2][14].ENA
RESET => \Processor:REGISTERS[2][15].ENA
RESET => \Processor:REGISTERS[3][0].ENA
RESET => \Processor:REGISTERS[3][1].ENA
RESET => \Processor:REGISTERS[3][2].ENA
RESET => \Processor:REGISTERS[3][3].ENA
RESET => \Processor:REGISTERS[3][4].ENA
RESET => \Processor:REGISTERS[3][5].ENA
RESET => \Processor:REGISTERS[3][6].ENA
RESET => \Processor:REGISTERS[3][7].ENA
RESET => \Processor:REGISTERS[3][8].ENA
RESET => \Processor:REGISTERS[3][9].ENA
RESET => \Processor:REGISTERS[3][10].ENA
RESET => \Processor:REGISTERS[3][11].ENA
RESET => \Processor:REGISTERS[3][12].ENA
RESET => \Processor:REGISTERS[3][13].ENA
RESET => \Processor:REGISTERS[3][14].ENA
RESET => \Processor:REGISTERS[3][15].ENA
RESET => \Processor:REGISTERS[4][0].ENA
RESET => \Processor:REGISTERS[4][1].ENA
RESET => \Processor:REGISTERS[4][2].ENA
RESET => \Processor:REGISTERS[4][3].ENA
RESET => \Processor:REGISTERS[4][4].ENA
RESET => \Processor:REGISTERS[4][5].ENA
RESET => \Processor:REGISTERS[4][6].ENA
RESET => \Processor:REGISTERS[4][7].ENA
RESET => \Processor:REGISTERS[4][8].ENA
RESET => \Processor:REGISTERS[4][9].ENA
RESET => \Processor:REGISTERS[4][10].ENA
RESET => \Processor:REGISTERS[4][11].ENA
RESET => \Processor:REGISTERS[4][12].ENA
RESET => \Processor:REGISTERS[4][13].ENA
RESET => \Processor:REGISTERS[4][14].ENA
RESET => \Processor:REGISTERS[4][15].ENA
RESET => \Processor:REGISTERS[6][0].ENA
RESET => \Processor:REGISTERS[6][1].ENA
RESET => \Processor:REGISTERS[6][2].ENA
RESET => \Processor:REGISTERS[6][3].ENA
RESET => \Processor:REGISTERS[6][4].ENA
RESET => \Processor:REGISTERS[6][5].ENA
RESET => \Processor:REGISTERS[6][6].ENA
RESET => \Processor:REGISTERS[6][7].ENA
RESET => \Processor:REGISTERS[6][8].ENA
RESET => \Processor:REGISTERS[6][9].ENA
RESET => \Processor:REGISTERS[6][10].ENA
RESET => \Processor:REGISTERS[6][11].ENA
RESET => \Processor:REGISTERS[6][12].ENA
RESET => \Processor:REGISTERS[6][13].ENA
RESET => \Processor:REGISTERS[6][14].ENA
RESET => \Processor:REGISTERS[6][15].ENA
RESET => \Processor:REGISTERS[7][0].ENA
RESET => \Processor:REGISTERS[7][1].ENA
RESET => \Processor:REGISTERS[7][2].ENA
RESET => \Processor:REGISTERS[7][3].ENA
RESET => \Processor:REGISTERS[7][4].ENA
RESET => \Processor:REGISTERS[7][5].ENA
RESET => \Processor:REGISTERS[7][6].ENA
RESET => \Processor:REGISTERS[7][7].ENA
RESET => \Processor:REGISTERS[7][8].ENA
RESET => \Processor:REGISTERS[7][9].ENA
RESET => \Processor:REGISTERS[7][10].ENA
RESET => \Processor:REGISTERS[7][11].ENA
RESET => \Processor:REGISTERS[7][12].ENA
RESET => \Processor:REGISTERS[7][13].ENA
RESET => \Processor:REGISTERS[7][14].ENA
RESET => \Processor:REGISTERS[7][15].ENA
MI <= MI~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH <= comb.DB_MAX_OUTPUT_PORT_TYPE


|TOP|RAM:IC_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|TOP|RAM:IC_1|altsyncram:altsyncram_component
wren_a => altsyncram_3344:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3344:auto_generated.data_a[0]
data_a[1] => altsyncram_3344:auto_generated.data_a[1]
data_a[2] => altsyncram_3344:auto_generated.data_a[2]
data_a[3] => altsyncram_3344:auto_generated.data_a[3]
data_a[4] => altsyncram_3344:auto_generated.data_a[4]
data_a[5] => altsyncram_3344:auto_generated.data_a[5]
data_a[6] => altsyncram_3344:auto_generated.data_a[6]
data_a[7] => altsyncram_3344:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3344:auto_generated.address_a[0]
address_a[1] => altsyncram_3344:auto_generated.address_a[1]
address_a[2] => altsyncram_3344:auto_generated.address_a[2]
address_a[3] => altsyncram_3344:auto_generated.address_a[3]
address_a[4] => altsyncram_3344:auto_generated.address_a[4]
address_a[5] => altsyncram_3344:auto_generated.address_a[5]
address_a[6] => altsyncram_3344:auto_generated.address_a[6]
address_a[7] => altsyncram_3344:auto_generated.address_a[7]
address_a[8] => altsyncram_3344:auto_generated.address_a[8]
address_a[9] => altsyncram_3344:auto_generated.address_a[9]
address_a[10] => altsyncram_3344:auto_generated.address_a[10]
address_a[11] => altsyncram_3344:auto_generated.address_a[11]
address_a[12] => altsyncram_3344:auto_generated.address_a[12]
address_a[13] => altsyncram_3344:auto_generated.address_a[13]
address_a[14] => altsyncram_3344:auto_generated.address_a[14]
address_a[15] => altsyncram_3344:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3344:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3344:auto_generated.q_a[0]
q_a[1] <= altsyncram_3344:auto_generated.q_a[1]
q_a[2] <= altsyncram_3344:auto_generated.q_a[2]
q_a[3] <= altsyncram_3344:auto_generated.q_a[3]
q_a[4] <= altsyncram_3344:auto_generated.q_a[4]
q_a[5] <= altsyncram_3344:auto_generated.q_a[5]
q_a[6] <= altsyncram_3344:auto_generated.q_a[6]
q_a[7] <= altsyncram_3344:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated
address_a[0] => altsyncram_vi13:altsyncram1.address_a[0]
address_a[1] => altsyncram_vi13:altsyncram1.address_a[1]
address_a[2] => altsyncram_vi13:altsyncram1.address_a[2]
address_a[3] => altsyncram_vi13:altsyncram1.address_a[3]
address_a[4] => altsyncram_vi13:altsyncram1.address_a[4]
address_a[5] => altsyncram_vi13:altsyncram1.address_a[5]
address_a[6] => altsyncram_vi13:altsyncram1.address_a[6]
address_a[7] => altsyncram_vi13:altsyncram1.address_a[7]
address_a[8] => altsyncram_vi13:altsyncram1.address_a[8]
address_a[9] => altsyncram_vi13:altsyncram1.address_a[9]
address_a[10] => altsyncram_vi13:altsyncram1.address_a[10]
address_a[11] => altsyncram_vi13:altsyncram1.address_a[11]
address_a[12] => altsyncram_vi13:altsyncram1.address_a[12]
address_a[13] => altsyncram_vi13:altsyncram1.address_a[13]
address_a[14] => altsyncram_vi13:altsyncram1.address_a[14]
address_a[15] => altsyncram_vi13:altsyncram1.address_a[15]
clock0 => altsyncram_vi13:altsyncram1.clock0
data_a[0] => altsyncram_vi13:altsyncram1.data_a[0]
data_a[1] => altsyncram_vi13:altsyncram1.data_a[1]
data_a[2] => altsyncram_vi13:altsyncram1.data_a[2]
data_a[3] => altsyncram_vi13:altsyncram1.data_a[3]
data_a[4] => altsyncram_vi13:altsyncram1.data_a[4]
data_a[5] => altsyncram_vi13:altsyncram1.data_a[5]
data_a[6] => altsyncram_vi13:altsyncram1.data_a[6]
data_a[7] => altsyncram_vi13:altsyncram1.data_a[7]
q_a[0] <= altsyncram_vi13:altsyncram1.q_a[0]
q_a[1] <= altsyncram_vi13:altsyncram1.q_a[1]
q_a[2] <= altsyncram_vi13:altsyncram1.q_a[2]
q_a[3] <= altsyncram_vi13:altsyncram1.q_a[3]
q_a[4] <= altsyncram_vi13:altsyncram1.q_a[4]
q_a[5] <= altsyncram_vi13:altsyncram1.q_a[5]
q_a[6] <= altsyncram_vi13:altsyncram1.q_a[6]
q_a[7] <= altsyncram_vi13:altsyncram1.q_a[7]
wren_a => altsyncram_vi13:altsyncram1.wren_a


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dla:decode4.data[0]
address_a[13] => decode_61a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dla:decode4.data[1]
address_a[14] => decode_61a:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_dla:decode4.data[2]
address_a[15] => decode_61a:rden_decode_a.data[2]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_dla:decode5.data[0]
address_b[13] => decode_61a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_dla:decode5.data[1]
address_b[14] => decode_61a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_dla:decode5.data[2]
address_b[15] => decode_61a:rden_decode_b.data[2]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a8.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a24.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[0] => ram_block3a40.PORTADATAIN
data_a[0] => ram_block3a48.PORTADATAIN
data_a[0] => ram_block3a56.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a9.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a25.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[1] => ram_block3a41.PORTADATAIN
data_a[1] => ram_block3a49.PORTADATAIN
data_a[1] => ram_block3a57.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a10.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a26.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[2] => ram_block3a42.PORTADATAIN
data_a[2] => ram_block3a50.PORTADATAIN
data_a[2] => ram_block3a58.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a11.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a27.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[3] => ram_block3a43.PORTADATAIN
data_a[3] => ram_block3a51.PORTADATAIN
data_a[3] => ram_block3a59.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a12.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a28.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[4] => ram_block3a44.PORTADATAIN
data_a[4] => ram_block3a52.PORTADATAIN
data_a[4] => ram_block3a60.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a13.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a29.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[5] => ram_block3a45.PORTADATAIN
data_a[5] => ram_block3a53.PORTADATAIN
data_a[5] => ram_block3a61.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a14.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a30.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[6] => ram_block3a46.PORTADATAIN
data_a[6] => ram_block3a54.PORTADATAIN
data_a[6] => ram_block3a62.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a15.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a31.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[7] => ram_block3a47.PORTADATAIN
data_a[7] => ram_block3a55.PORTADATAIN
data_a[7] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a40.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[0] => ram_block3a56.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a41.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[1] => ram_block3a57.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a42.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[2] => ram_block3a58.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a43.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[3] => ram_block3a59.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a28.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a44.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[4] => ram_block3a60.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a29.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a45.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[5] => ram_block3a61.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a30.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a46.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[6] => ram_block3a62.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a31.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a47.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[7] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_tfb:mux6.result[0]
q_a[1] <= mux_tfb:mux6.result[1]
q_a[2] <= mux_tfb:mux6.result[2]
q_a[3] <= mux_tfb:mux6.result[3]
q_a[4] <= mux_tfb:mux6.result[4]
q_a[5] <= mux_tfb:mux6.result[5]
q_a[6] <= mux_tfb:mux6.result[6]
q_a[7] <= mux_tfb:mux6.result[7]
q_b[0] <= mux_tfb:mux7.result[0]
q_b[1] <= mux_tfb:mux7.result[1]
q_b[2] <= mux_tfb:mux7.result[2]
q_b[3] <= mux_tfb:mux7.result[3]
q_b[4] <= mux_tfb:mux7.result[4]
q_b[5] <= mux_tfb:mux7.result[5]
q_b[6] <= mux_tfb:mux7.result[6]
q_b[7] <= mux_tfb:mux7.result[7]
wren_a => decode_dla:decode4.enable
wren_b => decode_dla:decode5.enable


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_dla:decode4
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_dla:decode5
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_61a:rden_decode_a
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_61a:rden_decode_b
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|mux_tfb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|mux_tfb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= ram_rom_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|IMC:IC_2
WR => ~NO_FANOUT~
RD => IO_8[0]_71.DATAIN
RD => DATA[0]_160.DATAIN
MREQ => IO_8[0]$latch.LATCH_ENABLE
MREQ => IO_8[0]_71.LATCH_ENABLE
MREQ => IO_8[1]$latch.LATCH_ENABLE
MREQ => IO_8[2]$latch.LATCH_ENABLE
MREQ => IO_8[3]$latch.LATCH_ENABLE
MREQ => IO_8[4]$latch.LATCH_ENABLE
MREQ => IO_8[5]$latch.LATCH_ENABLE
MREQ => IO_8[6]$latch.LATCH_ENABLE
MREQ => IO_8[7]$latch.LATCH_ENABLE
MREQ => DATA[0]$latch.LATCH_ENABLE
MREQ => DATA[0]_160.LATCH_ENABLE
MREQ => DATA[1]$latch.LATCH_ENABLE
MREQ => DATA[2]$latch.LATCH_ENABLE
MREQ => DATA[3]$latch.LATCH_ENABLE
MREQ => DATA[4]$latch.LATCH_ENABLE
MREQ => DATA[5]$latch.LATCH_ENABLE
MREQ => DATA[6]$latch.LATCH_ENABLE
MREQ => DATA[7]$latch.LATCH_ENABLE
Q[0] => IO_8[0]$latch.DATAIN
Q[1] => IO_8[1]$latch.DATAIN
Q[2] => IO_8[2]$latch.DATAIN
Q[3] => IO_8[3]$latch.DATAIN
Q[4] => IO_8[4]$latch.DATAIN
Q[5] => IO_8[5]$latch.DATAIN
Q[6] => IO_8[6]$latch.DATAIN
Q[7] => IO_8[7]$latch.DATAIN
DATA[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4].DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5].DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6].DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7].DB_MAX_OUTPUT_PORT_TYPE
IO_8[0] <> IO_8[0]
IO_8[1] <> IO_8[1]
IO_8[2] <> IO_8[2]
IO_8[3] <> IO_8[3]
IO_8[4] <> IO_8[4]
IO_8[5] <> IO_8[5]
IO_8[6] <> IO_8[6]
IO_8[7] <> IO_8[7]


|TOP|HX8357_Controller:IC_3
CLOCK => PARAMETERS~11.CLK
CLOCK => PARAMETERS~0.CLK
CLOCK => PARAMETERS~1.CLK
CLOCK => PARAMETERS~2.CLK
CLOCK => PARAMETERS~3.CLK
CLOCK => PARAMETERS~4.CLK
CLOCK => PARAMETERS~5.CLK
CLOCK => PARAMETERS~6.CLK
CLOCK => PARAMETERS~7.CLK
CLOCK => PARAMETERS~8.CLK
CLOCK => PARAMETERS~9.CLK
CLOCK => PARAMETERS~10.CLK
CLOCK => MCU_INT~reg0.CLK
CLOCK => LCD_DAT[0]~reg0.CLK
CLOCK => LCD_DAT[0]~en.CLK
CLOCK => LCD_DAT[1]~reg0.CLK
CLOCK => LCD_DAT[1]~en.CLK
CLOCK => LCD_DAT[2]~reg0.CLK
CLOCK => LCD_DAT[2]~en.CLK
CLOCK => LCD_DAT[3]~reg0.CLK
CLOCK => LCD_DAT[3]~en.CLK
CLOCK => LCD_DAT[4]~reg0.CLK
CLOCK => LCD_DAT[4]~en.CLK
CLOCK => LCD_DAT[5]~reg0.CLK
CLOCK => LCD_DAT[5]~en.CLK
CLOCK => LCD_DAT[6]~reg0.CLK
CLOCK => LCD_DAT[6]~en.CLK
CLOCK => LCD_DAT[7]~reg0.CLK
CLOCK => LCD_DAT[7]~en.CLK
CLOCK => LCD_RD~reg0.CLK
CLOCK => LCD_WR~reg0.CLK
CLOCK => LCD_CS~reg0.CLK
CLOCK => LCD_DCX~reg0.CLK
CLOCK => LCD_RST~reg0.CLK
CLOCK => LEDR[0]~reg0.CLK
CLOCK => LEDR[1]~reg0.CLK
CLOCK => LEDR[2]~reg0.CLK
CLOCK => LEDR[3]~reg0.CLK
CLOCK => LEDR[4]~reg0.CLK
CLOCK => LEDR[5]~reg0.CLK
CLOCK => LEDR[6]~reg0.CLK
CLOCK => LEDR[7]~reg0.CLK
CLOCK => LEDR[8]~reg0.CLK
CLOCK => LEDR[9]~reg0.CLK
CLOCK => DATA[0].CLK
CLOCK => DATA[1].CLK
CLOCK => DATA[2].CLK
CLOCK => DATA[3].CLK
CLOCK => DATA[4].CLK
CLOCK => DATA[5].CLK
CLOCK => DATA[6].CLK
CLOCK => DATA[7].CLK
CLOCK => RW_ENBL.CLK
CLOCK => INDEX[0].CLK
CLOCK => INDEX[1].CLK
CLOCK => INDEX[2].CLK
CLOCK => INDEX[3].CLK
CLOCK => INDEX[4].CLK
CLOCK => INDEX[5].CLK
CLOCK => INDEX[6].CLK
CLOCK => INDEX[7].CLK
CLOCK => INDEX[8].CLK
CLOCK => INDEX[9].CLK
CLOCK => INDEX[10].CLK
CLOCK => INDEX[11].CLK
CLOCK => INDEX[12].CLK
CLOCK => INDEX[13].CLK
CLOCK => INDEX[14].CLK
CLOCK => INDEX[15].CLK
CLOCK => INDEX[16].CLK
CLOCK => INDEX[17].CLK
CLOCK => INDEX[18].CLK
CLOCK => INDEX[19].CLK
CLOCK => INDEX[20].CLK
CLOCK => INDEX[21].CLK
CLOCK => INDEX[22].CLK
CLOCK => INDEX[23].CLK
CLOCK => INDEX[24].CLK
CLOCK => INDEX[25].CLK
CLOCK => INDEX[26].CLK
CLOCK => INDEX[27].CLK
CLOCK => INDEX[28].CLK
CLOCK => INDEX[29].CLK
CLOCK => INDEX[30].CLK
CLOCK => INDEX[31].CLK
CLOCK => GET_DATA[0].CLK
CLOCK => GET_DATA[1].CLK
CLOCK => GET_DATA[2].CLK
CLOCK => GET_DATA[3].CLK
CLOCK => GET_DATA[4].CLK
CLOCK => GET_DATA[5].CLK
CLOCK => GET_DATA[6].CLK
CLOCK => GET_DATA[7].CLK
CLOCK => GET_DATA[8].CLK
CLOCK => GET_DATA[9].CLK
CLOCK => GET_DATA[10].CLK
CLOCK => GET_DATA[11].CLK
CLOCK => GET_DATA[12].CLK
CLOCK => GET_DATA[13].CLK
CLOCK => GET_DATA[14].CLK
CLOCK => GET_DATA[15].CLK
CLOCK => GET_DATA[16].CLK
CLOCK => GET_DATA[17].CLK
CLOCK => GET_DATA[18].CLK
CLOCK => GET_DATA[19].CLK
CLOCK => GET_DATA[20].CLK
CLOCK => GET_DATA[21].CLK
CLOCK => GET_DATA[22].CLK
CLOCK => GET_DATA[23].CLK
CLOCK => GET_DATA[24].CLK
CLOCK => GET_DATA[25].CLK
CLOCK => GET_DATA[26].CLK
CLOCK => GET_DATA[27].CLK
CLOCK => GET_DATA[28].CLK
CLOCK => GET_DATA[29].CLK
CLOCK => GET_DATA[30].CLK
CLOCK => GET_DATA[31].CLK
CLOCK => W_MODE.CLK
CLOCK => R_COUNT[0].CLK
CLOCK => R_COUNT[1].CLK
CLOCK => R_COUNT[2].CLK
CLOCK => R_COUNT[3].CLK
CLOCK => R_COUNT[4].CLK
CLOCK => R_COUNT[5].CLK
CLOCK => R_COUNT[6].CLK
CLOCK => R_COUNT[7].CLK
CLOCK => R_COUNT[8].CLK
CLOCK => R_COUNT[9].CLK
CLOCK => R_COUNT[10].CLK
CLOCK => R_COUNT[11].CLK
CLOCK => R_COUNT[12].CLK
CLOCK => R_COUNT[13].CLK
CLOCK => R_COUNT[14].CLK
CLOCK => R_COUNT[15].CLK
CLOCK => R_COUNT[16].CLK
CLOCK => R_COUNT[17].CLK
CLOCK => R_COUNT[18].CLK
CLOCK => R_COUNT[19].CLK
CLOCK => R_COUNT[20].CLK
CLOCK => R_COUNT[21].CLK
CLOCK => R_COUNT[22].CLK
CLOCK => R_COUNT[23].CLK
CLOCK => R_COUNT[24].CLK
CLOCK => R_COUNT[25].CLK
CLOCK => R_COUNT[26].CLK
CLOCK => R_COUNT[27].CLK
CLOCK => R_COUNT[28].CLK
CLOCK => R_COUNT[29].CLK
CLOCK => R_COUNT[30].CLK
CLOCK => R_COUNT[31].CLK
CLOCK => COUNTER[0].CLK
CLOCK => COUNTER[1].CLK
CLOCK => COUNTER[2].CLK
CLOCK => COUNTER[3].CLK
CLOCK => COUNTER[4].CLK
CLOCK => COUNTER[5].CLK
CLOCK => COUNTER[6].CLK
CLOCK => COUNTER[7].CLK
CLOCK => COUNTER[8].CLK
CLOCK => COUNTER[9].CLK
CLOCK => COUNTER[10].CLK
CLOCK => COUNTER[11].CLK
CLOCK => COUNTER[12].CLK
CLOCK => COUNTER[13].CLK
CLOCK => COUNTER[14].CLK
CLOCK => COUNTER[15].CLK
CLOCK => COUNTER[16].CLK
CLOCK => COUNTER[17].CLK
CLOCK => COUNTER[18].CLK
CLOCK => COUNTER[19].CLK
CLOCK => COUNTER[20].CLK
CLOCK => COUNTER[21].CLK
CLOCK => COUNTER[22].CLK
CLOCK => COUNTER[23].CLK
CLOCK => COUNTER[24].CLK
CLOCK => COUNTER[25].CLK
CLOCK => COUNTER[26].CLK
CLOCK => COUNTER[27].CLK
CLOCK => COUNTER[28].CLK
CLOCK => COUNTER[29].CLK
CLOCK => COUNTER[30].CLK
CLOCK => COUNTER[31].CLK
CLOCK => PARAMETERS.CLK0
RESET => LCD_DAT[7].IN1
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => COUNTER.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => R_COUNT.OUTPUTSELECT
RESET => LCD_DCX.OUTPUTSELECT
RESET => LCD_CS.OUTPUTSELECT
RESET => LCD_WR.OUTPUTSELECT
RESET => LCD_RD.OUTPUTSELECT
RESET => W_MODE.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => GET_DATA.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => INDEX.OUTPUTSELECT
RESET => RW_ENBL.OUTPUTSELECT
RESET => PARAMETERS.OUTPUTSELECT
RESET => LCD_DAT[7].IN1
RESET => DATA[7].ENA
RESET => DATA[6].ENA
RESET => DATA[5].ENA
RESET => DATA[4].ENA
RESET => DATA[3].ENA
RESET => DATA[2].ENA
RESET => DATA[1].ENA
RESET => DATA[0].ENA
RESET => MCU_INT~reg0.ENA
MCU_IORQ => process_0.IN1
MCU_IORQ => process_0.IN1
MCU_IORQ => process_0.IN1
MCU_IORQ => LCD_DCX.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => COUNTER.OUTPUTSELECT
MCU_IORQ => LCD_CS.OUTPUTSELECT
MCU_IORQ => LCD_DAT[7].IN1
MCU_WR => process_0.IN1
MCU_WR => process_0.IN1
MCU_RD => ~NO_FANOUT~
MCU_DAT[0] => Mux0.IN28
MCU_DAT[0] => Mux1.IN28
MCU_DAT[0] => Mux2.IN28
MCU_DAT[0] => Mux3.IN28
MCU_DAT[0] => Mux4.IN27
MCU_DAT[0] => Mux5.IN27
MCU_DAT[0] => Mux6.IN27
MCU_DAT[0] => Mux7.IN27
MCU_DAT[0] => Mux8.IN27
MCU_DAT[0] => Mux9.IN27
MCU_DAT[0] => Mux10.IN27
MCU_DAT[0] => Mux11.IN27
MCU_DAT[0] => Mux12.IN27
MCU_DAT[0] => Mux13.IN27
MCU_DAT[0] => Mux14.IN27
MCU_DAT[0] => Mux15.IN27
MCU_DAT[0] => Mux16.IN27
MCU_DAT[0] => Mux17.IN27
MCU_DAT[0] => Mux18.IN27
MCU_DAT[0] => Mux19.IN27
MCU_DAT[0] => Mux20.IN27
MCU_DAT[0] => Mux21.IN27
MCU_DAT[0] => Mux22.IN27
MCU_DAT[0] => Mux23.IN27
MCU_DAT[0] => Mux24.IN27
MCU_DAT[0] => Mux25.IN27
MCU_DAT[0] => Mux26.IN27
MCU_DAT[0] => Mux27.IN27
MCU_DAT[0] => Mux28.IN27
MCU_DAT[0] => Mux29.IN27
MCU_DAT[0] => Mux30.IN27
MCU_DAT[0] => Mux31.IN27
MCU_DAT[0] => Mux32.IN27
MCU_DAT[0] => Mux33.IN27
MCU_DAT[0] => Mux34.IN27
MCU_DAT[0] => Mux35.IN27
MCU_DAT[0] => Mux36.IN14
MCU_DAT[0] => Mux37.IN14
MCU_DAT[0] => Mux38.IN14
MCU_DAT[0] => Mux39.IN14
MCU_DAT[0] => Mux40.IN14
MCU_DAT[0] => Mux41.IN14
MCU_DAT[0] => Mux42.IN14
MCU_DAT[0] => Mux43.IN14
MCU_DAT[0] => Mux44.IN14
MCU_DAT[0] => Mux45.IN14
MCU_DAT[0] => Mux46.IN14
MCU_DAT[0] => Mux47.IN14
MCU_DAT[0] => Mux48.IN14
MCU_DAT[0] => Mux49.IN14
MCU_DAT[0] => Mux50.IN14
MCU_DAT[0] => Mux51.IN14
MCU_DAT[0] => Mux52.IN14
MCU_DAT[0] => Mux53.IN14
MCU_DAT[0] => Mux54.IN14
MCU_DAT[0] => Mux55.IN14
MCU_DAT[0] => Mux56.IN14
MCU_DAT[0] => Mux57.IN14
MCU_DAT[0] => Mux58.IN14
MCU_DAT[0] => Mux59.IN14
MCU_DAT[0] => Mux60.IN14
MCU_DAT[0] => Mux61.IN14
MCU_DAT[0] => Mux62.IN14
MCU_DAT[0] => Mux63.IN14
MCU_DAT[0] => Mux64.IN14
MCU_DAT[0] => Mux65.IN14
MCU_DAT[0] => Mux66.IN14
MCU_DAT[0] => Mux67.IN14
MCU_DAT[0] => DATA.DATAA
MCU_DAT[0] => PARAMETERS~10.DATAIN
MCU_DAT[0] => Mux76.IN32
MCU_DAT[0] => Mux75.IN32
MCU_DAT[0] => Mux74.IN32
MCU_DAT[0] => Mux73.IN32
MCU_DAT[0] => Mux72.IN32
MCU_DAT[0] => Mux71.IN32
MCU_DAT[0] => Mux70.IN32
MCU_DAT[0] => Mux69.IN32
MCU_DAT[0] => Mux68.IN263
MCU_DAT[0] => Equal7.IN4
MCU_DAT[0] => PARAMETERS.DATAIN
MCU_DAT[1] => Mux0.IN27
MCU_DAT[1] => Mux1.IN27
MCU_DAT[1] => Mux2.IN27
MCU_DAT[1] => Mux3.IN27
MCU_DAT[1] => Mux4.IN26
MCU_DAT[1] => Mux5.IN26
MCU_DAT[1] => Mux6.IN26
MCU_DAT[1] => Mux7.IN26
MCU_DAT[1] => Mux8.IN26
MCU_DAT[1] => Mux9.IN26
MCU_DAT[1] => Mux10.IN26
MCU_DAT[1] => Mux11.IN26
MCU_DAT[1] => Mux12.IN26
MCU_DAT[1] => Mux13.IN26
MCU_DAT[1] => Mux14.IN26
MCU_DAT[1] => Mux15.IN26
MCU_DAT[1] => Mux16.IN26
MCU_DAT[1] => Mux17.IN26
MCU_DAT[1] => Mux18.IN26
MCU_DAT[1] => Mux19.IN26
MCU_DAT[1] => Mux20.IN26
MCU_DAT[1] => Mux21.IN26
MCU_DAT[1] => Mux22.IN26
MCU_DAT[1] => Mux23.IN26
MCU_DAT[1] => Mux24.IN26
MCU_DAT[1] => Mux25.IN26
MCU_DAT[1] => Mux26.IN26
MCU_DAT[1] => Mux27.IN26
MCU_DAT[1] => Mux28.IN26
MCU_DAT[1] => Mux29.IN26
MCU_DAT[1] => Mux30.IN26
MCU_DAT[1] => Mux31.IN26
MCU_DAT[1] => Mux32.IN26
MCU_DAT[1] => Mux33.IN26
MCU_DAT[1] => Mux34.IN26
MCU_DAT[1] => Mux35.IN26
MCU_DAT[1] => Mux36.IN13
MCU_DAT[1] => Mux37.IN13
MCU_DAT[1] => Mux38.IN13
MCU_DAT[1] => Mux39.IN13
MCU_DAT[1] => Mux40.IN13
MCU_DAT[1] => Mux41.IN13
MCU_DAT[1] => Mux42.IN13
MCU_DAT[1] => Mux43.IN13
MCU_DAT[1] => Mux44.IN13
MCU_DAT[1] => Mux45.IN13
MCU_DAT[1] => Mux46.IN13
MCU_DAT[1] => Mux47.IN13
MCU_DAT[1] => Mux48.IN13
MCU_DAT[1] => Mux49.IN13
MCU_DAT[1] => Mux50.IN13
MCU_DAT[1] => Mux51.IN13
MCU_DAT[1] => Mux52.IN13
MCU_DAT[1] => Mux53.IN13
MCU_DAT[1] => Mux54.IN13
MCU_DAT[1] => Mux55.IN13
MCU_DAT[1] => Mux56.IN13
MCU_DAT[1] => Mux57.IN13
MCU_DAT[1] => Mux58.IN13
MCU_DAT[1] => Mux59.IN13
MCU_DAT[1] => Mux60.IN13
MCU_DAT[1] => Mux61.IN13
MCU_DAT[1] => Mux62.IN13
MCU_DAT[1] => Mux63.IN13
MCU_DAT[1] => Mux64.IN13
MCU_DAT[1] => Mux65.IN13
MCU_DAT[1] => Mux66.IN13
MCU_DAT[1] => Mux67.IN13
MCU_DAT[1] => DATA.DATAA
MCU_DAT[1] => PARAMETERS~9.DATAIN
MCU_DAT[1] => Mux76.IN31
MCU_DAT[1] => Mux75.IN31
MCU_DAT[1] => Mux74.IN31
MCU_DAT[1] => Mux73.IN31
MCU_DAT[1] => Mux72.IN31
MCU_DAT[1] => Mux71.IN31
MCU_DAT[1] => Mux70.IN31
MCU_DAT[1] => Mux69.IN31
MCU_DAT[1] => Mux68.IN262
MCU_DAT[1] => Equal7.IN3
MCU_DAT[1] => PARAMETERS.DATAIN1
MCU_DAT[2] => Mux0.IN26
MCU_DAT[2] => Mux1.IN26
MCU_DAT[2] => Mux2.IN26
MCU_DAT[2] => Mux3.IN26
MCU_DAT[2] => Mux4.IN25
MCU_DAT[2] => Mux5.IN25
MCU_DAT[2] => Mux6.IN25
MCU_DAT[2] => Mux7.IN25
MCU_DAT[2] => Mux8.IN25
MCU_DAT[2] => Mux9.IN25
MCU_DAT[2] => Mux10.IN25
MCU_DAT[2] => Mux11.IN25
MCU_DAT[2] => Mux12.IN25
MCU_DAT[2] => Mux13.IN25
MCU_DAT[2] => Mux14.IN25
MCU_DAT[2] => Mux15.IN25
MCU_DAT[2] => Mux16.IN25
MCU_DAT[2] => Mux17.IN25
MCU_DAT[2] => Mux18.IN25
MCU_DAT[2] => Mux19.IN25
MCU_DAT[2] => Mux20.IN25
MCU_DAT[2] => Mux21.IN25
MCU_DAT[2] => Mux22.IN25
MCU_DAT[2] => Mux23.IN25
MCU_DAT[2] => Mux24.IN25
MCU_DAT[2] => Mux25.IN25
MCU_DAT[2] => Mux26.IN25
MCU_DAT[2] => Mux27.IN25
MCU_DAT[2] => Mux28.IN25
MCU_DAT[2] => Mux29.IN25
MCU_DAT[2] => Mux30.IN25
MCU_DAT[2] => Mux31.IN25
MCU_DAT[2] => Mux32.IN25
MCU_DAT[2] => Mux33.IN25
MCU_DAT[2] => Mux34.IN25
MCU_DAT[2] => Mux35.IN25
MCU_DAT[2] => Mux36.IN12
MCU_DAT[2] => Mux37.IN12
MCU_DAT[2] => Mux38.IN12
MCU_DAT[2] => Mux39.IN12
MCU_DAT[2] => Mux40.IN12
MCU_DAT[2] => Mux41.IN12
MCU_DAT[2] => Mux42.IN12
MCU_DAT[2] => Mux43.IN12
MCU_DAT[2] => Mux44.IN12
MCU_DAT[2] => Mux45.IN12
MCU_DAT[2] => Mux46.IN12
MCU_DAT[2] => Mux47.IN12
MCU_DAT[2] => Mux48.IN12
MCU_DAT[2] => Mux49.IN12
MCU_DAT[2] => Mux50.IN12
MCU_DAT[2] => Mux51.IN12
MCU_DAT[2] => Mux52.IN12
MCU_DAT[2] => Mux53.IN12
MCU_DAT[2] => Mux54.IN12
MCU_DAT[2] => Mux55.IN12
MCU_DAT[2] => Mux56.IN12
MCU_DAT[2] => Mux57.IN12
MCU_DAT[2] => Mux58.IN12
MCU_DAT[2] => Mux59.IN12
MCU_DAT[2] => Mux60.IN12
MCU_DAT[2] => Mux61.IN12
MCU_DAT[2] => Mux62.IN12
MCU_DAT[2] => Mux63.IN12
MCU_DAT[2] => Mux64.IN12
MCU_DAT[2] => Mux65.IN12
MCU_DAT[2] => Mux66.IN12
MCU_DAT[2] => Mux67.IN12
MCU_DAT[2] => DATA.DATAA
MCU_DAT[2] => PARAMETERS~8.DATAIN
MCU_DAT[2] => Mux76.IN30
MCU_DAT[2] => Mux75.IN30
MCU_DAT[2] => Mux74.IN30
MCU_DAT[2] => Mux73.IN30
MCU_DAT[2] => Mux72.IN30
MCU_DAT[2] => Mux71.IN30
MCU_DAT[2] => Mux70.IN30
MCU_DAT[2] => Mux69.IN30
MCU_DAT[2] => Mux68.IN261
MCU_DAT[2] => Equal7.IN7
MCU_DAT[2] => PARAMETERS.DATAIN2
MCU_DAT[3] => Mux0.IN25
MCU_DAT[3] => Mux1.IN25
MCU_DAT[3] => Mux2.IN25
MCU_DAT[3] => Mux3.IN25
MCU_DAT[3] => Mux4.IN24
MCU_DAT[3] => Mux5.IN24
MCU_DAT[3] => Mux6.IN24
MCU_DAT[3] => Mux7.IN24
MCU_DAT[3] => Mux8.IN24
MCU_DAT[3] => Mux9.IN24
MCU_DAT[3] => Mux10.IN24
MCU_DAT[3] => Mux11.IN24
MCU_DAT[3] => Mux12.IN24
MCU_DAT[3] => Mux13.IN24
MCU_DAT[3] => Mux14.IN24
MCU_DAT[3] => Mux15.IN24
MCU_DAT[3] => Mux16.IN24
MCU_DAT[3] => Mux17.IN24
MCU_DAT[3] => Mux18.IN24
MCU_DAT[3] => Mux19.IN24
MCU_DAT[3] => Mux20.IN24
MCU_DAT[3] => Mux21.IN24
MCU_DAT[3] => Mux22.IN24
MCU_DAT[3] => Mux23.IN24
MCU_DAT[3] => Mux24.IN24
MCU_DAT[3] => Mux25.IN24
MCU_DAT[3] => Mux26.IN24
MCU_DAT[3] => Mux27.IN24
MCU_DAT[3] => Mux28.IN24
MCU_DAT[3] => Mux29.IN24
MCU_DAT[3] => Mux30.IN24
MCU_DAT[3] => Mux31.IN24
MCU_DAT[3] => Mux32.IN24
MCU_DAT[3] => Mux33.IN24
MCU_DAT[3] => Mux34.IN24
MCU_DAT[3] => Mux35.IN24
MCU_DAT[3] => Mux36.IN11
MCU_DAT[3] => Mux37.IN11
MCU_DAT[3] => Mux38.IN11
MCU_DAT[3] => Mux39.IN11
MCU_DAT[3] => Mux40.IN11
MCU_DAT[3] => Mux41.IN11
MCU_DAT[3] => Mux42.IN11
MCU_DAT[3] => Mux43.IN11
MCU_DAT[3] => Mux44.IN11
MCU_DAT[3] => Mux45.IN11
MCU_DAT[3] => Mux46.IN11
MCU_DAT[3] => Mux47.IN11
MCU_DAT[3] => Mux48.IN11
MCU_DAT[3] => Mux49.IN11
MCU_DAT[3] => Mux50.IN11
MCU_DAT[3] => Mux51.IN11
MCU_DAT[3] => Mux52.IN11
MCU_DAT[3] => Mux53.IN11
MCU_DAT[3] => Mux54.IN11
MCU_DAT[3] => Mux55.IN11
MCU_DAT[3] => Mux56.IN11
MCU_DAT[3] => Mux57.IN11
MCU_DAT[3] => Mux58.IN11
MCU_DAT[3] => Mux59.IN11
MCU_DAT[3] => Mux60.IN11
MCU_DAT[3] => Mux61.IN11
MCU_DAT[3] => Mux62.IN11
MCU_DAT[3] => Mux63.IN11
MCU_DAT[3] => Mux64.IN11
MCU_DAT[3] => Mux65.IN11
MCU_DAT[3] => Mux66.IN11
MCU_DAT[3] => Mux67.IN11
MCU_DAT[3] => DATA.DATAA
MCU_DAT[3] => PARAMETERS~7.DATAIN
MCU_DAT[3] => Mux76.IN29
MCU_DAT[3] => Mux75.IN29
MCU_DAT[3] => Mux74.IN29
MCU_DAT[3] => Mux73.IN29
MCU_DAT[3] => Mux72.IN29
MCU_DAT[3] => Mux71.IN29
MCU_DAT[3] => Mux70.IN29
MCU_DAT[3] => Mux69.IN29
MCU_DAT[3] => Mux68.IN260
MCU_DAT[3] => Equal7.IN6
MCU_DAT[3] => PARAMETERS.DATAIN3
MCU_DAT[4] => Mux0.IN24
MCU_DAT[4] => Mux1.IN24
MCU_DAT[4] => Mux2.IN24
MCU_DAT[4] => Mux3.IN24
MCU_DAT[4] => Mux4.IN23
MCU_DAT[4] => Mux5.IN23
MCU_DAT[4] => Mux6.IN23
MCU_DAT[4] => Mux7.IN23
MCU_DAT[4] => Mux8.IN23
MCU_DAT[4] => Mux9.IN23
MCU_DAT[4] => Mux10.IN23
MCU_DAT[4] => Mux11.IN23
MCU_DAT[4] => Mux12.IN23
MCU_DAT[4] => Mux13.IN23
MCU_DAT[4] => Mux14.IN23
MCU_DAT[4] => Mux15.IN23
MCU_DAT[4] => Mux16.IN23
MCU_DAT[4] => Mux17.IN23
MCU_DAT[4] => Mux18.IN23
MCU_DAT[4] => Mux19.IN23
MCU_DAT[4] => Mux20.IN23
MCU_DAT[4] => Mux21.IN23
MCU_DAT[4] => Mux22.IN23
MCU_DAT[4] => Mux23.IN23
MCU_DAT[4] => Mux24.IN23
MCU_DAT[4] => Mux25.IN23
MCU_DAT[4] => Mux26.IN23
MCU_DAT[4] => Mux27.IN23
MCU_DAT[4] => Mux28.IN23
MCU_DAT[4] => Mux29.IN23
MCU_DAT[4] => Mux30.IN23
MCU_DAT[4] => Mux31.IN23
MCU_DAT[4] => Mux32.IN23
MCU_DAT[4] => Mux33.IN23
MCU_DAT[4] => Mux34.IN23
MCU_DAT[4] => Mux35.IN23
MCU_DAT[4] => Mux36.IN10
MCU_DAT[4] => Mux37.IN10
MCU_DAT[4] => Mux38.IN10
MCU_DAT[4] => Mux39.IN10
MCU_DAT[4] => Mux40.IN10
MCU_DAT[4] => Mux41.IN10
MCU_DAT[4] => Mux42.IN10
MCU_DAT[4] => Mux43.IN10
MCU_DAT[4] => Mux44.IN10
MCU_DAT[4] => Mux45.IN10
MCU_DAT[4] => Mux46.IN10
MCU_DAT[4] => Mux47.IN10
MCU_DAT[4] => Mux48.IN10
MCU_DAT[4] => Mux49.IN10
MCU_DAT[4] => Mux50.IN10
MCU_DAT[4] => Mux51.IN10
MCU_DAT[4] => Mux52.IN10
MCU_DAT[4] => Mux53.IN10
MCU_DAT[4] => Mux54.IN10
MCU_DAT[4] => Mux55.IN10
MCU_DAT[4] => Mux56.IN10
MCU_DAT[4] => Mux57.IN10
MCU_DAT[4] => Mux58.IN10
MCU_DAT[4] => Mux59.IN10
MCU_DAT[4] => Mux60.IN10
MCU_DAT[4] => Mux61.IN10
MCU_DAT[4] => Mux62.IN10
MCU_DAT[4] => Mux63.IN10
MCU_DAT[4] => Mux64.IN10
MCU_DAT[4] => Mux65.IN10
MCU_DAT[4] => Mux66.IN10
MCU_DAT[4] => Mux67.IN10
MCU_DAT[4] => DATA.DATAA
MCU_DAT[4] => PARAMETERS~6.DATAIN
MCU_DAT[4] => Mux76.IN28
MCU_DAT[4] => Mux75.IN28
MCU_DAT[4] => Mux74.IN28
MCU_DAT[4] => Mux73.IN28
MCU_DAT[4] => Mux72.IN28
MCU_DAT[4] => Mux71.IN28
MCU_DAT[4] => Mux70.IN28
MCU_DAT[4] => Mux69.IN28
MCU_DAT[4] => Mux68.IN259
MCU_DAT[4] => Equal7.IN2
MCU_DAT[4] => PARAMETERS.DATAIN4
MCU_DAT[5] => Mux0.IN23
MCU_DAT[5] => Mux1.IN23
MCU_DAT[5] => Mux2.IN23
MCU_DAT[5] => Mux3.IN23
MCU_DAT[5] => Mux4.IN22
MCU_DAT[5] => Mux5.IN22
MCU_DAT[5] => Mux6.IN22
MCU_DAT[5] => Mux7.IN22
MCU_DAT[5] => Mux8.IN22
MCU_DAT[5] => Mux9.IN22
MCU_DAT[5] => Mux10.IN22
MCU_DAT[5] => Mux11.IN22
MCU_DAT[5] => Mux12.IN22
MCU_DAT[5] => Mux13.IN22
MCU_DAT[5] => Mux14.IN22
MCU_DAT[5] => Mux15.IN22
MCU_DAT[5] => Mux16.IN22
MCU_DAT[5] => Mux17.IN22
MCU_DAT[5] => Mux18.IN22
MCU_DAT[5] => Mux19.IN22
MCU_DAT[5] => Mux20.IN22
MCU_DAT[5] => Mux21.IN22
MCU_DAT[5] => Mux22.IN22
MCU_DAT[5] => Mux23.IN22
MCU_DAT[5] => Mux24.IN22
MCU_DAT[5] => Mux25.IN22
MCU_DAT[5] => Mux26.IN22
MCU_DAT[5] => Mux27.IN22
MCU_DAT[5] => Mux28.IN22
MCU_DAT[5] => Mux29.IN22
MCU_DAT[5] => Mux30.IN22
MCU_DAT[5] => Mux31.IN22
MCU_DAT[5] => Mux32.IN22
MCU_DAT[5] => Mux33.IN22
MCU_DAT[5] => Mux34.IN22
MCU_DAT[5] => Mux35.IN22
MCU_DAT[5] => Mux36.IN9
MCU_DAT[5] => Mux37.IN9
MCU_DAT[5] => Mux38.IN9
MCU_DAT[5] => Mux39.IN9
MCU_DAT[5] => Mux40.IN9
MCU_DAT[5] => Mux41.IN9
MCU_DAT[5] => Mux42.IN9
MCU_DAT[5] => Mux43.IN9
MCU_DAT[5] => Mux44.IN9
MCU_DAT[5] => Mux45.IN9
MCU_DAT[5] => Mux46.IN9
MCU_DAT[5] => Mux47.IN9
MCU_DAT[5] => Mux48.IN9
MCU_DAT[5] => Mux49.IN9
MCU_DAT[5] => Mux50.IN9
MCU_DAT[5] => Mux51.IN9
MCU_DAT[5] => Mux52.IN9
MCU_DAT[5] => Mux53.IN9
MCU_DAT[5] => Mux54.IN9
MCU_DAT[5] => Mux55.IN9
MCU_DAT[5] => Mux56.IN9
MCU_DAT[5] => Mux57.IN9
MCU_DAT[5] => Mux58.IN9
MCU_DAT[5] => Mux59.IN9
MCU_DAT[5] => Mux60.IN9
MCU_DAT[5] => Mux61.IN9
MCU_DAT[5] => Mux62.IN9
MCU_DAT[5] => Mux63.IN9
MCU_DAT[5] => Mux64.IN9
MCU_DAT[5] => Mux65.IN9
MCU_DAT[5] => Mux66.IN9
MCU_DAT[5] => Mux67.IN9
MCU_DAT[5] => DATA.DATAA
MCU_DAT[5] => PARAMETERS~5.DATAIN
MCU_DAT[5] => Mux76.IN27
MCU_DAT[5] => Mux75.IN27
MCU_DAT[5] => Mux74.IN27
MCU_DAT[5] => Mux73.IN27
MCU_DAT[5] => Mux72.IN27
MCU_DAT[5] => Mux71.IN27
MCU_DAT[5] => Mux70.IN27
MCU_DAT[5] => Mux69.IN27
MCU_DAT[5] => Mux68.IN258
MCU_DAT[5] => Equal7.IN5
MCU_DAT[5] => PARAMETERS.DATAIN5
MCU_DAT[6] => Mux0.IN22
MCU_DAT[6] => Mux1.IN22
MCU_DAT[6] => Mux2.IN22
MCU_DAT[6] => Mux3.IN22
MCU_DAT[6] => Mux4.IN21
MCU_DAT[6] => Mux5.IN21
MCU_DAT[6] => Mux6.IN21
MCU_DAT[6] => Mux7.IN21
MCU_DAT[6] => Mux8.IN21
MCU_DAT[6] => Mux9.IN21
MCU_DAT[6] => Mux10.IN21
MCU_DAT[6] => Mux11.IN21
MCU_DAT[6] => Mux12.IN21
MCU_DAT[6] => Mux13.IN21
MCU_DAT[6] => Mux14.IN21
MCU_DAT[6] => Mux15.IN21
MCU_DAT[6] => Mux16.IN21
MCU_DAT[6] => Mux17.IN21
MCU_DAT[6] => Mux18.IN21
MCU_DAT[6] => Mux19.IN21
MCU_DAT[6] => Mux20.IN21
MCU_DAT[6] => Mux21.IN21
MCU_DAT[6] => Mux22.IN21
MCU_DAT[6] => Mux23.IN21
MCU_DAT[6] => Mux24.IN21
MCU_DAT[6] => Mux25.IN21
MCU_DAT[6] => Mux26.IN21
MCU_DAT[6] => Mux27.IN21
MCU_DAT[6] => Mux28.IN21
MCU_DAT[6] => Mux29.IN21
MCU_DAT[6] => Mux30.IN21
MCU_DAT[6] => Mux31.IN21
MCU_DAT[6] => Mux32.IN21
MCU_DAT[6] => Mux33.IN21
MCU_DAT[6] => Mux34.IN21
MCU_DAT[6] => Mux35.IN21
MCU_DAT[6] => Mux36.IN8
MCU_DAT[6] => Mux37.IN8
MCU_DAT[6] => Mux38.IN8
MCU_DAT[6] => Mux39.IN8
MCU_DAT[6] => Mux40.IN8
MCU_DAT[6] => Mux41.IN8
MCU_DAT[6] => Mux42.IN8
MCU_DAT[6] => Mux43.IN8
MCU_DAT[6] => Mux44.IN8
MCU_DAT[6] => Mux45.IN8
MCU_DAT[6] => Mux46.IN8
MCU_DAT[6] => Mux47.IN8
MCU_DAT[6] => Mux48.IN8
MCU_DAT[6] => Mux49.IN8
MCU_DAT[6] => Mux50.IN8
MCU_DAT[6] => Mux51.IN8
MCU_DAT[6] => Mux52.IN8
MCU_DAT[6] => Mux53.IN8
MCU_DAT[6] => Mux54.IN8
MCU_DAT[6] => Mux55.IN8
MCU_DAT[6] => Mux56.IN8
MCU_DAT[6] => Mux57.IN8
MCU_DAT[6] => Mux58.IN8
MCU_DAT[6] => Mux59.IN8
MCU_DAT[6] => Mux60.IN8
MCU_DAT[6] => Mux61.IN8
MCU_DAT[6] => Mux62.IN8
MCU_DAT[6] => Mux63.IN8
MCU_DAT[6] => Mux64.IN8
MCU_DAT[6] => Mux65.IN8
MCU_DAT[6] => Mux66.IN8
MCU_DAT[6] => Mux67.IN8
MCU_DAT[6] => DATA.DATAA
MCU_DAT[6] => PARAMETERS~4.DATAIN
MCU_DAT[6] => Mux76.IN26
MCU_DAT[6] => Mux75.IN26
MCU_DAT[6] => Mux74.IN26
MCU_DAT[6] => Mux73.IN26
MCU_DAT[6] => Mux72.IN26
MCU_DAT[6] => Mux71.IN26
MCU_DAT[6] => Mux70.IN26
MCU_DAT[6] => Mux69.IN26
MCU_DAT[6] => Mux68.IN257
MCU_DAT[6] => Equal7.IN1
MCU_DAT[6] => PARAMETERS.DATAIN6
MCU_DAT[7] => Mux0.IN21
MCU_DAT[7] => Mux1.IN21
MCU_DAT[7] => Mux2.IN21
MCU_DAT[7] => Mux3.IN21
MCU_DAT[7] => Mux4.IN20
MCU_DAT[7] => Mux5.IN20
MCU_DAT[7] => Mux6.IN20
MCU_DAT[7] => Mux7.IN20
MCU_DAT[7] => Mux8.IN20
MCU_DAT[7] => Mux9.IN20
MCU_DAT[7] => Mux10.IN20
MCU_DAT[7] => Mux11.IN20
MCU_DAT[7] => Mux12.IN20
MCU_DAT[7] => Mux13.IN20
MCU_DAT[7] => Mux14.IN20
MCU_DAT[7] => Mux15.IN20
MCU_DAT[7] => Mux16.IN20
MCU_DAT[7] => Mux17.IN20
MCU_DAT[7] => Mux18.IN20
MCU_DAT[7] => Mux19.IN20
MCU_DAT[7] => Mux20.IN20
MCU_DAT[7] => Mux21.IN20
MCU_DAT[7] => Mux22.IN20
MCU_DAT[7] => Mux23.IN20
MCU_DAT[7] => Mux24.IN20
MCU_DAT[7] => Mux25.IN20
MCU_DAT[7] => Mux26.IN20
MCU_DAT[7] => Mux27.IN20
MCU_DAT[7] => Mux28.IN20
MCU_DAT[7] => Mux29.IN20
MCU_DAT[7] => Mux30.IN20
MCU_DAT[7] => Mux31.IN20
MCU_DAT[7] => Mux32.IN20
MCU_DAT[7] => Mux33.IN20
MCU_DAT[7] => Mux34.IN20
MCU_DAT[7] => Mux35.IN20
MCU_DAT[7] => Mux36.IN7
MCU_DAT[7] => Mux37.IN7
MCU_DAT[7] => Mux38.IN7
MCU_DAT[7] => Mux39.IN7
MCU_DAT[7] => Mux40.IN7
MCU_DAT[7] => Mux41.IN7
MCU_DAT[7] => Mux42.IN7
MCU_DAT[7] => Mux43.IN7
MCU_DAT[7] => Mux44.IN7
MCU_DAT[7] => Mux45.IN7
MCU_DAT[7] => Mux46.IN7
MCU_DAT[7] => Mux47.IN7
MCU_DAT[7] => Mux48.IN7
MCU_DAT[7] => Mux49.IN7
MCU_DAT[7] => Mux50.IN7
MCU_DAT[7] => Mux51.IN7
MCU_DAT[7] => Mux52.IN7
MCU_DAT[7] => Mux53.IN7
MCU_DAT[7] => Mux54.IN7
MCU_DAT[7] => Mux55.IN7
MCU_DAT[7] => Mux56.IN7
MCU_DAT[7] => Mux57.IN7
MCU_DAT[7] => Mux58.IN7
MCU_DAT[7] => Mux59.IN7
MCU_DAT[7] => Mux60.IN7
MCU_DAT[7] => Mux61.IN7
MCU_DAT[7] => Mux62.IN7
MCU_DAT[7] => Mux63.IN7
MCU_DAT[7] => Mux64.IN7
MCU_DAT[7] => Mux65.IN7
MCU_DAT[7] => Mux66.IN7
MCU_DAT[7] => Mux67.IN7
MCU_DAT[7] => DATA.DATAA
MCU_DAT[7] => PARAMETERS~3.DATAIN
MCU_DAT[7] => Mux76.IN25
MCU_DAT[7] => Mux75.IN25
MCU_DAT[7] => Mux74.IN25
MCU_DAT[7] => Mux73.IN25
MCU_DAT[7] => Mux72.IN25
MCU_DAT[7] => Mux71.IN25
MCU_DAT[7] => Mux70.IN25
MCU_DAT[7] => Mux69.IN25
MCU_DAT[7] => Mux68.IN256
MCU_DAT[7] => Equal7.IN0
MCU_DAT[7] => PARAMETERS.DATAIN7
MCU_ADD[0] => Equal1.IN7
MCU_ADD[1] => Equal1.IN2
MCU_ADD[2] => Equal1.IN6
MCU_ADD[3] => Equal1.IN5
MCU_ADD[4] => Equal1.IN1
MCU_ADD[5] => Equal1.IN0
MCU_ADD[6] => Equal1.IN4
MCU_ADD[7] => Equal1.IN3
MCU_INT <= MCU_INT~reg0.DB_MAX_OUTPUT_PORT_TYPE
MCU_BUSRQ <= comb.DB_MAX_OUTPUT_PORT_TYPE
LCD_RST <= LCD_RST~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_CS <= LCD_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DCX <= LCD_DCX~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_WR <= LCD_WR~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RD <= LCD_RD~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DAT[0] <> LCD_DAT[0]
LCD_DAT[1] <> LCD_DAT[1]
LCD_DAT[2] <> LCD_DAT[2]
LCD_DAT[3] <> LCD_DAT[3]
LCD_DAT[4] <> LCD_DAT[4]
LCD_DAT[5] <> LCD_DAT[5]
LCD_DAT[6] <> LCD_DAT[6]
LCD_DAT[7] <> LCD_DAT[7]
LEDR[0] <= LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => LEDR[0]~reg0.DATAIN
SW[1] => LEDR[1]~reg0.DATAIN
SW[2] => LEDR[2]~reg0.DATAIN
SW[3] => LEDR[3]~reg0.DATAIN
SW[4] => LEDR[4]~reg0.DATAIN
SW[5] => LEDR[5]~reg0.DATAIN
SW[6] => LEDR[6]~reg0.DATAIN
SW[7] => LEDR[7]~reg0.DATAIN
SW[8] => LCD_RST~reg0.DATAIN


|TOP|CLOCK:IC_4
refclk => CLOCK_0002:clock_inst.refclk
rst => CLOCK_0002:clock_inst.rst
outclk_1 <= CLOCK_0002:clock_inst.outclk_1


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= <GND>
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i
refclk => refclk.IN1
refclk1 => refclk1.IN1
fbclk => ~NO_FANOUT~
rst => rst.IN1
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => scanclk.IN1
cntsel[0] => cntsel_temp[0].DATAIN
cntsel[1] => cntsel_temp[1].DATAIN
cntsel[2] => cntsel_temp[2].DATAIN
cntsel[3] => cntsel_temp[3].DATAIN
cntsel[4] => cntsel_temp[4].DATAIN
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => reconfig_to_pll[3].IN1
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => extswitch.IN1
adjpllin => adjpllin.IN1
cclk => cclk.IN1
outclk[0] <= altera_cyclonev_pll:cyclonev_pll.divclk
outclk[1] <= altera_cyclonev_pll:cyclonev_pll.divclk
fboutclk <= altera_cyclonev_pll:cyclonev_pll.extclk
locked <= altera_cyclonev_pll:cyclonev_pll.lock
phase_done <= <GND>
reconfig_from_pll[0] <= reconfig_from_pll_wire[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[1] <= reconfig_from_pll_wire[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[2] <= reconfig_from_pll_wire[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[3] <= reconfig_from_pll_wire[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[4] <= reconfig_from_pll_wire[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[5] <= reconfig_from_pll_wire[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[6] <= reconfig_from_pll_wire[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[7] <= reconfig_from_pll_wire[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[8] <= reconfig_from_pll_wire[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[9] <= reconfig_from_pll_wire[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[10] <= reconfig_from_pll_wire[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[11] <= reconfig_from_pll_wire[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[12] <= reconfig_from_pll_wire[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[13] <= reconfig_from_pll_wire[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[14] <= reconfig_from_pll_wire[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[15] <= reconfig_from_pll_wire[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[16] <= altera_cyclonev_pll:cyclonev_pll.lock
reconfig_from_pll[17] <= reconfig_from_pll_wire[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= altera_cyclonev_pll:cyclonev_pll.pllclksel
clkbad[0] <= altera_cyclonev_pll:cyclonev_pll.clk0bad
clkbad[1] <= altera_cyclonev_pll:cyclonev_pll.clk1bad
phout[0] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[1] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[2] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[3] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[4] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[5] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[6] <= altera_cyclonev_pll:cyclonev_pll.phout_0
phout[7] <= altera_cyclonev_pll:cyclonev_pll.phout_0
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
cascade_out[1] <= altera_cyclonev_pll:cyclonev_pll.cascade_out
zdbfbclk <> <GND>


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst
clk => dps_current_state~1.DATAIN
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
reset => dps_current_state.OUTPUTSELECT
phase_done => Selector0.IN1
phase_done => int_phase_en.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_0.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_1.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_2.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_3.DATAB
phase_done => dps_next_state.PHASE_DONE_LOW_4.DATAB
usr_phase_en => phase_en.IN1
phase_en <= phase_en.DB_MAX_OUTPUT_PORT_TYPE


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst
clk => scanen~reg0.CLK
clk => atpgmode~reg0.CLK
clk => dprio_init_done~reg0.CLK
clk => ser_shift_load~reg0.CLK
clk => mdio_dis~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => init_done_forever.CLK
clk => rst_n[0].CLK
clk => rst_n[1].CLK
reset_n => dprio_write.IN1
reset_n => rst_n[0].ACLR
reset_n => rst_n[1].ACLR
dprio_address[0] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[1] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[2] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[3] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[4] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_address[5] <= dprio_address.DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[0] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_byteen[1] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_write <= dprio_write.DB_MAX_OUTPUT_PORT_TYPE
dprio_writedata[0] <= <GND>
dprio_writedata[1] <= <GND>
dprio_writedata[2] <= <GND>
dprio_writedata[3] <= <GND>
dprio_writedata[4] <= <GND>
dprio_writedata[5] <= <GND>
dprio_writedata[6] <= <GND>
dprio_writedata[7] <= <GND>
dprio_writedata[8] <= <GND>
dprio_writedata[9] <= <GND>
dprio_writedata[10] <= <GND>
dprio_writedata[11] <= <GND>
dprio_writedata[12] <= <GND>
dprio_writedata[13] <= <GND>
dprio_writedata[14] <= <GND>
dprio_writedata[15] <= <GND>
atpgmode <= atpgmode~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_dis <= mdio_dis~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanen <= scanen~reg0.DB_MAX_OUTPUT_PORT_TYPE
ser_shift_load <= ser_shift_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprio_init_done <= dprio_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
dataa => lcell_inst.DATAA
datab => lcell_inst.DATAB
datac => lcell_inst.DATAC
datad => lcell_inst.DATAD
datae => lcell_inst.DATAE
dataf => lcell_inst.DATAF
combout <= lcell_inst.COMBOUT


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll
phout_0[0] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[1] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[2] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[3] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[4] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[5] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[6] <= altera_cyclonev_pll_base:fpll_0.phout
phout_0[7] <= altera_cyclonev_pll_base:fpll_0.phout
adjpllin[0] => adjpllin[0].IN1
cclk[0] => cclk[0].IN1
coreclkin[0] => coreclkin[0].IN1
extswitch[0] => extswitch[0].IN1
iqtxrxclkin[0] => iqtxrxclkin[0].IN1
plliqclkin[0] => plliqclkin[0].IN1
rxiqclkin[0] => rxiqclkin[0].IN1
clkin[0] => clkin[0].IN1
clkin[1] => clkin[1].IN1
clkin[2] => clkin[2].IN1
clkin[3] => clkin[3].IN1
refiqclk_0[0] => refiqclk_0[0].IN1
refiqclk_0[1] => refiqclk_0[1].IN1
clk0bad[0] <= altera_cyclonev_pll_base:fpll_0.clk0bad
clk1bad[0] <= altera_cyclonev_pll_base:fpll_0.clk1bad
pllclksel[0] <= altera_cyclonev_pll_base:fpll_0.pllclksel
atpgmode[0] => atpgmode[0].IN1
clk[0] => clk[0].IN1
fpllcsrtest[0] => fpllcsrtest[0].IN1
iocsrclkin[0] => iocsrclkin[0].IN1
iocsrdatain[0] => iocsrdatain[0].IN1
iocsren[0] => iocsren[0].IN1
iocsrrstn[0] => iocsrrstn[0].IN1
mdiodis[0] => mdiodis[0].IN1
phaseen[0] => phaseen[0].IN1
read[0] => read[0].IN1
rstn[0] => rstn[0].IN1
scanen[0] => scanen[0].IN1
sershiftload[0] => sershiftload[0].IN1
shiftdonei[0] => shiftdonei[0].IN1
updn[0] => updn[0].IN1
write[0] => write[0].IN1
addr_0[0] => addr_0[0].IN1
addr_0[1] => addr_0[1].IN1
addr_0[2] => addr_0[2].IN1
addr_0[3] => addr_0[3].IN1
addr_0[4] => addr_0[4].IN1
addr_0[5] => addr_0[5].IN1
byteen_0[0] => byteen_0[0].IN1
byteen_0[1] => byteen_0[1].IN1
cntsel_0[0] => cntsel_0[0].IN1
cntsel_0[1] => cntsel_0[1].IN1
cntsel_0[2] => cntsel_0[2].IN1
cntsel_0[3] => cntsel_0[3].IN1
cntsel_0[4] => cntsel_0[4].IN1
din_0[0] => din_0[0].IN1
din_0[1] => din_0[1].IN1
din_0[2] => din_0[2].IN1
din_0[3] => din_0[3].IN1
din_0[4] => din_0[4].IN1
din_0[5] => din_0[5].IN1
din_0[6] => din_0[6].IN1
din_0[7] => din_0[7].IN1
din_0[8] => din_0[8].IN1
din_0[9] => din_0[9].IN1
din_0[10] => din_0[10].IN1
din_0[11] => din_0[11].IN1
din_0[12] => din_0[12].IN1
din_0[13] => din_0[13].IN1
din_0[14] => din_0[14].IN1
din_0[15] => din_0[15].IN1
blockselect[0] <= altera_cyclonev_pll_base:fpll_0.blockselect
iocsrdataout[0] <= altera_cyclonev_pll_base:fpll_0.iocsrdataout
iocsrenbuf[0] <= altera_cyclonev_pll_base:fpll_0.iocsrenbuf
iocsrrstnbuf[0] <= altera_cyclonev_pll_base:fpll_0.iocsrrstnbuf
phasedone[0] <= altera_cyclonev_pll_base:fpll_0.phasedone
dout_0[0] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[1] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[2] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[3] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[4] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[5] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[6] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[7] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[8] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[9] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[10] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[11] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[12] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[13] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[14] <= altera_cyclonev_pll_base:fpll_0.dout
dout_0[15] <= altera_cyclonev_pll_base:fpll_0.dout
dprioout_0[0] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[1] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[2] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[3] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[4] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[5] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[6] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[7] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[8] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[9] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[10] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[11] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[12] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[13] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[14] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[15] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[16] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[17] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[18] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[19] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[20] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[21] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[22] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[23] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[24] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[25] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[26] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[27] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[28] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[29] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[30] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[31] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[32] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[33] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[34] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[35] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[36] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[37] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[38] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[39] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[40] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[41] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[42] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[43] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[44] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[45] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[46] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[47] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[48] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[49] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[50] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[51] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[52] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[53] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[54] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[55] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[56] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[57] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[58] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[59] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[60] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[61] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[62] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[63] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[64] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[65] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[66] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[67] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[68] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[69] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[70] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[71] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[72] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[73] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[74] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[75] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[76] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[77] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[78] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[79] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[80] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[81] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[82] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[83] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[84] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[85] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[86] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[87] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[88] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[89] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[90] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[91] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[92] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[93] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[94] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[95] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[96] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[97] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[98] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[99] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[100] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[101] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[102] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[103] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[104] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[105] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[106] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[107] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[108] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[109] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[110] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[111] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[112] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[113] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[114] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[115] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[116] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[117] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[118] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[119] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[120] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[121] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[122] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[123] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[124] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[125] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[126] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[127] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[128] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[129] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[130] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[131] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[132] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[133] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[134] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[135] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[136] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[137] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[138] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[139] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[140] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[141] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[142] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[143] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[144] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[145] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[146] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[147] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[148] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[149] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[150] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[151] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[152] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[153] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[154] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[155] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[156] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[157] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[158] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[159] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[160] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[161] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[162] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[163] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[164] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[165] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[166] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[167] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[168] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[169] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[170] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[171] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[172] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[173] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[174] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[175] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[176] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[177] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[178] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[179] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[180] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[181] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[182] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[183] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[184] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[185] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[186] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[187] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[188] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[189] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[190] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[191] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[192] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[193] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[194] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[195] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[196] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[197] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[198] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[199] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[200] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[201] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[202] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[203] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[204] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[205] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[206] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[207] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[208] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[209] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[210] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[211] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[212] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[213] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[214] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[215] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[216] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[217] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[218] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[219] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[220] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[221] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[222] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[223] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[224] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[225] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[226] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[227] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[228] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[229] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[230] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[231] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[232] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[233] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[234] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[235] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[236] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[237] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[238] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[239] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[240] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[241] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[242] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[243] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[244] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[245] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[246] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[247] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[248] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[249] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[250] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[251] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[252] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[253] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[254] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[255] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[256] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[257] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[258] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[259] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[260] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[261] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[262] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[263] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[264] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[265] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[266] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[267] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[268] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[269] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[270] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[271] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[272] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[273] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[274] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[275] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[276] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[277] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[278] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[279] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[280] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[281] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[282] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[283] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[284] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[285] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[286] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[287] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[288] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[289] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[290] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[291] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[292] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[293] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[294] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[295] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[296] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[297] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[298] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[299] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[300] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[301] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[302] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[303] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[304] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[305] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[306] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[307] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[308] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[309] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[310] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[311] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[312] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[313] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[314] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[315] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[316] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[317] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[318] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[319] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[320] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[321] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[322] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[323] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[324] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[325] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[326] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[327] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[328] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[329] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[330] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[331] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[332] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[333] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[334] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[335] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[336] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[337] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[338] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[339] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[340] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[341] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[342] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[343] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[344] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[345] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[346] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[347] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[348] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[349] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[350] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[351] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[352] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[353] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[354] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[355] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[356] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[357] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[358] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[359] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[360] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[361] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[362] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[363] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[364] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[365] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[366] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[367] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[368] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[369] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[370] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[371] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[372] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[373] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[374] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[375] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[376] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[377] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[378] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[379] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[380] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[381] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[382] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[383] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[384] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[385] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[386] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[387] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[388] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[389] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[390] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[391] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[392] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[393] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[394] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[395] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[396] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[397] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[398] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[399] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[400] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[401] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[402] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[403] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[404] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[405] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[406] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[407] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[408] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[409] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[410] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[411] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[412] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[413] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[414] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[415] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[416] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[417] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[418] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[419] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[420] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[421] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[422] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[423] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[424] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[425] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[426] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[427] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[428] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[429] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[430] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[431] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[432] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[433] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[434] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[435] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[436] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[437] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[438] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[439] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[440] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[441] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[442] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[443] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[444] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[445] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[446] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[447] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[448] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[449] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[450] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[451] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[452] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[453] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[454] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[455] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[456] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[457] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[458] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[459] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[460] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[461] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[462] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[463] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[464] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[465] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[466] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[467] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[468] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[469] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[470] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[471] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[472] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[473] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[474] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[475] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[476] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[477] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[478] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[479] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[480] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[481] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[482] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[483] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[484] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[485] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[486] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[487] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[488] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[489] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[490] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[491] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[492] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[493] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[494] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[495] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[496] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[497] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[498] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[499] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[500] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[501] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[502] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[503] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[504] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[505] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[506] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[507] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[508] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[509] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[510] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[511] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[512] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[513] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[514] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[515] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[516] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[517] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[518] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[519] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[520] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[521] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[522] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[523] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[524] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[525] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[526] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[527] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[528] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[529] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[530] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[531] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[532] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[533] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[534] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[535] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[536] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[537] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[538] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[539] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[540] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[541] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[542] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[543] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[544] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[545] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[546] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[547] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[548] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[549] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[550] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[551] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[552] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[553] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[554] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[555] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[556] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[557] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[558] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[559] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[560] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[561] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[562] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[563] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[564] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[565] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[566] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[567] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[568] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[569] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[570] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[571] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[572] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[573] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[574] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[575] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[576] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[577] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[578] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[579] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[580] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[581] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[582] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[583] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[584] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[585] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[586] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[587] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[588] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[589] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[590] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[591] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[592] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[593] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[594] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[595] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[596] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[597] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[598] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[599] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[600] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[601] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[602] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[603] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[604] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[605] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[606] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[607] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[608] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[609] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[610] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[611] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[612] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[613] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[614] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[615] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[616] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[617] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[618] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[619] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[620] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[621] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[622] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[623] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[624] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[625] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[626] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[627] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[628] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[629] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[630] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[631] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[632] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[633] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[634] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[635] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[636] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[637] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[638] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[639] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[640] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[641] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[642] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[643] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[644] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[645] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[646] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[647] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[648] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[649] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[650] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[651] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[652] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[653] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[654] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[655] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[656] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[657] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[658] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[659] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[660] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[661] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[662] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[663] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[664] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[665] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[666] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[667] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[668] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[669] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[670] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[671] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[672] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[673] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[674] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[675] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[676] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[677] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[678] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[679] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[680] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[681] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[682] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[683] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[684] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[685] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[686] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[687] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[688] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[689] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[690] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[691] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[692] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[693] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[694] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[695] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[696] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[697] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[698] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[699] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[700] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[701] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[702] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[703] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[704] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[705] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[706] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[707] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[708] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[709] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[710] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[711] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[712] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[713] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[714] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[715] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[716] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[717] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[718] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[719] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[720] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[721] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[722] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[723] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[724] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[725] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[726] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[727] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[728] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[729] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[730] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[731] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[732] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[733] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[734] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[735] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[736] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[737] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[738] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[739] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[740] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[741] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[742] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[743] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[744] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[745] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[746] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[747] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[748] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[749] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[750] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[751] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[752] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[753] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[754] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[755] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[756] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[757] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[758] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[759] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[760] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[761] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[762] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[763] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[764] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[765] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[766] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[767] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[768] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[769] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[770] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[771] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[772] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[773] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[774] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[775] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[776] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[777] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[778] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[779] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[780] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[781] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[782] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[783] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[784] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[785] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[786] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[787] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[788] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[789] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[790] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[791] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[792] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[793] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[794] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[795] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[796] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[797] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[798] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[799] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[800] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[801] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[802] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[803] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[804] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[805] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[806] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[807] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[808] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[809] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[810] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[811] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[812] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[813] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[814] <= altera_cyclonev_pll_base:fpll_0.dprioout
dprioout_0[815] <= altera_cyclonev_pll_base:fpll_0.dprioout
fbclkfpll[0] => fbclkfpll[0].IN1
lvdfbin[0] => lvdfbin[0].IN1
nresync[0] => nresync[0].IN1
pfden[0] => pfden[0].IN1
shiften_fpll[0] => shiften_fpll[0].IN1
zdb[0] => zdb[0].IN1
fblvdsout[0] <= altera_cyclonev_pll_base:fpll_0.fblvdsout
lock[0] <= altera_cyclonev_pll_base:fpll_0.lock
mcntout[0] <= altera_cyclonev_pll_base:fpll_0.mcntout
plniotribuf[0] <= altera_cyclonev_pll_base:fpll_0.plniotribuf
clken[0] => ~NO_FANOUT~
clken[-1] => ~NO_FANOUT~
extclk[0] <= <GND>
extclk[-1] <= <GND>
dll_clkin[0] => ~NO_FANOUT~
clkout[0] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
lvdsclk[0] <= <GND>
lvdsclk[1] <= <GND>
divclk[0] <= counter[0].output_counter.O_DIVCLK
divclk[1] <= counter[1].output_counter.O_DIVCLK
cascade_out[0] <= counter[0].output_counter.O_CASCADEOUT
cascade_out[1] <= counter[1].output_counter.O_CASCADEOUT


|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0
phout[0] <= DPA.O_PHOUT
phout[1] <= DPA.O_PHOUT1
phout[2] <= DPA.O_PHOUT2
phout[3] <= DPA.O_PHOUT3
phout[4] <= DPA.O_PHOUT4
phout[5] <= DPA.O_PHOUT5
phout[6] <= DPA.O_PHOUT6
phout[7] <= DPA.O_PHOUT7
adjpllin => REFCLK_SELECT.I_ADJPLLIN
cclk => REFCLK_SELECT.I_CCLK
coreclkin => REFCLK_SELECT.I_CORECLKIN
extswitch => REFCLK_SELECT.I_EXTSWITCH
iqtxrxclkin => REFCLK_SELECT.I_IQTXRXCLKIN
plliqclkin => REFCLK_SELECT.I_PLLIQCLKIN
rxiqclkin => REFCLK_SELECT.I_RXIQCLKIN
clkin[0] => REFCLK_SELECT.I_CLKIN
clkin[1] => REFCLK_SELECT.I_CLKIN1
clkin[2] => REFCLK_SELECT.I_CLKIN2
clkin[3] => REFCLK_SELECT.I_CLKIN3
refiqclk[0] => REFCLK_SELECT.I_REFIQCLK
refiqclk[1] => REFCLK_SELECT.I_REFIQCLK1
clk0bad <= REFCLK_SELECT.O_CLK0BAD
clk1bad <= REFCLK_SELECT.O_CLK1BAD
pllclksel <= REFCLK_SELECT.O_PLLCLKSEL
atpgmode => PLL_RECONFIG.I_ATPGMODE
clk => PLL_RECONFIG.I_CLK
fpllcsrtest => PLL_RECONFIG.I_FPLLCSRTEST
iocsrclkin => PLL_RECONFIG.I_IOCSRCLKIN
iocsrdatain => PLL_RECONFIG.I_IOCSRDATAIN
iocsren => PLL_RECONFIG.I_IOCSREN
iocsrrstn => PLL_RECONFIG.I_IOCSRRSTN
mdiodis => PLL_RECONFIG.I_MDIODIS
phaseen => PLL_RECONFIG.I_PHASEEN
read => PLL_RECONFIG.I_READ
rstn => PLL_RECONFIG.I_RSTN
scanen => PLL_RECONFIG.I_SCANEN
sershiftload => PLL_RECONFIG.I_SERSHIFTLOAD
shiftdonei => PLL_RECONFIG.I_SHIFTDONEI
updn => PLL_RECONFIG.I_UPDN
updn => fpll.I_ECNC2TEST
write => PLL_RECONFIG.I_WRITE
addr[0] => PLL_RECONFIG.I_ADDR
addr[1] => PLL_RECONFIG.I_ADDR1
addr[2] => PLL_RECONFIG.I_ADDR2
addr[3] => PLL_RECONFIG.I_ADDR3
addr[4] => PLL_RECONFIG.I_ADDR4
addr[5] => PLL_RECONFIG.I_ADDR5
byteen[0] => PLL_RECONFIG.I_BYTEEN
byteen[1] => PLL_RECONFIG.I_BYTEEN1
cntsel[0] => PLL_RECONFIG.I_CNTSEL
cntsel[1] => PLL_RECONFIG.I_CNTSEL1
cntsel[2] => PLL_RECONFIG.I_CNTSEL2
cntsel[3] => PLL_RECONFIG.I_CNTSEL3
cntsel[4] => PLL_RECONFIG.I_CNTSEL4
din[0] => PLL_RECONFIG.DIN
din[1] => PLL_RECONFIG.DIN1
din[2] => PLL_RECONFIG.DIN2
din[3] => PLL_RECONFIG.DIN3
din[4] => PLL_RECONFIG.DIN4
din[5] => PLL_RECONFIG.DIN5
din[6] => PLL_RECONFIG.DIN6
din[7] => PLL_RECONFIG.DIN7
din[8] => PLL_RECONFIG.DIN8
din[9] => PLL_RECONFIG.DIN9
din[10] => PLL_RECONFIG.DIN10
din[11] => PLL_RECONFIG.DIN11
din[12] => PLL_RECONFIG.DIN12
din[13] => PLL_RECONFIG.DIN13
din[14] => PLL_RECONFIG.DIN14
din[15] => PLL_RECONFIG.DIN15
blockselect <= PLL_RECONFIG.O_BLOCKSELECT
iocsrdataout <= PLL_RECONFIG.O_IOCSRDATAOUT
iocsrenbuf <= PLL_RECONFIG.O_IOCSRENBUF
iocsrrstnbuf <= PLL_RECONFIG.O_IOCSRRSTNBUF
phasedone <= PLL_RECONFIG.O_PHASEDONE
shift <= PLL_RECONFIG.O_SHIFT
up <= PLL_RECONFIG.O_UP
dout[0] <= PLL_RECONFIG.O_DOUT
dout[1] <= PLL_RECONFIG.O_DOUT1
dout[2] <= PLL_RECONFIG.O_DOUT2
dout[3] <= PLL_RECONFIG.O_DOUT3
dout[4] <= PLL_RECONFIG.O_DOUT4
dout[5] <= PLL_RECONFIG.O_DOUT5
dout[6] <= PLL_RECONFIG.O_DOUT6
dout[7] <= PLL_RECONFIG.O_DOUT7
dout[8] <= PLL_RECONFIG.O_DOUT8
dout[9] <= PLL_RECONFIG.O_DOUT9
dout[10] <= PLL_RECONFIG.O_DOUT10
dout[11] <= PLL_RECONFIG.O_DOUT11
dout[12] <= PLL_RECONFIG.O_DOUT12
dout[13] <= PLL_RECONFIG.O_DOUT13
dout[14] <= PLL_RECONFIG.O_DOUT14
dout[15] <= PLL_RECONFIG.O_DOUT15
dprioout[0] <= PLL_RECONFIG.O_DPRIOOUT
dprioout[1] <= PLL_RECONFIG.O_DPRIOOUT1
dprioout[2] <= PLL_RECONFIG.O_DPRIOOUT2
dprioout[3] <= PLL_RECONFIG.O_DPRIOOUT3
dprioout[4] <= PLL_RECONFIG.O_DPRIOOUT4
dprioout[5] <= PLL_RECONFIG.O_DPRIOOUT5
dprioout[6] <= PLL_RECONFIG.O_DPRIOOUT6
dprioout[7] <= PLL_RECONFIG.O_DPRIOOUT7
dprioout[8] <= PLL_RECONFIG.O_DPRIOOUT8
dprioout[9] <= PLL_RECONFIG.O_DPRIOOUT9
dprioout[10] <= PLL_RECONFIG.O_DPRIOOUT10
dprioout[11] <= PLL_RECONFIG.O_DPRIOOUT11
dprioout[12] <= PLL_RECONFIG.O_DPRIOOUT12
dprioout[13] <= PLL_RECONFIG.O_DPRIOOUT13
dprioout[14] <= PLL_RECONFIG.O_DPRIOOUT14
dprioout[15] <= PLL_RECONFIG.O_DPRIOOUT15
dprioout[16] <= PLL_RECONFIG.O_DPRIOOUT16
dprioout[17] <= PLL_RECONFIG.O_DPRIOOUT17
dprioout[18] <= PLL_RECONFIG.O_DPRIOOUT18
dprioout[19] <= PLL_RECONFIG.O_DPRIOOUT19
dprioout[20] <= PLL_RECONFIG.O_DPRIOOUT20
dprioout[21] <= PLL_RECONFIG.O_DPRIOOUT21
dprioout[22] <= PLL_RECONFIG.O_DPRIOOUT22
dprioout[23] <= PLL_RECONFIG.O_DPRIOOUT23
dprioout[24] <= PLL_RECONFIG.O_DPRIOOUT24
dprioout[25] <= PLL_RECONFIG.O_DPRIOOUT25
dprioout[26] <= PLL_RECONFIG.O_DPRIOOUT26
dprioout[27] <= PLL_RECONFIG.O_DPRIOOUT27
dprioout[28] <= PLL_RECONFIG.O_DPRIOOUT28
dprioout[29] <= PLL_RECONFIG.O_DPRIOOUT29
dprioout[30] <= PLL_RECONFIG.O_DPRIOOUT30
dprioout[31] <= PLL_RECONFIG.O_DPRIOOUT31
dprioout[32] <= PLL_RECONFIG.O_DPRIOOUT32
dprioout[33] <= PLL_RECONFIG.O_DPRIOOUT33
dprioout[34] <= PLL_RECONFIG.O_DPRIOOUT34
dprioout[35] <= PLL_RECONFIG.O_DPRIOOUT35
dprioout[36] <= PLL_RECONFIG.O_DPRIOOUT36
dprioout[37] <= PLL_RECONFIG.O_DPRIOOUT37
dprioout[38] <= PLL_RECONFIG.O_DPRIOOUT38
dprioout[39] <= PLL_RECONFIG.O_DPRIOOUT39
dprioout[40] <= PLL_RECONFIG.O_DPRIOOUT40
dprioout[41] <= PLL_RECONFIG.O_DPRIOOUT41
dprioout[42] <= PLL_RECONFIG.O_DPRIOOUT42
dprioout[43] <= PLL_RECONFIG.O_DPRIOOUT43
dprioout[44] <= PLL_RECONFIG.O_DPRIOOUT44
dprioout[45] <= PLL_RECONFIG.O_DPRIOOUT45
dprioout[46] <= PLL_RECONFIG.O_DPRIOOUT46
dprioout[47] <= PLL_RECONFIG.O_DPRIOOUT47
dprioout[48] <= PLL_RECONFIG.O_DPRIOOUT48
dprioout[49] <= PLL_RECONFIG.O_DPRIOOUT49
dprioout[50] <= PLL_RECONFIG.O_DPRIOOUT50
dprioout[51] <= PLL_RECONFIG.O_DPRIOOUT51
dprioout[52] <= PLL_RECONFIG.O_DPRIOOUT52
dprioout[53] <= PLL_RECONFIG.O_DPRIOOUT53
dprioout[54] <= PLL_RECONFIG.O_DPRIOOUT54
dprioout[55] <= PLL_RECONFIG.O_DPRIOOUT55
dprioout[56] <= PLL_RECONFIG.O_DPRIOOUT56
dprioout[57] <= PLL_RECONFIG.O_DPRIOOUT57
dprioout[58] <= PLL_RECONFIG.O_DPRIOOUT58
dprioout[59] <= PLL_RECONFIG.O_DPRIOOUT59
dprioout[60] <= PLL_RECONFIG.O_DPRIOOUT60
dprioout[61] <= PLL_RECONFIG.O_DPRIOOUT61
dprioout[62] <= PLL_RECONFIG.O_DPRIOOUT62
dprioout[63] <= PLL_RECONFIG.O_DPRIOOUT63
dprioout[64] <= PLL_RECONFIG.O_DPRIOOUT64
dprioout[65] <= PLL_RECONFIG.O_DPRIOOUT65
dprioout[66] <= PLL_RECONFIG.O_DPRIOOUT66
dprioout[67] <= PLL_RECONFIG.O_DPRIOOUT67
dprioout[68] <= PLL_RECONFIG.O_DPRIOOUT68
dprioout[69] <= PLL_RECONFIG.O_DPRIOOUT69
dprioout[70] <= PLL_RECONFIG.O_DPRIOOUT70
dprioout[71] <= PLL_RECONFIG.O_DPRIOOUT71
dprioout[72] <= PLL_RECONFIG.O_DPRIOOUT72
dprioout[73] <= PLL_RECONFIG.O_DPRIOOUT73
dprioout[74] <= PLL_RECONFIG.O_DPRIOOUT74
dprioout[75] <= PLL_RECONFIG.O_DPRIOOUT75
dprioout[76] <= PLL_RECONFIG.O_DPRIOOUT76
dprioout[77] <= PLL_RECONFIG.O_DPRIOOUT77
dprioout[78] <= PLL_RECONFIG.O_DPRIOOUT78
dprioout[79] <= PLL_RECONFIG.O_DPRIOOUT79
dprioout[80] <= PLL_RECONFIG.O_DPRIOOUT80
dprioout[81] <= PLL_RECONFIG.O_DPRIOOUT81
dprioout[82] <= PLL_RECONFIG.O_DPRIOOUT82
dprioout[83] <= PLL_RECONFIG.O_DPRIOOUT83
dprioout[84] <= PLL_RECONFIG.O_DPRIOOUT84
dprioout[85] <= PLL_RECONFIG.O_DPRIOOUT85
dprioout[86] <= PLL_RECONFIG.O_DPRIOOUT86
dprioout[87] <= PLL_RECONFIG.O_DPRIOOUT87
dprioout[88] <= PLL_RECONFIG.O_DPRIOOUT88
dprioout[89] <= PLL_RECONFIG.O_DPRIOOUT89
dprioout[90] <= PLL_RECONFIG.O_DPRIOOUT90
dprioout[91] <= PLL_RECONFIG.O_DPRIOOUT91
dprioout[92] <= PLL_RECONFIG.O_DPRIOOUT92
dprioout[93] <= PLL_RECONFIG.O_DPRIOOUT93
dprioout[94] <= PLL_RECONFIG.O_DPRIOOUT94
dprioout[95] <= PLL_RECONFIG.O_DPRIOOUT95
dprioout[96] <= PLL_RECONFIG.O_DPRIOOUT96
dprioout[97] <= PLL_RECONFIG.O_DPRIOOUT97
dprioout[98] <= PLL_RECONFIG.O_DPRIOOUT98
dprioout[99] <= PLL_RECONFIG.O_DPRIOOUT99
dprioout[100] <= PLL_RECONFIG.O_DPRIOOUT100
dprioout[101] <= PLL_RECONFIG.O_DPRIOOUT101
dprioout[102] <= PLL_RECONFIG.O_DPRIOOUT102
dprioout[103] <= PLL_RECONFIG.O_DPRIOOUT103
dprioout[104] <= PLL_RECONFIG.O_DPRIOOUT104
dprioout[105] <= PLL_RECONFIG.O_DPRIOOUT105
dprioout[106] <= PLL_RECONFIG.O_DPRIOOUT106
dprioout[107] <= PLL_RECONFIG.O_DPRIOOUT107
dprioout[108] <= PLL_RECONFIG.O_DPRIOOUT108
dprioout[109] <= PLL_RECONFIG.O_DPRIOOUT109
dprioout[110] <= PLL_RECONFIG.O_DPRIOOUT110
dprioout[111] <= PLL_RECONFIG.O_DPRIOOUT111
dprioout[112] <= PLL_RECONFIG.O_DPRIOOUT112
dprioout[113] <= PLL_RECONFIG.O_DPRIOOUT113
dprioout[114] <= PLL_RECONFIG.O_DPRIOOUT114
dprioout[115] <= PLL_RECONFIG.O_DPRIOOUT115
dprioout[116] <= PLL_RECONFIG.O_DPRIOOUT116
dprioout[117] <= PLL_RECONFIG.O_DPRIOOUT117
dprioout[118] <= PLL_RECONFIG.O_DPRIOOUT118
dprioout[119] <= PLL_RECONFIG.O_DPRIOOUT119
dprioout[120] <= PLL_RECONFIG.O_DPRIOOUT120
dprioout[121] <= PLL_RECONFIG.O_DPRIOOUT121
dprioout[122] <= PLL_RECONFIG.O_DPRIOOUT122
dprioout[123] <= PLL_RECONFIG.O_DPRIOOUT123
dprioout[124] <= PLL_RECONFIG.O_DPRIOOUT124
dprioout[125] <= PLL_RECONFIG.O_DPRIOOUT125
dprioout[126] <= PLL_RECONFIG.O_DPRIOOUT126
dprioout[127] <= PLL_RECONFIG.O_DPRIOOUT127
dprioout[128] <= PLL_RECONFIG.O_DPRIOOUT128
dprioout[129] <= PLL_RECONFIG.O_DPRIOOUT129
dprioout[130] <= PLL_RECONFIG.O_DPRIOOUT130
dprioout[131] <= PLL_RECONFIG.O_DPRIOOUT131
dprioout[132] <= PLL_RECONFIG.O_DPRIOOUT132
dprioout[133] <= PLL_RECONFIG.O_DPRIOOUT133
dprioout[134] <= PLL_RECONFIG.O_DPRIOOUT134
dprioout[135] <= PLL_RECONFIG.O_DPRIOOUT135
dprioout[136] <= PLL_RECONFIG.O_DPRIOOUT136
dprioout[137] <= PLL_RECONFIG.O_DPRIOOUT137
dprioout[138] <= PLL_RECONFIG.O_DPRIOOUT138
dprioout[139] <= PLL_RECONFIG.O_DPRIOOUT139
dprioout[140] <= PLL_RECONFIG.O_DPRIOOUT140
dprioout[141] <= PLL_RECONFIG.O_DPRIOOUT141
dprioout[142] <= PLL_RECONFIG.O_DPRIOOUT142
dprioout[143] <= PLL_RECONFIG.O_DPRIOOUT143
dprioout[144] <= PLL_RECONFIG.O_DPRIOOUT144
dprioout[145] <= PLL_RECONFIG.O_DPRIOOUT145
dprioout[146] <= PLL_RECONFIG.O_DPRIOOUT146
dprioout[147] <= PLL_RECONFIG.O_DPRIOOUT147
dprioout[148] <= PLL_RECONFIG.O_DPRIOOUT148
dprioout[149] <= PLL_RECONFIG.O_DPRIOOUT149
dprioout[150] <= PLL_RECONFIG.O_DPRIOOUT150
dprioout[151] <= PLL_RECONFIG.O_DPRIOOUT151
dprioout[152] <= PLL_RECONFIG.O_DPRIOOUT152
dprioout[153] <= PLL_RECONFIG.O_DPRIOOUT153
dprioout[154] <= PLL_RECONFIG.O_DPRIOOUT154
dprioout[155] <= PLL_RECONFIG.O_DPRIOOUT155
dprioout[156] <= PLL_RECONFIG.O_DPRIOOUT156
dprioout[157] <= PLL_RECONFIG.O_DPRIOOUT157
dprioout[158] <= PLL_RECONFIG.O_DPRIOOUT158
dprioout[159] <= PLL_RECONFIG.O_DPRIOOUT159
dprioout[160] <= PLL_RECONFIG.O_DPRIOOUT160
dprioout[161] <= PLL_RECONFIG.O_DPRIOOUT161
dprioout[162] <= PLL_RECONFIG.O_DPRIOOUT162
dprioout[163] <= PLL_RECONFIG.O_DPRIOOUT163
dprioout[164] <= PLL_RECONFIG.O_DPRIOOUT164
dprioout[165] <= PLL_RECONFIG.O_DPRIOOUT165
dprioout[166] <= PLL_RECONFIG.O_DPRIOOUT166
dprioout[167] <= PLL_RECONFIG.O_DPRIOOUT167
dprioout[168] <= PLL_RECONFIG.O_DPRIOOUT168
dprioout[169] <= PLL_RECONFIG.O_DPRIOOUT169
dprioout[170] <= PLL_RECONFIG.O_DPRIOOUT170
dprioout[171] <= PLL_RECONFIG.O_DPRIOOUT171
dprioout[172] <= PLL_RECONFIG.O_DPRIOOUT172
dprioout[173] <= PLL_RECONFIG.O_DPRIOOUT173
dprioout[174] <= PLL_RECONFIG.O_DPRIOOUT174
dprioout[175] <= PLL_RECONFIG.O_DPRIOOUT175
dprioout[176] <= PLL_RECONFIG.O_DPRIOOUT176
dprioout[177] <= PLL_RECONFIG.O_DPRIOOUT177
dprioout[178] <= PLL_RECONFIG.O_DPRIOOUT178
dprioout[179] <= PLL_RECONFIG.O_DPRIOOUT179
dprioout[180] <= PLL_RECONFIG.O_DPRIOOUT180
dprioout[181] <= PLL_RECONFIG.O_DPRIOOUT181
dprioout[182] <= PLL_RECONFIG.O_DPRIOOUT182
dprioout[183] <= PLL_RECONFIG.O_DPRIOOUT183
dprioout[184] <= PLL_RECONFIG.O_DPRIOOUT184
dprioout[185] <= PLL_RECONFIG.O_DPRIOOUT185
dprioout[186] <= PLL_RECONFIG.O_DPRIOOUT186
dprioout[187] <= PLL_RECONFIG.O_DPRIOOUT187
dprioout[188] <= PLL_RECONFIG.O_DPRIOOUT188
dprioout[189] <= PLL_RECONFIG.O_DPRIOOUT189
dprioout[190] <= PLL_RECONFIG.O_DPRIOOUT190
dprioout[191] <= PLL_RECONFIG.O_DPRIOOUT191
dprioout[192] <= PLL_RECONFIG.O_DPRIOOUT192
dprioout[193] <= PLL_RECONFIG.O_DPRIOOUT193
dprioout[194] <= PLL_RECONFIG.O_DPRIOOUT194
dprioout[195] <= PLL_RECONFIG.O_DPRIOOUT195
dprioout[196] <= PLL_RECONFIG.O_DPRIOOUT196
dprioout[197] <= PLL_RECONFIG.O_DPRIOOUT197
dprioout[198] <= PLL_RECONFIG.O_DPRIOOUT198
dprioout[199] <= PLL_RECONFIG.O_DPRIOOUT199
dprioout[200] <= PLL_RECONFIG.O_DPRIOOUT200
dprioout[201] <= PLL_RECONFIG.O_DPRIOOUT201
dprioout[202] <= PLL_RECONFIG.O_DPRIOOUT202
dprioout[203] <= PLL_RECONFIG.O_DPRIOOUT203
dprioout[204] <= PLL_RECONFIG.O_DPRIOOUT204
dprioout[205] <= PLL_RECONFIG.O_DPRIOOUT205
dprioout[206] <= PLL_RECONFIG.O_DPRIOOUT206
dprioout[207] <= PLL_RECONFIG.O_DPRIOOUT207
dprioout[208] <= PLL_RECONFIG.O_DPRIOOUT208
dprioout[209] <= PLL_RECONFIG.O_DPRIOOUT209
dprioout[210] <= PLL_RECONFIG.O_DPRIOOUT210
dprioout[211] <= PLL_RECONFIG.O_DPRIOOUT211
dprioout[212] <= PLL_RECONFIG.O_DPRIOOUT212
dprioout[213] <= PLL_RECONFIG.O_DPRIOOUT213
dprioout[214] <= PLL_RECONFIG.O_DPRIOOUT214
dprioout[215] <= PLL_RECONFIG.O_DPRIOOUT215
dprioout[216] <= PLL_RECONFIG.O_DPRIOOUT216
dprioout[217] <= PLL_RECONFIG.O_DPRIOOUT217
dprioout[218] <= PLL_RECONFIG.O_DPRIOOUT218
dprioout[219] <= PLL_RECONFIG.O_DPRIOOUT219
dprioout[220] <= PLL_RECONFIG.O_DPRIOOUT220
dprioout[221] <= PLL_RECONFIG.O_DPRIOOUT221
dprioout[222] <= PLL_RECONFIG.O_DPRIOOUT222
dprioout[223] <= PLL_RECONFIG.O_DPRIOOUT223
dprioout[224] <= PLL_RECONFIG.O_DPRIOOUT224
dprioout[225] <= PLL_RECONFIG.O_DPRIOOUT225
dprioout[226] <= PLL_RECONFIG.O_DPRIOOUT226
dprioout[227] <= PLL_RECONFIG.O_DPRIOOUT227
dprioout[228] <= PLL_RECONFIG.O_DPRIOOUT228
dprioout[229] <= PLL_RECONFIG.O_DPRIOOUT229
dprioout[230] <= PLL_RECONFIG.O_DPRIOOUT230
dprioout[231] <= PLL_RECONFIG.O_DPRIOOUT231
dprioout[232] <= PLL_RECONFIG.O_DPRIOOUT232
dprioout[233] <= PLL_RECONFIG.O_DPRIOOUT233
dprioout[234] <= PLL_RECONFIG.O_DPRIOOUT234
dprioout[235] <= PLL_RECONFIG.O_DPRIOOUT235
dprioout[236] <= PLL_RECONFIG.O_DPRIOOUT236
dprioout[237] <= PLL_RECONFIG.O_DPRIOOUT237
dprioout[238] <= PLL_RECONFIG.O_DPRIOOUT238
dprioout[239] <= PLL_RECONFIG.O_DPRIOOUT239
dprioout[240] <= PLL_RECONFIG.O_DPRIOOUT240
dprioout[241] <= PLL_RECONFIG.O_DPRIOOUT241
dprioout[242] <= PLL_RECONFIG.O_DPRIOOUT242
dprioout[243] <= PLL_RECONFIG.O_DPRIOOUT243
dprioout[244] <= PLL_RECONFIG.O_DPRIOOUT244
dprioout[245] <= PLL_RECONFIG.O_DPRIOOUT245
dprioout[246] <= PLL_RECONFIG.O_DPRIOOUT246
dprioout[247] <= PLL_RECONFIG.O_DPRIOOUT247
dprioout[248] <= PLL_RECONFIG.O_DPRIOOUT248
dprioout[249] <= PLL_RECONFIG.O_DPRIOOUT249
dprioout[250] <= PLL_RECONFIG.O_DPRIOOUT250
dprioout[251] <= PLL_RECONFIG.O_DPRIOOUT251
dprioout[252] <= PLL_RECONFIG.O_DPRIOOUT252
dprioout[253] <= PLL_RECONFIG.O_DPRIOOUT253
dprioout[254] <= PLL_RECONFIG.O_DPRIOOUT254
dprioout[255] <= PLL_RECONFIG.O_DPRIOOUT255
dprioout[256] <= PLL_RECONFIG.O_DPRIOOUT256
dprioout[257] <= PLL_RECONFIG.O_DPRIOOUT257
dprioout[258] <= PLL_RECONFIG.O_DPRIOOUT258
dprioout[259] <= PLL_RECONFIG.O_DPRIOOUT259
dprioout[260] <= PLL_RECONFIG.O_DPRIOOUT260
dprioout[261] <= PLL_RECONFIG.O_DPRIOOUT261
dprioout[262] <= PLL_RECONFIG.O_DPRIOOUT262
dprioout[263] <= PLL_RECONFIG.O_DPRIOOUT263
dprioout[264] <= PLL_RECONFIG.O_DPRIOOUT264
dprioout[265] <= PLL_RECONFIG.O_DPRIOOUT265
dprioout[266] <= PLL_RECONFIG.O_DPRIOOUT266
dprioout[267] <= PLL_RECONFIG.O_DPRIOOUT267
dprioout[268] <= PLL_RECONFIG.O_DPRIOOUT268
dprioout[269] <= PLL_RECONFIG.O_DPRIOOUT269
dprioout[270] <= PLL_RECONFIG.O_DPRIOOUT270
dprioout[271] <= PLL_RECONFIG.O_DPRIOOUT271
dprioout[272] <= PLL_RECONFIG.O_DPRIOOUT272
dprioout[273] <= PLL_RECONFIG.O_DPRIOOUT273
dprioout[274] <= PLL_RECONFIG.O_DPRIOOUT274
dprioout[275] <= PLL_RECONFIG.O_DPRIOOUT275
dprioout[276] <= PLL_RECONFIG.O_DPRIOOUT276
dprioout[277] <= PLL_RECONFIG.O_DPRIOOUT277
dprioout[278] <= PLL_RECONFIG.O_DPRIOOUT278
dprioout[279] <= PLL_RECONFIG.O_DPRIOOUT279
dprioout[280] <= PLL_RECONFIG.O_DPRIOOUT280
dprioout[281] <= PLL_RECONFIG.O_DPRIOOUT281
dprioout[282] <= PLL_RECONFIG.O_DPRIOOUT282
dprioout[283] <= PLL_RECONFIG.O_DPRIOOUT283
dprioout[284] <= PLL_RECONFIG.O_DPRIOOUT284
dprioout[285] <= PLL_RECONFIG.O_DPRIOOUT285
dprioout[286] <= PLL_RECONFIG.O_DPRIOOUT286
dprioout[287] <= PLL_RECONFIG.O_DPRIOOUT287
dprioout[288] <= PLL_RECONFIG.O_DPRIOOUT288
dprioout[289] <= PLL_RECONFIG.O_DPRIOOUT289
dprioout[290] <= PLL_RECONFIG.O_DPRIOOUT290
dprioout[291] <= PLL_RECONFIG.O_DPRIOOUT291
dprioout[292] <= PLL_RECONFIG.O_DPRIOOUT292
dprioout[293] <= PLL_RECONFIG.O_DPRIOOUT293
dprioout[294] <= PLL_RECONFIG.O_DPRIOOUT294
dprioout[295] <= PLL_RECONFIG.O_DPRIOOUT295
dprioout[296] <= PLL_RECONFIG.O_DPRIOOUT296
dprioout[297] <= PLL_RECONFIG.O_DPRIOOUT297
dprioout[298] <= PLL_RECONFIG.O_DPRIOOUT298
dprioout[299] <= PLL_RECONFIG.O_DPRIOOUT299
dprioout[300] <= PLL_RECONFIG.O_DPRIOOUT300
dprioout[301] <= PLL_RECONFIG.O_DPRIOOUT301
dprioout[302] <= PLL_RECONFIG.O_DPRIOOUT302
dprioout[303] <= PLL_RECONFIG.O_DPRIOOUT303
dprioout[304] <= PLL_RECONFIG.O_DPRIOOUT304
dprioout[305] <= PLL_RECONFIG.O_DPRIOOUT305
dprioout[306] <= PLL_RECONFIG.O_DPRIOOUT306
dprioout[307] <= PLL_RECONFIG.O_DPRIOOUT307
dprioout[308] <= PLL_RECONFIG.O_DPRIOOUT308
dprioout[309] <= PLL_RECONFIG.O_DPRIOOUT309
dprioout[310] <= PLL_RECONFIG.O_DPRIOOUT310
dprioout[311] <= PLL_RECONFIG.O_DPRIOOUT311
dprioout[312] <= PLL_RECONFIG.O_DPRIOOUT312
dprioout[313] <= PLL_RECONFIG.O_DPRIOOUT313
dprioout[314] <= PLL_RECONFIG.O_DPRIOOUT314
dprioout[315] <= PLL_RECONFIG.O_DPRIOOUT315
dprioout[316] <= PLL_RECONFIG.O_DPRIOOUT316
dprioout[317] <= PLL_RECONFIG.O_DPRIOOUT317
dprioout[318] <= PLL_RECONFIG.O_DPRIOOUT318
dprioout[319] <= PLL_RECONFIG.O_DPRIOOUT319
dprioout[320] <= PLL_RECONFIG.O_DPRIOOUT320
dprioout[321] <= PLL_RECONFIG.O_DPRIOOUT321
dprioout[322] <= PLL_RECONFIG.O_DPRIOOUT322
dprioout[323] <= PLL_RECONFIG.O_DPRIOOUT323
dprioout[324] <= PLL_RECONFIG.O_DPRIOOUT324
dprioout[325] <= PLL_RECONFIG.O_DPRIOOUT325
dprioout[326] <= PLL_RECONFIG.O_DPRIOOUT326
dprioout[327] <= PLL_RECONFIG.O_DPRIOOUT327
dprioout[328] <= PLL_RECONFIG.O_DPRIOOUT328
dprioout[329] <= PLL_RECONFIG.O_DPRIOOUT329
dprioout[330] <= PLL_RECONFIG.O_DPRIOOUT330
dprioout[331] <= PLL_RECONFIG.O_DPRIOOUT331
dprioout[332] <= PLL_RECONFIG.O_DPRIOOUT332
dprioout[333] <= PLL_RECONFIG.O_DPRIOOUT333
dprioout[334] <= PLL_RECONFIG.O_DPRIOOUT334
dprioout[335] <= PLL_RECONFIG.O_DPRIOOUT335
dprioout[336] <= PLL_RECONFIG.O_DPRIOOUT336
dprioout[337] <= PLL_RECONFIG.O_DPRIOOUT337
dprioout[338] <= PLL_RECONFIG.O_DPRIOOUT338
dprioout[339] <= PLL_RECONFIG.O_DPRIOOUT339
dprioout[340] <= PLL_RECONFIG.O_DPRIOOUT340
dprioout[341] <= PLL_RECONFIG.O_DPRIOOUT341
dprioout[342] <= PLL_RECONFIG.O_DPRIOOUT342
dprioout[343] <= PLL_RECONFIG.O_DPRIOOUT343
dprioout[344] <= PLL_RECONFIG.O_DPRIOOUT344
dprioout[345] <= PLL_RECONFIG.O_DPRIOOUT345
dprioout[346] <= PLL_RECONFIG.O_DPRIOOUT346
dprioout[347] <= PLL_RECONFIG.O_DPRIOOUT347
dprioout[348] <= PLL_RECONFIG.O_DPRIOOUT348
dprioout[349] <= PLL_RECONFIG.O_DPRIOOUT349
dprioout[350] <= PLL_RECONFIG.O_DPRIOOUT350
dprioout[351] <= PLL_RECONFIG.O_DPRIOOUT351
dprioout[352] <= PLL_RECONFIG.O_DPRIOOUT352
dprioout[353] <= PLL_RECONFIG.O_DPRIOOUT353
dprioout[354] <= PLL_RECONFIG.O_DPRIOOUT354
dprioout[355] <= PLL_RECONFIG.O_DPRIOOUT355
dprioout[356] <= PLL_RECONFIG.O_DPRIOOUT356
dprioout[357] <= PLL_RECONFIG.O_DPRIOOUT357
dprioout[358] <= PLL_RECONFIG.O_DPRIOOUT358
dprioout[359] <= PLL_RECONFIG.O_DPRIOOUT359
dprioout[360] <= PLL_RECONFIG.O_DPRIOOUT360
dprioout[361] <= PLL_RECONFIG.O_DPRIOOUT361
dprioout[362] <= PLL_RECONFIG.O_DPRIOOUT362
dprioout[363] <= PLL_RECONFIG.O_DPRIOOUT363
dprioout[364] <= PLL_RECONFIG.O_DPRIOOUT364
dprioout[365] <= PLL_RECONFIG.O_DPRIOOUT365
dprioout[366] <= PLL_RECONFIG.O_DPRIOOUT366
dprioout[367] <= PLL_RECONFIG.O_DPRIOOUT367
dprioout[368] <= PLL_RECONFIG.O_DPRIOOUT368
dprioout[369] <= PLL_RECONFIG.O_DPRIOOUT369
dprioout[370] <= PLL_RECONFIG.O_DPRIOOUT370
dprioout[371] <= PLL_RECONFIG.O_DPRIOOUT371
dprioout[372] <= PLL_RECONFIG.O_DPRIOOUT372
dprioout[373] <= PLL_RECONFIG.O_DPRIOOUT373
dprioout[374] <= PLL_RECONFIG.O_DPRIOOUT374
dprioout[375] <= PLL_RECONFIG.O_DPRIOOUT375
dprioout[376] <= PLL_RECONFIG.O_DPRIOOUT376
dprioout[377] <= PLL_RECONFIG.O_DPRIOOUT377
dprioout[378] <= PLL_RECONFIG.O_DPRIOOUT378
dprioout[379] <= PLL_RECONFIG.O_DPRIOOUT379
dprioout[380] <= PLL_RECONFIG.O_DPRIOOUT380
dprioout[381] <= PLL_RECONFIG.O_DPRIOOUT381
dprioout[382] <= PLL_RECONFIG.O_DPRIOOUT382
dprioout[383] <= PLL_RECONFIG.O_DPRIOOUT383
dprioout[384] <= PLL_RECONFIG.O_DPRIOOUT384
dprioout[385] <= PLL_RECONFIG.O_DPRIOOUT385
dprioout[386] <= PLL_RECONFIG.O_DPRIOOUT386
dprioout[387] <= PLL_RECONFIG.O_DPRIOOUT387
dprioout[388] <= PLL_RECONFIG.O_DPRIOOUT388
dprioout[389] <= PLL_RECONFIG.O_DPRIOOUT389
dprioout[390] <= PLL_RECONFIG.O_DPRIOOUT390
dprioout[391] <= PLL_RECONFIG.O_DPRIOOUT391
dprioout[392] <= PLL_RECONFIG.O_DPRIOOUT392
dprioout[393] <= PLL_RECONFIG.O_DPRIOOUT393
dprioout[394] <= PLL_RECONFIG.O_DPRIOOUT394
dprioout[395] <= PLL_RECONFIG.O_DPRIOOUT395
dprioout[396] <= PLL_RECONFIG.O_DPRIOOUT396
dprioout[397] <= PLL_RECONFIG.O_DPRIOOUT397
dprioout[398] <= PLL_RECONFIG.O_DPRIOOUT398
dprioout[399] <= PLL_RECONFIG.O_DPRIOOUT399
dprioout[400] <= PLL_RECONFIG.O_DPRIOOUT400
dprioout[401] <= PLL_RECONFIG.O_DPRIOOUT401
dprioout[402] <= PLL_RECONFIG.O_DPRIOOUT402
dprioout[403] <= PLL_RECONFIG.O_DPRIOOUT403
dprioout[404] <= PLL_RECONFIG.O_DPRIOOUT404
dprioout[405] <= PLL_RECONFIG.O_DPRIOOUT405
dprioout[406] <= PLL_RECONFIG.O_DPRIOOUT406
dprioout[407] <= PLL_RECONFIG.O_DPRIOOUT407
dprioout[408] <= PLL_RECONFIG.O_DPRIOOUT408
dprioout[409] <= PLL_RECONFIG.O_DPRIOOUT409
dprioout[410] <= PLL_RECONFIG.O_DPRIOOUT410
dprioout[411] <= PLL_RECONFIG.O_DPRIOOUT411
dprioout[412] <= PLL_RECONFIG.O_DPRIOOUT412
dprioout[413] <= PLL_RECONFIG.O_DPRIOOUT413
dprioout[414] <= PLL_RECONFIG.O_DPRIOOUT414
dprioout[415] <= PLL_RECONFIG.O_DPRIOOUT415
dprioout[416] <= PLL_RECONFIG.O_DPRIOOUT416
dprioout[417] <= PLL_RECONFIG.O_DPRIOOUT417
dprioout[418] <= PLL_RECONFIG.O_DPRIOOUT418
dprioout[419] <= PLL_RECONFIG.O_DPRIOOUT419
dprioout[420] <= PLL_RECONFIG.O_DPRIOOUT420
dprioout[421] <= PLL_RECONFIG.O_DPRIOOUT421
dprioout[422] <= PLL_RECONFIG.O_DPRIOOUT422
dprioout[423] <= PLL_RECONFIG.O_DPRIOOUT423
dprioout[424] <= PLL_RECONFIG.O_DPRIOOUT424
dprioout[425] <= PLL_RECONFIG.O_DPRIOOUT425
dprioout[426] <= PLL_RECONFIG.O_DPRIOOUT426
dprioout[427] <= PLL_RECONFIG.O_DPRIOOUT427
dprioout[428] <= PLL_RECONFIG.O_DPRIOOUT428
dprioout[429] <= PLL_RECONFIG.O_DPRIOOUT429
dprioout[430] <= PLL_RECONFIG.O_DPRIOOUT430
dprioout[431] <= PLL_RECONFIG.O_DPRIOOUT431
dprioout[432] <= PLL_RECONFIG.O_DPRIOOUT432
dprioout[433] <= PLL_RECONFIG.O_DPRIOOUT433
dprioout[434] <= PLL_RECONFIG.O_DPRIOOUT434
dprioout[435] <= PLL_RECONFIG.O_DPRIOOUT435
dprioout[436] <= PLL_RECONFIG.O_DPRIOOUT436
dprioout[437] <= PLL_RECONFIG.O_DPRIOOUT437
dprioout[438] <= PLL_RECONFIG.O_DPRIOOUT438
dprioout[439] <= PLL_RECONFIG.O_DPRIOOUT439
dprioout[440] <= PLL_RECONFIG.O_DPRIOOUT440
dprioout[441] <= PLL_RECONFIG.O_DPRIOOUT441
dprioout[442] <= PLL_RECONFIG.O_DPRIOOUT442
dprioout[443] <= PLL_RECONFIG.O_DPRIOOUT443
dprioout[444] <= PLL_RECONFIG.O_DPRIOOUT444
dprioout[445] <= PLL_RECONFIG.O_DPRIOOUT445
dprioout[446] <= PLL_RECONFIG.O_DPRIOOUT446
dprioout[447] <= PLL_RECONFIG.O_DPRIOOUT447
dprioout[448] <= PLL_RECONFIG.O_DPRIOOUT448
dprioout[449] <= PLL_RECONFIG.O_DPRIOOUT449
dprioout[450] <= PLL_RECONFIG.O_DPRIOOUT450
dprioout[451] <= PLL_RECONFIG.O_DPRIOOUT451
dprioout[452] <= PLL_RECONFIG.O_DPRIOOUT452
dprioout[453] <= PLL_RECONFIG.O_DPRIOOUT453
dprioout[454] <= PLL_RECONFIG.O_DPRIOOUT454
dprioout[455] <= PLL_RECONFIG.O_DPRIOOUT455
dprioout[456] <= PLL_RECONFIG.O_DPRIOOUT456
dprioout[457] <= PLL_RECONFIG.O_DPRIOOUT457
dprioout[458] <= PLL_RECONFIG.O_DPRIOOUT458
dprioout[459] <= PLL_RECONFIG.O_DPRIOOUT459
dprioout[460] <= PLL_RECONFIG.O_DPRIOOUT460
dprioout[461] <= PLL_RECONFIG.O_DPRIOOUT461
dprioout[462] <= PLL_RECONFIG.O_DPRIOOUT462
dprioout[463] <= PLL_RECONFIG.O_DPRIOOUT463
dprioout[464] <= PLL_RECONFIG.O_DPRIOOUT464
dprioout[465] <= PLL_RECONFIG.O_DPRIOOUT465
dprioout[466] <= PLL_RECONFIG.O_DPRIOOUT466
dprioout[467] <= PLL_RECONFIG.O_DPRIOOUT467
dprioout[468] <= PLL_RECONFIG.O_DPRIOOUT468
dprioout[469] <= PLL_RECONFIG.O_DPRIOOUT469
dprioout[470] <= PLL_RECONFIG.O_DPRIOOUT470
dprioout[471] <= PLL_RECONFIG.O_DPRIOOUT471
dprioout[472] <= PLL_RECONFIG.O_DPRIOOUT472
dprioout[473] <= PLL_RECONFIG.O_DPRIOOUT473
dprioout[474] <= PLL_RECONFIG.O_DPRIOOUT474
dprioout[475] <= PLL_RECONFIG.O_DPRIOOUT475
dprioout[476] <= PLL_RECONFIG.O_DPRIOOUT476
dprioout[477] <= PLL_RECONFIG.O_DPRIOOUT477
dprioout[478] <= PLL_RECONFIG.O_DPRIOOUT478
dprioout[479] <= PLL_RECONFIG.O_DPRIOOUT479
dprioout[480] <= PLL_RECONFIG.O_DPRIOOUT480
dprioout[481] <= PLL_RECONFIG.O_DPRIOOUT481
dprioout[482] <= PLL_RECONFIG.O_DPRIOOUT482
dprioout[483] <= PLL_RECONFIG.O_DPRIOOUT483
dprioout[484] <= PLL_RECONFIG.O_DPRIOOUT484
dprioout[485] <= PLL_RECONFIG.O_DPRIOOUT485
dprioout[486] <= PLL_RECONFIG.O_DPRIOOUT486
dprioout[487] <= PLL_RECONFIG.O_DPRIOOUT487
dprioout[488] <= PLL_RECONFIG.O_DPRIOOUT488
dprioout[489] <= PLL_RECONFIG.O_DPRIOOUT489
dprioout[490] <= PLL_RECONFIG.O_DPRIOOUT490
dprioout[491] <= PLL_RECONFIG.O_DPRIOOUT491
dprioout[492] <= PLL_RECONFIG.O_DPRIOOUT492
dprioout[493] <= PLL_RECONFIG.O_DPRIOOUT493
dprioout[494] <= PLL_RECONFIG.O_DPRIOOUT494
dprioout[495] <= PLL_RECONFIG.O_DPRIOOUT495
dprioout[496] <= PLL_RECONFIG.O_DPRIOOUT496
dprioout[497] <= PLL_RECONFIG.O_DPRIOOUT497
dprioout[498] <= PLL_RECONFIG.O_DPRIOOUT498
dprioout[499] <= PLL_RECONFIG.O_DPRIOOUT499
dprioout[500] <= PLL_RECONFIG.O_DPRIOOUT500
dprioout[501] <= PLL_RECONFIG.O_DPRIOOUT501
dprioout[502] <= PLL_RECONFIG.O_DPRIOOUT502
dprioout[503] <= PLL_RECONFIG.O_DPRIOOUT503
dprioout[504] <= PLL_RECONFIG.O_DPRIOOUT504
dprioout[505] <= PLL_RECONFIG.O_DPRIOOUT505
dprioout[506] <= PLL_RECONFIG.O_DPRIOOUT506
dprioout[507] <= PLL_RECONFIG.O_DPRIOOUT507
dprioout[508] <= PLL_RECONFIG.O_DPRIOOUT508
dprioout[509] <= PLL_RECONFIG.O_DPRIOOUT509
dprioout[510] <= PLL_RECONFIG.O_DPRIOOUT510
dprioout[511] <= PLL_RECONFIG.O_DPRIOOUT511
dprioout[512] <= PLL_RECONFIG.O_DPRIOOUT512
dprioout[513] <= PLL_RECONFIG.O_DPRIOOUT513
dprioout[514] <= PLL_RECONFIG.O_DPRIOOUT514
dprioout[515] <= PLL_RECONFIG.O_DPRIOOUT515
dprioout[516] <= PLL_RECONFIG.O_DPRIOOUT516
dprioout[517] <= PLL_RECONFIG.O_DPRIOOUT517
dprioout[518] <= PLL_RECONFIG.O_DPRIOOUT518
dprioout[519] <= PLL_RECONFIG.O_DPRIOOUT519
dprioout[520] <= PLL_RECONFIG.O_DPRIOOUT520
dprioout[521] <= PLL_RECONFIG.O_DPRIOOUT521
dprioout[522] <= PLL_RECONFIG.O_DPRIOOUT522
dprioout[523] <= PLL_RECONFIG.O_DPRIOOUT523
dprioout[524] <= PLL_RECONFIG.O_DPRIOOUT524
dprioout[525] <= PLL_RECONFIG.O_DPRIOOUT525
dprioout[526] <= PLL_RECONFIG.O_DPRIOOUT526
dprioout[527] <= PLL_RECONFIG.O_DPRIOOUT527
dprioout[528] <= PLL_RECONFIG.O_DPRIOOUT528
dprioout[529] <= PLL_RECONFIG.O_DPRIOOUT529
dprioout[530] <= PLL_RECONFIG.O_DPRIOOUT530
dprioout[531] <= PLL_RECONFIG.O_DPRIOOUT531
dprioout[532] <= PLL_RECONFIG.O_DPRIOOUT532
dprioout[533] <= PLL_RECONFIG.O_DPRIOOUT533
dprioout[534] <= PLL_RECONFIG.O_DPRIOOUT534
dprioout[535] <= PLL_RECONFIG.O_DPRIOOUT535
dprioout[536] <= PLL_RECONFIG.O_DPRIOOUT536
dprioout[537] <= PLL_RECONFIG.O_DPRIOOUT537
dprioout[538] <= PLL_RECONFIG.O_DPRIOOUT538
dprioout[539] <= PLL_RECONFIG.O_DPRIOOUT539
dprioout[540] <= PLL_RECONFIG.O_DPRIOOUT540
dprioout[541] <= PLL_RECONFIG.O_DPRIOOUT541
dprioout[542] <= PLL_RECONFIG.O_DPRIOOUT542
dprioout[543] <= PLL_RECONFIG.O_DPRIOOUT543
dprioout[544] <= PLL_RECONFIG.O_DPRIOOUT544
dprioout[545] <= PLL_RECONFIG.O_DPRIOOUT545
dprioout[546] <= PLL_RECONFIG.O_DPRIOOUT546
dprioout[547] <= PLL_RECONFIG.O_DPRIOOUT547
dprioout[548] <= PLL_RECONFIG.O_DPRIOOUT548
dprioout[549] <= PLL_RECONFIG.O_DPRIOOUT549
dprioout[550] <= PLL_RECONFIG.O_DPRIOOUT550
dprioout[551] <= PLL_RECONFIG.O_DPRIOOUT551
dprioout[552] <= PLL_RECONFIG.O_DPRIOOUT552
dprioout[553] <= PLL_RECONFIG.O_DPRIOOUT553
dprioout[554] <= PLL_RECONFIG.O_DPRIOOUT554
dprioout[555] <= PLL_RECONFIG.O_DPRIOOUT555
dprioout[556] <= PLL_RECONFIG.O_DPRIOOUT556
dprioout[557] <= PLL_RECONFIG.O_DPRIOOUT557
dprioout[558] <= PLL_RECONFIG.O_DPRIOOUT558
dprioout[559] <= PLL_RECONFIG.O_DPRIOOUT559
dprioout[560] <= PLL_RECONFIG.O_DPRIOOUT560
dprioout[561] <= PLL_RECONFIG.O_DPRIOOUT561
dprioout[562] <= PLL_RECONFIG.O_DPRIOOUT562
dprioout[563] <= PLL_RECONFIG.O_DPRIOOUT563
dprioout[564] <= PLL_RECONFIG.O_DPRIOOUT564
dprioout[565] <= PLL_RECONFIG.O_DPRIOOUT565
dprioout[566] <= PLL_RECONFIG.O_DPRIOOUT566
dprioout[567] <= PLL_RECONFIG.O_DPRIOOUT567
dprioout[568] <= PLL_RECONFIG.O_DPRIOOUT568
dprioout[569] <= PLL_RECONFIG.O_DPRIOOUT569
dprioout[570] <= PLL_RECONFIG.O_DPRIOOUT570
dprioout[571] <= PLL_RECONFIG.O_DPRIOOUT571
dprioout[572] <= PLL_RECONFIG.O_DPRIOOUT572
dprioout[573] <= PLL_RECONFIG.O_DPRIOOUT573
dprioout[574] <= PLL_RECONFIG.O_DPRIOOUT574
dprioout[575] <= PLL_RECONFIG.O_DPRIOOUT575
dprioout[576] <= PLL_RECONFIG.O_DPRIOOUT576
dprioout[577] <= PLL_RECONFIG.O_DPRIOOUT577
dprioout[578] <= PLL_RECONFIG.O_DPRIOOUT578
dprioout[579] <= PLL_RECONFIG.O_DPRIOOUT579
dprioout[580] <= PLL_RECONFIG.O_DPRIOOUT580
dprioout[581] <= PLL_RECONFIG.O_DPRIOOUT581
dprioout[582] <= PLL_RECONFIG.O_DPRIOOUT582
dprioout[583] <= PLL_RECONFIG.O_DPRIOOUT583
dprioout[584] <= PLL_RECONFIG.O_DPRIOOUT584
dprioout[585] <= PLL_RECONFIG.O_DPRIOOUT585
dprioout[586] <= PLL_RECONFIG.O_DPRIOOUT586
dprioout[587] <= PLL_RECONFIG.O_DPRIOOUT587
dprioout[588] <= PLL_RECONFIG.O_DPRIOOUT588
dprioout[589] <= PLL_RECONFIG.O_DPRIOOUT589
dprioout[590] <= PLL_RECONFIG.O_DPRIOOUT590
dprioout[591] <= PLL_RECONFIG.O_DPRIOOUT591
dprioout[592] <= PLL_RECONFIG.O_DPRIOOUT592
dprioout[593] <= PLL_RECONFIG.O_DPRIOOUT593
dprioout[594] <= PLL_RECONFIG.O_DPRIOOUT594
dprioout[595] <= PLL_RECONFIG.O_DPRIOOUT595
dprioout[596] <= PLL_RECONFIG.O_DPRIOOUT596
dprioout[597] <= PLL_RECONFIG.O_DPRIOOUT597
dprioout[598] <= PLL_RECONFIG.O_DPRIOOUT598
dprioout[599] <= PLL_RECONFIG.O_DPRIOOUT599
dprioout[600] <= PLL_RECONFIG.O_DPRIOOUT600
dprioout[601] <= PLL_RECONFIG.O_DPRIOOUT601
dprioout[602] <= PLL_RECONFIG.O_DPRIOOUT602
dprioout[603] <= PLL_RECONFIG.O_DPRIOOUT603
dprioout[604] <= PLL_RECONFIG.O_DPRIOOUT604
dprioout[605] <= PLL_RECONFIG.O_DPRIOOUT605
dprioout[606] <= PLL_RECONFIG.O_DPRIOOUT606
dprioout[607] <= PLL_RECONFIG.O_DPRIOOUT607
dprioout[608] <= PLL_RECONFIG.O_DPRIOOUT608
dprioout[609] <= PLL_RECONFIG.O_DPRIOOUT609
dprioout[610] <= PLL_RECONFIG.O_DPRIOOUT610
dprioout[611] <= PLL_RECONFIG.O_DPRIOOUT611
dprioout[612] <= PLL_RECONFIG.O_DPRIOOUT612
dprioout[613] <= PLL_RECONFIG.O_DPRIOOUT613
dprioout[614] <= PLL_RECONFIG.O_DPRIOOUT614
dprioout[615] <= PLL_RECONFIG.O_DPRIOOUT615
dprioout[616] <= PLL_RECONFIG.O_DPRIOOUT616
dprioout[617] <= PLL_RECONFIG.O_DPRIOOUT617
dprioout[618] <= PLL_RECONFIG.O_DPRIOOUT618
dprioout[619] <= PLL_RECONFIG.O_DPRIOOUT619
dprioout[620] <= PLL_RECONFIG.O_DPRIOOUT620
dprioout[621] <= PLL_RECONFIG.O_DPRIOOUT621
dprioout[622] <= PLL_RECONFIG.O_DPRIOOUT622
dprioout[623] <= PLL_RECONFIG.O_DPRIOOUT623
dprioout[624] <= PLL_RECONFIG.O_DPRIOOUT624
dprioout[625] <= PLL_RECONFIG.O_DPRIOOUT625
dprioout[626] <= PLL_RECONFIG.O_DPRIOOUT626
dprioout[627] <= PLL_RECONFIG.O_DPRIOOUT627
dprioout[628] <= PLL_RECONFIG.O_DPRIOOUT628
dprioout[629] <= PLL_RECONFIG.O_DPRIOOUT629
dprioout[630] <= PLL_RECONFIG.O_DPRIOOUT630
dprioout[631] <= PLL_RECONFIG.O_DPRIOOUT631
dprioout[632] <= PLL_RECONFIG.O_DPRIOOUT632
dprioout[633] <= PLL_RECONFIG.O_DPRIOOUT633
dprioout[634] <= PLL_RECONFIG.O_DPRIOOUT634
dprioout[635] <= PLL_RECONFIG.O_DPRIOOUT635
dprioout[636] <= PLL_RECONFIG.O_DPRIOOUT636
dprioout[637] <= PLL_RECONFIG.O_DPRIOOUT637
dprioout[638] <= PLL_RECONFIG.O_DPRIOOUT638
dprioout[639] <= PLL_RECONFIG.O_DPRIOOUT639
dprioout[640] <= PLL_RECONFIG.O_DPRIOOUT640
dprioout[641] <= PLL_RECONFIG.O_DPRIOOUT641
dprioout[642] <= PLL_RECONFIG.O_DPRIOOUT642
dprioout[643] <= PLL_RECONFIG.O_DPRIOOUT643
dprioout[644] <= PLL_RECONFIG.O_DPRIOOUT644
dprioout[645] <= PLL_RECONFIG.O_DPRIOOUT645
dprioout[646] <= PLL_RECONFIG.O_DPRIOOUT646
dprioout[647] <= PLL_RECONFIG.O_DPRIOOUT647
dprioout[648] <= PLL_RECONFIG.O_DPRIOOUT648
dprioout[649] <= PLL_RECONFIG.O_DPRIOOUT649
dprioout[650] <= PLL_RECONFIG.O_DPRIOOUT650
dprioout[651] <= PLL_RECONFIG.O_DPRIOOUT651
dprioout[652] <= PLL_RECONFIG.O_DPRIOOUT652
dprioout[653] <= PLL_RECONFIG.O_DPRIOOUT653
dprioout[654] <= PLL_RECONFIG.O_DPRIOOUT654
dprioout[655] <= PLL_RECONFIG.O_DPRIOOUT655
dprioout[656] <= PLL_RECONFIG.O_DPRIOOUT656
dprioout[657] <= PLL_RECONFIG.O_DPRIOOUT657
dprioout[658] <= PLL_RECONFIG.O_DPRIOOUT658
dprioout[659] <= PLL_RECONFIG.O_DPRIOOUT659
dprioout[660] <= PLL_RECONFIG.O_DPRIOOUT660
dprioout[661] <= PLL_RECONFIG.O_DPRIOOUT661
dprioout[662] <= PLL_RECONFIG.O_DPRIOOUT662
dprioout[663] <= PLL_RECONFIG.O_DPRIOOUT663
dprioout[664] <= PLL_RECONFIG.O_DPRIOOUT664
dprioout[665] <= PLL_RECONFIG.O_DPRIOOUT665
dprioout[666] <= PLL_RECONFIG.O_DPRIOOUT666
dprioout[667] <= PLL_RECONFIG.O_DPRIOOUT667
dprioout[668] <= PLL_RECONFIG.O_DPRIOOUT668
dprioout[669] <= PLL_RECONFIG.O_DPRIOOUT669
dprioout[670] <= PLL_RECONFIG.O_DPRIOOUT670
dprioout[671] <= PLL_RECONFIG.O_DPRIOOUT671
dprioout[672] <= PLL_RECONFIG.O_DPRIOOUT672
dprioout[673] <= PLL_RECONFIG.O_DPRIOOUT673
dprioout[674] <= PLL_RECONFIG.O_DPRIOOUT674
dprioout[675] <= PLL_RECONFIG.O_DPRIOOUT675
dprioout[676] <= PLL_RECONFIG.O_DPRIOOUT676
dprioout[677] <= PLL_RECONFIG.O_DPRIOOUT677
dprioout[678] <= PLL_RECONFIG.O_DPRIOOUT678
dprioout[679] <= PLL_RECONFIG.O_DPRIOOUT679
dprioout[680] <= PLL_RECONFIG.O_DPRIOOUT680
dprioout[681] <= PLL_RECONFIG.O_DPRIOOUT681
dprioout[682] <= PLL_RECONFIG.O_DPRIOOUT682
dprioout[683] <= PLL_RECONFIG.O_DPRIOOUT683
dprioout[684] <= PLL_RECONFIG.O_DPRIOOUT684
dprioout[685] <= PLL_RECONFIG.O_DPRIOOUT685
dprioout[686] <= PLL_RECONFIG.O_DPRIOOUT686
dprioout[687] <= PLL_RECONFIG.O_DPRIOOUT687
dprioout[688] <= PLL_RECONFIG.O_DPRIOOUT688
dprioout[689] <= PLL_RECONFIG.O_DPRIOOUT689
dprioout[690] <= PLL_RECONFIG.O_DPRIOOUT690
dprioout[691] <= PLL_RECONFIG.O_DPRIOOUT691
dprioout[692] <= PLL_RECONFIG.O_DPRIOOUT692
dprioout[693] <= PLL_RECONFIG.O_DPRIOOUT693
dprioout[694] <= PLL_RECONFIG.O_DPRIOOUT694
dprioout[695] <= PLL_RECONFIG.O_DPRIOOUT695
dprioout[696] <= PLL_RECONFIG.O_DPRIOOUT696
dprioout[697] <= PLL_RECONFIG.O_DPRIOOUT697
dprioout[698] <= PLL_RECONFIG.O_DPRIOOUT698
dprioout[699] <= PLL_RECONFIG.O_DPRIOOUT699
dprioout[700] <= PLL_RECONFIG.O_DPRIOOUT700
dprioout[701] <= PLL_RECONFIG.O_DPRIOOUT701
dprioout[702] <= PLL_RECONFIG.O_DPRIOOUT702
dprioout[703] <= PLL_RECONFIG.O_DPRIOOUT703
dprioout[704] <= PLL_RECONFIG.O_DPRIOOUT704
dprioout[705] <= PLL_RECONFIG.O_DPRIOOUT705
dprioout[706] <= PLL_RECONFIG.O_DPRIOOUT706
dprioout[707] <= PLL_RECONFIG.O_DPRIOOUT707
dprioout[708] <= PLL_RECONFIG.O_DPRIOOUT708
dprioout[709] <= PLL_RECONFIG.O_DPRIOOUT709
dprioout[710] <= PLL_RECONFIG.O_DPRIOOUT710
dprioout[711] <= PLL_RECONFIG.O_DPRIOOUT711
dprioout[712] <= PLL_RECONFIG.O_DPRIOOUT712
dprioout[713] <= PLL_RECONFIG.O_DPRIOOUT713
dprioout[714] <= PLL_RECONFIG.O_DPRIOOUT714
dprioout[715] <= PLL_RECONFIG.O_DPRIOOUT715
dprioout[716] <= PLL_RECONFIG.O_DPRIOOUT716
dprioout[717] <= PLL_RECONFIG.O_DPRIOOUT717
dprioout[718] <= PLL_RECONFIG.O_DPRIOOUT718
dprioout[719] <= PLL_RECONFIG.O_DPRIOOUT719
dprioout[720] <= PLL_RECONFIG.O_DPRIOOUT720
dprioout[721] <= PLL_RECONFIG.O_DPRIOOUT721
dprioout[722] <= PLL_RECONFIG.O_DPRIOOUT722
dprioout[723] <= PLL_RECONFIG.O_DPRIOOUT723
dprioout[724] <= PLL_RECONFIG.O_DPRIOOUT724
dprioout[725] <= PLL_RECONFIG.O_DPRIOOUT725
dprioout[726] <= PLL_RECONFIG.O_DPRIOOUT726
dprioout[727] <= PLL_RECONFIG.O_DPRIOOUT727
dprioout[728] <= PLL_RECONFIG.O_DPRIOOUT728
dprioout[729] <= PLL_RECONFIG.O_DPRIOOUT729
dprioout[730] <= PLL_RECONFIG.O_DPRIOOUT730
dprioout[731] <= PLL_RECONFIG.O_DPRIOOUT731
dprioout[732] <= PLL_RECONFIG.O_DPRIOOUT732
dprioout[733] <= PLL_RECONFIG.O_DPRIOOUT733
dprioout[734] <= PLL_RECONFIG.O_DPRIOOUT734
dprioout[735] <= PLL_RECONFIG.O_DPRIOOUT735
dprioout[736] <= PLL_RECONFIG.O_DPRIOOUT736
dprioout[737] <= PLL_RECONFIG.O_DPRIOOUT737
dprioout[738] <= PLL_RECONFIG.O_DPRIOOUT738
dprioout[739] <= PLL_RECONFIG.O_DPRIOOUT739
dprioout[740] <= PLL_RECONFIG.O_DPRIOOUT740
dprioout[741] <= PLL_RECONFIG.O_DPRIOOUT741
dprioout[742] <= PLL_RECONFIG.O_DPRIOOUT742
dprioout[743] <= PLL_RECONFIG.O_DPRIOOUT743
dprioout[744] <= PLL_RECONFIG.O_DPRIOOUT744
dprioout[745] <= PLL_RECONFIG.O_DPRIOOUT745
dprioout[746] <= PLL_RECONFIG.O_DPRIOOUT746
dprioout[747] <= PLL_RECONFIG.O_DPRIOOUT747
dprioout[748] <= PLL_RECONFIG.O_DPRIOOUT748
dprioout[749] <= PLL_RECONFIG.O_DPRIOOUT749
dprioout[750] <= PLL_RECONFIG.O_DPRIOOUT750
dprioout[751] <= PLL_RECONFIG.O_DPRIOOUT751
dprioout[752] <= PLL_RECONFIG.O_DPRIOOUT752
dprioout[753] <= PLL_RECONFIG.O_DPRIOOUT753
dprioout[754] <= PLL_RECONFIG.O_DPRIOOUT754
dprioout[755] <= PLL_RECONFIG.O_DPRIOOUT755
dprioout[756] <= PLL_RECONFIG.O_DPRIOOUT756
dprioout[757] <= PLL_RECONFIG.O_DPRIOOUT757
dprioout[758] <= PLL_RECONFIG.O_DPRIOOUT758
dprioout[759] <= PLL_RECONFIG.O_DPRIOOUT759
dprioout[760] <= PLL_RECONFIG.O_DPRIOOUT760
dprioout[761] <= PLL_RECONFIG.O_DPRIOOUT761
dprioout[762] <= PLL_RECONFIG.O_DPRIOOUT762
dprioout[763] <= PLL_RECONFIG.O_DPRIOOUT763
dprioout[764] <= PLL_RECONFIG.O_DPRIOOUT764
dprioout[765] <= PLL_RECONFIG.O_DPRIOOUT765
dprioout[766] <= PLL_RECONFIG.O_DPRIOOUT766
dprioout[767] <= PLL_RECONFIG.O_DPRIOOUT767
dprioout[768] <= PLL_RECONFIG.O_DPRIOOUT768
dprioout[769] <= PLL_RECONFIG.O_DPRIOOUT769
dprioout[770] <= PLL_RECONFIG.O_DPRIOOUT770
dprioout[771] <= PLL_RECONFIG.O_DPRIOOUT771
dprioout[772] <= PLL_RECONFIG.O_DPRIOOUT772
dprioout[773] <= PLL_RECONFIG.O_DPRIOOUT773
dprioout[774] <= PLL_RECONFIG.O_DPRIOOUT774
dprioout[775] <= PLL_RECONFIG.O_DPRIOOUT775
dprioout[776] <= PLL_RECONFIG.O_DPRIOOUT776
dprioout[777] <= PLL_RECONFIG.O_DPRIOOUT777
dprioout[778] <= PLL_RECONFIG.O_DPRIOOUT778
dprioout[779] <= PLL_RECONFIG.O_DPRIOOUT779
dprioout[780] <= PLL_RECONFIG.O_DPRIOOUT780
dprioout[781] <= PLL_RECONFIG.O_DPRIOOUT781
dprioout[782] <= PLL_RECONFIG.O_DPRIOOUT782
dprioout[783] <= PLL_RECONFIG.O_DPRIOOUT783
dprioout[784] <= PLL_RECONFIG.O_DPRIOOUT784
dprioout[785] <= PLL_RECONFIG.O_DPRIOOUT785
dprioout[786] <= PLL_RECONFIG.O_DPRIOOUT786
dprioout[787] <= PLL_RECONFIG.O_DPRIOOUT787
dprioout[788] <= PLL_RECONFIG.O_DPRIOOUT788
dprioout[789] <= PLL_RECONFIG.O_DPRIOOUT789
dprioout[790] <= PLL_RECONFIG.O_DPRIOOUT790
dprioout[791] <= PLL_RECONFIG.O_DPRIOOUT791
dprioout[792] <= PLL_RECONFIG.O_DPRIOOUT792
dprioout[793] <= PLL_RECONFIG.O_DPRIOOUT793
dprioout[794] <= PLL_RECONFIG.O_DPRIOOUT794
dprioout[795] <= PLL_RECONFIG.O_DPRIOOUT795
dprioout[796] <= PLL_RECONFIG.O_DPRIOOUT796
dprioout[797] <= PLL_RECONFIG.O_DPRIOOUT797
dprioout[798] <= PLL_RECONFIG.O_DPRIOOUT798
dprioout[799] <= PLL_RECONFIG.O_DPRIOOUT799
dprioout[800] <= PLL_RECONFIG.O_DPRIOOUT800
dprioout[801] <= PLL_RECONFIG.O_DPRIOOUT801
dprioout[802] <= PLL_RECONFIG.O_DPRIOOUT802
dprioout[803] <= PLL_RECONFIG.O_DPRIOOUT803
dprioout[804] <= PLL_RECONFIG.O_DPRIOOUT804
dprioout[805] <= PLL_RECONFIG.O_DPRIOOUT805
dprioout[806] <= PLL_RECONFIG.O_DPRIOOUT806
dprioout[807] <= PLL_RECONFIG.O_DPRIOOUT807
dprioout[808] <= PLL_RECONFIG.O_DPRIOOUT808
dprioout[809] <= PLL_RECONFIG.O_DPRIOOUT809
dprioout[810] <= PLL_RECONFIG.O_DPRIOOUT810
dprioout[811] <= PLL_RECONFIG.O_DPRIOOUT811
dprioout[812] <= PLL_RECONFIG.O_DPRIOOUT812
dprioout[813] <= PLL_RECONFIG.O_DPRIOOUT813
dprioout[814] <= PLL_RECONFIG.O_DPRIOOUT814
dprioout[815] <= PLL_RECONFIG.O_DPRIOOUT815
shiften[0] <= PLL_RECONFIG.O_SHIFTEN
shiften[1] <= PLL_RECONFIG.O_SHIFTEN1
shiften[2] <= PLL_RECONFIG.O_SHIFTEN2
shiften[3] <= PLL_RECONFIG.O_SHIFTEN3
shiften[4] <= PLL_RECONFIG.O_SHIFTEN4
shiften[5] <= PLL_RECONFIG.O_SHIFTEN5
shiften[6] <= PLL_RECONFIG.O_SHIFTEN6
shiften[7] <= PLL_RECONFIG.O_SHIFTEN7
shiften[8] <= PLL_RECONFIG.O_SHIFTEN8
fbclkfpll => fpll.I_FBCLKFPLL
lvdfbin => fpll.I_LVDSFBIN
nresync => fpll.I_NRESYNC
pfden => fpll.I_PFDEN
shiften_input_port => ~NO_FANOUT~
zdb => fpll.I_ZDB
cntnen <= fpll.O_CNTNEN
fbout_clk <= fpll.O_FBCLK
fblvdsout <= fpll.O_FBLVDSOUT
lock <= fpll.O_LOCK
mcntout <= fpll.O_MCNTOUT
plniotribuf <= fpll.O_PLNIOTRIBUF
shiftdoneout <= fpll.O_SHIFTDONEOUT
tclk <= fpll.O_TCLK
vcoph[0] <= fpll.O_VCOPH
vcoph[1] <= fpll.O_VCOPH1
vcoph[2] <= fpll.O_VCOPH2
vcoph[3] <= fpll.O_VCOPH3
vcoph[4] <= fpll.O_VCOPH4
vcoph[5] <= fpll.O_VCOPH5
vcoph[6] <= fpll.O_VCOPH6
vcoph[7] <= fpll.O_VCOPH7


