Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Nov 07 19:09:07 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 2,604 out of  54,576    4%
    Number used as Flip Flops:               2,593
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      2,837 out of  27,288   10%
    Number used as logic:                    2,534 out of  27,288    9%
      Number using O6 output only:           1,376
      Number using O5 output only:             450
      Number using O5 and O6:                  708
      Number used as ROM:                        0
    Number used as Memory:                     120 out of   6,408    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           120
        Number using O6 output only:           103
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    183
      Number with same-slice register load:    134
      Number with same-slice carry load:        49
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,156 out of   6,822   16%
  Number of MUXCYs used:                     1,040 out of  13,644    7%
  Number of LUT Flip Flop pairs used:        3,399
    Number with an unused Flip Flop:         1,140 out of   3,399   33%
    Number with an unused LUT:                 562 out of   3,399   16%
    Number of fully used LUT-FF pairs:       1,697 out of   3,399   49%
    Number of unique control sets:             187
    Number of slice register sites lost
      to control set restrictions:             742 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       136 out of     316   43%
    Number of LOCed IOBs:                      136 out of     136  100%
    IOB Flip Flops:                             17

Specific Feature Utilization:
  Number of RAMB16BWERs:                        66 out of     116   56%
  Number of RAMB8BWERs:                         11 out of     232    4%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  64 out of     376   17%
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   47
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           19 out of      58   32%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.24

Peak Memory Usage:  469 MB
Total REAL time to MAP completion:  1 mins 6 secs 
Total CPU time to MAP completion:   1 mins 6 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<7>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<6>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<5>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<4>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<3>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<2>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<1>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<0>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txen
WARNING:Timing:3225 - Timing constraint COMP "e_txen" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txer
WARNING:Timing:3225 - Timing constraint COMP "e_txer" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<24> has no load.
INFO:LIT:395 - The above info message is repeated 58 more times for the
   following (max. 5 shown):
   N461,
   N465,
   icon_control0<35>,
   icon_control0<34>,
   icon_control0<33>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp pll_m0/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 135 block(s) removed
  64 block(s) optimized away
 120 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<24>" is
loadless and has been removed.
 Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_24"
(FF) removed.
  The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<23>" is
loadless and has been removed.
   Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_23"
(FF) removed.
    The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<22>" is
loadless and has been removed.
     Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_22"
(FF) removed.
      The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<21>" is
loadless and has been removed.
       Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_21"
(FF) removed.
        The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<20>" is
loadless and has been removed.
         Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_20"
(FF) removed.
          The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<19>" is
loadless and has been removed.
           Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_19"
(FF) removed.
            The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<18>" is
loadless and has been removed.
             Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_18"
(FF) removed.
              The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<17>" is
loadless and has been removed.
               Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_17"
(FF) removed.
                The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<16>" is
loadless and has been removed.
                 Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_16"
(FF) removed.
                  The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<15>" is
loadless and has been removed.
                   Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_15"
(FF) removed.
                    The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<14>" is
loadless and has been removed.
                     Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_14"
(FF) removed.
                      The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<13>" is
loadless and has been removed.
                       Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_13"
(FF) removed.
                        The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<12>" is
loadless and has been removed.
                         Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_12"
(FF) removed.
                          The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<11>" is
loadless and has been removed.
                           Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_11"
(FF) removed.
                            The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<10>" is
loadless and has been removed.
                             Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_10"
(FF) removed.
                              The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<9>" is
loadless and has been removed.
                               Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_9"
(FF) removed.
                                The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<8>" is
loadless and has been removed.
                                 Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_8"
(FF) removed.
                                  The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<7>" is
loadless and has been removed.
                                   Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_7"
(FF) removed.
                                    The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<6>" is
loadless and has been removed.
                                     Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_6"
(FF) removed.
                                      The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<5>" is
loadless and has been removed.
                                       Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_5"
(FF) removed.
                                        The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<4>" is
loadless and has been removed.
                                         Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_4"
(FF) removed.
                                          The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<3>" is
loadless and has been removed.
                                           Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_3"
(FF) removed.
                                            The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<2>" is
loadless and has been removed.
                                             Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_2"
(FF) removed.
                                              The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<1>" is
loadless and has been removed.
                                               Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_1"
(FF) removed.
                                                The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r<0>" is
loadless and has been removed.
                                                 Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst0_sync_r_0"
(FF) removed.
*The signal "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst_tmp" is loadless
and has been removed.
* Loadless block "mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/rst_tmp1" (ROM)
removed.
*  The signal
"mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked" is
loadless and has been removed.
*   Loadless block
"mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked" (FF)
removed.
*    The signal
"mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked_rstpo
t" is loadless and has been removed.
*     Loadless block
"mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked_rstpo
t" (ROM) removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<9>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<8>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<8>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<9>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<9>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_9" (FF) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<9>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<7>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<8>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<8>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_8" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<8>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<8>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<6>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<7>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<7>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<7>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<7>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<5>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<6>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<6>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<6>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<6>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<4>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<5>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<5>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<5>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<5>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<3>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<4>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<4>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<4>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<4>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<2>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<3>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<3>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<3>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<3>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<1>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<2>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<2>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<2>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<2>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<0>" is sourceless and
has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<1>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<1>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<1>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<1>" is sourceless
and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<0>1" is sourceless
and has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_xor<0>" (XOR) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/GND_242_o_GND_242_o_sub_3_OUT<0>" is sourceless and has been
removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_cy<0>" (MUX) removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[1]_RD_PNTR[2]_XOR_43_o" is sourceless and has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_1" (FF) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
     Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/RD_PNTR[0]_RD_PNTR[1]_XOR_44_o" is sourceless and has been removed.
 Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/rd_pntr_gc_0" (FF) removed.
  The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
   Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
     Sourceless block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/GND_183_o_GND_183_o_sub_2_OUT<7>" is sourceless and has been
removed.
 Sourceless block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/GND_183_o_GND_183_o_sub_2_OUT<6>" is sourceless and has been
removed.
 Sourceless block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/GND_183_o_GND_183_o_sub_2_OUT<5>" is sourceless and has been
removed.
 Sourceless block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/GND_183_o_GND_183_o_sub_2_OUT<4>" is sourceless and has been
removed.
 Sourceless block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/GND_183_o_GND_183_o_sub_2_OUT<3>" is sourceless and has been
removed.
 Sourceless block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
The signal
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/GND_183_o_GND_183_o_sub_2_OUT<2>" is sourceless and has been
removed.
 Sourceless block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd71" is unused and has
been removed.
 Unused block "udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd71" (ROM) removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/Msub_GND_183_o_GND_183_o_sub_2_OUT<12:0>_xor<2>" (XOR)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/Msub_GND_183_o_GND_183_o_sub_2_OUT<12:0>_xor<3>" (XOR)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/Msub_GND_183_o_GND_183_o_sub_2_OUT<12:0>_xor<4>" (XOR)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/Msub_GND_183_o_GND_183_o_sub_2_OUT<12:0>_xor<5>" (XOR)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/Msub_GND_183_o_GND_183_o_sub_2_OUT<12:0>_xor<6>" (XOR)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.grdc1.rdc/Msub_GND_183_o_GND_183_o_sub_2_OUT<12:0>_xor<7>" (XOR)
removed.
Unused block
"cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_44_o_xo<0>1" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.cl
kx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_43_o_xo<0>1" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<0>1_INV_0" (BUF)
removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<1>_INV_0" (BUF)
removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<2>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<3>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<4>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<5>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<6>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<7>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<8>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.grdc1.rdc/Msub_GND_242_o_GND_242_o_sub_3_OUT<9:0>_lut<9>" (ROM) removed.
Unused block
"video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_2
56_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND
		cvbs_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		cvbs_fifo_inst/XST_GND
VCC 		cvbs_fifo_inst/XST_VCC
LUT2 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd312
   optimized to 0
LUT2 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd313
   optimized to 0
LUT2 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd314
   optimized to 0
LUT2 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd76
   optimized to 0
LUT3 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd7_lut<0>1
   optimized to 1
LUT3 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd7_lut<0>15
   optimized to 0
INV 		udp_inst/ipsend_inst/ADDERTREE_INTERNAL_Madd7_lut<0>161_INV_0
GND
		video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_
256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/g
bm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_
256_64i_16o_m0/XST_GND
VCC
		video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_
256_64i_16o_m0/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<7>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<6>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<5>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<4>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<3>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<2>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<1>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<0>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txen
WARNING:Timing:3225 - Timing constraint COMP "e_txen" OFFSET = OUT 1 ns BEFORE 
   COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txer
WARNING:Timing:3225 - Timing constraint COMP "e_txer" OFFSET = OUT 1 ns BEFORE 
   COMP "e_gtxc" ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 17

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | SETUP       |    -0.770ns|    25.120ns|       1|         770
  re_inst_mcb_drp_clk_bufg_in = PERIOD TIME | HOLD        |     0.060ns|            |       0|           0
  GRP "mem_ctrl_m0_ddr3_m0_memc3_infrastruc |             |            |            |        |            
  ture_inst_mcb_drp_clk_bufg_in" TS_CLOCK_I |             |            |            |        |            
  N_50M * 1.5625 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  re_inst_clk_2x_0 = PERIOD TIMEGRP "mem_ct |             |            |            |        |            
  rl_m0_ddr3_m0_memc3_infrastructure_inst_c |             |            |            |        |            
  lk_2x_0" TS_CLOCK_IN_50M * 12.5 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  re_inst_clk_2x_180 = PERIOD TIMEGRP "mem_ |             |            |            |        |            
  ctrl_m0_ddr3_m0_memc3_infrastructure_inst |             |            |            |        |            
  _clk_2x_180" TS_CLOCK_IN_50M * 12.5 PHASE |             |            |            |        |            
   0.8 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_IN_50M = PERIOD TIMEGRP "CLOCK_I | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  N_50M" 50 MHz HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_cl | SETUP       |     1.433ns|     5.134ns|       0|           0
  k_pin" 8 ns HIGH 50%                      | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Path_P_N = MAXDELAY FROM TIMEGRP "CVBS | SETUP       |     2.456ns|     0.544ns|       0|           0
  _CLKP" TO TIMEGRP "CVBS_CLKN" 3 ns DATAPA | HOLD        |     0.257ns|            |       0|           0
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | SETUP       |     2.494ns|     3.906ns|       0|           0
  re_inst_clk0_bufg_in = PERIOD TIMEGRP "me | HOLD        |     0.071ns|            |       0|           0
  m_ctrl_m0_ddr3_m0_memc3_infrastructure_in |             |            |            |        |            
  st_clk0_bufg_in" TS_CLOCK_IN_50M * 3.125  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_ | SETUP       |     3.004ns|     3.730ns|       0|           0
  clkfx" TS_CLOCK_IN_27M * 5.5 HIGH 50%     | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_IN_27M = PERIOD TIMEGRP "CLOCK_I | MINLOWPULSE |    21.036ns|    16.000ns|       0|           0
  N_27M" 27 MHz HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" | SETUP       |     8.111ns|     1.184ns|       0|           0
   9.295 ns HIGH 50%                        | HOLD        |     0.257ns|            |       0|           0
                                            | MINPERIOD   |     6.629ns|     2.666ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    26.156ns|     3.844ns|       0|           0
  IGH 50%                                   | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" | SETUP       |    33.855ns|     3.325ns|       0|           0
   TS_CVBS_CLKP * 4 HIGH 50%                | HOLD        |     0.087ns|            |       0|           0
                                            | MINPERIOD   |    33.610ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<5>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<4>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<3>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<2>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<1>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<0>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txen" OFFSET = OUT 1 ns BEFORE CO | N/A         |         N/A|         N/A|     N/A|         N/A
  MP "e_gtxc"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txer" OFFSET = OUT 1 ns BEFORE CO | N/A         |         N/A|         N/A|     N/A|         N/A
  MP "e_gtxc"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<6>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<7>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtxc_clk_pin = PERIOD TIMEGRP "gtxc_cl | N/A         |         N/A|         N/A|     N/A|         N/A
  k_pin" 8 ns HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.644ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     2.362ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | SETUP       |         N/A|     1.467ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     1.728ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLOCK_IN_27M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_IN_27M                |     37.037ns|     16.000ns|     20.515ns|            0|            0|            0|        19846|
| TS_pll_m0_clkfx               |      6.734ns|      3.730ns|          N/A|            0|            0|        19846|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CLOCK_IN_50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_IN_50M                |     20.000ns|      5.000ns|     39.250ns|            0|            1|            0|        32933|
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|     12.800ns|     25.120ns|          N/A|            1|            0|        24765|            0|
| nfrastructure_inst_mcb_drp_clk|             |             |             |             |             |             |             |
| _bufg_in                      |             |             |             |             |             |             |             |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| nfrastructure_inst_clk_2x_180 |             |             |             |             |             |             |             |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| nfrastructure_inst_clk_2x_0   |             |             |             |             |             |             |             |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      6.400ns|      3.906ns|          N/A|            0|            0|         8168|            0|
| nfrastructure_inst_clk0_bufg_i|             |             |             |             |             |             |             |
| n                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CVBS_CLKP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CVBS_CLKP                   |      9.295ns|      2.666ns|      0.893ns|            0|            0|          101|         9957|
| TS_CVBS_CLKN                  |     37.180ns|      3.570ns|          N/A|            0|            0|         9957|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_27m                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk_50m                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_clkn                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_clkp                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<0>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<1>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<2>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<3>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<4>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<5>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<6>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cvbs_in_data<7>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_gtxc                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_reset                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| e_rxc                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<0>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<1>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<2>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<3>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<4>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<5>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<6>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxd<7>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxdv                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_rxer                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_txc                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| e_txd<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<3>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<4>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<5>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<6>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txd<7>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txen                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| e_txer                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| hdmi_out_clk                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| hdmi_out_de                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_hs                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<0>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<1>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<2>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<3>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<4>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<5>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<6>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_b<7>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<0>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<1>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<2>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<3>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<4>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<5>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<6>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_g<7>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<0>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<1>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<2>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<3>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<4>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<5>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<6>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_rgb_r<7>                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hdmi_out_vs                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mcb3_dram_a<0>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<1>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<2>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<3>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<4>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<5>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<6>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<7>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<8>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<9>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<10>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<11>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<12>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<13>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<0>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<1>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<2>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_cas_n                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck                       | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck_n                     | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_cke                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_dm                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<0>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<1>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<2>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<3>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<4>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<5>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<6>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<7>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<8>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<9>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<10>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<11>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<12>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<13>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<14>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<15>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dqs                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_dqs_n                    | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_odt                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ras_n                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_reset_n                  | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OSERDES      |          |          |
| mcb3_dram_udm                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_udqs                     | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_udqs_n                   | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_we_n                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_rzq                           | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| mcb3_zio                           | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| scl                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sda                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sys_key0                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| vga_out_clk                        | IOB              | OUTPUT    | LVCMOS33             |       | 4        | FAST | ODDR         |          |          |
| vga_out_data<0>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<2>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<4>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<5>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<6>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<7>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<8>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<9>                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<10>                   | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_data<11>                   | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_de                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_hs                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| vga_out_vs                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
