// Seed: 3112293702
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = ~1 * 1 - 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  module_1(
      .id_0((1)), .id_1(1), .id_2(1), .id_3(id_3), .id_4(1), .id_5(id_6), .id_6(1'b0)
  );
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  wire id_7;
endmodule
