_input_inc
{
  STRUCT inc_spec_PLL_input
  {
      int tx_pll;
      int ty_pll;
      string port_name_pll;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };
  STRUCT inc_spec_PLL_input inc_PLL_input_spec[] = 
  {
  //tx_pll      ty    port_name_pll      port_name_con       device_name_con         tx_con  ty_con
    {73,    233,    "CLK_PREGM_IN0[7]",     "A_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN1[7]",     "A_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN2[6]",     "S_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[5]",     "S_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN5[6]",     "S_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[6]",     "S_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    233},   
    {73,    233,    "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN0[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN0[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN0[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN0[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN0[9]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN0[10]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN0[12]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN0[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN0[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN1[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN1[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN1[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN1[10]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN1[11]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN1[12]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN1[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN1[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN2[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN2[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN2[2]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN2[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN2[7]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN2[8]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN2[9]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN2[12]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN2[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN2[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN3[6]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN3[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN3[8]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[10]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[11]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[12]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN3[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN4[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN4[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN4[6]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN4[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN4[8]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN4[9]",     "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[10]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[11]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[12]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN4[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN5[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN5[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN5[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN5[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN5[9]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN5[10]",    "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN5[12]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN5[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN5[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[0]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN6[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN6[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN6[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN6[9]",     "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[10]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[12]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN6[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[0]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN7[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    233,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    233,    "CLK_PREGM_IN7[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    233,    "CLK_PREGM_IN7[9]",     "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[10]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[11]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[12]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[13]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_PREGM_IN7[14]",    "TIEHI",                  "PLL_TILE",        73,    233},   
    {73,    233,    "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    75,    248},   
    {73,    228,    "CLK_PREGM_IN0[6]",     "A_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN1[6]",     "A_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN4[6]",     "S_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN5[5]",     "S_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN6[5]",     "S_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN6[6]",     "A_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    231},   
    {73,    228,    "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    202},   
    {73,    228,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    202},   
    {73,    228,    "CLK_PREGM_IN0[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN0[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN0[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN0[7]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN0[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN0[9]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN0[11]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN0[12]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN0[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN0[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN1[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN1[1]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN1[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN1[7]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN1[8]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN1[9]",     "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN1[10]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN1[11]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN1[12]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN1[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN1[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN2[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN2[1]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN2[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN2[3]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN2[7]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN2[8]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN2[9]",     "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN2[10]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN2[11]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN2[12]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN2[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN2[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN3[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN3[7]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN3[8]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN3[9]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN3[11]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN3[12]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN3[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN3[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN4[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN4[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN4[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN4[7]",     "CLK_OUT0",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN4[8]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN4[9]",     "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN4[11]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN4[12]",    "CLK_OUT4",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN4[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN4[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN5[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN5[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN5[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN5[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN5[8]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN5[11]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN5[12]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN5[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN5[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN6[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN6[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN6[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN6[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN6[10]",    "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN6[12]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN6[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN6[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN7[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN7[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    232},   
    {73,    228,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    232},   
    {73,    228,    "CLK_PREGM_IN7[7]",     "CLK_OUT1",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN7[9]",     "CLK_OUT4",               "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN7[12]",    "CLK_OUT3",               "PLL_TILE",        73,    233},   
    {73,    228,    "CLK_PREGM_IN7[13]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_PREGM_IN7[14]",    "TIEHI",                  "PLL_TILE",        73,    228},   
    {73,    228,    "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN0[8]",     "A_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN1[6]",     "S_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN2[7]",     "A_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN4[6]",     "A_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN5[4]",     "S_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN6[5]",     "A_CLK",                  "SRB_TILE",        73,    202},   
    {73,    202,    "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN0[3]",     "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN0[9]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN0[12]",    "CLK_OUT1",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN0[13]",    "CLK_OUT0",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN1[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN1[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN1[10]",    "CLK_OUT3",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN1[11]",    "CLK_OUT0",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN2[2]",     "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN2[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN2[10]",    "CLK_OUT3",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN3[1]",     "CLK_OUT2",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN3[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN3[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN3[9]",     "CLK_OUT2",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN3[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN4[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN4[11]",    "CLK_OUT0",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN4[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN5[3]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN5[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN5[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN5[8]",     "CLK_OUT4",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    197},   
    {73,    202,    "CLK_PREGM_IN5[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[11]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN6[1]",     "CLK_OUT4",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN6[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN6[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN6[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN6[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN6[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN7[2]",     "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    202,    "CLK_PREGM_IN7[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    202,    "CLK_PREGM_IN7[7]",     "CLK_OUT4",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    202},   
    {73,    202,    "CLK_PREGM_IN7[9]",     "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[10]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[11]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[12]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    75,    248},   
    {73,    202,    "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    74,    248},   
    {73,    197,    "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    200},   
    {73,    197,    "CLK_PREGM_IN6[8]",     "S_CLK",                  "SRB_TILE",        73,    200},   
    {73,    197,    "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    200},   
    {73,    197,    "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    171},   
    {73,    197,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    171},   
    {73,    197,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN0[5]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN0[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN0[9]",     "CLK_OUT3",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN0[10]",    "CLK_OUT1",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN0[11]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN0[12]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN0[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN1[7]",     "CLK_OUT4",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN1[9]",     "CLK_OUT0",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN1[10]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[11]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN2[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN2[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN2[9]",     "CLK_OUT3",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN2[11]",    "CLK_OUT4",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN3[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN3[3]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN3[7]",     "CLK_OUT4",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN3[8]",     "CLK_OUT2",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN3[10]",    "CLK_OUT0",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN3[11]",    "CLK_OUT3",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN4[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN4[3]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN4[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN4[9]",     "CLK_OUT3",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN4[10]",    "CLK_OUT0",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN4[11]",    "CLK_OUT4",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN4[12]",    "CLK_OUT2",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN5[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN5[3]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN5[7]",     "CLK_OUT4",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN5[9]",     "CLK_OUT4",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN6[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN6[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN6[3]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN6[4]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN6[10]",    "CLK_OUT1",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN6[12]",    "CLK_OUT2",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN6[13]",    "CLK_OUT0",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN7[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN7[2]",     "TIEHI",                  "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN7[3]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    201},   
    {73,    197,    "CLK_PREGM_IN7[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    201},   
    {73,    197,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN7[9]",     "CLK_OUT1",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    202},   
    {73,    197,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN7[12]",    "CLK_OUT1",               "PLL_TILE",        73,    197},   
    {73,    197,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    75,    248},   
    {73,    197,    "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN0[8]",     "A_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN1[6]",     "S_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN2[7]",     "A_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN4[6]",     "A_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN5[4]",     "S_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN6[5]",     "A_CLK",                  "SRB_TILE",        73,    171},   
    {73,    171,    "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN0[3]",     "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN0[9]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN0[12]",    "CLK_OUT1",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN0[13]",    "CLK_OUT0",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN1[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN1[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN1[10]",    "CLK_OUT3",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN1[11]",    "CLK_OUT0",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN2[2]",     "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN2[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN2[10]",    "CLK_OUT3",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN3[1]",     "CLK_OUT2",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN3[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN3[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN3[9]",     "CLK_OUT2",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN3[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN4[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN4[11]",    "CLK_OUT0",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN4[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN5[3]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN5[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN5[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN5[8]",     "CLK_OUT4",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    166},   
    {73,    171,    "CLK_PREGM_IN5[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[11]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN6[1]",     "CLK_OUT4",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN6[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN6[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN6[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN6[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN6[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN7[2]",     "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    171,    "CLK_PREGM_IN7[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    171,    "CLK_PREGM_IN7[7]",     "CLK_OUT4",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    171},   
    {73,    171,    "CLK_PREGM_IN7[9]",     "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[10]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[11]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[12]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    74,    248},   
    {73,    171,    "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    73,    248},   
    {73,    166,    "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    169},   
    {73,    166,    "CLK_PREGM_IN6[8]",     "S_CLK",                  "SRB_TILE",        73,    169},   
    {73,    166,    "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    169},   
    {73,    166,    "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    140},   
    {73,    166,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    140},   
    {73,    166,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN0[5]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN0[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN0[9]",     "CLK_OUT3",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN0[10]",    "CLK_OUT1",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN0[11]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN0[12]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN0[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN1[7]",     "CLK_OUT4",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN1[9]",     "CLK_OUT0",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN1[10]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[11]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN2[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN2[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN2[9]",     "CLK_OUT3",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN2[11]",    "CLK_OUT4",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN3[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN3[3]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN3[7]",     "CLK_OUT4",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN3[8]",     "CLK_OUT2",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN3[10]",    "CLK_OUT0",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN3[11]",    "CLK_OUT3",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN4[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN4[3]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN4[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN4[9]",     "CLK_OUT3",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN4[10]",    "CLK_OUT0",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN4[11]",    "CLK_OUT4",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN4[12]",    "CLK_OUT2",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN5[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN5[3]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN5[7]",     "CLK_OUT4",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN5[9]",     "CLK_OUT4",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN6[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN6[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN6[3]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN6[4]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN6[10]",    "CLK_OUT1",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN6[12]",    "CLK_OUT2",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN6[13]",    "CLK_OUT0",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN7[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN7[2]",     "TIEHI",                  "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN7[3]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    170},   
    {73,    166,    "CLK_PREGM_IN7[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    170},   
    {73,    166,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN7[9]",     "CLK_OUT1",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    171},   
    {73,    166,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN7[12]",    "CLK_OUT1",               "PLL_TILE",        73,    166},   
    {73,    166,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    74,    248},   
    {73,    166,    "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN0[8]",     "A_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN1[6]",     "S_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN2[7]",     "A_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN4[6]",     "A_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN5[4]",     "S_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN6[5]",     "A_CLK",                  "SRB_TILE",        73,    140},   
    {73,    140,    "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN0[3]",     "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN0[9]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN0[12]",    "CLK_OUT1",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN0[13]",    "CLK_OUT0",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN1[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN1[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN1[10]",    "CLK_OUT3",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN1[11]",    "CLK_OUT0",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN2[2]",     "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN2[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN2[10]",    "CLK_OUT3",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN3[1]",     "CLK_OUT2",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN3[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN3[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN3[9]",     "CLK_OUT2",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN3[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN4[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN4[11]",    "CLK_OUT0",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN4[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN5[3]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN5[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN5[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN5[8]",     "CLK_OUT4",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    135},   
    {73,    140,    "CLK_PREGM_IN5[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[11]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN6[1]",     "CLK_OUT4",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN6[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN6[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN6[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN6[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN6[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN7[2]",     "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    140,    "CLK_PREGM_IN7[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    140,    "CLK_PREGM_IN7[7]",     "CLK_OUT4",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    140},   
    {73,    140,    "CLK_PREGM_IN7[9]",     "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[10]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[11]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[12]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    73,    248},   
    {73,    140,    "CLK_USCM[29]",         "CLK_USCM_T[14]",         "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[28]",         "CLK_USCM_T[13]",         "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[27]",         "CLK_USCM_T[12]",         "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[26]",         "CLK_USCM_T[11]",         "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[25]",         "CLK_USCM_T[10]",         "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[24]",         "CLK_USCM_T[9]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[23]",         "CLK_USCM_T[8]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[22]",         "CLK_USCM_T[7]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[21]",         "CLK_USCM_T[6]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[20]",         "CLK_USCM_T[5]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[19]",         "CLK_USCM_T[4]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[18]",         "CLK_USCM_T[3]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[17]",         "CLK_USCM_T[2]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[16]",         "CLK_USCM_T[1]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[15]",         "CLK_USCM_T[0]",          "USCM_TILE",       70,    124},   
    {73,    140,    "CLK_USCM[14]",         "CLK_USCM_T[14]",         "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[13]",         "CLK_USCM_T[13]",         "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[12]",         "CLK_USCM_T[12]",         "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[11]",         "CLK_USCM_T[11]",         "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[10]",         "CLK_USCM_T[10]",         "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[9]",          "CLK_USCM_T[9]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[8]",          "CLK_USCM_T[8]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[7]",          "CLK_USCM_T[7]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[6]",          "CLK_USCM_T[6]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[5]",          "CLK_USCM_T[5]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[4]",          "CLK_USCM_T[4]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[3]",          "CLK_USCM_T[3]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[2]",          "CLK_USCM_T[2]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[1]",          "CLK_USCM_T[1]",          "USCM_TILE",       70,    119},   
    {73,    140,    "CLK_USCM[0]",          "CLK_USCM_T[0]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    138},   
    {73,    135,    "CLK_PREGM_IN6[8]",     "S_CLK",                  "SRB_TILE",        73,    138},   
    {73,    135,    "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    138},   
    {73,    135,    "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    109},   
    {73,    135,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    109},   
    {73,    135,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN0[5]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN0[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN0[9]",     "CLK_OUT3",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN0[10]",    "CLK_OUT1",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN0[11]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN0[12]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN0[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN1[7]",     "CLK_OUT4",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN1[9]",     "CLK_OUT0",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN1[10]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[11]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN2[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN2[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN2[9]",     "CLK_OUT3",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN2[11]",    "CLK_OUT4",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN3[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN3[3]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN3[7]",     "CLK_OUT4",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN3[8]",     "CLK_OUT2",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN3[10]",    "CLK_OUT0",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN3[11]",    "CLK_OUT3",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN4[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN4[3]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN4[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN4[9]",     "CLK_OUT3",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN4[10]",    "CLK_OUT0",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN4[11]",    "CLK_OUT4",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN4[12]",    "CLK_OUT2",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN5[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN5[3]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN5[7]",     "CLK_OUT4",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN5[9]",     "CLK_OUT4",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN6[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN6[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN6[3]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN6[4]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN6[10]",    "CLK_OUT1",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN6[12]",    "CLK_OUT2",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN6[13]",    "CLK_OUT0",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN7[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN7[2]",     "TIEHI",                  "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN7[3]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     95,    139},   
    {73,    135,    "CLK_PREGM_IN7[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    139},   
    {73,    135,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN7[9]",     "CLK_OUT1",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    140},   
    {73,    135,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN7[12]",    "CLK_OUT1",               "PLL_TILE",        73,    135},   
    {73,    135,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    73,    248},   
    {73,    135,    "CLK_USCM[29]",         "CLK_USCM_T[14]",         "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[28]",         "CLK_USCM_T[13]",         "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[27]",         "CLK_USCM_T[12]",         "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[26]",         "CLK_USCM_T[11]",         "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[25]",         "CLK_USCM_T[10]",         "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[24]",         "CLK_USCM_T[9]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[23]",         "CLK_USCM_T[8]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[22]",         "CLK_USCM_T[7]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[21]",         "CLK_USCM_T[6]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[20]",         "CLK_USCM_T[5]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[19]",         "CLK_USCM_T[4]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[18]",         "CLK_USCM_T[3]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[17]",         "CLK_USCM_T[2]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[16]",         "CLK_USCM_T[1]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[15]",         "CLK_USCM_T[0]",          "USCM_TILE",       70,    124},   
    {73,    135,    "CLK_USCM[14]",         "CLK_USCM_T[14]",         "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[13]",         "CLK_USCM_T[13]",         "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[12]",         "CLK_USCM_T[12]",         "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[11]",         "CLK_USCM_T[11]",         "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[10]",         "CLK_USCM_T[10]",         "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[9]",          "CLK_USCM_T[9]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[8]",          "CLK_USCM_T[8]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[7]",          "CLK_USCM_T[7]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[6]",          "CLK_USCM_T[6]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[5]",          "CLK_USCM_T[5]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[4]",          "CLK_USCM_T[4]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[3]",          "CLK_USCM_T[3]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[2]",          "CLK_USCM_T[2]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[1]",          "CLK_USCM_T[1]",          "USCM_TILE",       70,    119},   
    {73,    135,    "CLK_USCM[0]",          "CLK_USCM_T[0]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_PREGM_IN0[8]",     "A_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN1[6]",     "S_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN2[7]",     "A_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN4[6]",     "A_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN5[4]",     "S_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN6[5]",     "A_CLK",                  "SRB_TILE",        73,    109},   
    {73,    109,    "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN0[3]",     "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN0[9]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN0[12]",    "CLK_OUT1",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN0[13]",    "CLK_OUT0",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN1[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN1[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN1[10]",    "CLK_OUT3",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN1[11]",    "CLK_OUT0",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN2[2]",     "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN2[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN2[10]",    "CLK_OUT3",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN3[1]",     "CLK_OUT2",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN3[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN3[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN3[9]",     "CLK_OUT2",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN3[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN4[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN4[11]",    "CLK_OUT0",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN4[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN5[3]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN5[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN5[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN5[8]",     "CLK_OUT4",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    104},   
    {73,    109,    "CLK_PREGM_IN5[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[11]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN6[1]",     "CLK_OUT4",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN6[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN6[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN6[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN6[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN6[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN7[2]",     "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    109,    "CLK_PREGM_IN7[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    109,    "CLK_PREGM_IN7[7]",     "CLK_OUT4",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    109},   
    {73,    109,    "CLK_PREGM_IN7[9]",     "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[10]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[11]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[12]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    72,    248},   
    {73,    109,    "CLK_USCM[29]",         "CLK_USCM_B[14]",         "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[28]",         "CLK_USCM_B[13]",         "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[27]",         "CLK_USCM_B[12]",         "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[26]",         "CLK_USCM_B[11]",         "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[25]",         "CLK_USCM_B[10]",         "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[24]",         "CLK_USCM_B[9]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[23]",         "CLK_USCM_B[8]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[22]",         "CLK_USCM_B[7]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[21]",         "CLK_USCM_B[6]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[20]",         "CLK_USCM_B[5]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[19]",         "CLK_USCM_B[4]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[18]",         "CLK_USCM_B[3]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[17]",         "CLK_USCM_B[2]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[16]",         "CLK_USCM_B[1]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[15]",         "CLK_USCM_B[0]",          "USCM_TILE",       70,    124},   
    {73,    109,    "CLK_USCM[14]",         "CLK_USCM_B[14]",         "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[13]",         "CLK_USCM_B[13]",         "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[12]",         "CLK_USCM_B[12]",         "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[11]",         "CLK_USCM_B[11]",         "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[10]",         "CLK_USCM_B[10]",         "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[9]",          "CLK_USCM_B[9]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[8]",          "CLK_USCM_B[8]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[7]",          "CLK_USCM_B[7]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[6]",          "CLK_USCM_B[6]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[5]",          "CLK_USCM_B[5]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[4]",          "CLK_USCM_B[4]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[3]",          "CLK_USCM_B[3]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[2]",          "CLK_USCM_B[2]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[1]",          "CLK_USCM_B[1]",          "USCM_TILE",       70,    119},   
    {73,    109,    "CLK_USCM[0]",          "CLK_USCM_B[0]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    107},   
    {73,    104,    "CLK_PREGM_IN6[8]",     "S_CLK",                  "SRB_TILE",        73,    107},   
    {73,    104,    "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    107},   
    {73,    104,    "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    78},    
    {73,    104,    "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    78},    
    {73,    104,    "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN0[5]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN0[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN0[9]",     "CLK_OUT3",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN0[10]",    "CLK_OUT1",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN0[11]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN0[12]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN0[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN1[7]",     "CLK_OUT4",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN1[9]",     "CLK_OUT0",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN1[10]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[11]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN2[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN2[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN2[9]",     "CLK_OUT3",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN2[11]",    "CLK_OUT4",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN3[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN3[3]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN3[7]",     "CLK_OUT4",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN3[8]",     "CLK_OUT2",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN3[10]",    "CLK_OUT0",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN3[11]",    "CLK_OUT3",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN4[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN4[3]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN4[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN4[9]",     "CLK_OUT3",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN4[10]",    "CLK_OUT0",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN4[11]",    "CLK_OUT4",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN4[12]",    "CLK_OUT2",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN5[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN5[3]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN5[7]",     "CLK_OUT4",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN5[9]",     "CLK_OUT4",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN6[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN6[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN6[3]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN6[4]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN6[10]",    "CLK_OUT1",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN6[12]",    "CLK_OUT2",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN6[13]",    "CLK_OUT0",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN7[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN7[2]",     "TIEHI",                  "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN7[3]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     108},   
    {73,    104,    "CLK_PREGM_IN7[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    108},   
    {73,    104,    "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN7[9]",     "CLK_OUT1",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    109},   
    {73,    104,    "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN7[12]",    "CLK_OUT1",               "PLL_TILE",        73,    104},   
    {73,    104,    "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    72,    248},   
    {73,    104,    "CLK_USCM[29]",         "CLK_USCM_B[14]",         "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[28]",         "CLK_USCM_B[13]",         "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[27]",         "CLK_USCM_B[12]",         "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[26]",         "CLK_USCM_B[11]",         "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[25]",         "CLK_USCM_B[10]",         "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[24]",         "CLK_USCM_B[9]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[23]",         "CLK_USCM_B[8]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[22]",         "CLK_USCM_B[7]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[21]",         "CLK_USCM_B[6]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[20]",         "CLK_USCM_B[5]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[19]",         "CLK_USCM_B[4]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[18]",         "CLK_USCM_B[3]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[17]",         "CLK_USCM_B[2]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[16]",         "CLK_USCM_B[1]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[15]",         "CLK_USCM_B[0]",          "USCM_TILE",       70,    124},   
    {73,    104,    "CLK_USCM[14]",         "CLK_USCM_B[14]",         "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[13]",         "CLK_USCM_B[13]",         "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[12]",         "CLK_USCM_B[12]",         "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[11]",         "CLK_USCM_B[11]",         "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[10]",         "CLK_USCM_B[10]",         "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[9]",          "CLK_USCM_B[9]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[8]",          "CLK_USCM_B[8]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[7]",          "CLK_USCM_B[7]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[6]",          "CLK_USCM_B[6]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[5]",          "CLK_USCM_B[5]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[4]",          "CLK_USCM_B[4]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[3]",          "CLK_USCM_B[3]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[2]",          "CLK_USCM_B[2]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[1]",          "CLK_USCM_B[1]",          "USCM_TILE",       70,    119},   
    {73,    104,    "CLK_USCM[0]",          "CLK_USCM_B[0]",          "USCM_TILE",       70,    119},   
    {73,    78,     "CLK_PREGM_IN0[8]",     "A_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN1[6]",     "S_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN2[7]",     "A_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN4[6]",     "A_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN5[4]",     "S_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN6[5]",     "A_CLK",                  "SRB_TILE",        73,    78},    
    {73,    78,     "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN0[3]",     "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN0[9]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN0[12]",    "CLK_OUT1",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN0[13]",    "CLK_OUT0",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN1[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN1[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN1[10]",    "CLK_OUT3",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN1[11]",    "CLK_OUT0",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN2[2]",     "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN2[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN2[10]",    "CLK_OUT3",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN3[1]",     "CLK_OUT2",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN3[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN3[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN3[9]",     "CLK_OUT2",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN3[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN4[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN4[11]",    "CLK_OUT0",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN4[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN5[3]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN5[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN5[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN5[8]",     "CLK_OUT4",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    73},    
    {73,    78,     "CLK_PREGM_IN5[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[11]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN6[1]",     "CLK_OUT4",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN6[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN6[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN6[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN6[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN6[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN7[2]",     "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    78,     "CLK_PREGM_IN7[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    78,     "CLK_PREGM_IN7[7]",     "CLK_OUT4",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    78},    
    {73,    78,     "CLK_PREGM_IN7[9]",     "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[10]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[11]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[12]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    71,    248},   
    {73,    78,     "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    72,    248},   
    {73,    73,     "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    76},    
    {73,    73,     "CLK_PREGM_IN6[8]",     "S_CLK",                  "SRB_TILE",        73,    76},    
    {73,    73,     "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    76},    
    {73,    73,     "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    47},    
    {73,    73,     "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    47},    
    {73,    73,     "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN0[5]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN0[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN0[9]",     "CLK_OUT3",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN0[10]",    "CLK_OUT1",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN0[11]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN0[12]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN0[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN1[7]",     "CLK_OUT4",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN1[9]",     "CLK_OUT0",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN1[10]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[11]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN2[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN2[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN2[9]",     "CLK_OUT3",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN2[11]",    "CLK_OUT4",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN3[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN3[3]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN3[7]",     "CLK_OUT4",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN3[8]",     "CLK_OUT2",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN3[10]",    "CLK_OUT0",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN3[11]",    "CLK_OUT3",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN4[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN4[3]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN4[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN4[9]",     "CLK_OUT3",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN4[10]",    "CLK_OUT0",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN4[11]",    "CLK_OUT4",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN4[12]",    "CLK_OUT2",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN5[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN5[3]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN5[7]",     "CLK_OUT4",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN5[9]",     "CLK_OUT4",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN6[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN6[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN6[3]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN6[4]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN6[10]",    "CLK_OUT1",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN6[12]",    "CLK_OUT2",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN6[13]",    "CLK_OUT0",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN7[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN7[2]",     "TIEHI",                  "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN7[3]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     77},    
    {73,    73,     "CLK_PREGM_IN7[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    77},    
    {73,    73,     "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN7[9]",     "CLK_OUT1",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    78},    
    {73,    73,     "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN7[12]",    "CLK_OUT1",               "PLL_TILE",        73,    73},    
    {73,    73,     "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    71,    248},   
    {73,    73,     "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    72,    248},   
    {73,    47,     "CLK_PREGM_IN0[8]",     "A_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN1[6]",     "S_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN2[7]",     "A_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN4[6]",     "A_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN5[4]",     "S_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN6[5]",     "A_CLK",                  "SRB_TILE",        73,    47},    
    {73,    47,     "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN0[3]",     "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN0[9]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN0[12]",    "CLK_OUT1",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN0[13]",    "CLK_OUT0",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN1[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN1[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN1[10]",    "CLK_OUT3",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN1[11]",    "CLK_OUT0",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN2[2]",     "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN2[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN2[10]",    "CLK_OUT3",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN3[1]",     "CLK_OUT2",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN3[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN3[8]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN3[9]",     "CLK_OUT2",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN3[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN4[9]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN4[11]",    "CLK_OUT0",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN4[12]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN5[3]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN5[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN5[7]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN5[8]",     "CLK_OUT4",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    42},    
    {73,    47,     "CLK_PREGM_IN5[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[11]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN6[1]",     "CLK_OUT4",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN6[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN6[10]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN6[11]",    "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN6[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN6[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN7[2]",     "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    47,     "CLK_PREGM_IN7[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    47,     "CLK_PREGM_IN7[7]",     "CLK_OUT4",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    47},    
    {73,    47,     "CLK_PREGM_IN7[9]",     "CLK_PREGMUX_OUT[14]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[10]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[11]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[12]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    70,    248},   
    {73,    47,     "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    71,    248},   
    {73,    42,     "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    45},    
    {73,    42,     "CLK_PREGM_IN6[8]",     "S_CLK",                  "SRB_TILE",        73,    45},    
    {73,    42,     "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    45},    
    {73,    42,     "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    16},    
    {73,    42,     "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    16},    
    {73,    42,     "CLK_PREGM_IN0[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN0[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN0[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN0[5]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN0[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN0[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN0[9]",     "CLK_OUT3",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN0[10]",    "CLK_OUT1",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN0[11]",    "CLK_PREGMUX_OUT[13]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN0[12]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN0[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN0[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN1[7]",     "CLK_OUT4",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN1[9]",     "CLK_OUT0",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN1[10]",    "CLK_PREGMUX_OUT[12]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[11]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN1[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN2[0]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN2[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN2[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN2[3]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN2[7]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN2[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN2[9]",     "CLK_OUT3",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN2[11]",    "CLK_OUT4",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN2[12]",    "CLK_PREGMUX_OUT[11]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN2[13]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN2[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN3[0]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN3[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN3[3]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN3[7]",     "CLK_OUT4",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN3[8]",     "CLK_OUT2",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN3[10]",    "CLK_OUT0",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN3[11]",    "CLK_OUT3",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN3[12]",    "CLK_PREGMUX_OUT[10]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN3[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN3[14]",    "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN4[0]",     "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN4[1]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN4[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN4[3]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN4[4]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN4[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN4[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN4[8]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN4[9]",     "CLK_OUT3",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN4[10]",    "CLK_OUT0",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN4[11]",    "CLK_OUT4",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN4[12]",    "CLK_OUT2",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN4[13]",    "CLK_PREGMUX_OUT[9]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN4[14]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN5[0]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN5[1]",     "CLK_PREGMUX_OUT[0]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN5[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN5[3]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN5[7]",     "CLK_OUT4",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN5[9]",     "CLK_OUT4",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN5[12]",    "CLK_PREGMUX_OUT[8]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN5[13]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN5[14]",    "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN6[0]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN6[1]",     "CLK_PREGMUX_OUT[3]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN6[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN6[3]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN6[4]",     "CLK_PREGMUX_OUT[4]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN6[6]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN6[7]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN6[10]",    "CLK_OUT1",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN6[12]",    "CLK_OUT2",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN6[13]",    "CLK_OUT0",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN6[14]",    "CLK_PREGMUX_OUT[7]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN7[0]",     "CLK_PREGMUX_OUT[2]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN7[1]",     "CLK_PREGMUX_OUT[1]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN7[2]",     "TIEHI",                  "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN7[3]",     "CLK_PREGMUX_OUT[6]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     46},    
    {73,    42,     "CLK_PREGM_IN7[7]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    46},    
    {73,    42,     "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN7[9]",     "CLK_OUT1",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    47},    
    {73,    42,     "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN7[12]",    "CLK_OUT1",               "PLL_TILE",        73,    42},    
    {73,    42,     "CLK_PREGM_IN7[13]",    "CLK_PREGMUX_OUT[15]",    "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_PREGM_IN7[14]",    "CLK_PREGMUX_OUT[5]",     "RLYBUFS_TILE",    70,    248},   
    {73,    42,     "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    71,    248},   
    {73,    16,     "CLK_PREGM_IN0[7]",     "A_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN1[7]",     "A_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN2[6]",     "S_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[5]",     "S_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[5]",     "S_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN5[6]",     "S_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[6]",     "S_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    16},    
    {73,    16,     "CLK_IN0[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN0[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN0[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN0[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN0[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN0[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN0[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN0[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN1[0]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN1[1]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN1[2]",           "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN1[3]",           "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_IN1[8]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN1[9]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN1[10]",          "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_IN1[11]",          "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_FB[0]",            "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_FB[1]",            "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "LOCK_CAS",             "LOCK",                   "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_CAS",              "CLK_OUT4_CAS",           "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN0[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN0[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN0[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN0[6]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN0[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN0[9]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN0[10]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN0[11]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN0[12]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN0[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN0[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN1[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN1[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN1[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN1[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN1[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN1[9]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN1[10]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN1[11]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN1[12]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN1[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN1[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN2[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN2[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN2[2]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN2[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN2[7]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN2[8]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN2[9]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN2[10]",    "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN2[11]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN2[12]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN2[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN2[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN3[6]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN3[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN3[8]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN3[9]",     "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[10]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[11]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[12]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN3[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN4[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN4[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN4[6]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN4[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN4[8]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN4[9]",     "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[10]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[11]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[12]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN4[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN5[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN5[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN5[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN5[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN5[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN5[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN5[9]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN5[10]",    "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN5[11]",    "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN5[12]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN5[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN5[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[0]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN6[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN6[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN6[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN6[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN6[9]",     "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[10]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[12]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN6[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[0]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN7[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    16,     "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    16,     "CLK_PREGM_IN7[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    16,     "CLK_PREGM_IN7[9]",     "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[10]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[11]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[12]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[13]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_PREGM_IN7[14]",    "TIEHI",                  "PLL_TILE",        73,    16},    
    {73,    16,     "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    70,    248},   
    {73,    11,     "CLK_PREGM_IN0[6]",     "A_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN1[6]",     "A_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN4[6]",     "S_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN5[5]",     "S_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN5[6]",     "A_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN6[5]",     "S_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN6[6]",     "A_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_PREGM_IN7[6]",     "A_CLK",                  "SRB_TILE",        73,    14},    
    {73,    11,     "CLK_IN0[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN0[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN0[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN0[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN0[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN0[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN0[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN0[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN0[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN0[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN1[0]",           "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN1[1]",           "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN1[2]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN1[3]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_IN1[6]",           "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN1[7]",           "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN1[8]",           "BUS2_CLK_OUT[3]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN1[9]",           "BUS2_CLK_OUT[2]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN1[10]",          "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_IN1[11]",          "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_FB[0]",            "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_FB[1]",            "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_FB[4]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_FB[5]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_FB[6]",            "BUS2_CLK_OUT[8]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_FB[7]",            "BUS2_CLK_OUT[9]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "LOCK_CAS",             "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_CAS",              "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN0[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN0[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN0[2]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN0[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN0[7]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN0[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN0[9]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN0[10]",    "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN0[11]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN0[12]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN0[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN0[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN1[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN1[1]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN1[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN1[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN1[7]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN1[8]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN1[9]",     "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN1[10]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN1[11]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN1[12]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN1[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN1[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN2[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN2[1]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN2[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN2[3]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN2[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN2[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN2[7]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN2[8]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN2[9]",     "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN2[10]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN2[11]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN2[12]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN2[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN2[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN3[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN3[5]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN3[6]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN3[7]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN3[8]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN3[9]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN3[10]",    "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN3[11]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN3[12]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN3[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN3[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN4[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN4[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN4[4]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN4[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN4[7]",     "CLK_OUT0",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN4[8]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN4[9]",     "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN4[10]",    "CLK_OUT1",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN4[11]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN4[12]",    "CLK_OUT4",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN4[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN4[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN5[0]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN5[1]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN5[3]",     "BUS2_CLK_OUT[0]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN5[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN5[8]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN5[9]",     "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN5[10]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN5[11]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN5[12]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN5[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN5[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN6[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN6[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN6[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN6[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN6[9]",     "CLK_OUT3",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN6[10]",    "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN6[11]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN6[12]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN6[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN6[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN7[0]",     "BUS2_CLK_OUT[5]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[7]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN7[2]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     56,    15},    
    {73,    11,     "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[4]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[6]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN7[5]",     "BUS2_CLK_OUT[1]",        "WLSR1B_TILE",     75,     15},    
    {73,    11,     "CLK_PREGM_IN7[7]",     "CLK_OUT1",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN7[8]",     "CLK_OUT2",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN7[9]",     "CLK_OUT4",               "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN7[10]",    "CLK_OUT0",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN7[11]",    "CLK_OUT2",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN7[12]",    "CLK_OUT3",               "PLL_TILE",        73,    16},    
    {73,    11,     "CLK_PREGM_IN7[13]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_PREGM_IN7[14]",    "TIEHI",                  "PLL_TILE",        73,    11},    
    {73,    11,     "CLK_USCM",             "CLK_USCM_OUT",           "RLYBUFS_TILE",    70,    248}    
    };
};
