bits script run started on Thu Feb 26 11:50:27 2015
run on machine eecad48.engr.sjsu.edu

Run with a clock period of 5.0
student names
  Prem Bharath Soundararajan  0694
options syn False gates False
debug True 
VCS simulation worked
debug True 
NCverilog simulation worked
Synthesis finished OK
debug True
Gate level simulation worked
Completed the bits run
