read -sv run_verilog_mid/adder_32b_8_84_7825632dfda8a4303a1ea8d2c9e31aed.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_7825632dfda8a4303a1ea8d2c9e31aed_yosys.v
