PPA Report for matrix_parity_gen.v (Module: matrix_parity_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 24
IO Count: 26
Cell Count: 98

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1025.64 MHz
Reg-to-Reg Critical Path Delay: 0.840 ns

POWER METRICS:
-------------
Total Power Consumption: 0.456 W
