
rx_AOA_cali.elf:     file format elf32-littleriscv


Disassembly of section .init:

20020000 <_start>:
 * Reset Handler called on controller reset
 */
_start:
    /* ===== Startup Stage 1 ===== */
    /* Disable Global Interrupt */
    csrc CSR_MSTATUS, MSTATUS_MIE
20020000:	30047073          	csrci	mstatus,8

    /* Initialize GP and TP */
    .option push
    .option norelax
    la gp, __global_pointer$
20020004:	e80f8197          	auipc	gp,0xe80f8
20020008:	61c18193          	addi	gp,gp,1564 # 8118620 <__global_pointer$>
    la tp, __tls_base
2002000c:	e80f9217          	auipc	tp,0xe80f9
20020010:	5b420213          	addi	tp,tp,1460 # 81195c0 <ucMaxSysCallPriority>
    addi a1, a1, 1
    j 1b
2:
#else
    /* Set correct sp for current cpu */
    la sp, _sp
20020014:	e8120117          	auipc	sp,0xe8120
20020018:	fec10113          	addi	sp,sp,-20 # 8140000 <_sp>
    /*
     * Set the the NMI base mnvec to share
     * with mtvec by setting CSR_MMISC_CTL
     * bit 9 NMI_CAUSE_FFF to 1
     */
    li t0, MMISC_CTL_NMI_CAUSE_FFF
2002001c:	20000293          	li	t0,512
    csrs CSR_MMISC_CTL, t0
20020020:	7d02a073          	csrs	mmisc_ctl,t0

    /*
     * Intialize ECLIC vector interrupt
     * base address mtvt to vector_base
     */
    la t0, vector_base
20020024:	e7fe0297          	auipc	t0,0xe7fe0
20020028:	fdc28293          	addi	t0,t0,-36 # 8000000 <vector_base>
    csrw CSR_MTVT, t0
2002002c:	30729073          	csrw	mtvt,t0
     * Set ECLIC non-vector entry to be controlled
     * by mtvt2 CSR register.
     * Intialize ECLIC non-vector interrupt
     * base address mtvt2 to irq_entry.
     */
    la t0, irq_entry
20020030:	e7fe0297          	auipc	t0,0xe7fe0
20020034:	11028293          	addi	t0,t0,272 # 8000140 <irq_entry>
    csrw CSR_MTVT2, t0
20020038:	7ec29073          	csrw	mtvt2,t0
    csrs CSR_MTVT2, 0x1
2002003c:	7ec0e073          	csrsi	mtvt2,1
     * Due to settings above, Exception and NMI
     * will share common entry.
     * This early_exc_entry is only used during early
     * boot stage before main
     */
    la t0, early_exc_entry
20020040:	00000297          	auipc	t0,0x0
20020044:	14028293          	addi	t0,t0,320 # 20020180 <early_exc_entry>
    csrw CSR_MTVEC, t0
20020048:	30529073          	csrw	mtvec,t0

    /* Set the interrupt processing mode to ECLIC mode */
    li t0, 0x3f
2002004c:	03f00293          	li	t0,63
    csrc CSR_MTVEC, t0
20020050:	3052b073          	csrc	mtvec,t0
    csrs CSR_MTVEC, 0x3
20020054:	3051e073          	csrsi	mtvec,3
    /* ===== Startup Stage 2 ===== */

    /* Enable FPU and Vector Unit if f/d/v exist in march */
#if defined(__riscv_flen) && __riscv_flen > 0
    /* Enable FPU, and set state to initial */
    li t0, MSTATUS_FS
20020058:	6299                	lui	t0,0x6
    csrc mstatus, t0
2002005a:	3002b073          	csrc	mstatus,t0
    li t0, MSTATUS_FS_INITIAL
2002005e:	6289                	lui	t0,0x2
    csrs mstatus, t0
20020060:	3002a073          	csrs	mstatus,t0
    li t0, MSTATUS_VS_INITIAL
    csrs mstatus, t0
#endif

    /* Enable mcycle and minstret counter */
    csrci CSR_MCOUNTINHIBIT, 0x5
20020064:	3202f073          	csrci	mcountinhibit,5

20020068 <__init_common>:
    /* ===== Startup Stage 3 ===== */
    /*
     * Load text section from CODE ROM to CODE RAM
     * when text LMA is different with VMA
     */
    la a0, _text_lma
20020068:	00000517          	auipc	a0,0x0
2002006c:	15c50513          	addi	a0,a0,348 # 200201c4 <_text_lma>
    la a1, _text
20020070:	e7fe0597          	auipc	a1,0xe7fe0
20020074:	f9058593          	addi	a1,a1,-112 # 8000000 <vector_base>
    /* If text LMA and VMA are equal
     * then no need to copy text section */
    beq a0, a1, 2f
20020078:	02b50063          	beq	a0,a1,20020098 <__init_common+0x30>
    la a2, _etext
2002007c:	e7ff8617          	auipc	a2,0xe7ff8
20020080:	bb460613          	addi	a2,a2,-1100 # 8017c30 <_etext>
    bgeu a1, a2, 2f
20020084:	00c5fa63          	bgeu	a1,a2,20020098 <__init_common+0x30>

1:
    /* Load code section if necessary */
    lw t0, (a0)
20020088:	00052283          	lw	t0,0(a0)
    sw t0, (a1)
2002008c:	0055a023          	sw	t0,0(a1)
    addi a0, a0, 4
20020090:	0511                	addi	a0,a0,4
    addi a1, a1, 4
20020092:	0591                	addi	a1,a1,4
    bltu a1, a2, 1b
20020094:	fec5eae3          	bltu	a1,a2,20020088 <__init_common+0x20>
2:
    /* Load data section */
    la a0, _data_lma
20020098:	00018517          	auipc	a0,0x18
2002009c:	d6050513          	addi	a0,a0,-672 # 20037df8 <_data_lma>
    la a1, _data
200200a0:	e80e0597          	auipc	a1,0xe80e0
200200a4:	f6058593          	addi	a1,a1,-160 # 8100000 <uwb_config>
    /* If data vma=lma, no need to copy */
    beq a0, a1, 2f
200200a8:	02b50063          	beq	a0,a1,200200c8 <__init_common+0x60>
    la a2, _edata
200200ac:	e80f9617          	auipc	a2,0xe80f9
200200b0:	51460613          	addi	a2,a2,1300 # 81195c0 <ucMaxSysCallPriority>
    bgeu a1, a2, 2f
200200b4:	00c5fa63          	bgeu	a1,a2,200200c8 <__init_common+0x60>
1:
    lw t0, (a0)
200200b8:	00052283          	lw	t0,0(a0)
    sw t0, (a1)
200200bc:	0055a023          	sw	t0,0(a1)
    addi a0, a0, 4
200200c0:	0511                	addi	a0,a0,4
    addi a1, a1, 4
200200c2:	0591                	addi	a1,a1,4
    bltu a1, a2, 1b
200200c4:	fec5eae3          	bltu	a1,a2,200200b8 <__init_common+0x50>
2:
    /* Clear bss section */
    la a0, __bss_start
200200c8:	e80f9517          	auipc	a0,0xe80f9
200200cc:	4f850513          	addi	a0,a0,1272 # 81195c0 <ucMaxSysCallPriority>
    la a1, _end
200200d0:	e810b597          	auipc	a1,0xe810b
200200d4:	9dc58593          	addi	a1,a1,-1572 # 812aaac <_end>
    bgeu a0, a1, 2f
200200d8:	00b57763          	bgeu	a0,a1,200200e6 <_start_premain>
1:
    sw zero, (a0)
200200dc:	00052023          	sw	zero,0(a0)
    addi a0, a0, 4
200200e0:	0511                	addi	a0,a0,4
    bltu a0, a1, 1b
200200e2:	feb56de3          	bltu	a0,a1,200200dc <__init_common+0x74>

200200e6 <_start_premain>:
    /*
     * Call vendor defined SystemInit to
     * initialize the micro-controller system
     * SystemInit will just be called by boot cpu
     */
    call SystemInit
200200e6:	e7fe7097          	auipc	ra,0xe7fe7
200200ea:	f06080e7          	jalr	-250(ra) # 8006fec <SystemInit>

    /* Call global constructors */
    la a0, __libc_fini_array
200200ee:	e7ff6517          	auipc	a0,0xe7ff6
200200f2:	25850513          	addi	a0,a0,600 # 8016346 <__libc_fini_array>
    call atexit
200200f6:	e7ff6097          	auipc	ra,0xe7ff6
200200fa:	240080e7          	jalr	576(ra) # 8016336 <atexit>
    /* Call C/C++ constructor start up code */
    call __libc_init_array
200200fe:	e7ff6097          	auipc	ra,0xe7ff6
20020102:	27c080e7          	jalr	636(ra) # 801637a <__libc_init_array>

20020106 <__skip_init>:

__skip_init:
    /* Sync all harts at this function */
    call __sync_harts
20020106:	207d                	jal	200201b4 <__sync_harts>
    /* do pre-init steps before main */
    /* _premain_init will be called by each cpu
     * please make sure the implementation of __premain_int
     * considered this
     */
    call _premain_init
20020108:	e7fe7097          	auipc	ra,0xe7fe7
2002010c:	662080e7          	jalr	1634(ra) # 800776a <_premain_init>
     * set exception entry to correct exception
     * entry and jump to main.
     * And set the interrupt processing mode to
     * ECLIC mode
     */
    la t0, exc_entry
20020110:	e7fe0297          	auipc	t0,0xe7fe0
20020114:	fb028293          	addi	t0,t0,-80 # 80000c0 <exc_entry>
    csrw CSR_MTVEC, t0
20020118:	30529073          	csrw	mtvec,t0
    li t0, 0x3f
2002011c:	03f00293          	li	t0,63
    csrc CSR_MTVEC, t0
20020120:	3052b073          	csrc	mtvec,t0
    csrs CSR_MTVEC, 0x3
20020124:	3051e073          	csrsi	mtvec,3

    /* BPU cold bringup need time, so enable BPU before enter to main */
    li t0, MMISC_CTL_BPU
20020128:	42a1                	li	t0,8
    csrs CSR_MMISC_CTL, t0
2002012a:	7d02a073          	csrs	mmisc_ctl,t0

    /* ===== Call SMP Main Function  ===== */
    /* argc = argv = 0 */
    li a0, 0
2002012e:	4501                	li	a0,0
    li a1, 0
20020130:	4581                	li	a1,0
#else
#ifdef RTOS_RTTHREAD
    
    call entry
#else
    call main
20020132:	e7fe9097          	auipc	ra,0xe7fe9
20020136:	c50080e7          	jalr	-944(ra) # 8008d82 <main>
#endif
#endif
    /* do post-main steps after main
     * this function will be called by each cpu */
    call _postmain_fini
2002013a:	e7fe7097          	auipc	ra,0xe7fe7
2002013e:	6ee080e7          	jalr	1774(ra) # 8007828 <_postmain_fini>

20020142 <__amp_wait>:

__amp_wait:
1:
    wfi
20020142:	10500073          	wfi
    j 1b
20020146:	bff5                	j	20020142 <__amp_wait>
20020148:	00000013          	nop
2002014c:	00000013          	nop
20020150:	00000013          	nop
20020154:	00000013          	nop
20020158:	00000013          	nop
2002015c:	00000013          	nop
20020160:	00000013          	nop
20020164:	00000013          	nop
20020168:	00000013          	nop
2002016c:	00000013          	nop
20020170:	00000013          	nop
20020174:	00000013          	nop
20020178:	00000013          	nop
2002017c:	00000013          	nop

20020180 <early_exc_entry>:
/* Early boot exception entry before main */
.align 6
.global early_exc_entry
.type early_exc_entry, @function
early_exc_entry:
    wfi
20020180:	10500073          	wfi
    j early_exc_entry
20020184:	bff5                	j	20020180 <early_exc_entry>
	...

200201b4 <__sync_harts>:
 */
#define CLINT_MSIP(base, hartid)    (*(volatile uint32_t *)((uintptr_t)((base) + ((hartid) * 4))))
#define SMP_CTRLREG(base, ofs)      (*(volatile uint32_t *)((uintptr_t)((base) + (ofs))))

__attribute__((section(".init"))) void __sync_harts(void)
{
200201b4:	1141                	addi	sp,sp,-16
200201b6:	c622                	sw	s0,12(sp)
200201b8:	0800                	addi	s0,sp,16
        __SMP_RWMB();
        
        while (CLINT_MSIP(clint_base, hartid) == 1);
    }
#endif
}
200201ba:	0001                	nop
200201bc:	4432                	lw	s0,12(sp)
200201be:	0141                	addi	sp,sp,16
200201c0:	8082                	ret
	...

Disassembly of section .text:

08000000 <vector_base>:
 8000000:	01ba 0800 01ba 0800 01ba 0800 0224 0800     ............$...
 8000010:	01ba 0800 01ba 0800 01ba 0800 0d00 0800     ................
 8000020:	01ba 0800 01ba 0800 01ba 0800 01ba 0800     ................
 8000030:	01ba 0800 01ba 0800 01ba 0800 01ba 0800     ................
 8000040:	01ba 0800 01ba 0800 01ba 0800 0000 0000     ................
	...
 8000078:	87a6 0800 0000 0000 0000 0000 89b0 0800     ................
	...

080000c0 <exc_entry>:
/* In CLIC mode, the exeception entry must be 64bytes aligned */
.align 6
.global exc_entry
exc_entry:
    /* Save the caller saving registers (context) */
    SAVE_CONTEXT
 80000c0:	34911173          	csrrw	sp,mscratchcswl,sp
 80000c4:	715d                	addi	sp,sp,-80
 80000c6:	c006                	sw	ra,0(sp)
 80000c8:	c212                	sw	tp,4(sp)
 80000ca:	c416                	sw	t0,8(sp)
 80000cc:	c61a                	sw	t1,12(sp)
 80000ce:	c81e                	sw	t2,16(sp)
 80000d0:	ca2a                	sw	a0,20(sp)
 80000d2:	cc2e                	sw	a1,24(sp)
 80000d4:	ce32                	sw	a2,28(sp)
 80000d6:	d036                	sw	a3,32(sp)
 80000d8:	d23a                	sw	a4,36(sp)
 80000da:	d43e                	sw	a5,40(sp)
 80000dc:	dc42                	sw	a6,56(sp)
 80000de:	de46                	sw	a7,60(sp)
 80000e0:	c0f2                	sw	t3,64(sp)
 80000e2:	c2f6                	sw	t4,68(sp)
 80000e4:	c4fa                	sw	t5,72(sp)
 80000e6:	c6fe                	sw	t6,76(sp)
    /* Save the necessary CSR registers */
    SAVE_CSR_CONTEXT
 80000e8:	7ee5d073          	csrwi	pushmcause,11
 80000ec:	7ef65073          	csrwi	pushmepc,12
 80000f0:	7eb6d073          	csrwi	pushmsubm,13
    /*
     * Set the exception handler function arguments
     * argument 1: mcause value
     * argument 2: current stack point(SP) value
     */
    csrr a0, mcause
 80000f4:	34202573          	csrr	a0,mcause
    mv a1, sp
 80000f8:	858a                	mv	a1,sp
    /*
     * TODO: Call the exception handler function
     * By default, the function template is provided in
     * system_Device.c, you can adjust it as you want
     */
    call core_exception_handler
 80000fa:	0ec070ef          	jal	ra,80071e6 <core_exception_handler>

    /* Restore the necessary CSR registers */
    RESTORE_CSR_CONTEXT
 80000fe:	52d2                	lw	t0,52(sp)
 8000100:	7c429073          	csrw	msubm,t0
 8000104:	52c2                	lw	t0,48(sp)
 8000106:	34129073          	csrw	mepc,t0
 800010a:	52b2                	lw	t0,44(sp)
 800010c:	34229073          	csrw	mcause,t0
    /* Restore the caller saving registers (context) */
    RESTORE_CONTEXT
 8000110:	4082                	lw	ra,0(sp)
 8000112:	4212                	lw	tp,4(sp)
 8000114:	42a2                	lw	t0,8(sp)
 8000116:	4332                	lw	t1,12(sp)
 8000118:	43c2                	lw	t2,16(sp)
 800011a:	4552                	lw	a0,20(sp)
 800011c:	45e2                	lw	a1,24(sp)
 800011e:	4672                	lw	a2,28(sp)
 8000120:	5682                	lw	a3,32(sp)
 8000122:	5712                	lw	a4,36(sp)
 8000124:	57a2                	lw	a5,40(sp)
 8000126:	5862                	lw	a6,56(sp)
 8000128:	58f2                	lw	a7,60(sp)
 800012a:	4e06                	lw	t3,64(sp)
 800012c:	4e96                	lw	t4,68(sp)
 800012e:	4f26                	lw	t5,72(sp)
 8000130:	4fb6                	lw	t6,76(sp)
 8000132:	6161                	addi	sp,sp,80
 8000134:	34911173          	csrrw	sp,mscratchcswl,sp

    /* Return to regular code */
    mret
 8000138:	30200073          	mret
 800013c:	0000                	unimp
	...

08000140 <irq_entry>:
.align 2
.global irq_entry
/* This label will be set to MTVT2 register */
irq_entry:
    /* Save the caller saving registers (context) */
    SAVE_CONTEXT
 8000140:	34911173          	csrrw	sp,mscratchcswl,sp
 8000144:	715d                	addi	sp,sp,-80
 8000146:	c006                	sw	ra,0(sp)
 8000148:	c212                	sw	tp,4(sp)
 800014a:	c416                	sw	t0,8(sp)
 800014c:	c61a                	sw	t1,12(sp)
 800014e:	c81e                	sw	t2,16(sp)
 8000150:	ca2a                	sw	a0,20(sp)
 8000152:	cc2e                	sw	a1,24(sp)
 8000154:	ce32                	sw	a2,28(sp)
 8000156:	d036                	sw	a3,32(sp)
 8000158:	d23a                	sw	a4,36(sp)
 800015a:	d43e                	sw	a5,40(sp)
 800015c:	dc42                	sw	a6,56(sp)
 800015e:	de46                	sw	a7,60(sp)
 8000160:	c0f2                	sw	t3,64(sp)
 8000162:	c2f6                	sw	t4,68(sp)
 8000164:	c4fa                	sw	t5,72(sp)
 8000166:	c6fe                	sw	t6,76(sp)
    /* Save the necessary CSR registers */
    SAVE_CSR_CONTEXT
 8000168:	7ee5d073          	csrwi	pushmcause,11
 800016c:	7ef65073          	csrwi	pushmepc,12
 8000170:	7eb6d073          	csrwi	pushmsubm,13
    /* This special CSR read/write operation, which is actually
     * claim the CLIC to find its pending highest ID, if the ID
     * is not 0, then automatically enable the mstatus.MIE, and
     * jump to its vector-entry-label, and update the link register
     */
    csrrw ra, CSR_JALMNXTI, ra
 8000174:	7ed090f3          	csrrw	ra,jalmnxti,ra

    /* Critical section with interrupts disabled */
    DISABLE_MIE
 8000178:	30047073          	csrci	mstatus,8

    /* Restore the necessary CSR registers */
    RESTORE_CSR_CONTEXT
 800017c:	52d2                	lw	t0,52(sp)
 800017e:	7c429073          	csrw	msubm,t0
 8000182:	52c2                	lw	t0,48(sp)
 8000184:	34129073          	csrw	mepc,t0
 8000188:	52b2                	lw	t0,44(sp)
 800018a:	34229073          	csrw	mcause,t0
    /* Restore the caller saving registers (context) */
    RESTORE_CONTEXT
 800018e:	4082                	lw	ra,0(sp)
 8000190:	4212                	lw	tp,4(sp)
 8000192:	42a2                	lw	t0,8(sp)
 8000194:	4332                	lw	t1,12(sp)
 8000196:	43c2                	lw	t2,16(sp)
 8000198:	4552                	lw	a0,20(sp)
 800019a:	45e2                	lw	a1,24(sp)
 800019c:	4672                	lw	a2,28(sp)
 800019e:	5682                	lw	a3,32(sp)
 80001a0:	5712                	lw	a4,36(sp)
 80001a2:	57a2                	lw	a5,40(sp)
 80001a4:	5862                	lw	a6,56(sp)
 80001a6:	58f2                	lw	a7,60(sp)
 80001a8:	4e06                	lw	t3,64(sp)
 80001aa:	4e96                	lw	t4,68(sp)
 80001ac:	4f26                	lw	t5,72(sp)
 80001ae:	4fb6                	lw	t6,76(sp)
 80001b0:	6161                	addi	sp,sp,80
 80001b2:	34911173          	csrrw	sp,mscratchcswl,sp

    /* Return to regular code */
    mret
 80001b6:	30200073          	mret

080001ba <default_intexc_handler>:
/* Default Handler for Exceptions / Interrupts */
.global default_intexc_handler
Undef_Handler:
default_intexc_handler:
1:
    j 1b
 80001ba:	a001                	j	80001ba <default_intexc_handler>
 80001bc:	00000013          	nop

080001c0 <prvPortStartFirstTask>:
    /* Setup Interrupt Stack using
       The stack that was used by main()
       before the scheduler is started is
       no longer required after the scheduler is started.
       Interrupt stack pointer is stored in CSR_MSCRATCH */
    la t0, _sp
 80001c0:	00140297          	auipc	t0,0x140
 80001c4:	e4028293          	addi	t0,t0,-448 # 8140000 <_sp>
    csrw CSR_MSCRATCH, t0
 80001c8:	34029073          	csrw	mscratch,t0
    LOAD sp, pxCurrentTCB           /* Load pxCurrentTCB. */
 80001cc:	00119117          	auipc	sp,0x119
 80001d0:	41812103          	lw	sp,1048(sp) # 81195e4 <pxCurrentTCB>
    LOAD sp, 0x0(sp)                /* Read sp from first TCB member */
 80001d4:	4102                	lw	sp,0(sp)

    /* Pop PC from stack and set MEPC */
    LOAD t0,  0  * REGBYTES(sp)
 80001d6:	4282                	lw	t0,0(sp)
    csrw CSR_MEPC, t0
 80001d8:	34129073          	csrw	mepc,t0
    /* Pop mstatus from stack and set it */
    LOAD t0,  (portRegNum - 1)  * REGBYTES(sp)
 80001dc:	52d6                	lw	t0,116(sp)
    csrw CSR_MSTATUS, t0
 80001de:	30029073          	csrw	mstatus,t0
    /* Interrupt still disable here */
    /* Restore Registers from Stack */
    LOAD x1,  1  * REGBYTES(sp)    /* RA */
 80001e2:	4092                	lw	ra,4(sp)
    LOAD x5,  2  * REGBYTES(sp)
 80001e4:	42a2                	lw	t0,8(sp)
    LOAD x6,  3  * REGBYTES(sp)
 80001e6:	4332                	lw	t1,12(sp)
    LOAD x7,  4  * REGBYTES(sp)
 80001e8:	43c2                	lw	t2,16(sp)
    LOAD x8,  5  * REGBYTES(sp)
 80001ea:	4452                	lw	s0,20(sp)
    LOAD x9,  6  * REGBYTES(sp)
 80001ec:	44e2                	lw	s1,24(sp)
    LOAD x10, 7  * REGBYTES(sp)
 80001ee:	4572                	lw	a0,28(sp)
    LOAD x11, 8  * REGBYTES(sp)
 80001f0:	5582                	lw	a1,32(sp)
    LOAD x12, 9  * REGBYTES(sp)
 80001f2:	5612                	lw	a2,36(sp)
    LOAD x13, 10 * REGBYTES(sp)
 80001f4:	56a2                	lw	a3,40(sp)
    LOAD x14, 11 * REGBYTES(sp)
 80001f6:	5732                	lw	a4,44(sp)
    LOAD x15, 12 * REGBYTES(sp)
 80001f8:	57c2                	lw	a5,48(sp)
#ifndef __riscv_32e
    LOAD x16, 13 * REGBYTES(sp)
 80001fa:	5852                	lw	a6,52(sp)
    LOAD x17, 14 * REGBYTES(sp)
 80001fc:	58e2                	lw	a7,56(sp)
    LOAD x18, 15 * REGBYTES(sp)
 80001fe:	5972                	lw	s2,60(sp)
    LOAD x19, 16 * REGBYTES(sp)
 8000200:	4986                	lw	s3,64(sp)
    LOAD x20, 17 * REGBYTES(sp)
 8000202:	4a16                	lw	s4,68(sp)
    LOAD x21, 18 * REGBYTES(sp)
 8000204:	4aa6                	lw	s5,72(sp)
    LOAD x22, 19 * REGBYTES(sp)
 8000206:	4b36                	lw	s6,76(sp)
    LOAD x23, 20 * REGBYTES(sp)
 8000208:	4bc6                	lw	s7,80(sp)
    LOAD x24, 21 * REGBYTES(sp)
 800020a:	4c56                	lw	s8,84(sp)
    LOAD x25, 22 * REGBYTES(sp)
 800020c:	4ce6                	lw	s9,88(sp)
    LOAD x26, 23 * REGBYTES(sp)
 800020e:	4d76                	lw	s10,92(sp)
    LOAD x27, 24 * REGBYTES(sp)
 8000210:	5d86                	lw	s11,96(sp)
    LOAD x28, 25 * REGBYTES(sp)
 8000212:	5e16                	lw	t3,100(sp)
    LOAD x29, 26 * REGBYTES(sp)
 8000214:	5ea6                	lw	t4,104(sp)
    LOAD x30, 27 * REGBYTES(sp)
 8000216:	5f36                	lw	t5,108(sp)
    LOAD x31, 28 * REGBYTES(sp)
 8000218:	5fc6                	lw	t6,112(sp)
#endif

    addi sp, sp, portCONTEXT_SIZE
 800021a:	07810113          	addi	sp,sp,120

    mret
 800021e:	30200073          	mret
 8000222:	0001                	nop

08000224 <eclic_msip_handler>:

.align 2
.global eclic_msip_handler
eclic_msip_handler:
    addi sp, sp, -portCONTEXT_SIZE
 8000224:	f8810113          	addi	sp,sp,-120
    STORE x1,  1  * REGBYTES(sp)    /* RA */
 8000228:	c206                	sw	ra,4(sp)
    STORE x5,  2  * REGBYTES(sp)
 800022a:	c416                	sw	t0,8(sp)
    STORE x6,  3  * REGBYTES(sp)
 800022c:	c61a                	sw	t1,12(sp)
    STORE x7,  4  * REGBYTES(sp)
 800022e:	c81e                	sw	t2,16(sp)
    STORE x8,  5  * REGBYTES(sp)
 8000230:	ca22                	sw	s0,20(sp)
    STORE x9,  6  * REGBYTES(sp)
 8000232:	cc26                	sw	s1,24(sp)
    STORE x10, 7  * REGBYTES(sp)
 8000234:	ce2a                	sw	a0,28(sp)
    STORE x11, 8  * REGBYTES(sp)
 8000236:	d02e                	sw	a1,32(sp)
    STORE x12, 9  * REGBYTES(sp)
 8000238:	d232                	sw	a2,36(sp)
    STORE x13, 10 * REGBYTES(sp)
 800023a:	d436                	sw	a3,40(sp)
    STORE x14, 11 * REGBYTES(sp)
 800023c:	d63a                	sw	a4,44(sp)
    STORE x15, 12 * REGBYTES(sp)
 800023e:	d83e                	sw	a5,48(sp)
#ifndef __riscv_32e
    STORE x16, 13 * REGBYTES(sp)
 8000240:	da42                	sw	a6,52(sp)
    STORE x17, 14 * REGBYTES(sp)
 8000242:	dc46                	sw	a7,56(sp)
    STORE x18, 15 * REGBYTES(sp)
 8000244:	de4a                	sw	s2,60(sp)
    STORE x19, 16 * REGBYTES(sp)
 8000246:	c0ce                	sw	s3,64(sp)
    STORE x20, 17 * REGBYTES(sp)
 8000248:	c2d2                	sw	s4,68(sp)
    STORE x21, 18 * REGBYTES(sp)
 800024a:	c4d6                	sw	s5,72(sp)
    STORE x22, 19 * REGBYTES(sp)
 800024c:	c6da                	sw	s6,76(sp)
    STORE x23, 20 * REGBYTES(sp)
 800024e:	c8de                	sw	s7,80(sp)
    STORE x24, 21 * REGBYTES(sp)
 8000250:	cae2                	sw	s8,84(sp)
    STORE x25, 22 * REGBYTES(sp)
 8000252:	cce6                	sw	s9,88(sp)
    STORE x26, 23 * REGBYTES(sp)
 8000254:	ceea                	sw	s10,92(sp)
    STORE x27, 24 * REGBYTES(sp)
 8000256:	d0ee                	sw	s11,96(sp)
    STORE x28, 25 * REGBYTES(sp)
 8000258:	d2f2                	sw	t3,100(sp)
    STORE x29, 26 * REGBYTES(sp)
 800025a:	d4f6                	sw	t4,104(sp)
    STORE x30, 27 * REGBYTES(sp)
 800025c:	d6fa                	sw	t5,108(sp)
    STORE x31, 28 * REGBYTES(sp)
 800025e:	d8fe                	sw	t6,112(sp)
#endif
    /* Push mstatus to stack */
    csrr t0, CSR_MSTATUS
 8000260:	300022f3          	csrr	t0,mstatus
    STORE t0,  (portRegNum - 1)  * REGBYTES(sp)
 8000264:	da96                	sw	t0,116(sp)

    /* Push additional registers */

    /* Store sp to task stack */
    LOAD t0, pxCurrentTCB
 8000266:	00119297          	auipc	t0,0x119
 800026a:	37e2a283          	lw	t0,894(t0) # 81195e4 <pxCurrentTCB>
    STORE sp, 0(t0)
 800026e:	0022a023          	sw	sp,0(t0)

    csrr t0, CSR_MEPC
 8000272:	341022f3          	csrr	t0,mepc
    STORE t0, 0(sp)
 8000276:	c016                	sw	t0,0(sp)
    jal xPortTaskSwitch
 8000278:	1bd000ef          	jal	ra,8000c34 <xPortTaskSwitch>

    /* Switch task context */
    LOAD t0, pxCurrentTCB           /* Load pxCurrentTCB. */
 800027c:	00119297          	auipc	t0,0x119
 8000280:	3682a283          	lw	t0,872(t0) # 81195e4 <pxCurrentTCB>
    LOAD sp, 0x0(t0)                /* Read sp from first TCB member */
 8000284:	0002a103          	lw	sp,0(t0)

    /* Pop PC from stack and set MEPC */
    LOAD t0,  0  * REGBYTES(sp)
 8000288:	4282                	lw	t0,0(sp)
    csrw CSR_MEPC, t0
 800028a:	34129073          	csrw	mepc,t0
    /* Pop additional registers */

    /* Pop mstatus from stack and set it */
    LOAD t0,  (portRegNum - 1)  * REGBYTES(sp)
 800028e:	52d6                	lw	t0,116(sp)
    csrw CSR_MSTATUS, t0
 8000290:	30029073          	csrw	mstatus,t0
    /* Interrupt still disable here */
    /* Restore Registers from Stack */
    LOAD x1,  1  * REGBYTES(sp)    /* RA */
 8000294:	4092                	lw	ra,4(sp)
    LOAD x5,  2  * REGBYTES(sp)
 8000296:	42a2                	lw	t0,8(sp)
    LOAD x6,  3  * REGBYTES(sp)
 8000298:	4332                	lw	t1,12(sp)
    LOAD x7,  4  * REGBYTES(sp)
 800029a:	43c2                	lw	t2,16(sp)
    LOAD x8,  5  * REGBYTES(sp)
 800029c:	4452                	lw	s0,20(sp)
    LOAD x9,  6  * REGBYTES(sp)
 800029e:	44e2                	lw	s1,24(sp)
    LOAD x10, 7  * REGBYTES(sp)
 80002a0:	4572                	lw	a0,28(sp)
    LOAD x11, 8  * REGBYTES(sp)
 80002a2:	5582                	lw	a1,32(sp)
    LOAD x12, 9  * REGBYTES(sp)
 80002a4:	5612                	lw	a2,36(sp)
    LOAD x13, 10 * REGBYTES(sp)
 80002a6:	56a2                	lw	a3,40(sp)
    LOAD x14, 11 * REGBYTES(sp)
 80002a8:	5732                	lw	a4,44(sp)
    LOAD x15, 12 * REGBYTES(sp)
 80002aa:	57c2                	lw	a5,48(sp)
#ifndef __riscv_32e
    LOAD x16, 13 * REGBYTES(sp)
 80002ac:	5852                	lw	a6,52(sp)
    LOAD x17, 14 * REGBYTES(sp)
 80002ae:	58e2                	lw	a7,56(sp)
    LOAD x18, 15 * REGBYTES(sp)
 80002b0:	5972                	lw	s2,60(sp)
    LOAD x19, 16 * REGBYTES(sp)
 80002b2:	4986                	lw	s3,64(sp)
    LOAD x20, 17 * REGBYTES(sp)
 80002b4:	4a16                	lw	s4,68(sp)
    LOAD x21, 18 * REGBYTES(sp)
 80002b6:	4aa6                	lw	s5,72(sp)
    LOAD x22, 19 * REGBYTES(sp)
 80002b8:	4b36                	lw	s6,76(sp)
    LOAD x23, 20 * REGBYTES(sp)
 80002ba:	4bc6                	lw	s7,80(sp)
    LOAD x24, 21 * REGBYTES(sp)
 80002bc:	4c56                	lw	s8,84(sp)
    LOAD x25, 22 * REGBYTES(sp)
 80002be:	4ce6                	lw	s9,88(sp)
    LOAD x26, 23 * REGBYTES(sp)
 80002c0:	4d76                	lw	s10,92(sp)
    LOAD x27, 24 * REGBYTES(sp)
 80002c2:	5d86                	lw	s11,96(sp)
    LOAD x28, 25 * REGBYTES(sp)
 80002c4:	5e16                	lw	t3,100(sp)
    LOAD x29, 26 * REGBYTES(sp)
 80002c6:	5ea6                	lw	t4,104(sp)
    LOAD x30, 27 * REGBYTES(sp)
 80002c8:	5f36                	lw	t5,108(sp)
    LOAD x31, 28 * REGBYTES(sp)
 80002ca:	5fc6                	lw	t6,112(sp)
#endif

    addi sp, sp, portCONTEXT_SIZE
 80002cc:	07810113          	addi	sp,sp,120
    mret
 80002d0:	30200073          	mret

080002d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80002d4:	1101                	addi	sp,sp,-32
 80002d6:	ce22                	sw	s0,28(sp)
 80002d8:	1000                	addi	s0,sp,32
 80002da:	fea42623          	sw	a0,-20(s0)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80002de:	fec42783          	lw	a5,-20(s0)
 80002e2:	00878713          	addi	a4,a5,8
 80002e6:	fec42783          	lw	a5,-20(s0)
 80002ea:	c3d8                	sw	a4,4(a5)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80002ec:	fec42683          	lw	a3,-20(s0)
 80002f0:	577d                	li	a4,-1
 80002f2:	57fd                	li	a5,-1
 80002f4:	c698                	sw	a4,8(a3)
 80002f6:	c6dc                	sw	a5,12(a3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80002f8:	fec42783          	lw	a5,-20(s0)
 80002fc:	00878713          	addi	a4,a5,8
 8000300:	fec42783          	lw	a5,-20(s0)
 8000304:	cb98                	sw	a4,16(a5)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000306:	fec42783          	lw	a5,-20(s0)
 800030a:	00878713          	addi	a4,a5,8
 800030e:	fec42783          	lw	a5,-20(s0)
 8000312:	cbd8                	sw	a4,20(a5)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000314:	fec42783          	lw	a5,-20(s0)
 8000318:	0007a023          	sw	zero,0(a5)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800031c:	0001                	nop
 800031e:	4472                	lw	s0,28(sp)
 8000320:	6105                	addi	sp,sp,32
 8000322:	8082                	ret

08000324 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000324:	1101                	addi	sp,sp,-32
 8000326:	ce22                	sw	s0,28(sp)
 8000328:	1000                	addi	s0,sp,32
 800032a:	fea42623          	sw	a0,-20(s0)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800032e:	fec42783          	lw	a5,-20(s0)
 8000332:	0007aa23          	sw	zero,20(a5)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000336:	0001                	nop
 8000338:	4472                	lw	s0,28(sp)
 800033a:	6105                	addi	sp,sp,32
 800033c:	8082                	ret

0800033e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800033e:	7179                	addi	sp,sp,-48
 8000340:	d622                	sw	s0,44(sp)
 8000342:	1800                	addi	s0,sp,48
 8000344:	fca42e23          	sw	a0,-36(s0)
 8000348:	fcb42c23          	sw	a1,-40(s0)
ListItem_t * const pxIndex = pxList->pxIndex;
 800034c:	fdc42783          	lw	a5,-36(s0)
 8000350:	43dc                	lw	a5,4(a5)
 8000352:	fef42623          	sw	a5,-20(s0)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000356:	fd842783          	lw	a5,-40(s0)
 800035a:	fec42703          	lw	a4,-20(s0)
 800035e:	c798                	sw	a4,8(a5)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000360:	fec42783          	lw	a5,-20(s0)
 8000364:	47d8                	lw	a4,12(a5)
 8000366:	fd842783          	lw	a5,-40(s0)
 800036a:	c7d8                	sw	a4,12(a5)

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800036c:	fec42783          	lw	a5,-20(s0)
 8000370:	47dc                	lw	a5,12(a5)
 8000372:	fd842703          	lw	a4,-40(s0)
 8000376:	c798                	sw	a4,8(a5)
	pxIndex->pxPrevious = pxNewListItem;
 8000378:	fec42783          	lw	a5,-20(s0)
 800037c:	fd842703          	lw	a4,-40(s0)
 8000380:	c7d8                	sw	a4,12(a5)

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000382:	fd842783          	lw	a5,-40(s0)
 8000386:	fdc42703          	lw	a4,-36(s0)
 800038a:	cbd8                	sw	a4,20(a5)

	( pxList->uxNumberOfItems )++;
 800038c:	fdc42783          	lw	a5,-36(s0)
 8000390:	439c                	lw	a5,0(a5)
 8000392:	00178713          	addi	a4,a5,1
 8000396:	fdc42783          	lw	a5,-36(s0)
 800039a:	c398                	sw	a4,0(a5)
}
 800039c:	0001                	nop
 800039e:	5432                	lw	s0,44(sp)
 80003a0:	6145                	addi	sp,sp,48
 80003a2:	8082                	ret

080003a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80003a4:	7179                	addi	sp,sp,-48
 80003a6:	d622                	sw	s0,44(sp)
 80003a8:	1800                	addi	s0,sp,48
 80003aa:	fca42e23          	sw	a0,-36(s0)
 80003ae:	fcb42c23          	sw	a1,-40(s0)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80003b2:	fd842783          	lw	a5,-40(s0)
 80003b6:	4398                	lw	a4,0(a5)
 80003b8:	43dc                	lw	a5,4(a5)
 80003ba:	fee42023          	sw	a4,-32(s0)
 80003be:	fef42223          	sw	a5,-28(s0)
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80003c2:	fe042703          	lw	a4,-32(s0)
 80003c6:	57fd                	li	a5,-1
 80003c8:	00f71d63          	bne	a4,a5,80003e2 <vListInsert+0x3e>
 80003cc:	fe442703          	lw	a4,-28(s0)
 80003d0:	57fd                	li	a5,-1
 80003d2:	00f71863          	bne	a4,a5,80003e2 <vListInsert+0x3e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80003d6:	fdc42783          	lw	a5,-36(s0)
 80003da:	4bdc                	lw	a5,20(a5)
 80003dc:	fef42623          	sw	a5,-20(s0)
 80003e0:	a081                	j	8000420 <vListInsert+0x7c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80003e2:	fdc42783          	lw	a5,-36(s0)
 80003e6:	07a1                	addi	a5,a5,8
 80003e8:	fef42623          	sw	a5,-20(s0)
 80003ec:	a031                	j	80003f8 <vListInsert+0x54>
 80003ee:	fec42783          	lw	a5,-20(s0)
 80003f2:	479c                	lw	a5,8(a5)
 80003f4:	fef42623          	sw	a5,-20(s0)
 80003f8:	fec42783          	lw	a5,-20(s0)
 80003fc:	479c                	lw	a5,8(a5)
 80003fe:	4398                	lw	a4,0(a5)
 8000400:	43dc                	lw	a5,4(a5)
 8000402:	fe442683          	lw	a3,-28(s0)
 8000406:	863e                	mv	a2,a5
 8000408:	00c6ec63          	bltu	a3,a2,8000420 <vListInsert+0x7c>
 800040c:	fe442683          	lw	a3,-28(s0)
 8000410:	863e                	mv	a2,a5
 8000412:	fcc69ee3          	bne	a3,a2,80003ee <vListInsert+0x4a>
 8000416:	fe042683          	lw	a3,-32(s0)
 800041a:	87ba                	mv	a5,a4
 800041c:	fcf6f9e3          	bgeu	a3,a5,80003ee <vListInsert+0x4a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000420:	fec42783          	lw	a5,-20(s0)
 8000424:	4798                	lw	a4,8(a5)
 8000426:	fd842783          	lw	a5,-40(s0)
 800042a:	c798                	sw	a4,8(a5)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800042c:	fd842783          	lw	a5,-40(s0)
 8000430:	479c                	lw	a5,8(a5)
 8000432:	fd842703          	lw	a4,-40(s0)
 8000436:	c7d8                	sw	a4,12(a5)
	pxNewListItem->pxPrevious = pxIterator;
 8000438:	fd842783          	lw	a5,-40(s0)
 800043c:	fec42703          	lw	a4,-20(s0)
 8000440:	c7d8                	sw	a4,12(a5)
	pxIterator->pxNext = pxNewListItem;
 8000442:	fec42783          	lw	a5,-20(s0)
 8000446:	fd842703          	lw	a4,-40(s0)
 800044a:	c798                	sw	a4,8(a5)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800044c:	fd842783          	lw	a5,-40(s0)
 8000450:	fdc42703          	lw	a4,-36(s0)
 8000454:	cbd8                	sw	a4,20(a5)

	( pxList->uxNumberOfItems )++;
 8000456:	fdc42783          	lw	a5,-36(s0)
 800045a:	439c                	lw	a5,0(a5)
 800045c:	00178713          	addi	a4,a5,1
 8000460:	fdc42783          	lw	a5,-36(s0)
 8000464:	c398                	sw	a4,0(a5)
}
 8000466:	0001                	nop
 8000468:	5432                	lw	s0,44(sp)
 800046a:	6145                	addi	sp,sp,48
 800046c:	8082                	ret

0800046e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800046e:	7179                	addi	sp,sp,-48
 8000470:	d622                	sw	s0,44(sp)
 8000472:	1800                	addi	s0,sp,48
 8000474:	fca42e23          	sw	a0,-36(s0)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000478:	fdc42783          	lw	a5,-36(s0)
 800047c:	4bdc                	lw	a5,20(a5)
 800047e:	fef42623          	sw	a5,-20(s0)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000482:	fdc42783          	lw	a5,-36(s0)
 8000486:	479c                	lw	a5,8(a5)
 8000488:	fdc42703          	lw	a4,-36(s0)
 800048c:	4758                	lw	a4,12(a4)
 800048e:	c7d8                	sw	a4,12(a5)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000490:	fdc42783          	lw	a5,-36(s0)
 8000494:	47dc                	lw	a5,12(a5)
 8000496:	fdc42703          	lw	a4,-36(s0)
 800049a:	4718                	lw	a4,8(a4)
 800049c:	c798                	sw	a4,8(a5)

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800049e:	fec42783          	lw	a5,-20(s0)
 80004a2:	43dc                	lw	a5,4(a5)
 80004a4:	fdc42703          	lw	a4,-36(s0)
 80004a8:	00f71863          	bne	a4,a5,80004b8 <uxListRemove+0x4a>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80004ac:	fdc42783          	lw	a5,-36(s0)
 80004b0:	47d8                	lw	a4,12(a5)
 80004b2:	fec42783          	lw	a5,-20(s0)
 80004b6:	c3d8                	sw	a4,4(a5)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80004b8:	fdc42783          	lw	a5,-36(s0)
 80004bc:	0007aa23          	sw	zero,20(a5)
	( pxList->uxNumberOfItems )--;
 80004c0:	fec42783          	lw	a5,-20(s0)
 80004c4:	439c                	lw	a5,0(a5)
 80004c6:	fff78713          	addi	a4,a5,-1
 80004ca:	fec42783          	lw	a5,-20(s0)
 80004ce:	c398                	sw	a4,0(a5)

	return pxList->uxNumberOfItems;
 80004d0:	fec42783          	lw	a5,-20(s0)
 80004d4:	439c                	lw	a5,0(a5)
}
 80004d6:	853e                	mv	a0,a5
 80004d8:	5432                	lw	s0,44(sp)
 80004da:	6145                	addi	sp,sp,48
 80004dc:	8082                	ret

080004de <SysTick_Config>:
 * - This function only available when __SYSTIMER_PRESENT == 1 and __ECLIC_PRESENT == 1 and __Vendor_SysTickConfig == 0
 * \sa
 * - \ref SysTimer_SetCompareValue; SysTimer_SetLoadValue
 */
__STATIC_INLINE uint32_t SysTick_Config(uint64_t ticks)
{
 80004de:	7151                	addi	sp,sp,-240
 80004e0:	d7a2                	sw	s0,236(sp)
 80004e2:	1980                	addi	s0,sp,240
 80004e4:	f0a42c23          	sw	a0,-232(s0)
 80004e8:	f0b42e23          	sw	a1,-228(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 80004ec:	000305b7          	lui	a1,0x30
 80004f0:	f6b42023          	sw	a1,-160(s0)
    high0 = __LW(addr + 4);
 80004f4:	f6042583          	lw	a1,-160(s0)
 80004f8:	0591                	addi	a1,a1,4
 80004fa:	f4b42e23          	sw	a1,-164(s0)
 */
__STATIC_FORCEINLINE uint32_t __LW(volatile void *addr)
{
    uint32_t result;

    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 80004fe:	f5c42583          	lw	a1,-164(s0)
 8000502:	418c                	lw	a1,0(a1)
 8000504:	f4b42c23          	sw	a1,-168(s0)
    return result;
 8000508:	f5842583          	lw	a1,-168(s0)
 800050c:	f2b42a23          	sw	a1,-204(s0)
 8000510:	f6042583          	lw	a1,-160(s0)
 8000514:	f4b42a23          	sw	a1,-172(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000518:	f5442583          	lw	a1,-172(s0)
 800051c:	418c                	lw	a1,0(a1)
 800051e:	f4b42823          	sw	a1,-176(s0)
    return result;
 8000522:	f5042583          	lw	a1,-176(s0)
    low = __LW(addr);
 8000526:	f2b42823          	sw	a1,-208(s0)
    high = __LW(addr + 4);
 800052a:	f6042583          	lw	a1,-160(s0)
 800052e:	0591                	addi	a1,a1,4
 8000530:	f4b42623          	sw	a1,-180(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000534:	f4c42583          	lw	a1,-180(s0)
 8000538:	418c                	lw	a1,0(a1)
 800053a:	f4b42423          	sw	a1,-184(s0)
    return result;
 800053e:	f4842583          	lw	a1,-184(s0)
 8000542:	f2b42623          	sw	a1,-212(s0)
    if (high0 != high) {
 8000546:	f3442503          	lw	a0,-204(s0)
 800054a:	f2c42583          	lw	a1,-212(s0)
 800054e:	00b50f63          	beq	a0,a1,800056c <SysTick_Config+0x8e>
 8000552:	f6042583          	lw	a1,-160(s0)
 8000556:	f4b42223          	sw	a1,-188(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 800055a:	f4442583          	lw	a1,-188(s0)
 800055e:	418c                	lw	a1,0(a1)
 8000560:	f4b42023          	sw	a1,-192(s0)
    return result;
 8000564:	f4042583          	lw	a1,-192(s0)
        low = __LW(addr);
 8000568:	f2b42823          	sw	a1,-208(s0)
    full = (((uint64_t)high) << 32) | low;
 800056c:	f2c42583          	lw	a1,-212(s0)
 8000570:	8e2e                	mv	t3,a1
 8000572:	4e81                	li	t4,0
 8000574:	000e1793          	slli	a5,t3,0x0
 8000578:	4701                	li	a4,0
 800057a:	f3042583          	lw	a1,-208(s0)
 800057e:	862e                	mv	a2,a1
 8000580:	4681                	li	a3,0
 8000582:	00c765b3          	or	a1,a4,a2
 8000586:	f2b42c23          	sw	a1,-200(s0)
 800058a:	8fd5                	or	a5,a5,a3
 800058c:	f2f42e23          	sw	a5,-196(s0)
    return full;
 8000590:	f3842703          	lw	a4,-200(s0)
 8000594:	f3c42783          	lw	a5,-196(s0)
    uint64_t loadticks = SysTimer_GetLoadValue();
 8000598:	fee42423          	sw	a4,-24(s0)
 800059c:	fef42623          	sw	a5,-20(s0)
    SysTimer_SetCompareValue(ticks + loadticks);
 80005a0:	f1842703          	lw	a4,-232(s0)
 80005a4:	f1c42783          	lw	a5,-228(s0)
 80005a8:	fe842503          	lw	a0,-24(s0)
 80005ac:	fec42583          	lw	a1,-20(s0)
 80005b0:	00a70633          	add	a2,a4,a0
 80005b4:	8e32                	mv	t3,a2
 80005b6:	00ee3e33          	sltu	t3,t3,a4
 80005ba:	00b786b3          	add	a3,a5,a1
 80005be:	00de07b3          	add	a5,t3,a3
 80005c2:	86be                	mv	a3,a5
 80005c4:	8732                	mv	a4,a2
 80005c6:	87b6                	mv	a5,a3
 80005c8:	fae42c23          	sw	a4,-72(s0)
 80005cc:	faf42e23          	sw	a5,-68(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80005d0:	f14027f3          	csrr	a5,mhartid
 80005d4:	faf42a23          	sw	a5,-76(s0)
 80005d8:	fb442783          	lw	a5,-76(s0)
 80005dc:	0ff7f793          	zext.b	a5,a5
 80005e0:	faf42823          	sw	a5,-80(s0)
    return id;
 80005e4:	fb042783          	lw	a5,-80(s0)
    unsigned long hartid = __get_hart_id();
 80005e8:	faf42623          	sw	a5,-84(s0)
 80005ec:	fb842703          	lw	a4,-72(s0)
 80005f0:	fbc42783          	lw	a5,-68(s0)
 80005f4:	fae42023          	sw	a4,-96(s0)
 80005f8:	faf42223          	sw	a5,-92(s0)
 80005fc:	fac42783          	lw	a5,-84(s0)
 8000600:	f8f42e23          	sw	a5,-100(s0)
    if (hartid == 0) {
 8000604:	f9c42783          	lw	a5,-100(s0)
 8000608:	e7a5                	bnez	a5,8000670 <SysTick_Config+0x192>
        addr = (uint8_t *)(&(SysTimer->MTIMERCMP));
 800060a:	000307b7          	lui	a5,0x30
 800060e:	07a1                	addi	a5,a5,8
 8000610:	f8f42c23          	sw	a5,-104(s0)
 8000614:	f9842783          	lw	a5,-104(s0)
 8000618:	f8f42a23          	sw	a5,-108(s0)
 800061c:	57fd                	li	a5,-1
 800061e:	f8f42823          	sw	a5,-112(s0)
 * \param [in]    addr  Address pointer to data
 * \param [in]    val   Value to set
 */
__STATIC_FORCEINLINE void __SW(volatile void *addr, uint32_t val)
{
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000622:	f9042783          	lw	a5,-112(s0)
 8000626:	f9442703          	lw	a4,-108(s0)
 800062a:	c31c                	sw	a5,0(a4)
}
 800062c:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 800062e:	f9842783          	lw	a5,-104(s0)
 8000632:	0791                	addi	a5,a5,4
 8000634:	fa442703          	lw	a4,-92(s0)
 8000638:	00075313          	srli	t1,a4,0x0
 800063c:	4381                	li	t2,0
 800063e:	871a                	mv	a4,t1
 8000640:	f8f42623          	sw	a5,-116(s0)
 8000644:	f8e42423          	sw	a4,-120(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000648:	f8842783          	lw	a5,-120(s0)
 800064c:	f8c42703          	lw	a4,-116(s0)
 8000650:	c31c                	sw	a5,0(a4)
}
 8000652:	0001                	nop
        __SW(addr, (uint32_t)(value));
 8000654:	fa042783          	lw	a5,-96(s0)
 8000658:	f9842703          	lw	a4,-104(s0)
 800065c:	f8e42223          	sw	a4,-124(s0)
 8000660:	f8f42023          	sw	a5,-128(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000664:	f8042783          	lw	a5,-128(s0)
 8000668:	f8442703          	lw	a4,-124(s0)
 800066c:	c31c                	sw	a5,0(a4)
}
 800066e:	a885                	j	80006de <SysTick_Config+0x200>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MTIMECMP_BASE(hartid));
 8000670:	f9c42783          	lw	a5,-100(s0)
 8000674:	00379713          	slli	a4,a5,0x3
 8000678:	000357b7          	lui	a5,0x35
 800067c:	97ba                	add	a5,a5,a4
 800067e:	f6f42e23          	sw	a5,-132(s0)
 8000682:	f7c42783          	lw	a5,-132(s0)
 8000686:	f6f42c23          	sw	a5,-136(s0)
 800068a:	57fd                	li	a5,-1
 800068c:	f6f42a23          	sw	a5,-140(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000690:	f7442783          	lw	a5,-140(s0)
 8000694:	f7842703          	lw	a4,-136(s0)
 8000698:	c31c                	sw	a5,0(a4)
}
 800069a:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 800069c:	f7c42783          	lw	a5,-132(s0)
 80006a0:	0791                	addi	a5,a5,4
 80006a2:	fa442703          	lw	a4,-92(s0)
 80006a6:	00075813          	srli	a6,a4,0x0
 80006aa:	4881                	li	a7,0
 80006ac:	8742                	mv	a4,a6
 80006ae:	f6f42823          	sw	a5,-144(s0)
 80006b2:	f6e42623          	sw	a4,-148(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80006b6:	f6c42783          	lw	a5,-148(s0)
 80006ba:	f7042703          	lw	a4,-144(s0)
 80006be:	c31c                	sw	a5,0(a4)
}
 80006c0:	0001                	nop
        __SW(addr, (uint32_t)value);
 80006c2:	fa042783          	lw	a5,-96(s0)
 80006c6:	f7c42703          	lw	a4,-132(s0)
 80006ca:	f6e42423          	sw	a4,-152(s0)
 80006ce:	f6f42223          	sw	a5,-156(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80006d2:	f6442783          	lw	a5,-156(s0)
 80006d6:	f6842703          	lw	a4,-152(s0)
 80006da:	c31c                	sw	a5,0(a4)
}
 80006dc:	0001                	nop
}
 80006de:	0001                	nop
}
 80006e0:	0001                	nop
 80006e2:	479d                	li	a5,7
 80006e4:	fcf42223          	sw	a5,-60(s0)
 80006e8:	fc042023          	sw	zero,-64(s0)
 * \sa
 * - \ref ECLIC_GetShvIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetShvIRQ(IRQn_Type IRQn, uint32_t shv)
{
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 80006ec:	00020737          	lui	a4,0x20
 80006f0:	fc442783          	lw	a5,-60(s0)
 80006f4:	40078793          	addi	a5,a5,1024 # 35400 <__HEAP_SIZE+0x34c00>
 80006f8:	078a                	slli	a5,a5,0x2
 80006fa:	97ba                	add	a5,a5,a4
 80006fc:	0027c783          	lbu	a5,2(a5)
 8000700:	0ff7f793          	zext.b	a5,a5
 8000704:	000206b7          	lui	a3,0x20
 8000708:	9bf9                	andi	a5,a5,-2
 800070a:	0ff7f713          	zext.b	a4,a5
 800070e:	fc442783          	lw	a5,-60(s0)
 8000712:	40078793          	addi	a5,a5,1024
 8000716:	078a                	slli	a5,a5,0x2
 8000718:	97b6                	add	a5,a5,a3
 800071a:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 800071e:	00020737          	lui	a4,0x20
 8000722:	fc442783          	lw	a5,-60(s0)
 8000726:	40078793          	addi	a5,a5,1024
 800072a:	078a                	slli	a5,a5,0x2
 800072c:	97ba                	add	a5,a5,a4
 800072e:	0027c783          	lbu	a5,2(a5)
 8000732:	0ff7f713          	zext.b	a4,a5
 8000736:	fc042783          	lw	a5,-64(s0)
 800073a:	0ff7f793          	zext.b	a5,a5
 800073e:	000206b7          	lui	a3,0x20
 8000742:	8fd9                	or	a5,a5,a4
 8000744:	0ff7f713          	zext.b	a4,a5
 8000748:	fc442783          	lw	a5,-60(s0)
 800074c:	40078793          	addi	a5,a5,1024
 8000750:	078a                	slli	a5,a5,0x2
 8000752:	97b6                	add	a5,a5,a3
 8000754:	00e78123          	sb	a4,2(a5)
}
 8000758:	0001                	nop
 800075a:	479d                	li	a5,7
 800075c:	fef42023          	sw	a5,-32(s0)
 8000760:	fc040fa3          	sb	zero,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8000764:	000207b7          	lui	a5,0x20
 8000768:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 800076c:	0ff7f793          	zext.b	a5,a5
 8000770:	8385                	srli	a5,a5,0x1
 8000772:	8bbd                	andi	a5,a5,15
 * \sa
 * - \ref ECLIC_GetLevelIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetLevelIRQ(IRQn_Type IRQn, uint8_t lvl_abs)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8000774:	fcf40f23          	sb	a5,-34(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8000778:	000207b7          	lui	a5,0x20
 800077c:	43dc                	lw	a5,4(a5)
 800077e:	83d5                	srli	a5,a5,0x15
 8000780:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8000782:	fcf40ea3          	sb	a5,-35(s0)

    if (nlbits == 0) {
 8000786:	fde44783          	lbu	a5,-34(s0)
 800078a:	c7f1                	beqz	a5,8000856 <SysTick_Config+0x378>
        return;
    }

    if (nlbits > intctlbits) {
 800078c:	fde44703          	lbu	a4,-34(s0)
 8000790:	fdd44783          	lbu	a5,-35(s0)
 8000794:	00e7f663          	bgeu	a5,a4,80007a0 <SysTick_Config+0x2c2>
        nlbits = intctlbits;
 8000798:	fdd44783          	lbu	a5,-35(s0)
 800079c:	fcf40f23          	sb	a5,-34(s0)
    }
    uint8_t maxlvl = ((1 << nlbits) - 1);
 80007a0:	fde44783          	lbu	a5,-34(s0)
 80007a4:	4705                	li	a4,1
 80007a6:	00f717b3          	sll	a5,a4,a5
 80007aa:	0ff7f793          	zext.b	a5,a5
 80007ae:	17fd                	addi	a5,a5,-1
 80007b0:	fcf40e23          	sb	a5,-36(s0)
    if (lvl_abs > maxlvl) {
 80007b4:	fdf44703          	lbu	a4,-33(s0)
 80007b8:	fdc44783          	lbu	a5,-36(s0)
 80007bc:	00e7f663          	bgeu	a5,a4,80007c8 <SysTick_Config+0x2ea>
        lvl_abs = maxlvl;
 80007c0:	fdc44783          	lbu	a5,-36(s0)
 80007c4:	fcf40fa3          	sb	a5,-33(s0)
    }
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 80007c8:	fdf44703          	lbu	a4,-33(s0)
 80007cc:	fde44783          	lbu	a5,-34(s0)
 80007d0:	46a1                	li	a3,8
 80007d2:	40f687b3          	sub	a5,a3,a5
 80007d6:	00f717b3          	sll	a5,a4,a5
 80007da:	fcf40da3          	sb	a5,-37(s0)
 80007de:	fe042783          	lw	a5,-32(s0)
 80007e2:	fcf42a23          	sw	a5,-44(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80007e6:	00020737          	lui	a4,0x20
 80007ea:	fd442783          	lw	a5,-44(s0)
 80007ee:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 80007f2:	078a                	slli	a5,a5,0x2
 80007f4:	97ba                	add	a5,a5,a4
 80007f6:	0037c783          	lbu	a5,3(a5)
 80007fa:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80007fe:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl << nlbits;
 8000802:	fd344703          	lbu	a4,-45(s0)
 8000806:	fde44783          	lbu	a5,-34(s0)
 800080a:	00f717b3          	sll	a5,a4,a5
 800080e:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 8000812:	fd344703          	lbu	a4,-45(s0)
 8000816:	fde44783          	lbu	a5,-34(s0)
 800081a:	40f757b3          	sra	a5,a4,a5
 800081e:	fcf409a3          	sb	a5,-45(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 8000822:	fdb44703          	lbu	a4,-37(s0)
 8000826:	fd344783          	lbu	a5,-45(s0)
 800082a:	8fd9                	or	a5,a5,a4
 800082c:	0ff7f793          	zext.b	a5,a5
 8000830:	fe042703          	lw	a4,-32(s0)
 8000834:	fce42623          	sw	a4,-52(s0)
 8000838:	fcf405a3          	sb	a5,-53(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 800083c:	00020737          	lui	a4,0x20
 8000840:	fcc42783          	lw	a5,-52(s0)
 8000844:	40078793          	addi	a5,a5,1024
 8000848:	078a                	slli	a5,a5,0x2
 800084a:	97ba                	add	a5,a5,a4
 800084c:	fcb44703          	lbu	a4,-53(s0)
 8000850:	00e781a3          	sb	a4,3(a5)
}
 8000854:	a011                	j	8000858 <SysTick_Config+0x37a>
        return;
 8000856:	0001                	nop
 8000858:	479d                	li	a5,7
 800085a:	fef42223          	sw	a5,-28(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 800085e:	00020737          	lui	a4,0x20
 8000862:	fe442783          	lw	a5,-28(s0)
 8000866:	40078793          	addi	a5,a5,1024
 800086a:	078a                	slli	a5,a5,0x2
 800086c:	97ba                	add	a5,a5,a4
 800086e:	0017c783          	lbu	a5,1(a5)
 8000872:	0ff7f793          	zext.b	a5,a5
 8000876:	000206b7          	lui	a3,0x20
 800087a:	0017e793          	ori	a5,a5,1
 800087e:	0ff7f713          	zext.b	a4,a5
 8000882:	fe442783          	lw	a5,-28(s0)
 8000886:	40078793          	addi	a5,a5,1024
 800088a:	078a                	slli	a5,a5,0x2
 800088c:	97b6                	add	a5,a5,a3
 800088e:	00e780a3          	sb	a4,1(a5)
}
 8000892:	0001                	nop
    ECLIC_SetShvIRQ(SysTimer_IRQn, ECLIC_NON_VECTOR_INTERRUPT);
    ECLIC_SetLevelIRQ(SysTimer_IRQn, 0);
    ECLIC_EnableIRQ(SysTimer_IRQn);
    return (0UL);
 8000894:	4781                	li	a5,0
}
 8000896:	853e                	mv	a0,a5
 8000898:	543e                	lw	s0,236(sp)
 800089a:	616d                	addi	sp,sp,240
 800089c:	8082                	ret

0800089e <pxPortInitialiseStack>:
 * x5
 * portTASK_RETURN_ADDRESS
 * pxCode
 */
StackType_t* pxPortInitialiseStack(StackType_t* pxTopOfStack, TaskFunction_t pxCode, void* pvParameters)
{
 800089e:	1101                	addi	sp,sp,-32
 80008a0:	ce22                	sw	s0,28(sp)
 80008a2:	1000                	addi	s0,sp,32
 80008a4:	fea42623          	sw	a0,-20(s0)
 80008a8:	feb42423          	sw	a1,-24(s0)
 80008ac:	fec42223          	sw	a2,-28(s0)
    /* Simulate the stack frame as it would be created by a context switch
    interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
    of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80008b0:	fec42783          	lw	a5,-20(s0)
 80008b4:	17f1                	addi	a5,a5,-4
 80008b6:	fef42623          	sw	a5,-20(s0)
    *pxTopOfStack = portINITIAL_MSTATUS;    /* MSTATUS */
 80008ba:	fec42783          	lw	a5,-20(s0)
 80008be:	6711                	lui	a4,0x4
 80008c0:	88070713          	addi	a4,a4,-1920 # 3880 <__HEAP_SIZE+0x3080>
 80008c4:	c398                	sw	a4,0(a5)

    /* Save code space by skipping register initialisation. */
#ifndef __riscv_32e
    pxTopOfStack -= 22;    /* X11 - X31. */
 80008c6:	fec42783          	lw	a5,-20(s0)
 80008ca:	fa878793          	addi	a5,a5,-88
 80008ce:	fef42623          	sw	a5,-20(s0)
#else
    pxTopOfStack -= 6;    /* X11 - X15. */
#endif
    *pxTopOfStack = (StackType_t) pvParameters;      /* X10/A0 */
 80008d2:	fe442703          	lw	a4,-28(s0)
 80008d6:	fec42783          	lw	a5,-20(s0)
 80008da:	c398                	sw	a4,0(a5)
    pxTopOfStack -= 6; /* X5 - X9 */
 80008dc:	fec42783          	lw	a5,-20(s0)
 80008e0:	17a1                	addi	a5,a5,-24
 80008e2:	fef42623          	sw	a5,-20(s0)
    *pxTopOfStack = (StackType_t) portTASK_RETURN_ADDRESS;      /* RA, X1 */
 80008e6:	080017b7          	lui	a5,0x8001
 80008ea:	91478713          	addi	a4,a5,-1772 # 8000914 <prvTaskExitError>
 80008ee:	fec42783          	lw	a5,-20(s0)
 80008f2:	c398                	sw	a4,0(a5)

    pxTopOfStack --;
 80008f4:	fec42783          	lw	a5,-20(s0)
 80008f8:	17f1                	addi	a5,a5,-4
 80008fa:	fef42623          	sw	a5,-20(s0)
    *pxTopOfStack = ((StackType_t) pxCode) ;        /* PC */
 80008fe:	fe842703          	lw	a4,-24(s0)
 8000902:	fec42783          	lw	a5,-20(s0)
 8000906:	c398                	sw	a4,0(a5)

    return pxTopOfStack;
 8000908:	fec42783          	lw	a5,-20(s0)
}
 800090c:	853e                	mv	a0,a5
 800090e:	4472                	lw	s0,28(sp)
 8000910:	6105                	addi	sp,sp,32
 8000912:	8082                	ret

08000914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError(void)
{
 8000914:	1101                	addi	sp,sp,-32
 8000916:	ce22                	sw	s0,28(sp)
 8000918:	1000                	addi	s0,sp,32
    volatile uint32_t ulDummy = 0;
 800091a:	fe042223          	sw	zero,-28(s0)
    its caller as there is nothing to return to.  If a task wants to exit it
    should instead call vTaskDelete( NULL ).

    Artificially force an assert() to be triggered if configASSERT() is
    defined, then stop here so application writers can catch the error. */
    configASSERT(uxCriticalNesting == ~0UL);
 800091e:	081187b7          	lui	a5,0x8118
 8000922:	e207a703          	lw	a4,-480(a5) # 8117e20 <uxCriticalNesting>
 8000926:	57fd                	li	a5,-1
 8000928:	02f70363          	beq	a4,a5,800094e <prvTaskExitError+0x3a>
extern uint8_t uxMaxSysCallMTH;

/*-----------------------------------------------------------*/
portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
    ECLIC_SetMth(uxMaxSysCallMTH);
 800092c:	081187b7          	lui	a5,0x8118
 8000930:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000934:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8000938:	000207b7          	lui	a5,0x20
 800093c:	fef44703          	lbu	a4,-17(s0)
 8000940:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000944:	0001                	nop
    __RWMB();
 8000946:	0ff0000f          	fence
}
 800094a:	0001                	nop
 800094c:	a001                	j	800094c <prvTaskExitError+0x38>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800094e:	081187b7          	lui	a5,0x8118
 8000952:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000956:	fef40723          	sb	a5,-18(s0)
    ECLIC->MTH = mth;
 800095a:	000207b7          	lui	a5,0x20
 800095e:	fee44703          	lbu	a4,-18(s0)
 8000962:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000966:	0001                	nop
    __RWMB();
 8000968:	0ff0000f          	fence
}
 800096c:	0001                	nop
    portDISABLE_INTERRUPTS();
    while (ulDummy == 0) {
 800096e:	a819                	j	8000984 <prvTaskExitError+0x70>
    __RV_CSR_CLEAR(CSR_WFE, WFE_WFE);
 8000970:	4785                	li	a5,1
 8000972:	fef42423          	sw	a5,-24(s0)
 8000976:	fe842783          	lw	a5,-24(s0)
 800097a:	8107b073          	csrc	wfe,a5
    __ASM volatile("wfi");
 800097e:	10500073          	wfi
}
 8000982:	0001                	nop
 8000984:	fe442783          	lw	a5,-28(s0)
 8000988:	d7e5                	beqz	a5,8000970 <prvTaskExitError+0x5c>
        therefore not output an 'unreachable code' warning for code that appears
        after it. */
        /* Sleep and wait for interrupt */
        __WFI();
    }
}
 800098a:	0001                	nop
 800098c:	0001                	nop
 800098e:	4472                	lw	s0,28(sp)
 8000990:	6105                	addi	sp,sp,32
 8000992:	8082                	ret

08000994 <prvCheckMaxSysCallPrio>:
/*-----------------------------------------------------------*/

static uint8_t prvCheckMaxSysCallPrio(uint8_t max_syscall_prio)
{
 8000994:	7179                	addi	sp,sp,-48
 8000996:	d622                	sw	s0,44(sp)
 8000998:	1800                	addi	s0,sp,48
 800099a:	87aa                	mv	a5,a0
 800099c:	fcf40fa3          	sb	a5,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 80009a0:	000207b7          	lui	a5,0x20
 80009a4:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80009a8:	0ff7f793          	zext.b	a5,a5
 80009ac:	8385                	srli	a5,a5,0x1
 80009ae:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 80009b0:	fef40723          	sb	a5,-18(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 80009b4:	000207b7          	lui	a5,0x20
 80009b8:	43dc                	lw	a5,4(a5)
 80009ba:	83d5                	srli	a5,a5,0x15
 80009bc:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = __ECLIC_INTCTLBITS;
 80009be:	fef406a3          	sb	a5,-19(s0)
    uint8_t lvlbits, temp;

    if (nlbits <= intctlbits) {
 80009c2:	fee44703          	lbu	a4,-18(s0)
 80009c6:	fed44783          	lbu	a5,-19(s0)
 80009ca:	00e7e763          	bltu	a5,a4,80009d8 <prvCheckMaxSysCallPrio+0x44>
        lvlbits = nlbits;
 80009ce:	fee44783          	lbu	a5,-18(s0)
 80009d2:	fef407a3          	sb	a5,-17(s0)
 80009d6:	a029                	j	80009e0 <prvCheckMaxSysCallPrio+0x4c>
    } else {
        lvlbits = intctlbits;
 80009d8:	fed44783          	lbu	a5,-19(s0)
 80009dc:	fef407a3          	sb	a5,-17(s0)
    }

    temp = ((1 << lvlbits) - 1);
 80009e0:	fef44783          	lbu	a5,-17(s0)
 80009e4:	4705                	li	a4,1
 80009e6:	00f717b3          	sll	a5,a4,a5
 80009ea:	0ff7f793          	zext.b	a5,a5
 80009ee:	17fd                	addi	a5,a5,-1
 80009f0:	fef40623          	sb	a5,-20(s0)
    if (max_syscall_prio > temp) {
 80009f4:	fdf44703          	lbu	a4,-33(s0)
 80009f8:	fec44783          	lbu	a5,-20(s0)
 80009fc:	00e7f663          	bgeu	a5,a4,8000a08 <prvCheckMaxSysCallPrio+0x74>
        max_syscall_prio = temp;
 8000a00:	fec44783          	lbu	a5,-20(s0)
 8000a04:	fcf40fa3          	sb	a5,-33(s0)
    }
    return max_syscall_prio;
 8000a08:	fdf44783          	lbu	a5,-33(s0)
}
 8000a0c:	853e                	mv	a0,a5
 8000a0e:	5432                	lw	s0,44(sp)
 8000a10:	6145                	addi	sp,sp,48
 8000a12:	8082                	ret

08000a14 <prvCalcMaxSysCallMTH>:

static uint8_t prvCalcMaxSysCallMTH(uint8_t max_syscall_prio)
{
 8000a14:	7179                	addi	sp,sp,-48
 8000a16:	d622                	sw	s0,44(sp)
 8000a18:	1800                	addi	s0,sp,48
 8000a1a:	87aa                	mv	a5,a0
 8000a1c:	fcf40fa3          	sb	a5,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8000a20:	000207b7          	lui	a5,0x20
 8000a24:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 8000a28:	0ff7f793          	zext.b	a5,a5
 8000a2c:	8385                	srli	a5,a5,0x1
 8000a2e:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8000a30:	fef40723          	sb	a5,-18(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8000a34:	000207b7          	lui	a5,0x20
 8000a38:	43dc                	lw	a5,4(a5)
 8000a3a:	83d5                	srli	a5,a5,0x15
 8000a3c:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = __ECLIC_INTCTLBITS;
 8000a3e:	fef406a3          	sb	a5,-19(s0)
    uint8_t lvlbits, lfabits;
    uint8_t maxsyscallmth = 0;
 8000a42:	fe040623          	sb	zero,-20(s0)
    uint8_t temp;

    if (nlbits <= intctlbits) {
 8000a46:	fee44703          	lbu	a4,-18(s0)
 8000a4a:	fed44783          	lbu	a5,-19(s0)
 8000a4e:	00e7e763          	bltu	a5,a4,8000a5c <prvCalcMaxSysCallMTH+0x48>
        lvlbits = nlbits;
 8000a52:	fee44783          	lbu	a5,-18(s0)
 8000a56:	fef407a3          	sb	a5,-17(s0)
 8000a5a:	a029                	j	8000a64 <prvCalcMaxSysCallMTH+0x50>
    } else {
        lvlbits = intctlbits;
 8000a5c:	fed44783          	lbu	a5,-19(s0)
 8000a60:	fef407a3          	sb	a5,-17(s0)
    }

    lfabits = 8 - lvlbits;
 8000a64:	fef44783          	lbu	a5,-17(s0)
 8000a68:	4721                	li	a4,8
 8000a6a:	40f707b3          	sub	a5,a4,a5
 8000a6e:	fef405a3          	sb	a5,-21(s0)

    temp = ((1 << lvlbits) - 1);
 8000a72:	fef44783          	lbu	a5,-17(s0)
 8000a76:	4705                	li	a4,1
 8000a78:	00f717b3          	sll	a5,a4,a5
 8000a7c:	0ff7f793          	zext.b	a5,a5
 8000a80:	17fd                	addi	a5,a5,-1
 8000a82:	fef40523          	sb	a5,-22(s0)
    if (max_syscall_prio > temp) {
 8000a86:	fdf44703          	lbu	a4,-33(s0)
 8000a8a:	fea44783          	lbu	a5,-22(s0)
 8000a8e:	00e7f663          	bgeu	a5,a4,8000a9a <prvCalcMaxSysCallMTH+0x86>
        max_syscall_prio = temp;
 8000a92:	fea44783          	lbu	a5,-22(s0)
 8000a96:	fcf40fa3          	sb	a5,-33(s0)
    }

    maxsyscallmth = (max_syscall_prio << lfabits) | ((1 << lfabits) - 1);
 8000a9a:	fdf44703          	lbu	a4,-33(s0)
 8000a9e:	feb44783          	lbu	a5,-21(s0)
 8000aa2:	00f717b3          	sll	a5,a4,a5
 8000aa6:	01879713          	slli	a4,a5,0x18
 8000aaa:	8761                	srai	a4,a4,0x18
 8000aac:	feb44783          	lbu	a5,-21(s0)
 8000ab0:	4685                	li	a3,1
 8000ab2:	00f697b3          	sll	a5,a3,a5
 8000ab6:	0ff7f793          	zext.b	a5,a5
 8000aba:	17fd                	addi	a5,a5,-1
 8000abc:	0ff7f793          	zext.b	a5,a5
 8000ac0:	07e2                	slli	a5,a5,0x18
 8000ac2:	87e1                	srai	a5,a5,0x18
 8000ac4:	8fd9                	or	a5,a5,a4
 8000ac6:	07e2                	slli	a5,a5,0x18
 8000ac8:	87e1                	srai	a5,a5,0x18
 8000aca:	fef40623          	sb	a5,-20(s0)

    return maxsyscallmth;
 8000ace:	fec44783          	lbu	a5,-20(s0)
}
 8000ad2:	853e                	mv	a0,a5
 8000ad4:	5432                	lw	s0,44(sp)
 8000ad6:	6145                	addi	sp,sp,48
 8000ad8:	8082                	ret

08000ada <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler(void)
{
 8000ada:	1101                	addi	sp,sp,-32
 8000adc:	ce06                	sw	ra,28(sp)
 8000ade:	cc22                	sw	s0,24(sp)
 8000ae0:	1000                	addi	s0,sp,32
    /* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. */
    configASSERT(configMAX_SYSCALL_INTERRUPT_PRIORITY);

    /* Get the real MTH should be set to ECLIC MTH register */
    uxMaxSysCallMTH = prvCalcMaxSysCallMTH(configMAX_SYSCALL_INTERRUPT_PRIORITY);
 8000ae2:	451d                	li	a0,7
 8000ae4:	3f05                	jal	8000a14 <prvCalcMaxSysCallMTH>
 8000ae6:	87aa                	mv	a5,a0
 8000ae8:	873e                	mv	a4,a5
 8000aea:	081187b7          	lui	a5,0x8118
 8000aee:	e2e78223          	sb	a4,-476(a5) # 8117e24 <uxMaxSysCallMTH>
    FREERTOS_PORT_DEBUG("Max SysCall MTH is set to 0x%x\n", uxMaxSysCallMTH);

#if( configASSERT_DEFINED == 1 )
    {
        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = prvCheckMaxSysCallPrio(configMAX_SYSCALL_INTERRUPT_PRIORITY);
 8000af2:	451d                	li	a0,7
 8000af4:	3545                	jal	8000994 <prvCheckMaxSysCallPrio>
 8000af6:	87aa                	mv	a5,a0
 8000af8:	873e                	mv	a4,a5
 8000afa:	081197b7          	lui	a5,0x8119
 8000afe:	5ce78023          	sb	a4,1472(a5) # 81195c0 <ucMaxSysCallPriority>
    __RV_CSR_CLEAR(CSR_MSTATUS, MSTATUS_MIE);
 8000b02:	47a1                	li	a5,8
 8000b04:	fef42623          	sw	a5,-20(s0)
 8000b08:	fec42783          	lw	a5,-20(s0)
 8000b0c:	3007b073          	csrc	mstatus,a5
}
 8000b10:	0001                	nop
#endif /* conifgASSERT_DEFINED */

    __disable_irq();
    /* Start the timer that generates the tick ISR.  Interrupts are disabled
    here already. */
    vPortSetupTimerInterrupt();
 8000b12:	2d7d                	jal	80011d0 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000b14:	081187b7          	lui	a5,0x8118
 8000b18:	e207a023          	sw	zero,-480(a5) # 8117e20 <uxCriticalNesting>

    /* Start the first task. */
    prvPortStartFirstTask();
 8000b1c:	ea4ff0ef          	jal	ra,80001c0 <prvPortStartFirstTask>
    exit error function to prevent compiler warnings about a static function
    not being called in the case that the application writer overrides this
    functionality by defining configTASK_RETURN_ADDRESS.  Call
    vTaskSwitchContext() so link time optimisation does not remove the
    symbol. */
    vTaskSwitchContext();
 8000b20:	679020ef          	jal	ra,8003998 <vTaskSwitchContext>
    prvTaskExitError();
 8000b24:	3bc5                	jal	8000914 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000b26:	4781                	li	a5,0
}
 8000b28:	853e                	mv	a0,a5
 8000b2a:	40f2                	lw	ra,28(sp)
 8000b2c:	4462                	lw	s0,24(sp)
 8000b2e:	6105                	addi	sp,sp,32
 8000b30:	8082                	ret

08000b32 <vPortEnterCritical>:
    configASSERT(uxCriticalNesting == 1000UL);
}
/*-----------------------------------------------------------*/

void vPortEnterCritical(void)
{
 8000b32:	1101                	addi	sp,sp,-32
 8000b34:	ce22                	sw	s0,28(sp)
 8000b36:	1000                	addi	s0,sp,32
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000b38:	081187b7          	lui	a5,0x8118
 8000b3c:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000b40:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8000b44:	000207b7          	lui	a5,0x20
 8000b48:	fef44703          	lbu	a4,-17(s0)
 8000b4c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000b50:	0001                	nop
    __RWMB();
 8000b52:	0ff0000f          	fence
}
 8000b56:	0001                	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000b58:	081187b7          	lui	a5,0x8118
 8000b5c:	e207a783          	lw	a5,-480(a5) # 8117e20 <uxCriticalNesting>
 8000b60:	00178713          	addi	a4,a5,1
 8000b64:	081187b7          	lui	a5,0x8118
 8000b68:	e2e7a023          	sw	a4,-480(a5) # 8117e20 <uxCriticalNesting>
    /* This is not the interrupt safe version of the enter critical function so
    assert() if it is being called from an interrupt context.  Only API
    functions that end in "FromISR" can be used in an interrupt.  Only assert if
    the critical nesting count is 1 to protect against recursive calls if the
    assert function also uses a critical section. */
    if (uxCriticalNesting == 1) {
 8000b6c:	081187b7          	lui	a5,0x8118
 8000b70:	e207a703          	lw	a4,-480(a5) # 8117e20 <uxCriticalNesting>
 8000b74:	4785                	li	a5,1
 8000b76:	02f71f63          	bne	a4,a5,8000bb4 <vPortEnterCritical+0x82>
    return (ECLIC->MTH);
 8000b7a:	000207b7          	lui	a5,0x20
 8000b7e:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8000b82:	0ff7f713          	zext.b	a4,a5
        configASSERT((__ECLIC_GetMth() & portMTH_MASK) == uxMaxSysCallMTH);
 8000b86:	081187b7          	lui	a5,0x8118
 8000b8a:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000b8e:	02f70363          	beq	a4,a5,8000bb4 <vPortEnterCritical+0x82>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000b92:	081187b7          	lui	a5,0x8118
 8000b96:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000b9a:	fef40723          	sb	a5,-18(s0)
    ECLIC->MTH = mth;
 8000b9e:	000207b7          	lui	a5,0x20
 8000ba2:	fee44703          	lbu	a4,-18(s0)
 8000ba6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000baa:	0001                	nop
    __RWMB();
 8000bac:	0ff0000f          	fence
}
 8000bb0:	0001                	nop
 8000bb2:	a001                	j	8000bb2 <vPortEnterCritical+0x80>
    }
}
 8000bb4:	0001                	nop
 8000bb6:	4472                	lw	s0,28(sp)
 8000bb8:	6105                	addi	sp,sp,32
 8000bba:	8082                	ret

08000bbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical(void)
{
 8000bbc:	1101                	addi	sp,sp,-32
 8000bbe:	ce22                	sw	s0,28(sp)
 8000bc0:	1000                	addi	s0,sp,32
    configASSERT(uxCriticalNesting);
 8000bc2:	081187b7          	lui	a5,0x8118
 8000bc6:	e207a783          	lw	a5,-480(a5) # 8117e20 <uxCriticalNesting>
 8000bca:	e395                	bnez	a5,8000bee <vPortExitCritical+0x32>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000bcc:	081187b7          	lui	a5,0x8118
 8000bd0:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000bd4:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8000bd8:	000207b7          	lui	a5,0x20
 8000bdc:	fef44703          	lbu	a4,-17(s0)
 8000be0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000be4:	0001                	nop
    __RWMB();
 8000be6:	0ff0000f          	fence
}
 8000bea:	0001                	nop
 8000bec:	a001                	j	8000bec <vPortExitCritical+0x30>
    uxCriticalNesting--;
 8000bee:	081187b7          	lui	a5,0x8118
 8000bf2:	e207a783          	lw	a5,-480(a5) # 8117e20 <uxCriticalNesting>
 8000bf6:	fff78713          	addi	a4,a5,-1
 8000bfa:	081187b7          	lui	a5,0x8118
 8000bfe:	e2e7a023          	sw	a4,-480(a5) # 8117e20 <uxCriticalNesting>
    if (uxCriticalNesting == 0) {
 8000c02:	081187b7          	lui	a5,0x8118
 8000c06:	e207a783          	lw	a5,-480(a5) # 8117e20 <uxCriticalNesting>
 8000c0a:	e38d                	bnez	a5,8000c2c <vPortExitCritical+0x70>
 8000c0c:	fe040723          	sb	zero,-18(s0)
 8000c10:	fee44783          	lbu	a5,-18(s0)
 8000c14:	fef406a3          	sb	a5,-19(s0)
    ECLIC->MTH = mth;
 8000c18:	000207b7          	lui	a5,0x20
 8000c1c:	fed44703          	lbu	a4,-19(s0)
 8000c20:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000c24:	0001                	nop
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint8_t ulNewMaskValue)
{
    ECLIC_SetMth(ulNewMaskValue);
    __RWMB();
 8000c26:	0ff0000f          	fence
}
 8000c2a:	0001                	nop
        portENABLE_INTERRUPTS();
    }
}
 8000c2c:	0001                	nop
 8000c2e:	4472                	lw	s0,28(sp)
 8000c30:	6105                	addi	sp,sp,32
 8000c32:	8082                	ret

08000c34 <xPortTaskSwitch>:
}
/*-----------------------------------------------------------*/


void xPortTaskSwitch(void)
{
 8000c34:	7139                	addi	sp,sp,-64
 8000c36:	de06                	sw	ra,60(sp)
 8000c38:	dc22                	sw	s0,56(sp)
 8000c3a:	0080                	addi	s0,sp,64
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000c3c:	081187b7          	lui	a5,0x8118
 8000c40:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8000c44:	fcf407a3          	sb	a5,-49(s0)
    ECLIC->MTH = mth;
 8000c48:	000207b7          	lui	a5,0x20
 8000c4c:	fcf44703          	lbu	a4,-49(s0)
 8000c50:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000c54:	0001                	nop
    __RWMB();
 8000c56:	0ff0000f          	fence
}
 8000c5a:	0001                	nop
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8000c5c:	f14027f3          	csrr	a5,mhartid
 8000c60:	fef42423          	sw	a5,-24(s0)
 8000c64:	fe842783          	lw	a5,-24(s0)
 8000c68:	0ff7f793          	zext.b	a5,a5
 8000c6c:	fef42223          	sw	a5,-28(s0)
    return id;
 8000c70:	fe442783          	lw	a5,-28(s0)
    unsigned long hartid = __get_hart_id();
 8000c74:	fef42023          	sw	a5,-32(s0)
 8000c78:	fe042783          	lw	a5,-32(s0)
 8000c7c:	fcf42e23          	sw	a5,-36(s0)
    if (hartid == 0) {
 8000c80:	fdc42783          	lw	a5,-36(s0)
 8000c84:	e385                	bnez	a5,8000ca4 <xPortTaskSwitch+0x70>
        SysTimer->MSIP &= ~SysTimer_MSIP_MSIP_Msk;
 8000c86:	00030737          	lui	a4,0x30
 8000c8a:	6785                	lui	a5,0x1
 8000c8c:	97ba                	add	a5,a5,a4
 8000c8e:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8000c92:	000306b7          	lui	a3,0x30
 8000c96:	ffe7f713          	andi	a4,a5,-2
 8000c9a:	6785                	lui	a5,0x1
 8000c9c:	97b6                	add	a5,a5,a3
 8000c9e:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8000ca2:	a035                	j	8000cce <xPortTaskSwitch+0x9a>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8000ca4:	fdc42783          	lw	a5,-36(s0)
 8000ca8:	00279713          	slli	a4,a5,0x2
 8000cac:	000317b7          	lui	a5,0x31
 8000cb0:	97ba                	add	a5,a5,a4
 8000cb2:	fcf42c23          	sw	a5,-40(s0)
 8000cb6:	fd842783          	lw	a5,-40(s0)
 8000cba:	fcf42a23          	sw	a5,-44(s0)
 8000cbe:	fc042823          	sw	zero,-48(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000cc2:	fd042783          	lw	a5,-48(s0)
 8000cc6:	fd442703          	lw	a4,-44(s0)
 8000cca:	c31c                	sw	a5,0(a4)
}
 8000ccc:	0001                	nop
}
 8000cce:	0001                	nop
}
 8000cd0:	0001                	nop
    portDISABLE_INTERRUPTS();
    /* Clear Software IRQ, A MUST */
    SysTimer_ClearSWIRQ();
    vTaskSwitchContext();
 8000cd2:	4c7020ef          	jal	ra,8003998 <vTaskSwitchContext>
 8000cd6:	fe0407a3          	sb	zero,-17(s0)
 8000cda:	fef44783          	lbu	a5,-17(s0)
 8000cde:	fef40723          	sb	a5,-18(s0)
    ECLIC->MTH = mth;
 8000ce2:	000207b7          	lui	a5,0x20
 8000ce6:	fee44703          	lbu	a4,-18(s0)
 8000cea:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000cee:	0001                	nop
    __RWMB();
 8000cf0:	0ff0000f          	fence
}
 8000cf4:	0001                	nop
    portENABLE_INTERRUPTS();
}
 8000cf6:	0001                	nop
 8000cf8:	50f2                	lw	ra,60(sp)
 8000cfa:	5462                	lw	s0,56(sp)
 8000cfc:	6121                	addi	sp,sp,64
 8000cfe:	8082                	ret

08000d00 <eclic_mtip_handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler(void)
{
 8000d00:	7109                	addi	sp,sp,-384
 8000d02:	16112e23          	sw	ra,380(sp)
 8000d06:	16812c23          	sw	s0,376(sp)
 8000d0a:	17212a23          	sw	s2,372(sp)
 8000d0e:	17312823          	sw	s3,368(sp)
 8000d12:	17412623          	sw	s4,364(sp)
 8000d16:	17512423          	sw	s5,360(sp)
 8000d1a:	0300                	addi	s0,sp,384
    ECLIC_SetMth(uxMaxSysCallMTH);
 8000d1c:	081185b7          	lui	a1,0x8118
 8000d20:	e245c583          	lbu	a1,-476(a1) # 8117e24 <uxMaxSysCallMTH>
 8000d24:	eab409a3          	sb	a1,-333(s0)
    ECLIC->MTH = mth;
 8000d28:	000205b7          	lui	a1,0x20
 8000d2c:	eb344503          	lbu	a0,-333(s0)
 8000d30:	00a585a3          	sb	a0,11(a1) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8000d34:	0001                	nop
    __RWMB();
 8000d36:	0ff0000f          	fence
}
 8000d3a:	0001                	nop
 8000d3c:	14700513          	li	a0,327
 8000d40:	4581                	li	a1,0
 8000d42:	fca42c23          	sw	a0,-40(s0)
 8000d46:	fcb42e23          	sw	a1,-36(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8000d4a:	000305b7          	lui	a1,0x30
 8000d4e:	fcb42a23          	sw	a1,-44(s0)
    high0 = __LW(addr + 4);
 8000d52:	fd442583          	lw	a1,-44(s0)
 8000d56:	0591                	addi	a1,a1,4
 8000d58:	fcb42823          	sw	a1,-48(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000d5c:	fd042583          	lw	a1,-48(s0)
 8000d60:	418c                	lw	a1,0(a1)
 8000d62:	fcb42623          	sw	a1,-52(s0)
    return result;
 8000d66:	fcc42583          	lw	a1,-52(s0)
 8000d6a:	e8b42623          	sw	a1,-372(s0)
 8000d6e:	fd442583          	lw	a1,-44(s0)
 8000d72:	fcb42423          	sw	a1,-56(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000d76:	fc842583          	lw	a1,-56(s0)
 8000d7a:	418c                	lw	a1,0(a1)
 8000d7c:	fcb42223          	sw	a1,-60(s0)
    return result;
 8000d80:	fc442583          	lw	a1,-60(s0)
    low = __LW(addr);
 8000d84:	e8b42423          	sw	a1,-376(s0)
    high = __LW(addr + 4);
 8000d88:	fd442583          	lw	a1,-44(s0)
 8000d8c:	0591                	addi	a1,a1,4
 8000d8e:	fcb42023          	sw	a1,-64(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000d92:	fc042583          	lw	a1,-64(s0)
 8000d96:	418c                	lw	a1,0(a1)
 8000d98:	fab42e23          	sw	a1,-68(s0)
    return result;
 8000d9c:	fbc42583          	lw	a1,-68(s0)
 8000da0:	e8b42223          	sw	a1,-380(s0)
    if (high0 != high) {
 8000da4:	e8c42503          	lw	a0,-372(s0)
 8000da8:	e8442583          	lw	a1,-380(s0)
 8000dac:	00b50f63          	beq	a0,a1,8000dca <eclic_mtip_handler+0xca>
 8000db0:	fd442583          	lw	a1,-44(s0)
 8000db4:	fab42c23          	sw	a1,-72(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8000db8:	fb842583          	lw	a1,-72(s0)
 8000dbc:	418c                	lw	a1,0(a1)
 8000dbe:	fab42a23          	sw	a1,-76(s0)
    return result;
 8000dc2:	fb442583          	lw	a1,-76(s0)
        low = __LW(addr);
 8000dc6:	e8b42423          	sw	a1,-376(s0)
    full = (((uint64_t)high) << 32) | low;
 8000dca:	e8442583          	lw	a1,-380(s0)
 8000dce:	8a2e                	mv	s4,a1
 8000dd0:	4a81                	li	s5,0
 8000dd2:	000a1793          	slli	a5,s4,0x0
 8000dd6:	4701                	li	a4,0
 8000dd8:	e8842583          	lw	a1,-376(s0)
 8000ddc:	862e                	mv	a2,a1
 8000dde:	4681                	li	a3,0
 8000de0:	00c765b3          	or	a1,a4,a2
 8000de4:	fab42423          	sw	a1,-88(s0)
 8000de8:	8fd5                	or	a5,a5,a3
 8000dea:	faf42623          	sw	a5,-84(s0)
    return full;
 8000dee:	fa842703          	lw	a4,-88(s0)
 8000df2:	fac42783          	lw	a5,-84(s0)
 * - \ref SysTimer_SetCompareValue
 * - \ref SysTimer_SetLoadValue
 */
__STATIC_FORCEINLINE uint32_t SysTick_Reload(uint64_t ticks)
{
    uint64_t cur_ticks = SysTimer_GetLoadValue();
 8000df6:	fae42023          	sw	a4,-96(s0)
 8000dfa:	faf42223          	sw	a5,-92(s0)
    uint64_t reload_ticks = ticks + cur_ticks;
 8000dfe:	fd842603          	lw	a2,-40(s0)
 8000e02:	fdc42683          	lw	a3,-36(s0)
 8000e06:	fa042503          	lw	a0,-96(s0)
 8000e0a:	fa442583          	lw	a1,-92(s0)
 8000e0e:	00a60733          	add	a4,a2,a0
 8000e12:	82ba                	mv	t0,a4
 8000e14:	00c2b2b3          	sltu	t0,t0,a2
 8000e18:	00b687b3          	add	a5,a3,a1
 8000e1c:	00f286b3          	add	a3,t0,a5
 8000e20:	87b6                	mv	a5,a3
 8000e22:	f8e42c23          	sw	a4,-104(s0)
 8000e26:	f8f42e23          	sw	a5,-100(s0)

    if (__USUALLY(reload_ticks > cur_ticks)) {
 8000e2a:	4685                	li	a3,1
 8000e2c:	f9c42703          	lw	a4,-100(s0)
 8000e30:	fa442783          	lw	a5,-92(s0)
 8000e34:	00e7ef63          	bltu	a5,a4,8000e52 <eclic_mtip_handler+0x152>
 8000e38:	f9c42703          	lw	a4,-100(s0)
 8000e3c:	fa442783          	lw	a5,-92(s0)
 8000e40:	00f71863          	bne	a4,a5,8000e50 <eclic_mtip_handler+0x150>
 8000e44:	f9842703          	lw	a4,-104(s0)
 8000e48:	fa042783          	lw	a5,-96(s0)
 8000e4c:	00e7e363          	bltu	a5,a4,8000e52 <eclic_mtip_handler+0x152>
 8000e50:	4681                	li	a3,0
 8000e52:	0ff6f793          	zext.b	a5,a3
 8000e56:	12078363          	beqz	a5,8000f7c <eclic_mtip_handler+0x27c>
 8000e5a:	f9842703          	lw	a4,-104(s0)
 8000e5e:	f9c42783          	lw	a5,-100(s0)
 8000e62:	f8e42823          	sw	a4,-112(s0)
 8000e66:	f8f42a23          	sw	a5,-108(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8000e6a:	f14027f3          	csrr	a5,mhartid
 8000e6e:	f8f42623          	sw	a5,-116(s0)
 8000e72:	f8c42783          	lw	a5,-116(s0)
 8000e76:	0ff7f793          	zext.b	a5,a5
 8000e7a:	f8f42423          	sw	a5,-120(s0)
    return id;
 8000e7e:	f8842783          	lw	a5,-120(s0)
    unsigned long hartid = __get_hart_id();
 8000e82:	f8f42223          	sw	a5,-124(s0)
 8000e86:	f9042703          	lw	a4,-112(s0)
 8000e8a:	f9442783          	lw	a5,-108(s0)
 8000e8e:	f6e42c23          	sw	a4,-136(s0)
 8000e92:	f6f42e23          	sw	a5,-132(s0)
 8000e96:	f8442783          	lw	a5,-124(s0)
 8000e9a:	f6f42a23          	sw	a5,-140(s0)
    if (hartid == 0) {
 8000e9e:	f7442783          	lw	a5,-140(s0)
 8000ea2:	e7a5                	bnez	a5,8000f0a <eclic_mtip_handler+0x20a>
        addr = (uint8_t *)(&(SysTimer->MTIMERCMP));
 8000ea4:	000307b7          	lui	a5,0x30
 8000ea8:	07a1                	addi	a5,a5,8
 8000eaa:	f6f42823          	sw	a5,-144(s0)
 8000eae:	f7042783          	lw	a5,-144(s0)
 8000eb2:	f6f42623          	sw	a5,-148(s0)
 8000eb6:	57fd                	li	a5,-1
 8000eb8:	f6f42423          	sw	a5,-152(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000ebc:	f6842783          	lw	a5,-152(s0)
 8000ec0:	f6c42703          	lw	a4,-148(s0)
 8000ec4:	c31c                	sw	a5,0(a4)
}
 8000ec6:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 8000ec8:	f7042783          	lw	a5,-144(s0)
 8000ecc:	0791                	addi	a5,a5,4
 8000ece:	f7c42703          	lw	a4,-132(s0)
 8000ed2:	00075913          	srli	s2,a4,0x0
 8000ed6:	4981                	li	s3,0
 8000ed8:	874a                	mv	a4,s2
 8000eda:	f6f42223          	sw	a5,-156(s0)
 8000ede:	f6e42023          	sw	a4,-160(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000ee2:	f6042783          	lw	a5,-160(s0)
 8000ee6:	f6442703          	lw	a4,-156(s0)
 8000eea:	c31c                	sw	a5,0(a4)
}
 8000eec:	0001                	nop
        __SW(addr, (uint32_t)(value));
 8000eee:	f7842783          	lw	a5,-136(s0)
 8000ef2:	f7042703          	lw	a4,-144(s0)
 8000ef6:	f4e42e23          	sw	a4,-164(s0)
 8000efa:	f4f42c23          	sw	a5,-168(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000efe:	f5842783          	lw	a5,-168(s0)
 8000f02:	f5c42703          	lw	a4,-164(s0)
 8000f06:	c31c                	sw	a5,0(a4)
}
 8000f08:	a885                	j	8000f78 <eclic_mtip_handler+0x278>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MTIMECMP_BASE(hartid));
 8000f0a:	f7442783          	lw	a5,-140(s0)
 8000f0e:	00379713          	slli	a4,a5,0x3
 8000f12:	000357b7          	lui	a5,0x35
 8000f16:	97ba                	add	a5,a5,a4
 8000f18:	f4f42a23          	sw	a5,-172(s0)
 8000f1c:	f5442783          	lw	a5,-172(s0)
 8000f20:	f4f42823          	sw	a5,-176(s0)
 8000f24:	57fd                	li	a5,-1
 8000f26:	f4f42623          	sw	a5,-180(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000f2a:	f4c42783          	lw	a5,-180(s0)
 8000f2e:	f5042703          	lw	a4,-176(s0)
 8000f32:	c31c                	sw	a5,0(a4)
}
 8000f34:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 8000f36:	f5442783          	lw	a5,-172(s0)
 8000f3a:	0791                	addi	a5,a5,4
 8000f3c:	f7c42703          	lw	a4,-132(s0)
 8000f40:	00075f13          	srli	t5,a4,0x0
 8000f44:	4f81                	li	t6,0
 8000f46:	877a                	mv	a4,t5
 8000f48:	f4f42423          	sw	a5,-184(s0)
 8000f4c:	f4e42223          	sw	a4,-188(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000f50:	f4442783          	lw	a5,-188(s0)
 8000f54:	f4842703          	lw	a4,-184(s0)
 8000f58:	c31c                	sw	a5,0(a4)
}
 8000f5a:	0001                	nop
        __SW(addr, (uint32_t)value);
 8000f5c:	f7842783          	lw	a5,-136(s0)
 8000f60:	f5442703          	lw	a4,-172(s0)
 8000f64:	f4e42023          	sw	a4,-192(s0)
 8000f68:	f2f42e23          	sw	a5,-196(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000f6c:	f3c42783          	lw	a5,-196(s0)
 8000f70:	f4042703          	lw	a4,-192(s0)
 8000f74:	c31c                	sw	a5,0(a4)
}
 8000f76:	0001                	nop
}
 8000f78:	0001                	nop
}
 8000f7a:	aa51                	j	800110e <eclic_mtip_handler+0x40e>
 8000f7c:	4701                	li	a4,0
 8000f7e:	4781                	li	a5,0
 8000f80:	f2e42823          	sw	a4,-208(s0)
 8000f84:	f2f42a23          	sw	a5,-204(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8000f88:	000307b7          	lui	a5,0x30
 8000f8c:	f2f42623          	sw	a5,-212(s0)
 8000f90:	f2c42783          	lw	a5,-212(s0)
 8000f94:	f2f42423          	sw	a5,-216(s0)
 8000f98:	f2042223          	sw	zero,-220(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000f9c:	f2442783          	lw	a5,-220(s0)
 8000fa0:	f2842703          	lw	a4,-216(s0)
 8000fa4:	c31c                	sw	a5,0(a4)
}
 8000fa6:	0001                	nop
    __SW(addr + 4, (uint32_t)(value >> 32));
 8000fa8:	f2c42783          	lw	a5,-212(s0)
 8000fac:	0791                	addi	a5,a5,4
 8000fae:	f3442703          	lw	a4,-204(s0)
 8000fb2:	00075e13          	srli	t3,a4,0x0
 8000fb6:	4e81                	li	t4,0
 8000fb8:	8772                	mv	a4,t3
 8000fba:	f2f42023          	sw	a5,-224(s0)
 8000fbe:	f0e42e23          	sw	a4,-228(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000fc2:	f1c42783          	lw	a5,-228(s0)
 8000fc6:	f2042703          	lw	a4,-224(s0)
 8000fca:	c31c                	sw	a5,0(a4)
}
 8000fcc:	0001                	nop
    __SW(addr, (uint32_t)(value));
 8000fce:	f3042783          	lw	a5,-208(s0)
 8000fd2:	f2c42703          	lw	a4,-212(s0)
 8000fd6:	f0e42c23          	sw	a4,-232(s0)
 8000fda:	f0f42a23          	sw	a5,-236(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8000fde:	f1442783          	lw	a5,-236(s0)
 8000fe2:	f1842703          	lw	a4,-232(s0)
 8000fe6:	c31c                	sw	a5,0(a4)
}
 8000fe8:	0001                	nop
}
 8000fea:	0001                	nop
 8000fec:	fd842703          	lw	a4,-40(s0)
 8000ff0:	fdc42783          	lw	a5,-36(s0)
 8000ff4:	f0e42423          	sw	a4,-248(s0)
 8000ff8:	f0f42623          	sw	a5,-244(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8000ffc:	f14027f3          	csrr	a5,mhartid
 8001000:	f0f42223          	sw	a5,-252(s0)
 8001004:	f0442783          	lw	a5,-252(s0)
 8001008:	0ff7f793          	zext.b	a5,a5
 800100c:	f0f42023          	sw	a5,-256(s0)
    return id;
 8001010:	f0042783          	lw	a5,-256(s0)
    unsigned long hartid = __get_hart_id();
 8001014:	eef42e23          	sw	a5,-260(s0)
 8001018:	f0842703          	lw	a4,-248(s0)
 800101c:	f0c42783          	lw	a5,-244(s0)
 8001020:	eee42823          	sw	a4,-272(s0)
 8001024:	eef42a23          	sw	a5,-268(s0)
 8001028:	efc42783          	lw	a5,-260(s0)
 800102c:	eef42623          	sw	a5,-276(s0)
    if (hartid == 0) {
 8001030:	eec42783          	lw	a5,-276(s0)
 8001034:	e7a5                	bnez	a5,800109c <eclic_mtip_handler+0x39c>
        addr = (uint8_t *)(&(SysTimer->MTIMERCMP));
 8001036:	000307b7          	lui	a5,0x30
 800103a:	07a1                	addi	a5,a5,8
 800103c:	eef42423          	sw	a5,-280(s0)
 8001040:	ee842783          	lw	a5,-280(s0)
 8001044:	eef42223          	sw	a5,-284(s0)
 8001048:	57fd                	li	a5,-1
 800104a:	eef42023          	sw	a5,-288(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800104e:	ee042783          	lw	a5,-288(s0)
 8001052:	ee442703          	lw	a4,-284(s0)
 8001056:	c31c                	sw	a5,0(a4)
}
 8001058:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 800105a:	ee842783          	lw	a5,-280(s0)
 800105e:	0791                	addi	a5,a5,4
 8001060:	ef442703          	lw	a4,-268(s0)
 8001064:	00075313          	srli	t1,a4,0x0
 8001068:	4381                	li	t2,0
 800106a:	871a                	mv	a4,t1
 800106c:	ecf42e23          	sw	a5,-292(s0)
 8001070:	ece42c23          	sw	a4,-296(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001074:	ed842783          	lw	a5,-296(s0)
 8001078:	edc42703          	lw	a4,-292(s0)
 800107c:	c31c                	sw	a5,0(a4)
}
 800107e:	0001                	nop
        __SW(addr, (uint32_t)(value));
 8001080:	ef042783          	lw	a5,-272(s0)
 8001084:	ee842703          	lw	a4,-280(s0)
 8001088:	ece42a23          	sw	a4,-300(s0)
 800108c:	ecf42823          	sw	a5,-304(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001090:	ed042783          	lw	a5,-304(s0)
 8001094:	ed442703          	lw	a4,-300(s0)
 8001098:	c31c                	sw	a5,0(a4)
}
 800109a:	a885                	j	800110a <eclic_mtip_handler+0x40a>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MTIMECMP_BASE(hartid));
 800109c:	eec42783          	lw	a5,-276(s0)
 80010a0:	00379713          	slli	a4,a5,0x3
 80010a4:	000357b7          	lui	a5,0x35
 80010a8:	97ba                	add	a5,a5,a4
 80010aa:	ecf42623          	sw	a5,-308(s0)
 80010ae:	ecc42783          	lw	a5,-308(s0)
 80010b2:	ecf42423          	sw	a5,-312(s0)
 80010b6:	57fd                	li	a5,-1
 80010b8:	ecf42223          	sw	a5,-316(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80010bc:	ec442783          	lw	a5,-316(s0)
 80010c0:	ec842703          	lw	a4,-312(s0)
 80010c4:	c31c                	sw	a5,0(a4)
}
 80010c6:	0001                	nop
        __SW(addr + 4, (uint32_t)(value >> 32));
 80010c8:	ecc42783          	lw	a5,-308(s0)
 80010cc:	0791                	addi	a5,a5,4
 80010ce:	ef442703          	lw	a4,-268(s0)
 80010d2:	00075813          	srli	a6,a4,0x0
 80010d6:	4881                	li	a7,0
 80010d8:	8742                	mv	a4,a6
 80010da:	ecf42023          	sw	a5,-320(s0)
 80010de:	eae42e23          	sw	a4,-324(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80010e2:	ebc42783          	lw	a5,-324(s0)
 80010e6:	ec042703          	lw	a4,-320(s0)
 80010ea:	c31c                	sw	a5,0(a4)
}
 80010ec:	0001                	nop
        __SW(addr, (uint32_t)value);
 80010ee:	ef042783          	lw	a5,-272(s0)
 80010f2:	ecc42703          	lw	a4,-308(s0)
 80010f6:	eae42c23          	sw	a4,-328(s0)
 80010fa:	eaf42a23          	sw	a5,-332(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80010fe:	eb442783          	lw	a5,-332(s0)
 8001102:	eb842703          	lw	a4,-328(s0)
 8001106:	c31c                	sw	a5,0(a4)
}
 8001108:	0001                	nop
}
 800110a:	0001                	nop
}
 800110c:	0001                	nop
    known. */
    portDISABLE_INTERRUPTS();
    {
        SysTick_Reload(SYSTICK_TICK_CONST);
        /* Increment the RTOS tick. */
        if (xTaskIncrementTick() != pdFALSE) {
 800110e:	618020ef          	jal	ra,8003726 <xTaskIncrementTick>
 8001112:	87aa                	mv	a5,a0
 8001114:	cfbd                	beqz	a5,8001192 <eclic_mtip_handler+0x492>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8001116:	f14027f3          	csrr	a5,mhartid
 800111a:	eaf42623          	sw	a5,-340(s0)
 800111e:	eac42783          	lw	a5,-340(s0)
 8001122:	0ff7f793          	zext.b	a5,a5
 8001126:	eaf42423          	sw	a5,-344(s0)
    return id;
 800112a:	ea842783          	lw	a5,-344(s0)
    unsigned long hartid = __get_hart_id();
 800112e:	eaf42223          	sw	a5,-348(s0)
 8001132:	ea442783          	lw	a5,-348(s0)
 8001136:	eaf42023          	sw	a5,-352(s0)
    if (hartid == 0) {
 800113a:	ea042783          	lw	a5,-352(s0)
 800113e:	e385                	bnez	a5,800115e <eclic_mtip_handler+0x45e>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8001140:	00030737          	lui	a4,0x30
 8001144:	6785                	lui	a5,0x1
 8001146:	97ba                	add	a5,a5,a4
 8001148:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800114c:	000306b7          	lui	a3,0x30
 8001150:	0017e713          	ori	a4,a5,1
 8001154:	6785                	lui	a5,0x1
 8001156:	97b6                	add	a5,a5,a3
 8001158:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800115c:	a03d                	j	800118a <eclic_mtip_handler+0x48a>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800115e:	ea042783          	lw	a5,-352(s0)
 8001162:	00279713          	slli	a4,a5,0x2
 8001166:	000317b7          	lui	a5,0x31
 800116a:	97ba                	add	a5,a5,a4
 800116c:	e8f42e23          	sw	a5,-356(s0)
 8001170:	e9c42783          	lw	a5,-356(s0)
 8001174:	e8f42c23          	sw	a5,-360(s0)
 8001178:	4785                	li	a5,1
 800117a:	e8f42a23          	sw	a5,-364(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800117e:	e9442783          	lw	a5,-364(s0)
 8001182:	e9842703          	lw	a4,-360(s0)
 8001186:	c31c                	sw	a5,0(a4)
}
 8001188:	0001                	nop
}
 800118a:	0001                	nop
}
 800118c:	0001                	nop
            /* A context switch is required.  Context switching is performed in
            the SWI interrupt.  Pend the SWI interrupt. */
            portYIELD();
 800118e:	0ff0000f          	fence
 8001192:	e80409a3          	sb	zero,-365(s0)
 8001196:	e9344783          	lbu	a5,-365(s0)
 800119a:	e8f40923          	sb	a5,-366(s0)
    ECLIC->MTH = mth;
 800119e:	000207b7          	lui	a5,0x20
 80011a2:	e9244703          	lbu	a4,-366(s0)
 80011a6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80011aa:	0001                	nop
    __RWMB();
 80011ac:	0ff0000f          	fence
}
 80011b0:	0001                	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80011b2:	0001                	nop
 80011b4:	17c12083          	lw	ra,380(sp)
 80011b8:	17812403          	lw	s0,376(sp)
 80011bc:	17412903          	lw	s2,372(sp)
 80011c0:	17012983          	lw	s3,368(sp)
 80011c4:	16c12a03          	lw	s4,364(sp)
 80011c8:	16812a83          	lw	s5,360(sp)
 80011cc:	6119                	addi	sp,sp,384
 80011ce:	8082                	ret

080011d0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__((weak)) void vPortSetupTimerInterrupt(void)
{
 80011d0:	7159                	addi	sp,sp,-112
 80011d2:	d686                	sw	ra,108(sp)
 80011d4:	d4a2                	sw	s0,104(sp)
 80011d6:	1880                	addi	s0,sp,112
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / (configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ);
        FREERTOS_PORT_DEBUG("CountsForOneTick, SuppressedTicks and TimerCompensation: %u, %u, %u\n", \
                            (uint32_t)ulTimerCountsForOneTick, (uint32_t)xMaximumPossibleSuppressedTicks, (uint32_t)ulStoppedTimerCompensation);
    }
#endif /* configUSE_TICKLESS_IDLE */
    TickType_t ticks = SYSTICK_TICK_CONST;
 80011d8:	14700713          	li	a4,327
 80011dc:	4781                	li	a5,0
 80011de:	fee42423          	sw	a4,-24(s0)
 80011e2:	fef42623          	sw	a5,-20(s0)

    /* Make SWI and SysTick the lowest priority interrupts. */
    /* Stop and clear the SysTimer. SysTimer as Non-Vector Interrupt */
    SysTick_Config(ticks);
 80011e6:	fe842503          	lw	a0,-24(s0)
 80011ea:	fec42583          	lw	a1,-20(s0)
 80011ee:	af0ff0ef          	jal	ra,80004de <SysTick_Config>
 80011f2:	479d                	li	a5,7
 80011f4:	f8f42a23          	sw	a5,-108(s0)
    ECLIC->CTRL[IRQn].INTIE &= ~CLIC_INTIE_IE_Msk;
 80011f8:	00020737          	lui	a4,0x20
 80011fc:	f9442783          	lw	a5,-108(s0)
 8001200:	40078793          	addi	a5,a5,1024
 8001204:	078a                	slli	a5,a5,0x2
 8001206:	97ba                	add	a5,a5,a4
 8001208:	0017c783          	lbu	a5,1(a5)
 800120c:	0ff7f793          	zext.b	a5,a5
 8001210:	000206b7          	lui	a3,0x20
 8001214:	9bf9                	andi	a5,a5,-2
 8001216:	0ff7f713          	zext.b	a4,a5
 800121a:	f9442783          	lw	a5,-108(s0)
 800121e:	40078793          	addi	a5,a5,1024
 8001222:	078a                	slli	a5,a5,0x2
 8001224:	97b6                	add	a5,a5,a3
 8001226:	00e780a3          	sb	a4,1(a5)
}
 800122a:	0001                	nop
 800122c:	479d                	li	a5,7
 800122e:	faf42823          	sw	a5,-80(s0)
 8001232:	fa0407a3          	sb	zero,-81(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8001236:	000207b7          	lui	a5,0x20
 800123a:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 800123e:	0ff7f793          	zext.b	a5,a5
 8001242:	8385                	srli	a5,a5,0x1
 8001244:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8001246:	faf40723          	sb	a5,-82(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 800124a:	000207b7          	lui	a5,0x20
 800124e:	43dc                	lw	a5,4(a5)
 8001250:	83d5                	srli	a5,a5,0x15
 8001252:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8001254:	faf406a3          	sb	a5,-83(s0)
    if (nlbits == 0) {
 8001258:	fae44783          	lbu	a5,-82(s0)
 800125c:	c7f1                	beqz	a5,8001328 <vPortSetupTimerInterrupt+0x158>
    if (nlbits > intctlbits) {
 800125e:	fae44703          	lbu	a4,-82(s0)
 8001262:	fad44783          	lbu	a5,-83(s0)
 8001266:	00e7f663          	bgeu	a5,a4,8001272 <vPortSetupTimerInterrupt+0xa2>
        nlbits = intctlbits;
 800126a:	fad44783          	lbu	a5,-83(s0)
 800126e:	faf40723          	sb	a5,-82(s0)
    uint8_t maxlvl = ((1 << nlbits) - 1);
 8001272:	fae44783          	lbu	a5,-82(s0)
 8001276:	4705                	li	a4,1
 8001278:	00f717b3          	sll	a5,a4,a5
 800127c:	0ff7f793          	zext.b	a5,a5
 8001280:	17fd                	addi	a5,a5,-1
 8001282:	faf40623          	sb	a5,-84(s0)
    if (lvl_abs > maxlvl) {
 8001286:	faf44703          	lbu	a4,-81(s0)
 800128a:	fac44783          	lbu	a5,-84(s0)
 800128e:	00e7f663          	bgeu	a5,a4,800129a <vPortSetupTimerInterrupt+0xca>
        lvl_abs = maxlvl;
 8001292:	fac44783          	lbu	a5,-84(s0)
 8001296:	faf407a3          	sb	a5,-81(s0)
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 800129a:	faf44703          	lbu	a4,-81(s0)
 800129e:	fae44783          	lbu	a5,-82(s0)
 80012a2:	46a1                	li	a3,8
 80012a4:	40f687b3          	sub	a5,a3,a5
 80012a8:	00f717b3          	sll	a5,a4,a5
 80012ac:	faf405a3          	sb	a5,-85(s0)
 80012b0:	fb042783          	lw	a5,-80(s0)
 80012b4:	faf42223          	sw	a5,-92(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80012b8:	00020737          	lui	a4,0x20
 80012bc:	fa442783          	lw	a5,-92(s0)
 80012c0:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 80012c4:	078a                	slli	a5,a5,0x2
 80012c6:	97ba                	add	a5,a5,a4
 80012c8:	0037c783          	lbu	a5,3(a5)
 80012cc:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80012d0:	faf401a3          	sb	a5,-93(s0)
    cur_ctrl = cur_ctrl << nlbits;
 80012d4:	fa344703          	lbu	a4,-93(s0)
 80012d8:	fae44783          	lbu	a5,-82(s0)
 80012dc:	00f717b3          	sll	a5,a4,a5
 80012e0:	faf401a3          	sb	a5,-93(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 80012e4:	fa344703          	lbu	a4,-93(s0)
 80012e8:	fae44783          	lbu	a5,-82(s0)
 80012ec:	40f757b3          	sra	a5,a4,a5
 80012f0:	faf401a3          	sb	a5,-93(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 80012f4:	fab44703          	lbu	a4,-85(s0)
 80012f8:	fa344783          	lbu	a5,-93(s0)
 80012fc:	8fd9                	or	a5,a5,a4
 80012fe:	0ff7f793          	zext.b	a5,a5
 8001302:	fb042703          	lw	a4,-80(s0)
 8001306:	f8e42e23          	sw	a4,-100(s0)
 800130a:	f8f40da3          	sb	a5,-101(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 800130e:	00020737          	lui	a4,0x20
 8001312:	f9c42783          	lw	a5,-100(s0)
 8001316:	40078793          	addi	a5,a5,1024
 800131a:	078a                	slli	a5,a5,0x2
 800131c:	97ba                	add	a5,a5,a4
 800131e:	f9b44703          	lbu	a4,-101(s0)
 8001322:	00e781a3          	sb	a4,3(a5)
}
 8001326:	a011                	j	800132a <vPortSetupTimerInterrupt+0x15a>
        return;
 8001328:	0001                	nop
 800132a:	479d                	li	a5,7
 800132c:	faf42c23          	sw	a5,-72(s0)
 8001330:	fa042a23          	sw	zero,-76(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 8001334:	00020737          	lui	a4,0x20
 8001338:	fb842783          	lw	a5,-72(s0)
 800133c:	40078793          	addi	a5,a5,1024
 8001340:	078a                	slli	a5,a5,0x2
 8001342:	97ba                	add	a5,a5,a4
 8001344:	0027c783          	lbu	a5,2(a5)
 8001348:	0ff7f793          	zext.b	a5,a5
 800134c:	000206b7          	lui	a3,0x20
 8001350:	9bf9                	andi	a5,a5,-2
 8001352:	0ff7f713          	zext.b	a4,a5
 8001356:	fb842783          	lw	a5,-72(s0)
 800135a:	40078793          	addi	a5,a5,1024
 800135e:	078a                	slli	a5,a5,0x2
 8001360:	97b6                	add	a5,a5,a3
 8001362:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 8001366:	00020737          	lui	a4,0x20
 800136a:	fb842783          	lw	a5,-72(s0)
 800136e:	40078793          	addi	a5,a5,1024
 8001372:	078a                	slli	a5,a5,0x2
 8001374:	97ba                	add	a5,a5,a4
 8001376:	0027c783          	lbu	a5,2(a5)
 800137a:	0ff7f713          	zext.b	a4,a5
 800137e:	fb442783          	lw	a5,-76(s0)
 8001382:	0ff7f793          	zext.b	a5,a5
 8001386:	000206b7          	lui	a3,0x20
 800138a:	8fd9                	or	a5,a5,a4
 800138c:	0ff7f713          	zext.b	a4,a5
 8001390:	fb842783          	lw	a5,-72(s0)
 8001394:	40078793          	addi	a5,a5,1024
 8001398:	078a                	slli	a5,a5,0x2
 800139a:	97b6                	add	a5,a5,a3
 800139c:	00e78123          	sb	a4,2(a5)
}
 80013a0:	0001                	nop
 80013a2:	479d                	li	a5,7
 80013a4:	faf42e23          	sw	a5,-68(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 80013a8:	00020737          	lui	a4,0x20
 80013ac:	fbc42783          	lw	a5,-68(s0)
 80013b0:	40078793          	addi	a5,a5,1024
 80013b4:	078a                	slli	a5,a5,0x2
 80013b6:	97ba                	add	a5,a5,a4
 80013b8:	0017c783          	lbu	a5,1(a5)
 80013bc:	0ff7f793          	zext.b	a5,a5
 80013c0:	000206b7          	lui	a3,0x20
 80013c4:	0017e793          	ori	a5,a5,1
 80013c8:	0ff7f713          	zext.b	a4,a5
 80013cc:	fbc42783          	lw	a5,-68(s0)
 80013d0:	40078793          	addi	a5,a5,1024
 80013d4:	078a                	slli	a5,a5,0x2
 80013d6:	97b6                	add	a5,a5,a3
 80013d8:	00e780a3          	sb	a4,1(a5)
}
 80013dc:	0001                	nop
 80013de:	478d                	li	a5,3
 80013e0:	fcf42223          	sw	a5,-60(s0)
 80013e4:	4785                	li	a5,1
 80013e6:	fcf42023          	sw	a5,-64(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 80013ea:	00020737          	lui	a4,0x20
 80013ee:	fc442783          	lw	a5,-60(s0)
 80013f2:	40078793          	addi	a5,a5,1024
 80013f6:	078a                	slli	a5,a5,0x2
 80013f8:	97ba                	add	a5,a5,a4
 80013fa:	0027c783          	lbu	a5,2(a5)
 80013fe:	0ff7f793          	zext.b	a5,a5
 8001402:	000206b7          	lui	a3,0x20
 8001406:	9bf9                	andi	a5,a5,-2
 8001408:	0ff7f713          	zext.b	a4,a5
 800140c:	fc442783          	lw	a5,-60(s0)
 8001410:	40078793          	addi	a5,a5,1024
 8001414:	078a                	slli	a5,a5,0x2
 8001416:	97b6                	add	a5,a5,a3
 8001418:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 800141c:	00020737          	lui	a4,0x20
 8001420:	fc442783          	lw	a5,-60(s0)
 8001424:	40078793          	addi	a5,a5,1024
 8001428:	078a                	slli	a5,a5,0x2
 800142a:	97ba                	add	a5,a5,a4
 800142c:	0027c783          	lbu	a5,2(a5)
 8001430:	0ff7f713          	zext.b	a4,a5
 8001434:	fc042783          	lw	a5,-64(s0)
 8001438:	0ff7f793          	zext.b	a5,a5
 800143c:	000206b7          	lui	a3,0x20
 8001440:	8fd9                	or	a5,a5,a4
 8001442:	0ff7f713          	zext.b	a4,a5
 8001446:	fc442783          	lw	a5,-60(s0)
 800144a:	40078793          	addi	a5,a5,1024
 800144e:	078a                	slli	a5,a5,0x2
 8001450:	97b6                	add	a5,a5,a3
 8001452:	00e78123          	sb	a4,2(a5)
}
 8001456:	0001                	nop
 8001458:	478d                	li	a5,3
 800145a:	fef42023          	sw	a5,-32(s0)
 800145e:	fc040fa3          	sb	zero,-33(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8001462:	000207b7          	lui	a5,0x20
 8001466:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 800146a:	0ff7f793          	zext.b	a5,a5
 800146e:	8385                	srli	a5,a5,0x1
 8001470:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8001472:	fcf40f23          	sb	a5,-34(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8001476:	000207b7          	lui	a5,0x20
 800147a:	43dc                	lw	a5,4(a5)
 800147c:	83d5                	srli	a5,a5,0x15
 800147e:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8001480:	fcf40ea3          	sb	a5,-35(s0)
    if (nlbits == 0) {
 8001484:	fde44783          	lbu	a5,-34(s0)
 8001488:	c7f1                	beqz	a5,8001554 <vPortSetupTimerInterrupt+0x384>
    if (nlbits > intctlbits) {
 800148a:	fde44703          	lbu	a4,-34(s0)
 800148e:	fdd44783          	lbu	a5,-35(s0)
 8001492:	00e7f663          	bgeu	a5,a4,800149e <vPortSetupTimerInterrupt+0x2ce>
        nlbits = intctlbits;
 8001496:	fdd44783          	lbu	a5,-35(s0)
 800149a:	fcf40f23          	sb	a5,-34(s0)
    uint8_t maxlvl = ((1 << nlbits) - 1);
 800149e:	fde44783          	lbu	a5,-34(s0)
 80014a2:	4705                	li	a4,1
 80014a4:	00f717b3          	sll	a5,a4,a5
 80014a8:	0ff7f793          	zext.b	a5,a5
 80014ac:	17fd                	addi	a5,a5,-1
 80014ae:	fcf40e23          	sb	a5,-36(s0)
    if (lvl_abs > maxlvl) {
 80014b2:	fdf44703          	lbu	a4,-33(s0)
 80014b6:	fdc44783          	lbu	a5,-36(s0)
 80014ba:	00e7f663          	bgeu	a5,a4,80014c6 <vPortSetupTimerInterrupt+0x2f6>
        lvl_abs = maxlvl;
 80014be:	fdc44783          	lbu	a5,-36(s0)
 80014c2:	fcf40fa3          	sb	a5,-33(s0)
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 80014c6:	fdf44703          	lbu	a4,-33(s0)
 80014ca:	fde44783          	lbu	a5,-34(s0)
 80014ce:	46a1                	li	a3,8
 80014d0:	40f687b3          	sub	a5,a3,a5
 80014d4:	00f717b3          	sll	a5,a4,a5
 80014d8:	fcf40da3          	sb	a5,-37(s0)
 80014dc:	fe042783          	lw	a5,-32(s0)
 80014e0:	fcf42a23          	sw	a5,-44(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 80014e4:	00020737          	lui	a4,0x20
 80014e8:	fd442783          	lw	a5,-44(s0)
 80014ec:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 80014f0:	078a                	slli	a5,a5,0x2
 80014f2:	97ba                	add	a5,a5,a4
 80014f4:	0037c783          	lbu	a5,3(a5)
 80014f8:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 80014fc:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl << nlbits;
 8001500:	fd344703          	lbu	a4,-45(s0)
 8001504:	fde44783          	lbu	a5,-34(s0)
 8001508:	00f717b3          	sll	a5,a4,a5
 800150c:	fcf409a3          	sb	a5,-45(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 8001510:	fd344703          	lbu	a4,-45(s0)
 8001514:	fde44783          	lbu	a5,-34(s0)
 8001518:	40f757b3          	sra	a5,a4,a5
 800151c:	fcf409a3          	sb	a5,-45(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 8001520:	fdb44703          	lbu	a4,-37(s0)
 8001524:	fd344783          	lbu	a5,-45(s0)
 8001528:	8fd9                	or	a5,a5,a4
 800152a:	0ff7f793          	zext.b	a5,a5
 800152e:	fe042703          	lw	a4,-32(s0)
 8001532:	fce42623          	sw	a4,-52(s0)
 8001536:	fcf405a3          	sb	a5,-53(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 800153a:	00020737          	lui	a4,0x20
 800153e:	fcc42783          	lw	a5,-52(s0)
 8001542:	40078793          	addi	a5,a5,1024
 8001546:	078a                	slli	a5,a5,0x2
 8001548:	97ba                	add	a5,a5,a4
 800154a:	fcb44703          	lbu	a4,-53(s0)
 800154e:	00e781a3          	sb	a4,3(a5)
}
 8001552:	a011                	j	8001556 <vPortSetupTimerInterrupt+0x386>
        return;
 8001554:	0001                	nop
 8001556:	478d                	li	a5,3
 8001558:	fef42223          	sw	a5,-28(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 800155c:	00020737          	lui	a4,0x20
 8001560:	fe442783          	lw	a5,-28(s0)
 8001564:	40078793          	addi	a5,a5,1024
 8001568:	078a                	slli	a5,a5,0x2
 800156a:	97ba                	add	a5,a5,a4
 800156c:	0017c783          	lbu	a5,1(a5)
 8001570:	0ff7f793          	zext.b	a5,a5
 8001574:	000206b7          	lui	a3,0x20
 8001578:	0017e793          	ori	a5,a5,1
 800157c:	0ff7f713          	zext.b	a4,a5
 8001580:	fe442783          	lw	a5,-28(s0)
 8001584:	40078793          	addi	a5,a5,1024
 8001588:	078a                	slli	a5,a5,0x2
 800158a:	97b6                	add	a5,a5,a3
 800158c:	00e780a3          	sb	a4,1(a5)
}
 8001590:	0001                	nop

    /* Set SWI interrupt level to lowest level/priority, SysTimerSW as Vector Interrupt */
    ECLIC_SetShvIRQ(SysTimerSW_IRQn, ECLIC_VECTOR_INTERRUPT);
    ECLIC_SetLevelIRQ(SysTimerSW_IRQn, configKERNEL_INTERRUPT_PRIORITY);
    ECLIC_EnableIRQ(SysTimerSW_IRQn);
}
 8001592:	0001                	nop
 8001594:	50b6                	lw	ra,108(sp)
 8001596:	5426                	lw	s0,104(sp)
 8001598:	6165                	addi	sp,sp,112
 800159a:	8082                	ret

0800159c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

void vPortValidateInterruptPriority(void)
{
 800159c:	7179                	addi	sp,sp,-48
 800159e:	d622                	sw	s0,44(sp)
 80015a0:	1800                	addi	s0,sp,48
    uint32_t ulCurrentInterrupt;
    uint8_t ucCurrentPriority;

    /* Obtain the number of the currently executing interrupt. */
    CSR_MCAUSE_Type mcause = (CSR_MCAUSE_Type)__RV_CSR_READ(CSR_MCAUSE);
 80015a2:	342027f3          	csrr	a5,mcause
 80015a6:	fef42623          	sw	a5,-20(s0)
 80015aa:	fec42783          	lw	a5,-20(s0)
 80015ae:	fcf42823          	sw	a5,-48(s0)
    /* Make sure current trap type is interrupt */
    configASSERT(mcause.b.interrupt == 1);
 80015b2:	fd042703          	lw	a4,-48(s0)
 80015b6:	800007b7          	lui	a5,0x80000
 80015ba:	8ff9                	and	a5,a5,a4
 80015bc:	e395                	bnez	a5,80015e0 <vPortValidateInterruptPriority+0x44>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80015be:	081187b7          	lui	a5,0x8118
 80015c2:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80015c6:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 80015ca:	000207b7          	lui	a5,0x20
 80015ce:	fe644703          	lbu	a4,-26(s0)
 80015d2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80015d6:	0001                	nop
    __RWMB();
 80015d8:	0ff0000f          	fence
}
 80015dc:	0001                	nop
 80015de:	a001                	j	80015de <vPortValidateInterruptPriority+0x42>
    if (mcause.b.interrupt) {
 80015e0:	fd042703          	lw	a4,-48(s0)
 80015e4:	800007b7          	lui	a5,0x80000
 80015e8:	8ff9                	and	a5,a5,a4
 80015ea:	cff1                	beqz	a5,80016c6 <vPortValidateInterruptPriority+0x12a>
        ulCurrentInterrupt = mcause.b.exccode;
 80015ec:	fd042783          	lw	a5,-48(s0)
 80015f0:	873e                	mv	a4,a5
 80015f2:	6785                	lui	a5,0x1
 80015f4:	17fd                	addi	a5,a5,-1
 80015f6:	8ff9                	and	a5,a5,a4
 80015f8:	0807c7b3          	zext.h	a5,a5
 80015fc:	fef42423          	sw	a5,-24(s0)
        /* Is the interrupt number a user defined interrupt? */
        if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
 8001600:	fe842703          	lw	a4,-24(s0)
 8001604:	47c5                	li	a5,17
 8001606:	0ce7f063          	bgeu	a5,a4,80016c6 <vPortValidateInterruptPriority+0x12a>
 800160a:	fe842783          	lw	a5,-24(s0)
 800160e:	fef42023          	sw	a5,-32(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 8001612:	000207b7          	lui	a5,0x20
 8001616:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 800161a:	0ff7f793          	zext.b	a5,a5
 800161e:	8385                	srli	a5,a5,0x1
 8001620:	8bbd                	andi	a5,a5,15
 * \sa
 * - \ref ECLIC_SetLevelIRQ
 */
__STATIC_FORCEINLINE uint8_t __ECLIC_GetLevelIRQ(IRQn_Type IRQn)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 8001622:	fcf40fa3          	sb	a5,-33(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 8001626:	000207b7          	lui	a5,0x20
 800162a:	43dc                	lw	a5,4(a5)
 800162c:	83d5                	srli	a5,a5,0x15
 800162e:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 8001630:	fcf40f23          	sb	a5,-34(s0)

    if (nlbits == 0) {
 8001634:	fdf44783          	lbu	a5,-33(s0)
 8001638:	e399                	bnez	a5,800163e <vPortValidateInterruptPriority+0xa2>
        return 0;
 800163a:	4781                	li	a5,0
 800163c:	a891                	j	8001690 <vPortValidateInterruptPriority+0xf4>
    }

    if (nlbits > intctlbits) {
 800163e:	fdf44703          	lbu	a4,-33(s0)
 8001642:	fde44783          	lbu	a5,-34(s0)
 8001646:	00e7f663          	bgeu	a5,a4,8001652 <vPortValidateInterruptPriority+0xb6>
        nlbits = intctlbits;
 800164a:	fde44783          	lbu	a5,-34(s0)
 800164e:	fcf40fa3          	sb	a5,-33(s0)
 8001652:	fe042783          	lw	a5,-32(s0)
 8001656:	fcf42c23          	sw	a5,-40(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 800165a:	00020737          	lui	a4,0x20
 800165e:	fd842783          	lw	a5,-40(s0)
 8001662:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 8001666:	078a                	slli	a5,a5,0x2
 8001668:	97ba                	add	a5,a5,a4
 800166a:	0037c783          	lbu	a5,3(a5)
 800166e:	0ff7f793          	zext.b	a5,a5
    }
    uint8_t intctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8001672:	fcf40ba3          	sb	a5,-41(s0)
    uint8_t lvl_abs = intctrl >> (ECLIC_MAX_NLBITS - nlbits);
 8001676:	fd744703          	lbu	a4,-41(s0)
 800167a:	fdf44783          	lbu	a5,-33(s0)
 800167e:	46a1                	li	a3,8
 8001680:	40f687b3          	sub	a5,a3,a5
 8001684:	40f757b3          	sra	a5,a4,a5
 8001688:	fcf40b23          	sb	a5,-42(s0)
    return lvl_abs;
 800168c:	fd644783          	lbu	a5,-42(s0)
            /* Look up the interrupt's priority. */
            ucCurrentPriority = __ECLIC_GetLevelIRQ(ulCurrentInterrupt);
 8001690:	fef403a3          	sb	a5,-25(s0)
            FreeRTOS maintains separate thread and ISR API functions to ensure
            interrupt entry is as fast and simple as possible.

            The following links provide detailed information:
            http://www.freertos.org/FAQHelp.html */
            configASSERT(ucCurrentPriority <= ucMaxSysCallPriority);
 8001694:	081197b7          	lui	a5,0x8119
 8001698:	5c07c783          	lbu	a5,1472(a5) # 81195c0 <ucMaxSysCallPriority>
 800169c:	fe744703          	lbu	a4,-25(s0)
 80016a0:	02e7f363          	bgeu	a5,a4,80016c6 <vPortValidateInterruptPriority+0x12a>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80016a4:	081187b7          	lui	a5,0x8118
 80016a8:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80016ac:	fcf40aa3          	sb	a5,-43(s0)
    ECLIC->MTH = mth;
 80016b0:	000207b7          	lui	a5,0x20
 80016b4:	fd544703          	lbu	a4,-43(s0)
 80016b8:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80016bc:	0001                	nop
    __RWMB();
 80016be:	0ff0000f          	fence
}
 80016c2:	0001                	nop
 80016c4:	a001                	j	80016c4 <vPortValidateInterruptPriority+0x128>
        }
    }
}
 80016c6:	0001                	nop
 80016c8:	5432                	lw	s0,44(sp)
 80016ca:	6145                	addi	sp,sp,48
 80016cc:	8082                	ret

080016ce <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80016ce:	7139                	addi	sp,sp,-64
 80016d0:	de06                	sw	ra,60(sp)
 80016d2:	dc22                	sw	s0,56(sp)
 80016d4:	0080                	addi	s0,sp,64
 80016d6:	fca42623          	sw	a0,-52(s0)
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80016da:	fe042223          	sw	zero,-28(s0)

	vTaskSuspendAll();
 80016de:	5cd010ef          	jal	ra,80034aa <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80016e2:	081197b7          	lui	a5,0x8119
 80016e6:	5cc7a783          	lw	a5,1484(a5) # 81195cc <pxEnd>
 80016ea:	e391                	bnez	a5,80016ee <pvPortMalloc+0x20>
		{
			prvHeapInit();
 80016ec:	2e11                	jal	8001a00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80016ee:	081197b7          	lui	a5,0x8119
 80016f2:	5e07a703          	lw	a4,1504(a5) # 81195e0 <xBlockAllocatedBit>
 80016f6:	fcc42783          	lw	a5,-52(s0)
 80016fa:	8ff9                	and	a5,a5,a4
 80016fc:	1a079b63          	bnez	a5,80018b2 <pvPortMalloc+0x1e4>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001700:	fcc42783          	lw	a5,-52(s0)
 8001704:	c7b1                	beqz	a5,8001750 <pvPortMalloc+0x82>
			{
				xWantedSize += xHeapStructSize;
 8001706:	47a1                	li	a5,8
 8001708:	fcc42703          	lw	a4,-52(s0)
 800170c:	97ba                	add	a5,a5,a4
 800170e:	fcf42623          	sw	a5,-52(s0)

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001712:	fcc42783          	lw	a5,-52(s0)
 8001716:	8b9d                	andi	a5,a5,7
 8001718:	cf85                	beqz	a5,8001750 <pvPortMalloc+0x82>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800171a:	fcc42783          	lw	a5,-52(s0)
 800171e:	9be1                	andi	a5,a5,-8
 8001720:	07a1                	addi	a5,a5,8
 8001722:	fcf42623          	sw	a5,-52(s0)
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001726:	fcc42783          	lw	a5,-52(s0)
 800172a:	8b9d                	andi	a5,a5,7
 800172c:	c395                	beqz	a5,8001750 <pvPortMalloc+0x82>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800172e:	081187b7          	lui	a5,0x8118
 8001732:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001736:	fcf40fa3          	sb	a5,-33(s0)
    ECLIC->MTH = mth;
 800173a:	000207b7          	lui	a5,0x20
 800173e:	fdf44703          	lbu	a4,-33(s0)
 8001742:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001746:	0001                	nop
    __RWMB();
 8001748:	0ff0000f          	fence
}
 800174c:	0001                	nop
 800174e:	a001                	j	800174e <pvPortMalloc+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001750:	fcc42783          	lw	a5,-52(s0)
 8001754:	14078f63          	beqz	a5,80018b2 <pvPortMalloc+0x1e4>
 8001758:	081197b7          	lui	a5,0x8119
 800175c:	5d07a783          	lw	a5,1488(a5) # 81195d0 <xFreeBytesRemaining>
 8001760:	fcc42703          	lw	a4,-52(s0)
 8001764:	14e7e763          	bltu	a5,a4,80018b2 <pvPortMalloc+0x1e4>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001768:	081197b7          	lui	a5,0x8119
 800176c:	5c478793          	addi	a5,a5,1476 # 81195c4 <xStart>
 8001770:	fef42423          	sw	a5,-24(s0)
				pxBlock = xStart.pxNextFreeBlock;
 8001774:	081197b7          	lui	a5,0x8119
 8001778:	5c478793          	addi	a5,a5,1476 # 81195c4 <xStart>
 800177c:	439c                	lw	a5,0(a5)
 800177e:	fef42623          	sw	a5,-20(s0)
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001782:	a811                	j	8001796 <pvPortMalloc+0xc8>
				{
					pxPreviousBlock = pxBlock;
 8001784:	fec42783          	lw	a5,-20(s0)
 8001788:	fef42423          	sw	a5,-24(s0)
					pxBlock = pxBlock->pxNextFreeBlock;
 800178c:	fec42783          	lw	a5,-20(s0)
 8001790:	439c                	lw	a5,0(a5)
 8001792:	fef42623          	sw	a5,-20(s0)
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001796:	fec42783          	lw	a5,-20(s0)
 800179a:	43dc                	lw	a5,4(a5)
 800179c:	fcc42703          	lw	a4,-52(s0)
 80017a0:	00e7f663          	bgeu	a5,a4,80017ac <pvPortMalloc+0xde>
 80017a4:	fec42783          	lw	a5,-20(s0)
 80017a8:	439c                	lw	a5,0(a5)
 80017aa:	ffe9                	bnez	a5,8001784 <pvPortMalloc+0xb6>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80017ac:	081197b7          	lui	a5,0x8119
 80017b0:	5cc7a783          	lw	a5,1484(a5) # 81195cc <pxEnd>
 80017b4:	fec42703          	lw	a4,-20(s0)
 80017b8:	0ef70d63          	beq	a4,a5,80018b2 <pvPortMalloc+0x1e4>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80017bc:	fe842783          	lw	a5,-24(s0)
 80017c0:	4398                	lw	a4,0(a5)
 80017c2:	47a1                	li	a5,8
 80017c4:	97ba                	add	a5,a5,a4
 80017c6:	fef42223          	sw	a5,-28(s0)

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80017ca:	fec42783          	lw	a5,-20(s0)
 80017ce:	4398                	lw	a4,0(a5)
 80017d0:	fe842783          	lw	a5,-24(s0)
 80017d4:	c398                	sw	a4,0(a5)

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80017d6:	fec42783          	lw	a5,-20(s0)
 80017da:	43d8                	lw	a4,4(a5)
 80017dc:	fcc42783          	lw	a5,-52(s0)
 80017e0:	8f1d                	sub	a4,a4,a5
 80017e2:	47a1                	li	a5,8
 80017e4:	0786                	slli	a5,a5,0x1
 80017e6:	04e7ff63          	bgeu	a5,a4,8001844 <pvPortMalloc+0x176>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80017ea:	fec42703          	lw	a4,-20(s0)
 80017ee:	fcc42783          	lw	a5,-52(s0)
 80017f2:	97ba                	add	a5,a5,a4
 80017f4:	fef42023          	sw	a5,-32(s0)
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80017f8:	fe042783          	lw	a5,-32(s0)
 80017fc:	8b9d                	andi	a5,a5,7
 80017fe:	c395                	beqz	a5,8001822 <pvPortMalloc+0x154>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001800:	081187b7          	lui	a5,0x8118
 8001804:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001808:	fcf40f23          	sb	a5,-34(s0)
    ECLIC->MTH = mth;
 800180c:	000207b7          	lui	a5,0x20
 8001810:	fde44703          	lbu	a4,-34(s0)
 8001814:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001818:	0001                	nop
    __RWMB();
 800181a:	0ff0000f          	fence
}
 800181e:	0001                	nop
 8001820:	a001                	j	8001820 <pvPortMalloc+0x152>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001822:	fec42783          	lw	a5,-20(s0)
 8001826:	43d8                	lw	a4,4(a5)
 8001828:	fcc42783          	lw	a5,-52(s0)
 800182c:	8f1d                	sub	a4,a4,a5
 800182e:	fe042783          	lw	a5,-32(s0)
 8001832:	c3d8                	sw	a4,4(a5)
						pxBlock->xBlockSize = xWantedSize;
 8001834:	fec42783          	lw	a5,-20(s0)
 8001838:	fcc42703          	lw	a4,-52(s0)
 800183c:	c3d8                	sw	a4,4(a5)

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800183e:	fe042503          	lw	a0,-32(s0)
 8001842:	2cc1                	jal	8001b12 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001844:	081197b7          	lui	a5,0x8119
 8001848:	5d07a703          	lw	a4,1488(a5) # 81195d0 <xFreeBytesRemaining>
 800184c:	fec42783          	lw	a5,-20(s0)
 8001850:	43dc                	lw	a5,4(a5)
 8001852:	8f1d                	sub	a4,a4,a5
 8001854:	081197b7          	lui	a5,0x8119
 8001858:	5ce7a823          	sw	a4,1488(a5) # 81195d0 <xFreeBytesRemaining>

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800185c:	081197b7          	lui	a5,0x8119
 8001860:	5d07a703          	lw	a4,1488(a5) # 81195d0 <xFreeBytesRemaining>
 8001864:	081197b7          	lui	a5,0x8119
 8001868:	5d47a783          	lw	a5,1492(a5) # 81195d4 <xMinimumEverFreeBytesRemaining>
 800186c:	00f77a63          	bgeu	a4,a5,8001880 <pvPortMalloc+0x1b2>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001870:	081197b7          	lui	a5,0x8119
 8001874:	5d07a703          	lw	a4,1488(a5) # 81195d0 <xFreeBytesRemaining>
 8001878:	081197b7          	lui	a5,0x8119
 800187c:	5ce7aa23          	sw	a4,1492(a5) # 81195d4 <xMinimumEverFreeBytesRemaining>
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001880:	fec42783          	lw	a5,-20(s0)
 8001884:	43d8                	lw	a4,4(a5)
 8001886:	081197b7          	lui	a5,0x8119
 800188a:	5e07a783          	lw	a5,1504(a5) # 81195e0 <xBlockAllocatedBit>
 800188e:	8f5d                	or	a4,a4,a5
 8001890:	fec42783          	lw	a5,-20(s0)
 8001894:	c3d8                	sw	a4,4(a5)
					pxBlock->pxNextFreeBlock = NULL;
 8001896:	fec42783          	lw	a5,-20(s0)
 800189a:	0007a023          	sw	zero,0(a5)
					xNumberOfSuccessfulAllocations++;
 800189e:	081197b7          	lui	a5,0x8119
 80018a2:	5d87a783          	lw	a5,1496(a5) # 81195d8 <xNumberOfSuccessfulAllocations>
 80018a6:	00178713          	addi	a4,a5,1
 80018aa:	081197b7          	lui	a5,0x8119
 80018ae:	5ce7ac23          	sw	a4,1496(a5) # 81195d8 <xNumberOfSuccessfulAllocations>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80018b2:	41b010ef          	jal	ra,80034cc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80018b6:	fe442783          	lw	a5,-28(s0)
 80018ba:	e399                	bnez	a5,80018c0 <pvPortMalloc+0x1f2>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80018bc:	70b080ef          	jal	ra,800a7c6 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80018c0:	fe442783          	lw	a5,-28(s0)
 80018c4:	8b9d                	andi	a5,a5,7
 80018c6:	c395                	beqz	a5,80018ea <pvPortMalloc+0x21c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80018c8:	081187b7          	lui	a5,0x8118
 80018cc:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80018d0:	fcf40ea3          	sb	a5,-35(s0)
    ECLIC->MTH = mth;
 80018d4:	000207b7          	lui	a5,0x20
 80018d8:	fdd44703          	lbu	a4,-35(s0)
 80018dc:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80018e0:	0001                	nop
    __RWMB();
 80018e2:	0ff0000f          	fence
}
 80018e6:	0001                	nop
 80018e8:	a001                	j	80018e8 <pvPortMalloc+0x21a>
	return pvReturn;
 80018ea:	fe442783          	lw	a5,-28(s0)
}
 80018ee:	853e                	mv	a0,a5
 80018f0:	50f2                	lw	ra,60(sp)
 80018f2:	5462                	lw	s0,56(sp)
 80018f4:	6121                	addi	sp,sp,64
 80018f6:	8082                	ret

080018f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80018f8:	7179                	addi	sp,sp,-48
 80018fa:	d606                	sw	ra,44(sp)
 80018fc:	d422                	sw	s0,40(sp)
 80018fe:	1800                	addi	s0,sp,48
 8001900:	fca42e23          	sw	a0,-36(s0)
uint8_t *puc = ( uint8_t * ) pv;
 8001904:	fdc42783          	lw	a5,-36(s0)
 8001908:	fef42623          	sw	a5,-20(s0)
BlockLink_t *pxLink;

	if( pv != NULL )
 800190c:	fdc42783          	lw	a5,-36(s0)
 8001910:	c3fd                	beqz	a5,80019f6 <vPortFree+0xfe>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001912:	47a1                	li	a5,8
 8001914:	40f007b3          	neg	a5,a5
 8001918:	fec42703          	lw	a4,-20(s0)
 800191c:	97ba                	add	a5,a5,a4
 800191e:	fef42623          	sw	a5,-20(s0)

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001922:	fec42783          	lw	a5,-20(s0)
 8001926:	fef42423          	sw	a5,-24(s0)

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800192a:	fe842783          	lw	a5,-24(s0)
 800192e:	43d8                	lw	a4,4(a5)
 8001930:	081197b7          	lui	a5,0x8119
 8001934:	5e07a783          	lw	a5,1504(a5) # 81195e0 <xBlockAllocatedBit>
 8001938:	8ff9                	and	a5,a5,a4
 800193a:	e395                	bnez	a5,800195e <vPortFree+0x66>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800193c:	081187b7          	lui	a5,0x8118
 8001940:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001944:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8001948:	000207b7          	lui	a5,0x20
 800194c:	fe744703          	lbu	a4,-25(s0)
 8001950:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001954:	0001                	nop
    __RWMB();
 8001956:	0ff0000f          	fence
}
 800195a:	0001                	nop
 800195c:	a001                	j	800195c <vPortFree+0x64>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800195e:	fe842783          	lw	a5,-24(s0)
 8001962:	439c                	lw	a5,0(a5)
 8001964:	c395                	beqz	a5,8001988 <vPortFree+0x90>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001966:	081187b7          	lui	a5,0x8118
 800196a:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800196e:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 8001972:	000207b7          	lui	a5,0x20
 8001976:	fe644703          	lbu	a4,-26(s0)
 800197a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800197e:	0001                	nop
    __RWMB();
 8001980:	0ff0000f          	fence
}
 8001984:	0001                	nop
 8001986:	a001                	j	8001986 <vPortFree+0x8e>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001988:	fe842783          	lw	a5,-24(s0)
 800198c:	43d8                	lw	a4,4(a5)
 800198e:	081197b7          	lui	a5,0x8119
 8001992:	5e07a783          	lw	a5,1504(a5) # 81195e0 <xBlockAllocatedBit>
 8001996:	8ff9                	and	a5,a5,a4
 8001998:	cfb9                	beqz	a5,80019f6 <vPortFree+0xfe>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800199a:	fe842783          	lw	a5,-24(s0)
 800199e:	439c                	lw	a5,0(a5)
 80019a0:	ebb9                	bnez	a5,80019f6 <vPortFree+0xfe>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80019a2:	fe842783          	lw	a5,-24(s0)
 80019a6:	43d8                	lw	a4,4(a5)
 80019a8:	081197b7          	lui	a5,0x8119
 80019ac:	5e07a783          	lw	a5,1504(a5) # 81195e0 <xBlockAllocatedBit>
 80019b0:	fff7c793          	not	a5,a5
 80019b4:	8f7d                	and	a4,a4,a5
 80019b6:	fe842783          	lw	a5,-24(s0)
 80019ba:	c3d8                	sw	a4,4(a5)

				vTaskSuspendAll();
 80019bc:	2ef010ef          	jal	ra,80034aa <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80019c0:	fe842783          	lw	a5,-24(s0)
 80019c4:	43d8                	lw	a4,4(a5)
 80019c6:	081197b7          	lui	a5,0x8119
 80019ca:	5d07a783          	lw	a5,1488(a5) # 81195d0 <xFreeBytesRemaining>
 80019ce:	973e                	add	a4,a4,a5
 80019d0:	081197b7          	lui	a5,0x8119
 80019d4:	5ce7a823          	sw	a4,1488(a5) # 81195d0 <xFreeBytesRemaining>
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80019d8:	fe842503          	lw	a0,-24(s0)
 80019dc:	2a1d                	jal	8001b12 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80019de:	081197b7          	lui	a5,0x8119
 80019e2:	5dc7a783          	lw	a5,1500(a5) # 81195dc <xNumberOfSuccessfulFrees>
 80019e6:	00178713          	addi	a4,a5,1
 80019ea:	081197b7          	lui	a5,0x8119
 80019ee:	5ce7ae23          	sw	a4,1500(a5) # 81195dc <xNumberOfSuccessfulFrees>
				}
				( void ) xTaskResumeAll();
 80019f2:	2db010ef          	jal	ra,80034cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80019f6:	0001                	nop
 80019f8:	50b2                	lw	ra,44(sp)
 80019fa:	5422                	lw	s0,40(sp)
 80019fc:	6145                	addi	sp,sp,48
 80019fe:	8082                	ret

08001a00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001a00:	1101                	addi	sp,sp,-32
 8001a02:	ce22                	sw	s0,28(sp)
 8001a04:	1000                	addi	s0,sp,32
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001a06:	67a1                	lui	a5,0x8
 8001a08:	80078793          	addi	a5,a5,-2048 # 7800 <__HEAP_SIZE+0x7000>
 8001a0c:	fef42423          	sw	a5,-24(s0)

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001a10:	081197b7          	lui	a5,0x8119
 8001a14:	75478793          	addi	a5,a5,1876 # 8119754 <ucHeap>
 8001a18:	fef42623          	sw	a5,-20(s0)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001a1c:	fec42783          	lw	a5,-20(s0)
 8001a20:	8b9d                	andi	a5,a5,7
 8001a22:	c79d                	beqz	a5,8001a50 <prvHeapInit+0x50>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001a24:	fec42783          	lw	a5,-20(s0)
 8001a28:	079d                	addi	a5,a5,7
 8001a2a:	fef42623          	sw	a5,-20(s0)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001a2e:	fec42783          	lw	a5,-20(s0)
 8001a32:	9be1                	andi	a5,a5,-8
 8001a34:	fef42623          	sw	a5,-20(s0)
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001a38:	fe842703          	lw	a4,-24(s0)
 8001a3c:	fec42783          	lw	a5,-20(s0)
 8001a40:	8f1d                	sub	a4,a4,a5
 8001a42:	081197b7          	lui	a5,0x8119
 8001a46:	75478793          	addi	a5,a5,1876 # 8119754 <ucHeap>
 8001a4a:	97ba                	add	a5,a5,a4
 8001a4c:	fef42423          	sw	a5,-24(s0)
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001a50:	fec42783          	lw	a5,-20(s0)
 8001a54:	fef42223          	sw	a5,-28(s0)

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001a58:	081197b7          	lui	a5,0x8119
 8001a5c:	5c478793          	addi	a5,a5,1476 # 81195c4 <xStart>
 8001a60:	fe442703          	lw	a4,-28(s0)
 8001a64:	c398                	sw	a4,0(a5)
	xStart.xBlockSize = ( size_t ) 0;
 8001a66:	081197b7          	lui	a5,0x8119
 8001a6a:	5c478793          	addi	a5,a5,1476 # 81195c4 <xStart>
 8001a6e:	0007a223          	sw	zero,4(a5)

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001a72:	fe442783          	lw	a5,-28(s0)
 8001a76:	fe842703          	lw	a4,-24(s0)
 8001a7a:	97ba                	add	a5,a5,a4
 8001a7c:	fef42623          	sw	a5,-20(s0)
	uxAddress -= xHeapStructSize;
 8001a80:	47a1                	li	a5,8
 8001a82:	fec42703          	lw	a4,-20(s0)
 8001a86:	40f707b3          	sub	a5,a4,a5
 8001a8a:	fef42623          	sw	a5,-20(s0)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001a8e:	fec42783          	lw	a5,-20(s0)
 8001a92:	9be1                	andi	a5,a5,-8
 8001a94:	fef42623          	sw	a5,-20(s0)
	pxEnd = ( void * ) uxAddress;
 8001a98:	fec42703          	lw	a4,-20(s0)
 8001a9c:	081197b7          	lui	a5,0x8119
 8001aa0:	5ce7a623          	sw	a4,1484(a5) # 81195cc <pxEnd>
	pxEnd->xBlockSize = 0;
 8001aa4:	081197b7          	lui	a5,0x8119
 8001aa8:	5cc7a783          	lw	a5,1484(a5) # 81195cc <pxEnd>
 8001aac:	0007a223          	sw	zero,4(a5)
	pxEnd->pxNextFreeBlock = NULL;
 8001ab0:	081197b7          	lui	a5,0x8119
 8001ab4:	5cc7a783          	lw	a5,1484(a5) # 81195cc <pxEnd>
 8001ab8:	0007a023          	sw	zero,0(a5)

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001abc:	fe442783          	lw	a5,-28(s0)
 8001ac0:	fef42023          	sw	a5,-32(s0)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001ac4:	fe042783          	lw	a5,-32(s0)
 8001ac8:	fec42703          	lw	a4,-20(s0)
 8001acc:	8f1d                	sub	a4,a4,a5
 8001ace:	fe042783          	lw	a5,-32(s0)
 8001ad2:	c3d8                	sw	a4,4(a5)
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001ad4:	081197b7          	lui	a5,0x8119
 8001ad8:	5cc7a703          	lw	a4,1484(a5) # 81195cc <pxEnd>
 8001adc:	fe042783          	lw	a5,-32(s0)
 8001ae0:	c398                	sw	a4,0(a5)

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001ae2:	fe042783          	lw	a5,-32(s0)
 8001ae6:	43d8                	lw	a4,4(a5)
 8001ae8:	081197b7          	lui	a5,0x8119
 8001aec:	5ce7aa23          	sw	a4,1492(a5) # 81195d4 <xMinimumEverFreeBytesRemaining>
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001af0:	fe042783          	lw	a5,-32(s0)
 8001af4:	43d8                	lw	a4,4(a5)
 8001af6:	081197b7          	lui	a5,0x8119
 8001afa:	5ce7a823          	sw	a4,1488(a5) # 81195d0 <xFreeBytesRemaining>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001afe:	081197b7          	lui	a5,0x8119
 8001b02:	80000737          	lui	a4,0x80000
 8001b06:	5ee7a023          	sw	a4,1504(a5) # 81195e0 <xBlockAllocatedBit>
}
 8001b0a:	0001                	nop
 8001b0c:	4472                	lw	s0,28(sp)
 8001b0e:	6105                	addi	sp,sp,32
 8001b10:	8082                	ret

08001b12 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001b12:	7179                	addi	sp,sp,-48
 8001b14:	d622                	sw	s0,44(sp)
 8001b16:	1800                	addi	s0,sp,48
 8001b18:	fca42e23          	sw	a0,-36(s0)
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001b1c:	081197b7          	lui	a5,0x8119
 8001b20:	5c478793          	addi	a5,a5,1476 # 81195c4 <xStart>
 8001b24:	fef42623          	sw	a5,-20(s0)
 8001b28:	a031                	j	8001b34 <prvInsertBlockIntoFreeList+0x22>
 8001b2a:	fec42783          	lw	a5,-20(s0)
 8001b2e:	439c                	lw	a5,0(a5)
 8001b30:	fef42623          	sw	a5,-20(s0)
 8001b34:	fec42783          	lw	a5,-20(s0)
 8001b38:	439c                	lw	a5,0(a5)
 8001b3a:	fdc42703          	lw	a4,-36(s0)
 8001b3e:	fee7e6e3          	bltu	a5,a4,8001b2a <prvInsertBlockIntoFreeList+0x18>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001b42:	fec42783          	lw	a5,-20(s0)
 8001b46:	fef42423          	sw	a5,-24(s0)
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001b4a:	fec42783          	lw	a5,-20(s0)
 8001b4e:	43dc                	lw	a5,4(a5)
 8001b50:	fe842703          	lw	a4,-24(s0)
 8001b54:	97ba                	add	a5,a5,a4
 8001b56:	fdc42703          	lw	a4,-36(s0)
 8001b5a:	02f71063          	bne	a4,a5,8001b7a <prvInsertBlockIntoFreeList+0x68>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001b5e:	fec42783          	lw	a5,-20(s0)
 8001b62:	43d8                	lw	a4,4(a5)
 8001b64:	fdc42783          	lw	a5,-36(s0)
 8001b68:	43dc                	lw	a5,4(a5)
 8001b6a:	973e                	add	a4,a4,a5
 8001b6c:	fec42783          	lw	a5,-20(s0)
 8001b70:	c3d8                	sw	a4,4(a5)
		pxBlockToInsert = pxIterator;
 8001b72:	fec42783          	lw	a5,-20(s0)
 8001b76:	fcf42e23          	sw	a5,-36(s0)
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001b7a:	fdc42783          	lw	a5,-36(s0)
 8001b7e:	fef42423          	sw	a5,-24(s0)
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001b82:	fdc42783          	lw	a5,-36(s0)
 8001b86:	43dc                	lw	a5,4(a5)
 8001b88:	fe842703          	lw	a4,-24(s0)
 8001b8c:	973e                	add	a4,a4,a5
 8001b8e:	fec42783          	lw	a5,-20(s0)
 8001b92:	439c                	lw	a5,0(a5)
 8001b94:	04f71663          	bne	a4,a5,8001be0 <prvInsertBlockIntoFreeList+0xce>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001b98:	fec42783          	lw	a5,-20(s0)
 8001b9c:	4398                	lw	a4,0(a5)
 8001b9e:	081197b7          	lui	a5,0x8119
 8001ba2:	5cc7a783          	lw	a5,1484(a5) # 81195cc <pxEnd>
 8001ba6:	02f70563          	beq	a4,a5,8001bd0 <prvInsertBlockIntoFreeList+0xbe>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001baa:	fdc42783          	lw	a5,-36(s0)
 8001bae:	43d8                	lw	a4,4(a5)
 8001bb0:	fec42783          	lw	a5,-20(s0)
 8001bb4:	439c                	lw	a5,0(a5)
 8001bb6:	43dc                	lw	a5,4(a5)
 8001bb8:	973e                	add	a4,a4,a5
 8001bba:	fdc42783          	lw	a5,-36(s0)
 8001bbe:	c3d8                	sw	a4,4(a5)
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001bc0:	fec42783          	lw	a5,-20(s0)
 8001bc4:	439c                	lw	a5,0(a5)
 8001bc6:	4398                	lw	a4,0(a5)
 8001bc8:	fdc42783          	lw	a5,-36(s0)
 8001bcc:	c398                	sw	a4,0(a5)
 8001bce:	a839                	j	8001bec <prvInsertBlockIntoFreeList+0xda>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001bd0:	081197b7          	lui	a5,0x8119
 8001bd4:	5cc7a703          	lw	a4,1484(a5) # 81195cc <pxEnd>
 8001bd8:	fdc42783          	lw	a5,-36(s0)
 8001bdc:	c398                	sw	a4,0(a5)
 8001bde:	a039                	j	8001bec <prvInsertBlockIntoFreeList+0xda>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001be0:	fec42783          	lw	a5,-20(s0)
 8001be4:	4398                	lw	a4,0(a5)
 8001be6:	fdc42783          	lw	a5,-36(s0)
 8001bea:	c398                	sw	a4,0(a5)

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001bec:	fec42703          	lw	a4,-20(s0)
 8001bf0:	fdc42783          	lw	a5,-36(s0)
 8001bf4:	00f70763          	beq	a4,a5,8001c02 <prvInsertBlockIntoFreeList+0xf0>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001bf8:	fec42783          	lw	a5,-20(s0)
 8001bfc:	fdc42703          	lw	a4,-36(s0)
 8001c00:	c398                	sw	a4,0(a5)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001c02:	0001                	nop
 8001c04:	5432                	lw	s0,44(sp)
 8001c06:	6145                	addi	sp,sp,48
 8001c08:	8082                	ret

08001c0a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001c0a:	715d                	addi	sp,sp,-80
 8001c0c:	c686                	sw	ra,76(sp)
 8001c0e:	c4a2                	sw	s0,72(sp)
 8001c10:	0880                	addi	s0,sp,80
 8001c12:	faa42e23          	sw	a0,-68(s0)
 8001c16:	fab42c23          	sw	a1,-72(s0)
Queue_t * const pxQueue = xQueue;
 8001c1a:	fbc42783          	lw	a5,-68(s0)
 8001c1e:	fef42623          	sw	a5,-20(s0)

	configASSERT( pxQueue );
 8001c22:	fec42783          	lw	a5,-20(s0)
 8001c26:	e395                	bnez	a5,8001c4a <xQueueGenericReset+0x40>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001c28:	081187b7          	lui	a5,0x8118
 8001c2c:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001c30:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8001c34:	000207b7          	lui	a5,0x20
 8001c38:	feb44703          	lbu	a4,-21(s0)
 8001c3c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001c40:	0001                	nop
    __RWMB();
 8001c42:	0ff0000f          	fence
}
 8001c46:	0001                	nop
 8001c48:	a001                	j	8001c48 <xQueueGenericReset+0x3e>

	taskENTER_CRITICAL();
 8001c4a:	ee9fe0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c4e:	fec42783          	lw	a5,-20(s0)
 8001c52:	4398                	lw	a4,0(a5)
 8001c54:	fec42783          	lw	a5,-20(s0)
 8001c58:	43f4                	lw	a3,68(a5)
 8001c5a:	fec42783          	lw	a5,-20(s0)
 8001c5e:	47bc                	lw	a5,72(a5)
 8001c60:	02f687b3          	mul	a5,a3,a5
 8001c64:	973e                	add	a4,a4,a5
 8001c66:	fec42783          	lw	a5,-20(s0)
 8001c6a:	c798                	sw	a4,8(a5)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001c6c:	fec42783          	lw	a5,-20(s0)
 8001c70:	0407a023          	sw	zero,64(a5)
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c74:	fec42783          	lw	a5,-20(s0)
 8001c78:	4398                	lw	a4,0(a5)
 8001c7a:	fec42783          	lw	a5,-20(s0)
 8001c7e:	c3d8                	sw	a4,4(a5)
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c80:	fec42783          	lw	a5,-20(s0)
 8001c84:	4398                	lw	a4,0(a5)
 8001c86:	fec42783          	lw	a5,-20(s0)
 8001c8a:	43fc                	lw	a5,68(a5)
 8001c8c:	fff78693          	addi	a3,a5,-1
 8001c90:	fec42783          	lw	a5,-20(s0)
 8001c94:	47bc                	lw	a5,72(a5)
 8001c96:	02f687b3          	mul	a5,a3,a5
 8001c9a:	973e                	add	a4,a4,a5
 8001c9c:	fec42783          	lw	a5,-20(s0)
 8001ca0:	c7d8                	sw	a4,12(a5)
		pxQueue->cRxLock = queueUNLOCKED;
 8001ca2:	fec42783          	lw	a5,-20(s0)
 8001ca6:	577d                	li	a4,-1
 8001ca8:	04e78623          	sb	a4,76(a5)
		pxQueue->cTxLock = queueUNLOCKED;
 8001cac:	fec42783          	lw	a5,-20(s0)
 8001cb0:	577d                	li	a4,-1
 8001cb2:	04e786a3          	sb	a4,77(a5)

		if( xNewQueue == pdFALSE )
 8001cb6:	fb842783          	lw	a5,-72(s0)
 8001cba:	efc1                	bnez	a5,8001d52 <xQueueGenericReset+0x148>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cbc:	fec42783          	lw	a5,-20(s0)
 8001cc0:	4b9c                	lw	a5,16(a5)
 8001cc2:	c7cd                	beqz	a5,8001d6c <xQueueGenericReset+0x162>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cc4:	fec42783          	lw	a5,-20(s0)
 8001cc8:	07c1                	addi	a5,a5,16
 8001cca:	853e                	mv	a0,a5
 8001ccc:	6d5010ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 8001cd0:	87aa                	mv	a5,a0
 8001cd2:	cfc9                	beqz	a5,8001d6c <xQueueGenericReset+0x162>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8001cd4:	f14027f3          	csrr	a5,mhartid
 8001cd8:	fef42223          	sw	a5,-28(s0)
 8001cdc:	fe442783          	lw	a5,-28(s0)
 8001ce0:	0ff7f793          	zext.b	a5,a5
 8001ce4:	fef42023          	sw	a5,-32(s0)
    return id;
 8001ce8:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8001cec:	fcf42e23          	sw	a5,-36(s0)
 8001cf0:	fdc42783          	lw	a5,-36(s0)
 8001cf4:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8001cf8:	fd842783          	lw	a5,-40(s0)
 8001cfc:	e385                	bnez	a5,8001d1c <xQueueGenericReset+0x112>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8001cfe:	00030737          	lui	a4,0x30
 8001d02:	6785                	lui	a5,0x1
 8001d04:	97ba                	add	a5,a5,a4
 8001d06:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8001d0a:	000306b7          	lui	a3,0x30
 8001d0e:	0017e713          	ori	a4,a5,1
 8001d12:	6785                	lui	a5,0x1
 8001d14:	97b6                	add	a5,a5,a3
 8001d16:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8001d1a:	a03d                	j	8001d48 <xQueueGenericReset+0x13e>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8001d1c:	fd842783          	lw	a5,-40(s0)
 8001d20:	00279713          	slli	a4,a5,0x2
 8001d24:	000317b7          	lui	a5,0x31
 8001d28:	97ba                	add	a5,a5,a4
 8001d2a:	fcf42a23          	sw	a5,-44(s0)
 8001d2e:	fd442783          	lw	a5,-44(s0)
 8001d32:	fcf42823          	sw	a5,-48(s0)
 8001d36:	4785                	li	a5,1
 8001d38:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8001d3c:	fcc42783          	lw	a5,-52(s0)
 8001d40:	fd042703          	lw	a4,-48(s0)
 8001d44:	c31c                	sw	a5,0(a4)
}
 8001d46:	0001                	nop
}
 8001d48:	0001                	nop
}
 8001d4a:	0001                	nop
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001d4c:	0ff0000f          	fence
 8001d50:	a831                	j	8001d6c <xQueueGenericReset+0x162>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001d52:	fec42783          	lw	a5,-20(s0)
 8001d56:	07c1                	addi	a5,a5,16
 8001d58:	853e                	mv	a0,a5
 8001d5a:	d7afe0ef          	jal	ra,80002d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001d5e:	fec42783          	lw	a5,-20(s0)
 8001d62:	02878793          	addi	a5,a5,40 # 31028 <__HEAP_SIZE+0x30828>
 8001d66:	853e                	mv	a0,a5
 8001d68:	d6cfe0ef          	jal	ra,80002d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001d6c:	e51fe0ef          	jal	ra,8000bbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001d70:	4785                	li	a5,1
}
 8001d72:	853e                	mv	a0,a5
 8001d74:	40b6                	lw	ra,76(sp)
 8001d76:	4426                	lw	s0,72(sp)
 8001d78:	6161                	addi	sp,sp,80
 8001d7a:	8082                	ret

08001d7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001d7c:	7179                	addi	sp,sp,-48
 8001d7e:	d606                	sw	ra,44(sp)
 8001d80:	d422                	sw	s0,40(sp)
 8001d82:	1800                	addi	s0,sp,48
 8001d84:	fca42e23          	sw	a0,-36(s0)
 8001d88:	fcb42c23          	sw	a1,-40(s0)
 8001d8c:	87b2                	mv	a5,a2
 8001d8e:	fcf40ba3          	sb	a5,-41(s0)
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001d92:	fdc42783          	lw	a5,-36(s0)
 8001d96:	e395                	bnez	a5,8001dba <xQueueGenericCreate+0x3e>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001d98:	081187b7          	lui	a5,0x8118
 8001d9c:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001da0:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 8001da4:	000207b7          	lui	a5,0x20
 8001da8:	fe344703          	lbu	a4,-29(s0)
 8001dac:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001db0:	0001                	nop
    __RWMB();
 8001db2:	0ff0000f          	fence
}
 8001db6:	0001                	nop
 8001db8:	a001                	j	8001db8 <xQueueGenericCreate+0x3c>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dba:	fdc42703          	lw	a4,-36(s0)
 8001dbe:	fd842783          	lw	a5,-40(s0)
 8001dc2:	02f707b3          	mul	a5,a4,a5
 8001dc6:	fef42623          	sw	a5,-20(s0)
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001dca:	fec42783          	lw	a5,-20(s0)
 8001dce:	05078793          	addi	a5,a5,80
 8001dd2:	853e                	mv	a0,a5
 8001dd4:	38ed                	jal	80016ce <pvPortMalloc>
 8001dd6:	fea42423          	sw	a0,-24(s0)

		if( pxNewQueue != NULL )
 8001dda:	fe842783          	lw	a5,-24(s0)
 8001dde:	c79d                	beqz	a5,8001e0c <xQueueGenericCreate+0x90>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001de0:	fe842783          	lw	a5,-24(s0)
 8001de4:	fef42223          	sw	a5,-28(s0)
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001de8:	fe442783          	lw	a5,-28(s0)
 8001dec:	05078793          	addi	a5,a5,80
 8001df0:	fef42223          	sw	a5,-28(s0)
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001df4:	fd744783          	lbu	a5,-41(s0)
 8001df8:	fe842703          	lw	a4,-24(s0)
 8001dfc:	86be                	mv	a3,a5
 8001dfe:	fe442603          	lw	a2,-28(s0)
 8001e02:	fd842583          	lw	a1,-40(s0)
 8001e06:	fdc42503          	lw	a0,-36(s0)
 8001e0a:	2801                	jal	8001e1a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001e0c:	fe842783          	lw	a5,-24(s0)
	}
 8001e10:	853e                	mv	a0,a5
 8001e12:	50b2                	lw	ra,44(sp)
 8001e14:	5422                	lw	s0,40(sp)
 8001e16:	6145                	addi	sp,sp,48
 8001e18:	8082                	ret

08001e1a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001e1a:	7179                	addi	sp,sp,-48
 8001e1c:	d606                	sw	ra,44(sp)
 8001e1e:	d422                	sw	s0,40(sp)
 8001e20:	1800                	addi	s0,sp,48
 8001e22:	fea42623          	sw	a0,-20(s0)
 8001e26:	feb42423          	sw	a1,-24(s0)
 8001e2a:	fec42223          	sw	a2,-28(s0)
 8001e2e:	87b6                	mv	a5,a3
 8001e30:	fce42e23          	sw	a4,-36(s0)
 8001e34:	fef401a3          	sb	a5,-29(s0)
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001e38:	fe842783          	lw	a5,-24(s0)
 8001e3c:	e799                	bnez	a5,8001e4a <prvInitialiseNewQueue+0x30>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001e3e:	fdc42783          	lw	a5,-36(s0)
 8001e42:	fdc42703          	lw	a4,-36(s0)
 8001e46:	c398                	sw	a4,0(a5)
 8001e48:	a031                	j	8001e54 <prvInitialiseNewQueue+0x3a>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001e4a:	fdc42783          	lw	a5,-36(s0)
 8001e4e:	fe442703          	lw	a4,-28(s0)
 8001e52:	c398                	sw	a4,0(a5)
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001e54:	fdc42783          	lw	a5,-36(s0)
 8001e58:	fec42703          	lw	a4,-20(s0)
 8001e5c:	c3f8                	sw	a4,68(a5)
	pxNewQueue->uxItemSize = uxItemSize;
 8001e5e:	fdc42783          	lw	a5,-36(s0)
 8001e62:	fe842703          	lw	a4,-24(s0)
 8001e66:	c7b8                	sw	a4,72(a5)
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001e68:	4585                	li	a1,1
 8001e6a:	fdc42503          	lw	a0,-36(s0)
 8001e6e:	3b71                	jal	8001c0a <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001e70:	0001                	nop
 8001e72:	50b2                	lw	ra,44(sp)
 8001e74:	5422                	lw	s0,40(sp)
 8001e76:	6145                	addi	sp,sp,48
 8001e78:	8082                	ret

08001e7a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8001e7a:	1101                	addi	sp,sp,-32
 8001e7c:	ce06                	sw	ra,28(sp)
 8001e7e:	cc22                	sw	s0,24(sp)
 8001e80:	1000                	addi	s0,sp,32
 8001e82:	fea42623          	sw	a0,-20(s0)
		if( pxNewQueue != NULL )
 8001e86:	fec42783          	lw	a5,-20(s0)
 8001e8a:	c785                	beqz	a5,8001eb2 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8001e8c:	fec42783          	lw	a5,-20(s0)
 8001e90:	0007a423          	sw	zero,8(a5)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001e94:	fec42783          	lw	a5,-20(s0)
 8001e98:	0007a023          	sw	zero,0(a5)

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8001e9c:	fec42783          	lw	a5,-20(s0)
 8001ea0:	0007a623          	sw	zero,12(a5)

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8001ea4:	4701                	li	a4,0
 8001ea6:	4601                	li	a2,0
 8001ea8:	4681                	li	a3,0
 8001eaa:	4581                	li	a1,0
 8001eac:	fec42503          	lw	a0,-20(s0)
 8001eb0:	20b1                	jal	8001efc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8001eb2:	0001                	nop
 8001eb4:	40f2                	lw	ra,28(sp)
 8001eb6:	4462                	lw	s0,24(sp)
 8001eb8:	6105                	addi	sp,sp,32
 8001eba:	8082                	ret

08001ebc <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8001ebc:	7179                	addi	sp,sp,-48
 8001ebe:	d606                	sw	ra,44(sp)
 8001ec0:	d422                	sw	s0,40(sp)
 8001ec2:	1800                	addi	s0,sp,48
 8001ec4:	87aa                	mv	a5,a0
 8001ec6:	fcf40fa3          	sb	a5,-33(s0)
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8001eca:	4785                	li	a5,1
 8001ecc:	fef42623          	sw	a5,-20(s0)
 8001ed0:	fe042423          	sw	zero,-24(s0)

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001ed4:	fdf44783          	lbu	a5,-33(s0)
 8001ed8:	863e                	mv	a2,a5
 8001eda:	fe842583          	lw	a1,-24(s0)
 8001ede:	fec42503          	lw	a0,-20(s0)
 8001ee2:	3d69                	jal	8001d7c <xQueueGenericCreate>
 8001ee4:	fea42223          	sw	a0,-28(s0)
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8001ee8:	fe442503          	lw	a0,-28(s0)
 8001eec:	3779                	jal	8001e7a <prvInitialiseMutex>

		return xNewQueue;
 8001eee:	fe442783          	lw	a5,-28(s0)
	}
 8001ef2:	853e                	mv	a0,a5
 8001ef4:	50b2                	lw	ra,44(sp)
 8001ef6:	5422                	lw	s0,40(sp)
 8001ef8:	6145                	addi	sp,sp,48
 8001efa:	8082                	ret

08001efc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001efc:	7171                	addi	sp,sp,-176
 8001efe:	d706                	sw	ra,172(sp)
 8001f00:	d522                	sw	s0,168(sp)
 8001f02:	1900                	addi	s0,sp,176
 8001f04:	f6a42623          	sw	a0,-148(s0)
 8001f08:	f6b42423          	sw	a1,-152(s0)
 8001f0c:	f6c42023          	sw	a2,-160(s0)
 8001f10:	f6d42223          	sw	a3,-156(s0)
 8001f14:	f4e42e23          	sw	a4,-164(s0)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001f18:	fe042623          	sw	zero,-20(s0)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001f1c:	f6c42783          	lw	a5,-148(s0)
 8001f20:	fef42423          	sw	a5,-24(s0)

	configASSERT( pxQueue );
 8001f24:	fe842783          	lw	a5,-24(s0)
 8001f28:	e395                	bnez	a5,8001f4c <xQueueGenericSend+0x50>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001f2a:	081187b7          	lui	a5,0x8118
 8001f2e:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001f32:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 8001f36:	000207b7          	lui	a5,0x20
 8001f3a:	fe344703          	lbu	a4,-29(s0)
 8001f3e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001f42:	0001                	nop
    __RWMB();
 8001f44:	0ff0000f          	fence
}
 8001f48:	0001                	nop
 8001f4a:	a001                	j	8001f4a <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f4c:	f6842783          	lw	a5,-152(s0)
 8001f50:	e789                	bnez	a5,8001f5a <xQueueGenericSend+0x5e>
 8001f52:	fe842783          	lw	a5,-24(s0)
 8001f56:	47bc                	lw	a5,72(a5)
 8001f58:	e399                	bnez	a5,8001f5e <xQueueGenericSend+0x62>
 8001f5a:	4785                	li	a5,1
 8001f5c:	a011                	j	8001f60 <xQueueGenericSend+0x64>
 8001f5e:	4781                	li	a5,0
 8001f60:	e395                	bnez	a5,8001f84 <xQueueGenericSend+0x88>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001f62:	081187b7          	lui	a5,0x8118
 8001f66:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001f6a:	fef40123          	sb	a5,-30(s0)
    ECLIC->MTH = mth;
 8001f6e:	000207b7          	lui	a5,0x20
 8001f72:	fe244703          	lbu	a4,-30(s0)
 8001f76:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001f7a:	0001                	nop
    __RWMB();
 8001f7c:	0ff0000f          	fence
}
 8001f80:	0001                	nop
 8001f82:	a001                	j	8001f82 <xQueueGenericSend+0x86>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001f84:	f5c42703          	lw	a4,-164(s0)
 8001f88:	4789                	li	a5,2
 8001f8a:	00f71863          	bne	a4,a5,8001f9a <xQueueGenericSend+0x9e>
 8001f8e:	fe842783          	lw	a5,-24(s0)
 8001f92:	43f8                	lw	a4,68(a5)
 8001f94:	4785                	li	a5,1
 8001f96:	00f71463          	bne	a4,a5,8001f9e <xQueueGenericSend+0xa2>
 8001f9a:	4785                	li	a5,1
 8001f9c:	a011                	j	8001fa0 <xQueueGenericSend+0xa4>
 8001f9e:	4781                	li	a5,0
 8001fa0:	e395                	bnez	a5,8001fc4 <xQueueGenericSend+0xc8>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001fa2:	081187b7          	lui	a5,0x8118
 8001fa6:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001faa:	fef400a3          	sb	a5,-31(s0)
    ECLIC->MTH = mth;
 8001fae:	000207b7          	lui	a5,0x20
 8001fb2:	fe144703          	lbu	a4,-31(s0)
 8001fb6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001fba:	0001                	nop
    __RWMB();
 8001fbc:	0ff0000f          	fence
}
 8001fc0:	0001                	nop
 8001fc2:	a001                	j	8001fc2 <xQueueGenericSend+0xc6>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001fc4:	04a020ef          	jal	ra,800400e <xTaskGetSchedulerState>
 8001fc8:	87aa                	mv	a5,a0
 8001fca:	eb81                	bnez	a5,8001fda <xQueueGenericSend+0xde>
 8001fcc:	f6042603          	lw	a2,-160(s0)
 8001fd0:	f6442683          	lw	a3,-156(s0)
 8001fd4:	87b2                	mv	a5,a2
 8001fd6:	8fd5                	or	a5,a5,a3
 8001fd8:	e399                	bnez	a5,8001fde <xQueueGenericSend+0xe2>
 8001fda:	4785                	li	a5,1
 8001fdc:	a011                	j	8001fe0 <xQueueGenericSend+0xe4>
 8001fde:	4781                	li	a5,0
 8001fe0:	e395                	bnez	a5,8002004 <xQueueGenericSend+0x108>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8001fe2:	081187b7          	lui	a5,0x8118
 8001fe6:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8001fea:	fef40023          	sb	a5,-32(s0)
    ECLIC->MTH = mth;
 8001fee:	000207b7          	lui	a5,0x20
 8001ff2:	fe044703          	lbu	a4,-32(s0)
 8001ff6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8001ffa:	0001                	nop
    __RWMB();
 8001ffc:	0ff0000f          	fence
}
 8002000:	0001                	nop
 8002002:	a001                	j	8002002 <xQueueGenericSend+0x106>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002004:	b2ffe0ef          	jal	ra,8000b32 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002008:	fe842783          	lw	a5,-24(s0)
 800200c:	43b8                	lw	a4,64(a5)
 800200e:	fe842783          	lw	a5,-24(s0)
 8002012:	43fc                	lw	a5,68(a5)
 8002014:	00f76763          	bltu	a4,a5,8002022 <xQueueGenericSend+0x126>
 8002018:	f5c42703          	lw	a4,-164(s0)
 800201c:	4789                	li	a5,2
 800201e:	12f71e63          	bne	a4,a5,800215a <xQueueGenericSend+0x25e>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002022:	f5c42603          	lw	a2,-164(s0)
 8002026:	f6842583          	lw	a1,-152(s0)
 800202a:	fe842503          	lw	a0,-24(s0)
 800202e:	2dd000ef          	jal	ra,8002b0a <prvCopyDataToQueue>
 8002032:	fea42223          	sw	a0,-28(s0)

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002036:	fe842783          	lw	a5,-24(s0)
 800203a:	579c                	lw	a5,40(a5)
 800203c:	cbd1                	beqz	a5,80020d0 <xQueueGenericSend+0x1d4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800203e:	fe842783          	lw	a5,-24(s0)
 8002042:	02878793          	addi	a5,a5,40
 8002046:	853e                	mv	a0,a5
 8002048:	359010ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 800204c:	87aa                	mv	a5,a0
 800204e:	10078263          	beqz	a5,8002152 <xQueueGenericSend+0x256>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002052:	f14027f3          	csrr	a5,mhartid
 8002056:	fcf42e23          	sw	a5,-36(s0)
 800205a:	fdc42783          	lw	a5,-36(s0)
 800205e:	0ff7f793          	zext.b	a5,a5
 8002062:	fcf42c23          	sw	a5,-40(s0)
    return id;
 8002066:	fd842783          	lw	a5,-40(s0)
    unsigned long hartid = __get_hart_id();
 800206a:	fcf42a23          	sw	a5,-44(s0)
 800206e:	fd442783          	lw	a5,-44(s0)
 8002072:	fcf42823          	sw	a5,-48(s0)
    if (hartid == 0) {
 8002076:	fd042783          	lw	a5,-48(s0)
 800207a:	e385                	bnez	a5,800209a <xQueueGenericSend+0x19e>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 800207c:	00030737          	lui	a4,0x30
 8002080:	6785                	lui	a5,0x1
 8002082:	97ba                	add	a5,a5,a4
 8002084:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002088:	000306b7          	lui	a3,0x30
 800208c:	0017e713          	ori	a4,a5,1
 8002090:	6785                	lui	a5,0x1
 8002092:	97b6                	add	a5,a5,a3
 8002094:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002098:	a03d                	j	80020c6 <xQueueGenericSend+0x1ca>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800209a:	fd042783          	lw	a5,-48(s0)
 800209e:	00279713          	slli	a4,a5,0x2
 80020a2:	000317b7          	lui	a5,0x31
 80020a6:	97ba                	add	a5,a5,a4
 80020a8:	fcf42623          	sw	a5,-52(s0)
 80020ac:	fcc42783          	lw	a5,-52(s0)
 80020b0:	fcf42423          	sw	a5,-56(s0)
 80020b4:	4785                	li	a5,1
 80020b6:	fcf42223          	sw	a5,-60(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80020ba:	fc442783          	lw	a5,-60(s0)
 80020be:	fc842703          	lw	a4,-56(s0)
 80020c2:	c31c                	sw	a5,0(a4)
}
 80020c4:	0001                	nop
}
 80020c6:	0001                	nop
}
 80020c8:	0001                	nop
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80020ca:	0ff0000f          	fence
 80020ce:	a051                	j	8002152 <xQueueGenericSend+0x256>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80020d0:	fe442783          	lw	a5,-28(s0)
 80020d4:	cfbd                	beqz	a5,8002152 <xQueueGenericSend+0x256>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80020d6:	f14027f3          	csrr	a5,mhartid
 80020da:	fcf42023          	sw	a5,-64(s0)
 80020de:	fc042783          	lw	a5,-64(s0)
 80020e2:	0ff7f793          	zext.b	a5,a5
 80020e6:	faf42e23          	sw	a5,-68(s0)
    return id;
 80020ea:	fbc42783          	lw	a5,-68(s0)
    unsigned long hartid = __get_hart_id();
 80020ee:	faf42c23          	sw	a5,-72(s0)
 80020f2:	fb842783          	lw	a5,-72(s0)
 80020f6:	faf42a23          	sw	a5,-76(s0)
    if (hartid == 0) {
 80020fa:	fb442783          	lw	a5,-76(s0)
 80020fe:	e385                	bnez	a5,800211e <xQueueGenericSend+0x222>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002100:	00030737          	lui	a4,0x30
 8002104:	6785                	lui	a5,0x1
 8002106:	97ba                	add	a5,a5,a4
 8002108:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800210c:	000306b7          	lui	a3,0x30
 8002110:	0017e713          	ori	a4,a5,1
 8002114:	6785                	lui	a5,0x1
 8002116:	97b6                	add	a5,a5,a3
 8002118:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800211c:	a03d                	j	800214a <xQueueGenericSend+0x24e>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800211e:	fb442783          	lw	a5,-76(s0)
 8002122:	00279713          	slli	a4,a5,0x2
 8002126:	000317b7          	lui	a5,0x31
 800212a:	97ba                	add	a5,a5,a4
 800212c:	faf42823          	sw	a5,-80(s0)
 8002130:	fb042783          	lw	a5,-80(s0)
 8002134:	faf42623          	sw	a5,-84(s0)
 8002138:	4785                	li	a5,1
 800213a:	faf42423          	sw	a5,-88(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800213e:	fa842783          	lw	a5,-88(s0)
 8002142:	fac42703          	lw	a4,-84(s0)
 8002146:	c31c                	sw	a5,0(a4)
}
 8002148:	0001                	nop
}
 800214a:	0001                	nop
}
 800214c:	0001                	nop
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800214e:	0ff0000f          	fence
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002152:	a6bfe0ef          	jal	ra,8000bbc <vPortExitCritical>
				return pdPASS;
 8002156:	4785                	li	a5,1
 8002158:	aaa1                	j	80022b0 <xQueueGenericSend+0x3b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800215a:	f6042603          	lw	a2,-160(s0)
 800215e:	f6442683          	lw	a3,-156(s0)
 8002162:	87b2                	mv	a5,a2
 8002164:	8fd5                	or	a5,a5,a3
 8002166:	e789                	bnez	a5,8002170 <xQueueGenericSend+0x274>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002168:	a55fe0ef          	jal	ra,8000bbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800216c:	4781                	li	a5,0
 800216e:	a289                	j	80022b0 <xQueueGenericSend+0x3b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002170:	fec42783          	lw	a5,-20(s0)
 8002174:	eb89                	bnez	a5,8002186 <xQueueGenericSend+0x28a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002176:	f7840793          	addi	a5,s0,-136
 800217a:	853e                	mv	a0,a5
 800217c:	31d010ef          	jal	ra,8003c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002180:	4785                	li	a5,1
 8002182:	fef42623          	sw	a5,-20(s0)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002186:	a37fe0ef          	jal	ra,8000bbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800218a:	320010ef          	jal	ra,80034aa <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800218e:	9a5fe0ef          	jal	ra,8000b32 <vPortEnterCritical>
 8002192:	fe842783          	lw	a5,-24(s0)
 8002196:	04c7c783          	lbu	a5,76(a5) # 3104c <__HEAP_SIZE+0x3084c>
 800219a:	07e2                	slli	a5,a5,0x18
 800219c:	87e1                	srai	a5,a5,0x18
 800219e:	577d                	li	a4,-1
 80021a0:	00e79663          	bne	a5,a4,80021ac <xQueueGenericSend+0x2b0>
 80021a4:	fe842783          	lw	a5,-24(s0)
 80021a8:	04078623          	sb	zero,76(a5)
 80021ac:	fe842783          	lw	a5,-24(s0)
 80021b0:	04d7c783          	lbu	a5,77(a5)
 80021b4:	07e2                	slli	a5,a5,0x18
 80021b6:	87e1                	srai	a5,a5,0x18
 80021b8:	577d                	li	a4,-1
 80021ba:	00e79663          	bne	a5,a4,80021c6 <xQueueGenericSend+0x2ca>
 80021be:	fe842783          	lw	a5,-24(s0)
 80021c2:	040786a3          	sb	zero,77(a5)
 80021c6:	9f7fe0ef          	jal	ra,8000bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80021ca:	f6040713          	addi	a4,s0,-160
 80021ce:	f7840793          	addi	a5,s0,-136
 80021d2:	85ba                	mv	a1,a4
 80021d4:	853e                	mv	a0,a5
 80021d6:	2f7010ef          	jal	ra,8003ccc <xTaskCheckForTimeOut>
 80021da:	87aa                	mv	a5,a0
 80021dc:	e3f9                	bnez	a5,80022a2 <xQueueGenericSend+0x3a6>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80021de:	fe842503          	lw	a0,-24(s0)
 80021e2:	3bf000ef          	jal	ra,8002da0 <prvIsQueueFull>
 80021e6:	87aa                	mv	a5,a0
 80021e8:	c7d5                	beqz	a5,8002294 <xQueueGenericSend+0x398>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80021ea:	fe842783          	lw	a5,-24(s0)
 80021ee:	01078693          	addi	a3,a5,16
 80021f2:	f6042703          	lw	a4,-160(s0)
 80021f6:	f6442783          	lw	a5,-156(s0)
 80021fa:	85ba                	mv	a1,a4
 80021fc:	863e                	mv	a2,a5
 80021fe:	8536                	mv	a0,a3
 8002200:	0b5010ef          	jal	ra,8003ab4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002204:	fe842503          	lw	a0,-24(s0)
 8002208:	297000ef          	jal	ra,8002c9e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800220c:	2c0010ef          	jal	ra,80034cc <xTaskResumeAll>
 8002210:	87aa                	mv	a5,a0
 8002212:	de0799e3          	bnez	a5,8002004 <xQueueGenericSend+0x108>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002216:	f14027f3          	csrr	a5,mhartid
 800221a:	faf42223          	sw	a5,-92(s0)
 800221e:	fa442783          	lw	a5,-92(s0)
 8002222:	0ff7f793          	zext.b	a5,a5
 8002226:	faf42023          	sw	a5,-96(s0)
    return id;
 800222a:	fa042783          	lw	a5,-96(s0)
    unsigned long hartid = __get_hart_id();
 800222e:	f8f42e23          	sw	a5,-100(s0)
 8002232:	f9c42783          	lw	a5,-100(s0)
 8002236:	f8f42c23          	sw	a5,-104(s0)
    if (hartid == 0) {
 800223a:	f9842783          	lw	a5,-104(s0)
 800223e:	e385                	bnez	a5,800225e <xQueueGenericSend+0x362>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002240:	00030737          	lui	a4,0x30
 8002244:	6785                	lui	a5,0x1
 8002246:	97ba                	add	a5,a5,a4
 8002248:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800224c:	000306b7          	lui	a3,0x30
 8002250:	0017e713          	ori	a4,a5,1
 8002254:	6785                	lui	a5,0x1
 8002256:	97b6                	add	a5,a5,a3
 8002258:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800225c:	a03d                	j	800228a <xQueueGenericSend+0x38e>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 800225e:	f9842783          	lw	a5,-104(s0)
 8002262:	00279713          	slli	a4,a5,0x2
 8002266:	000317b7          	lui	a5,0x31
 800226a:	97ba                	add	a5,a5,a4
 800226c:	f8f42a23          	sw	a5,-108(s0)
 8002270:	f9442783          	lw	a5,-108(s0)
 8002274:	f8f42823          	sw	a5,-112(s0)
 8002278:	4785                	li	a5,1
 800227a:	f8f42623          	sw	a5,-116(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 800227e:	f8c42783          	lw	a5,-116(s0)
 8002282:	f9042703          	lw	a4,-112(s0)
 8002286:	c31c                	sw	a5,0(a4)
}
 8002288:	0001                	nop
}
 800228a:	0001                	nop
}
 800228c:	0001                	nop
				{
					portYIELD_WITHIN_API();
 800228e:	0ff0000f          	fence
 8002292:	bb8d                	j	8002004 <xQueueGenericSend+0x108>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002294:	fe842503          	lw	a0,-24(s0)
 8002298:	207000ef          	jal	ra,8002c9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800229c:	230010ef          	jal	ra,80034cc <xTaskResumeAll>
 80022a0:	b395                	j	8002004 <xQueueGenericSend+0x108>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80022a2:	fe842503          	lw	a0,-24(s0)
 80022a6:	1f9000ef          	jal	ra,8002c9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80022aa:	222010ef          	jal	ra,80034cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80022ae:	4781                	li	a5,0
		}
	} /*lint -restore */
}
 80022b0:	853e                	mv	a0,a5
 80022b2:	50ba                	lw	ra,172(sp)
 80022b4:	542a                	lw	s0,168(sp)
 80022b6:	614d                	addi	sp,sp,176
 80022b8:	8082                	ret

080022ba <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80022ba:	7139                	addi	sp,sp,-64
 80022bc:	de06                	sw	ra,60(sp)
 80022be:	dc22                	sw	s0,56(sp)
 80022c0:	0080                	addi	s0,sp,64
 80022c2:	fca42623          	sw	a0,-52(s0)
 80022c6:	fcb42423          	sw	a1,-56(s0)
 80022ca:	fcc42223          	sw	a2,-60(s0)
 80022ce:	fcd42023          	sw	a3,-64(s0)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80022d2:	fcc42783          	lw	a5,-52(s0)
 80022d6:	fef42423          	sw	a5,-24(s0)

	configASSERT( pxQueue );
 80022da:	fe842783          	lw	a5,-24(s0)
 80022de:	e395                	bnez	a5,8002302 <xQueueGenericSendFromISR+0x48>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80022e0:	081187b7          	lui	a5,0x8118
 80022e4:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80022e8:	fcf40da3          	sb	a5,-37(s0)
    ECLIC->MTH = mth;
 80022ec:	000207b7          	lui	a5,0x20
 80022f0:	fdb44703          	lbu	a4,-37(s0)
 80022f4:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80022f8:	0001                	nop
    __RWMB();
 80022fa:	0ff0000f          	fence
}
 80022fe:	0001                	nop
 8002300:	a001                	j	8002300 <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002302:	fc842783          	lw	a5,-56(s0)
 8002306:	e789                	bnez	a5,8002310 <xQueueGenericSendFromISR+0x56>
 8002308:	fe842783          	lw	a5,-24(s0)
 800230c:	47bc                	lw	a5,72(a5)
 800230e:	e399                	bnez	a5,8002314 <xQueueGenericSendFromISR+0x5a>
 8002310:	4785                	li	a5,1
 8002312:	a011                	j	8002316 <xQueueGenericSendFromISR+0x5c>
 8002314:	4781                	li	a5,0
 8002316:	e395                	bnez	a5,800233a <xQueueGenericSendFromISR+0x80>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002318:	081187b7          	lui	a5,0x8118
 800231c:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8002320:	fcf40d23          	sb	a5,-38(s0)
    ECLIC->MTH = mth;
 8002324:	000207b7          	lui	a5,0x20
 8002328:	fda44703          	lbu	a4,-38(s0)
 800232c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002330:	0001                	nop
    __RWMB();
 8002332:	0ff0000f          	fence
}
 8002336:	0001                	nop
 8002338:	a001                	j	8002338 <xQueueGenericSendFromISR+0x7e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800233a:	fc042703          	lw	a4,-64(s0)
 800233e:	4789                	li	a5,2
 8002340:	00f71863          	bne	a4,a5,8002350 <xQueueGenericSendFromISR+0x96>
 8002344:	fe842783          	lw	a5,-24(s0)
 8002348:	43f8                	lw	a4,68(a5)
 800234a:	4785                	li	a5,1
 800234c:	00f71463          	bne	a4,a5,8002354 <xQueueGenericSendFromISR+0x9a>
 8002350:	4785                	li	a5,1
 8002352:	a011                	j	8002356 <xQueueGenericSendFromISR+0x9c>
 8002354:	4781                	li	a5,0
 8002356:	e395                	bnez	a5,800237a <xQueueGenericSendFromISR+0xc0>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002358:	081187b7          	lui	a5,0x8118
 800235c:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8002360:	fcf40ca3          	sb	a5,-39(s0)
    ECLIC->MTH = mth;
 8002364:	000207b7          	lui	a5,0x20
 8002368:	fd944703          	lbu	a4,-39(s0)
 800236c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002370:	0001                	nop
    __RWMB();
 8002372:	0ff0000f          	fence
}
 8002376:	0001                	nop
 8002378:	a001                	j	8002378 <xQueueGenericSendFromISR+0xbe>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800237a:	a22ff0ef          	jal	ra,800159c <vPortValidateInterruptPriority>
    return (ECLIC->MTH);
 800237e:	000207b7          	lui	a5,0x20
 8002382:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8002386:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 800238a:	fcf40c23          	sb	a5,-40(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 800238e:	081187b7          	lui	a5,0x8118
 8002392:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8002396:	fcf40ba3          	sb	a5,-41(s0)
    ECLIC->MTH = mth;
 800239a:	000207b7          	lui	a5,0x20
 800239e:	fd744703          	lbu	a4,-41(s0)
 80023a2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80023a6:	0001                	nop
    __RWMB();
 80023a8:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 80023ac:	fd844783          	lbu	a5,-40(s0)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80023b0:	fef42223          	sw	a5,-28(s0)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80023b4:	fe842783          	lw	a5,-24(s0)
 80023b8:	43b8                	lw	a4,64(a5)
 80023ba:	fe842783          	lw	a5,-24(s0)
 80023be:	43fc                	lw	a5,68(a5)
 80023c0:	00f76763          	bltu	a4,a5,80023ce <xQueueGenericSendFromISR+0x114>
 80023c4:	fc042703          	lw	a4,-64(s0)
 80023c8:	4789                	li	a5,2
 80023ca:	08f71063          	bne	a4,a5,800244a <xQueueGenericSendFromISR+0x190>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80023ce:	fe842783          	lw	a5,-24(s0)
 80023d2:	04d7c783          	lbu	a5,77(a5)
 80023d6:	fef401a3          	sb	a5,-29(s0)
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80023da:	fe842783          	lw	a5,-24(s0)
 80023de:	43bc                	lw	a5,64(a5)
 80023e0:	fcf42e23          	sw	a5,-36(s0)
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80023e4:	fc042603          	lw	a2,-64(s0)
 80023e8:	fc842583          	lw	a1,-56(s0)
 80023ec:	fe842503          	lw	a0,-24(s0)
 80023f0:	71a000ef          	jal	ra,8002b0a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80023f4:	fe344783          	lbu	a5,-29(s0)
 80023f8:	07e2                	slli	a5,a5,0x18
 80023fa:	87e1                	srai	a5,a5,0x18
 80023fc:	577d                	li	a4,-1
 80023fe:	02e79763          	bne	a5,a4,800242c <xQueueGenericSendFromISR+0x172>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002402:	fe842783          	lw	a5,-24(s0)
 8002406:	579c                	lw	a5,40(a5)
 8002408:	cf8d                	beqz	a5,8002442 <xQueueGenericSendFromISR+0x188>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800240a:	fe842783          	lw	a5,-24(s0)
 800240e:	02878793          	addi	a5,a5,40
 8002412:	853e                	mv	a0,a5
 8002414:	78c010ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 8002418:	87aa                	mv	a5,a0
 800241a:	c785                	beqz	a5,8002442 <xQueueGenericSendFromISR+0x188>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800241c:	fc442783          	lw	a5,-60(s0)
 8002420:	c38d                	beqz	a5,8002442 <xQueueGenericSendFromISR+0x188>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002422:	fc442783          	lw	a5,-60(s0)
 8002426:	4705                	li	a4,1
 8002428:	c398                	sw	a4,0(a5)
 800242a:	a821                	j	8002442 <xQueueGenericSendFromISR+0x188>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800242c:	fe344783          	lbu	a5,-29(s0)
 8002430:	0785                	addi	a5,a5,1
 8002432:	0ff7f793          	zext.b	a5,a5
 8002436:	07e2                	slli	a5,a5,0x18
 8002438:	87e1                	srai	a5,a5,0x18
 800243a:	fe842703          	lw	a4,-24(s0)
 800243e:	04f706a3          	sb	a5,77(a4) # 3004d <__HEAP_SIZE+0x2f84d>
			}

			xReturn = pdPASS;
 8002442:	4785                	li	a5,1
 8002444:	fef42623          	sw	a5,-20(s0)
		{
 8002448:	a019                	j	800244e <xQueueGenericSendFromISR+0x194>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800244a:	fe042623          	sw	zero,-20(s0)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800244e:	fe442783          	lw	a5,-28(s0)
 8002452:	0ff7f793          	zext.b	a5,a5
 8002456:	fcf40b23          	sb	a5,-42(s0)
 800245a:	fd644783          	lbu	a5,-42(s0)
 800245e:	fcf40aa3          	sb	a5,-43(s0)
    ECLIC->MTH = mth;
 8002462:	000207b7          	lui	a5,0x20
 8002466:	fd544703          	lbu	a4,-43(s0)
 800246a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800246e:	0001                	nop
    __RWMB();
 8002470:	0ff0000f          	fence
}
 8002474:	0001                	nop

	return xReturn;
 8002476:	fec42783          	lw	a5,-20(s0)
}
 800247a:	853e                	mv	a0,a5
 800247c:	50f2                	lw	ra,60(sp)
 800247e:	5462                	lw	s0,56(sp)
 8002480:	6121                	addi	sp,sp,64
 8002482:	8082                	ret

08002484 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002484:	7119                	addi	sp,sp,-128
 8002486:	de86                	sw	ra,124(sp)
 8002488:	dca2                	sw	s0,120(sp)
 800248a:	0100                	addi	s0,sp,128
 800248c:	f8a42623          	sw	a0,-116(s0)
 8002490:	f8b42423          	sw	a1,-120(s0)
 8002494:	f8c42023          	sw	a2,-128(s0)
 8002498:	f8d42223          	sw	a3,-124(s0)
BaseType_t xEntryTimeSet = pdFALSE;
 800249c:	fe042623          	sw	zero,-20(s0)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80024a0:	f8c42783          	lw	a5,-116(s0)
 80024a4:	fef42423          	sw	a5,-24(s0)

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80024a8:	fe842783          	lw	a5,-24(s0)
 80024ac:	e395                	bnez	a5,80024d0 <xQueueReceive+0x4c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80024ae:	081187b7          	lui	a5,0x8118
 80024b2:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80024b6:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 80024ba:	000207b7          	lui	a5,0x20
 80024be:	fe344703          	lbu	a4,-29(s0)
 80024c2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80024c6:	0001                	nop
    __RWMB();
 80024c8:	0ff0000f          	fence
}
 80024cc:	0001                	nop
 80024ce:	a001                	j	80024ce <xQueueReceive+0x4a>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer). */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024d0:	f8842783          	lw	a5,-120(s0)
 80024d4:	e789                	bnez	a5,80024de <xQueueReceive+0x5a>
 80024d6:	fe842783          	lw	a5,-24(s0)
 80024da:	47bc                	lw	a5,72(a5)
 80024dc:	e399                	bnez	a5,80024e2 <xQueueReceive+0x5e>
 80024de:	4785                	li	a5,1
 80024e0:	a011                	j	80024e4 <xQueueReceive+0x60>
 80024e2:	4781                	li	a5,0
 80024e4:	e395                	bnez	a5,8002508 <xQueueReceive+0x84>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80024e6:	081187b7          	lui	a5,0x8118
 80024ea:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80024ee:	fef40123          	sb	a5,-30(s0)
    ECLIC->MTH = mth;
 80024f2:	000207b7          	lui	a5,0x20
 80024f6:	fe244703          	lbu	a4,-30(s0)
 80024fa:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80024fe:	0001                	nop
    __RWMB();
 8002500:	0ff0000f          	fence
}
 8002504:	0001                	nop
 8002506:	a001                	j	8002506 <xQueueReceive+0x82>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002508:	307010ef          	jal	ra,800400e <xTaskGetSchedulerState>
 800250c:	87aa                	mv	a5,a0
 800250e:	eb81                	bnez	a5,800251e <xQueueReceive+0x9a>
 8002510:	f8042603          	lw	a2,-128(s0)
 8002514:	f8442683          	lw	a3,-124(s0)
 8002518:	87b2                	mv	a5,a2
 800251a:	8fd5                	or	a5,a5,a3
 800251c:	e399                	bnez	a5,8002522 <xQueueReceive+0x9e>
 800251e:	4785                	li	a5,1
 8002520:	a011                	j	8002524 <xQueueReceive+0xa0>
 8002522:	4781                	li	a5,0
 8002524:	e395                	bnez	a5,8002548 <xQueueReceive+0xc4>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002526:	081187b7          	lui	a5,0x8118
 800252a:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800252e:	fef400a3          	sb	a5,-31(s0)
    ECLIC->MTH = mth;
 8002532:	000207b7          	lui	a5,0x20
 8002536:	fe144703          	lbu	a4,-31(s0)
 800253a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800253e:	0001                	nop
    __RWMB();
 8002540:	0ff0000f          	fence
}
 8002544:	0001                	nop
 8002546:	a001                	j	8002546 <xQueueReceive+0xc2>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002548:	deafe0ef          	jal	ra,8000b32 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800254c:	fe842783          	lw	a5,-24(s0)
 8002550:	43bc                	lw	a5,64(a5)
 8002552:	fef42223          	sw	a5,-28(s0)

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002556:	fe442783          	lw	a5,-28(s0)
 800255a:	cbdd                	beqz	a5,8002610 <xQueueReceive+0x18c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800255c:	f8842583          	lw	a1,-120(s0)
 8002560:	fe842503          	lw	a0,-24(s0)
 8002564:	2dc1                	jal	8002c34 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002566:	fe442783          	lw	a5,-28(s0)
 800256a:	fff78713          	addi	a4,a5,-1
 800256e:	fe842783          	lw	a5,-24(s0)
 8002572:	c3b8                	sw	a4,64(a5)

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002574:	fe842783          	lw	a5,-24(s0)
 8002578:	4b9c                	lw	a5,16(a5)
 800257a:	c7d9                	beqz	a5,8002608 <xQueueReceive+0x184>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800257c:	fe842783          	lw	a5,-24(s0)
 8002580:	07c1                	addi	a5,a5,16
 8002582:	853e                	mv	a0,a5
 8002584:	61c010ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 8002588:	87aa                	mv	a5,a0
 800258a:	cfbd                	beqz	a5,8002608 <xQueueReceive+0x184>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800258c:	f14027f3          	csrr	a5,mhartid
 8002590:	fcf42e23          	sw	a5,-36(s0)
 8002594:	fdc42783          	lw	a5,-36(s0)
 8002598:	0ff7f793          	zext.b	a5,a5
 800259c:	fcf42c23          	sw	a5,-40(s0)
    return id;
 80025a0:	fd842783          	lw	a5,-40(s0)
    unsigned long hartid = __get_hart_id();
 80025a4:	fcf42a23          	sw	a5,-44(s0)
 80025a8:	fd442783          	lw	a5,-44(s0)
 80025ac:	fcf42823          	sw	a5,-48(s0)
    if (hartid == 0) {
 80025b0:	fd042783          	lw	a5,-48(s0)
 80025b4:	e385                	bnez	a5,80025d4 <xQueueReceive+0x150>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80025b6:	00030737          	lui	a4,0x30
 80025ba:	6785                	lui	a5,0x1
 80025bc:	97ba                	add	a5,a5,a4
 80025be:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80025c2:	000306b7          	lui	a3,0x30
 80025c6:	0017e713          	ori	a4,a5,1
 80025ca:	6785                	lui	a5,0x1
 80025cc:	97b6                	add	a5,a5,a3
 80025ce:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80025d2:	a03d                	j	8002600 <xQueueReceive+0x17c>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80025d4:	fd042783          	lw	a5,-48(s0)
 80025d8:	00279713          	slli	a4,a5,0x2
 80025dc:	000317b7          	lui	a5,0x31
 80025e0:	97ba                	add	a5,a5,a4
 80025e2:	fcf42623          	sw	a5,-52(s0)
 80025e6:	fcc42783          	lw	a5,-52(s0)
 80025ea:	fcf42423          	sw	a5,-56(s0)
 80025ee:	4785                	li	a5,1
 80025f0:	fcf42223          	sw	a5,-60(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80025f4:	fc442783          	lw	a5,-60(s0)
 80025f8:	fc842703          	lw	a4,-56(s0)
 80025fc:	c31c                	sw	a5,0(a4)
}
 80025fe:	0001                	nop
}
 8002600:	0001                	nop
}
 8002602:	0001                	nop
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002604:	0ff0000f          	fence
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002608:	db4fe0ef          	jal	ra,8000bbc <vPortExitCritical>
				return pdPASS;
 800260c:	4785                	li	a5,1
 800260e:	aab9                	j	800276c <xQueueReceive+0x2e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002610:	f8042603          	lw	a2,-128(s0)
 8002614:	f8442683          	lw	a3,-124(s0)
 8002618:	87b2                	mv	a5,a2
 800261a:	8fd5                	or	a5,a5,a3
 800261c:	e789                	bnez	a5,8002626 <xQueueReceive+0x1a2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800261e:	d9efe0ef          	jal	ra,8000bbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002622:	4781                	li	a5,0
 8002624:	a2a1                	j	800276c <xQueueReceive+0x2e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002626:	fec42783          	lw	a5,-20(s0)
 800262a:	eb89                	bnez	a5,800263c <xQueueReceive+0x1b8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800262c:	f9840793          	addi	a5,s0,-104
 8002630:	853e                	mv	a0,a5
 8002632:	666010ef          	jal	ra,8003c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002636:	4785                	li	a5,1
 8002638:	fef42623          	sw	a5,-20(s0)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800263c:	d80fe0ef          	jal	ra,8000bbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002640:	66b000ef          	jal	ra,80034aa <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002644:	ceefe0ef          	jal	ra,8000b32 <vPortEnterCritical>
 8002648:	fe842783          	lw	a5,-24(s0)
 800264c:	04c7c783          	lbu	a5,76(a5) # 3104c <__HEAP_SIZE+0x3084c>
 8002650:	07e2                	slli	a5,a5,0x18
 8002652:	87e1                	srai	a5,a5,0x18
 8002654:	577d                	li	a4,-1
 8002656:	00e79663          	bne	a5,a4,8002662 <xQueueReceive+0x1de>
 800265a:	fe842783          	lw	a5,-24(s0)
 800265e:	04078623          	sb	zero,76(a5)
 8002662:	fe842783          	lw	a5,-24(s0)
 8002666:	04d7c783          	lbu	a5,77(a5)
 800266a:	07e2                	slli	a5,a5,0x18
 800266c:	87e1                	srai	a5,a5,0x18
 800266e:	577d                	li	a4,-1
 8002670:	00e79663          	bne	a5,a4,800267c <xQueueReceive+0x1f8>
 8002674:	fe842783          	lw	a5,-24(s0)
 8002678:	040786a3          	sb	zero,77(a5)
 800267c:	d40fe0ef          	jal	ra,8000bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002680:	f8040713          	addi	a4,s0,-128
 8002684:	f9840793          	addi	a5,s0,-104
 8002688:	85ba                	mv	a1,a4
 800268a:	853e                	mv	a0,a5
 800268c:	640010ef          	jal	ra,8003ccc <xTaskCheckForTimeOut>
 8002690:	87aa                	mv	a5,a0
 8002692:	e3e9                	bnez	a5,8002754 <xQueueReceive+0x2d0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002694:	fe842503          	lw	a0,-24(s0)
 8002698:	6d2000ef          	jal	ra,8002d6a <prvIsQueueEmpty>
 800269c:	87aa                	mv	a5,a0
 800269e:	c7cd                	beqz	a5,8002748 <xQueueReceive+0x2c4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80026a0:	fe842783          	lw	a5,-24(s0)
 80026a4:	02878693          	addi	a3,a5,40
 80026a8:	f8042703          	lw	a4,-128(s0)
 80026ac:	f8442783          	lw	a5,-124(s0)
 80026b0:	85ba                	mv	a1,a4
 80026b2:	863e                	mv	a2,a5
 80026b4:	8536                	mv	a0,a3
 80026b6:	3fe010ef          	jal	ra,8003ab4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80026ba:	fe842503          	lw	a0,-24(s0)
 80026be:	23c5                	jal	8002c9e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80026c0:	60d000ef          	jal	ra,80034cc <xTaskResumeAll>
 80026c4:	87aa                	mv	a5,a0
 80026c6:	e80791e3          	bnez	a5,8002548 <xQueueReceive+0xc4>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80026ca:	f14027f3          	csrr	a5,mhartid
 80026ce:	fcf42023          	sw	a5,-64(s0)
 80026d2:	fc042783          	lw	a5,-64(s0)
 80026d6:	0ff7f793          	zext.b	a5,a5
 80026da:	faf42e23          	sw	a5,-68(s0)
    return id;
 80026de:	fbc42783          	lw	a5,-68(s0)
    unsigned long hartid = __get_hart_id();
 80026e2:	faf42c23          	sw	a5,-72(s0)
 80026e6:	fb842783          	lw	a5,-72(s0)
 80026ea:	faf42a23          	sw	a5,-76(s0)
    if (hartid == 0) {
 80026ee:	fb442783          	lw	a5,-76(s0)
 80026f2:	e385                	bnez	a5,8002712 <xQueueReceive+0x28e>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80026f4:	00030737          	lui	a4,0x30
 80026f8:	6785                	lui	a5,0x1
 80026fa:	97ba                	add	a5,a5,a4
 80026fc:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002700:	000306b7          	lui	a3,0x30
 8002704:	0017e713          	ori	a4,a5,1
 8002708:	6785                	lui	a5,0x1
 800270a:	97b6                	add	a5,a5,a3
 800270c:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002710:	a03d                	j	800273e <xQueueReceive+0x2ba>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8002712:	fb442783          	lw	a5,-76(s0)
 8002716:	00279713          	slli	a4,a5,0x2
 800271a:	000317b7          	lui	a5,0x31
 800271e:	97ba                	add	a5,a5,a4
 8002720:	faf42823          	sw	a5,-80(s0)
 8002724:	fb042783          	lw	a5,-80(s0)
 8002728:	faf42623          	sw	a5,-84(s0)
 800272c:	4785                	li	a5,1
 800272e:	faf42423          	sw	a5,-88(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8002732:	fa842783          	lw	a5,-88(s0)
 8002736:	fac42703          	lw	a4,-84(s0)
 800273a:	c31c                	sw	a5,0(a4)
}
 800273c:	0001                	nop
}
 800273e:	0001                	nop
}
 8002740:	0001                	nop
				{
					portYIELD_WITHIN_API();
 8002742:	0ff0000f          	fence
 8002746:	b509                	j	8002548 <xQueueReceive+0xc4>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002748:	fe842503          	lw	a0,-24(s0)
 800274c:	2b89                	jal	8002c9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800274e:	57f000ef          	jal	ra,80034cc <xTaskResumeAll>
 8002752:	bbdd                	j	8002548 <xQueueReceive+0xc4>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002754:	fe842503          	lw	a0,-24(s0)
 8002758:	2399                	jal	8002c9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800275a:	573000ef          	jal	ra,80034cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800275e:	fe842503          	lw	a0,-24(s0)
 8002762:	2521                	jal	8002d6a <prvIsQueueEmpty>
 8002764:	87aa                	mv	a5,a0
 8002766:	de0781e3          	beqz	a5,8002548 <xQueueReceive+0xc4>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800276a:	4781                	li	a5,0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800276c:	853e                	mv	a0,a5
 800276e:	50f6                	lw	ra,124(sp)
 8002770:	5466                	lw	s0,120(sp)
 8002772:	6109                	addi	sp,sp,128
 8002774:	8082                	ret

08002776 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002776:	7175                	addi	sp,sp,-144
 8002778:	c706                	sw	ra,140(sp)
 800277a:	c522                	sw	s0,136(sp)
 800277c:	0900                	addi	s0,sp,144
 800277e:	f6a42e23          	sw	a0,-132(s0)
 8002782:	f6b42823          	sw	a1,-144(s0)
 8002786:	f6c42a23          	sw	a2,-140(s0)
BaseType_t xEntryTimeSet = pdFALSE;
 800278a:	fe042623          	sw	zero,-20(s0)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800278e:	f7c42783          	lw	a5,-132(s0)
 8002792:	fef42223          	sw	a5,-28(s0)

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002796:	fe042423          	sw	zero,-24(s0)
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800279a:	fe442783          	lw	a5,-28(s0)
 800279e:	e395                	bnez	a5,80027c2 <xQueueSemaphoreTake+0x4c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80027a0:	081187b7          	lui	a5,0x8118
 80027a4:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80027a8:	fcf40da3          	sb	a5,-37(s0)
    ECLIC->MTH = mth;
 80027ac:	000207b7          	lui	a5,0x20
 80027b0:	fdb44703          	lbu	a4,-37(s0)
 80027b4:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80027b8:	0001                	nop
    __RWMB();
 80027ba:	0ff0000f          	fence
}
 80027be:	0001                	nop
 80027c0:	a001                	j	80027c0 <xQueueSemaphoreTake+0x4a>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80027c2:	fe442783          	lw	a5,-28(s0)
 80027c6:	47bc                	lw	a5,72(a5)
 80027c8:	c395                	beqz	a5,80027ec <xQueueSemaphoreTake+0x76>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80027ca:	081187b7          	lui	a5,0x8118
 80027ce:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80027d2:	fcf40d23          	sb	a5,-38(s0)
    ECLIC->MTH = mth;
 80027d6:	000207b7          	lui	a5,0x20
 80027da:	fda44703          	lbu	a4,-38(s0)
 80027de:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80027e2:	0001                	nop
    __RWMB();
 80027e4:	0ff0000f          	fence
}
 80027e8:	0001                	nop
 80027ea:	a001                	j	80027ea <xQueueSemaphoreTake+0x74>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027ec:	023010ef          	jal	ra,800400e <xTaskGetSchedulerState>
 80027f0:	87aa                	mv	a5,a0
 80027f2:	eb81                	bnez	a5,8002802 <xQueueSemaphoreTake+0x8c>
 80027f4:	f7042603          	lw	a2,-144(s0)
 80027f8:	f7442683          	lw	a3,-140(s0)
 80027fc:	87b2                	mv	a5,a2
 80027fe:	8fd5                	or	a5,a5,a3
 8002800:	e399                	bnez	a5,8002806 <xQueueSemaphoreTake+0x90>
 8002802:	4785                	li	a5,1
 8002804:	a011                	j	8002808 <xQueueSemaphoreTake+0x92>
 8002806:	4781                	li	a5,0
 8002808:	e395                	bnez	a5,800282c <xQueueSemaphoreTake+0xb6>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800280a:	081187b7          	lui	a5,0x8118
 800280e:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8002812:	fcf40ca3          	sb	a5,-39(s0)
    ECLIC->MTH = mth;
 8002816:	000207b7          	lui	a5,0x20
 800281a:	fd944703          	lbu	a4,-39(s0)
 800281e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8002822:	0001                	nop
    __RWMB();
 8002824:	0ff0000f          	fence
}
 8002828:	0001                	nop
 800282a:	a001                	j	800282a <xQueueSemaphoreTake+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800282c:	b06fe0ef          	jal	ra,8000b32 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002830:	fe442783          	lw	a5,-28(s0)
 8002834:	43bc                	lw	a5,64(a5)
 8002836:	fef42023          	sw	a5,-32(s0)

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800283a:	fe042783          	lw	a5,-32(s0)
 800283e:	c3e1                	beqz	a5,80028fe <xQueueSemaphoreTake+0x188>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002840:	fe042783          	lw	a5,-32(s0)
 8002844:	fff78713          	addi	a4,a5,-1
 8002848:	fe442783          	lw	a5,-28(s0)
 800284c:	c3b8                	sw	a4,64(a5)

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800284e:	fe442783          	lw	a5,-28(s0)
 8002852:	439c                	lw	a5,0(a5)
 8002854:	e799                	bnez	a5,8002862 <xQueueSemaphoreTake+0xec>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002856:	411010ef          	jal	ra,8004466 <pvTaskIncrementMutexHeldCount>
 800285a:	872a                	mv	a4,a0
 800285c:	fe442783          	lw	a5,-28(s0)
 8002860:	c798                	sw	a4,8(a5)
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002862:	fe442783          	lw	a5,-28(s0)
 8002866:	4b9c                	lw	a5,16(a5)
 8002868:	c7d9                	beqz	a5,80028f6 <xQueueSemaphoreTake+0x180>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800286a:	fe442783          	lw	a5,-28(s0)
 800286e:	07c1                	addi	a5,a5,16
 8002870:	853e                	mv	a0,a5
 8002872:	32e010ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 8002876:	87aa                	mv	a5,a0
 8002878:	cfbd                	beqz	a5,80028f6 <xQueueSemaphoreTake+0x180>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800287a:	f14027f3          	csrr	a5,mhartid
 800287e:	fcf42a23          	sw	a5,-44(s0)
 8002882:	fd442783          	lw	a5,-44(s0)
 8002886:	0ff7f793          	zext.b	a5,a5
 800288a:	fcf42823          	sw	a5,-48(s0)
    return id;
 800288e:	fd042783          	lw	a5,-48(s0)
    unsigned long hartid = __get_hart_id();
 8002892:	fcf42623          	sw	a5,-52(s0)
 8002896:	fcc42783          	lw	a5,-52(s0)
 800289a:	fcf42423          	sw	a5,-56(s0)
    if (hartid == 0) {
 800289e:	fc842783          	lw	a5,-56(s0)
 80028a2:	e385                	bnez	a5,80028c2 <xQueueSemaphoreTake+0x14c>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80028a4:	00030737          	lui	a4,0x30
 80028a8:	6785                	lui	a5,0x1
 80028aa:	97ba                	add	a5,a5,a4
 80028ac:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80028b0:	000306b7          	lui	a3,0x30
 80028b4:	0017e713          	ori	a4,a5,1
 80028b8:	6785                	lui	a5,0x1
 80028ba:	97b6                	add	a5,a5,a3
 80028bc:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80028c0:	a03d                	j	80028ee <xQueueSemaphoreTake+0x178>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80028c2:	fc842783          	lw	a5,-56(s0)
 80028c6:	00279713          	slli	a4,a5,0x2
 80028ca:	000317b7          	lui	a5,0x31
 80028ce:	97ba                	add	a5,a5,a4
 80028d0:	fcf42223          	sw	a5,-60(s0)
 80028d4:	fc442783          	lw	a5,-60(s0)
 80028d8:	fcf42023          	sw	a5,-64(s0)
 80028dc:	4785                	li	a5,1
 80028de:	faf42e23          	sw	a5,-68(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80028e2:	fbc42783          	lw	a5,-68(s0)
 80028e6:	fc042703          	lw	a4,-64(s0)
 80028ea:	c31c                	sw	a5,0(a4)
}
 80028ec:	0001                	nop
}
 80028ee:	0001                	nop
}
 80028f0:	0001                	nop
					{
						queueYIELD_IF_USING_PREEMPTION();
 80028f2:	0ff0000f          	fence
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80028f6:	ac6fe0ef          	jal	ra,8000bbc <vPortExitCritical>
				return pdPASS;
 80028fa:	4785                	li	a5,1
 80028fc:	a2f9                	j	8002aca <xQueueSemaphoreTake+0x354>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80028fe:	f7042603          	lw	a2,-144(s0)
 8002902:	f7442683          	lw	a3,-140(s0)
 8002906:	87b2                	mv	a5,a2
 8002908:	8fd5                	or	a5,a5,a3
 800290a:	eb8d                	bnez	a5,800293c <xQueueSemaphoreTake+0x1c6>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800290c:	fe842783          	lw	a5,-24(s0)
 8002910:	c395                	beqz	a5,8002934 <xQueueSemaphoreTake+0x1be>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002912:	081187b7          	lui	a5,0x8118
 8002916:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800291a:	faf40da3          	sb	a5,-69(s0)
    ECLIC->MTH = mth;
 800291e:	000207b7          	lui	a5,0x20
 8002922:	fbb44703          	lbu	a4,-69(s0)
 8002926:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800292a:	0001                	nop
    __RWMB();
 800292c:	0ff0000f          	fence
}
 8002930:	0001                	nop
 8002932:	a001                	j	8002932 <xQueueSemaphoreTake+0x1bc>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002934:	a88fe0ef          	jal	ra,8000bbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002938:	4781                	li	a5,0
 800293a:	aa41                	j	8002aca <xQueueSemaphoreTake+0x354>
				}
				else if( xEntryTimeSet == pdFALSE )
 800293c:	fec42783          	lw	a5,-20(s0)
 8002940:	eb89                	bnez	a5,8002952 <xQueueSemaphoreTake+0x1dc>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002942:	f8840793          	addi	a5,s0,-120
 8002946:	853e                	mv	a0,a5
 8002948:	350010ef          	jal	ra,8003c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800294c:	4785                	li	a5,1
 800294e:	fef42623          	sw	a5,-20(s0)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002952:	a6afe0ef          	jal	ra,8000bbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002956:	355000ef          	jal	ra,80034aa <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800295a:	9d8fe0ef          	jal	ra,8000b32 <vPortEnterCritical>
 800295e:	fe442783          	lw	a5,-28(s0)
 8002962:	04c7c783          	lbu	a5,76(a5)
 8002966:	07e2                	slli	a5,a5,0x18
 8002968:	87e1                	srai	a5,a5,0x18
 800296a:	577d                	li	a4,-1
 800296c:	00e79663          	bne	a5,a4,8002978 <xQueueSemaphoreTake+0x202>
 8002970:	fe442783          	lw	a5,-28(s0)
 8002974:	04078623          	sb	zero,76(a5)
 8002978:	fe442783          	lw	a5,-28(s0)
 800297c:	04d7c783          	lbu	a5,77(a5)
 8002980:	07e2                	slli	a5,a5,0x18
 8002982:	87e1                	srai	a5,a5,0x18
 8002984:	577d                	li	a4,-1
 8002986:	00e79663          	bne	a5,a4,8002992 <xQueueSemaphoreTake+0x21c>
 800298a:	fe442783          	lw	a5,-28(s0)
 800298e:	040786a3          	sb	zero,77(a5)
 8002992:	a2afe0ef          	jal	ra,8000bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002996:	f7040713          	addi	a4,s0,-144
 800299a:	f8840793          	addi	a5,s0,-120
 800299e:	85ba                	mv	a1,a4
 80029a0:	853e                	mv	a0,a5
 80029a2:	32a010ef          	jal	ra,8003ccc <xTaskCheckForTimeOut>
 80029a6:	87aa                	mv	a5,a0
 80029a8:	0e079163          	bnez	a5,8002a8a <xQueueSemaphoreTake+0x314>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029ac:	fe442503          	lw	a0,-28(s0)
 80029b0:	2e6d                	jal	8002d6a <prvIsQueueEmpty>
 80029b2:	87aa                	mv	a5,a0
 80029b4:	c7e9                	beqz	a5,8002a7e <xQueueSemaphoreTake+0x308>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80029b6:	fe442783          	lw	a5,-28(s0)
 80029ba:	439c                	lw	a5,0(a5)
 80029bc:	ef89                	bnez	a5,80029d6 <xQueueSemaphoreTake+0x260>
					{
						taskENTER_CRITICAL();
 80029be:	974fe0ef          	jal	ra,8000b32 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80029c2:	fe442783          	lw	a5,-28(s0)
 80029c6:	479c                	lw	a5,8(a5)
 80029c8:	853e                	mv	a0,a5
 80029ca:	67e010ef          	jal	ra,8004048 <xTaskPriorityInherit>
 80029ce:	fea42423          	sw	a0,-24(s0)
						}
						taskEXIT_CRITICAL();
 80029d2:	9eafe0ef          	jal	ra,8000bbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80029d6:	fe442783          	lw	a5,-28(s0)
 80029da:	02878693          	addi	a3,a5,40
 80029de:	f7042703          	lw	a4,-144(s0)
 80029e2:	f7442783          	lw	a5,-140(s0)
 80029e6:	85ba                	mv	a1,a4
 80029e8:	863e                	mv	a2,a5
 80029ea:	8536                	mv	a0,a3
 80029ec:	0c8010ef          	jal	ra,8003ab4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80029f0:	fe442503          	lw	a0,-28(s0)
 80029f4:	246d                	jal	8002c9e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80029f6:	2d7000ef          	jal	ra,80034cc <xTaskResumeAll>
 80029fa:	87aa                	mv	a5,a0
 80029fc:	e20798e3          	bnez	a5,800282c <xQueueSemaphoreTake+0xb6>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8002a00:	f14027f3          	csrr	a5,mhartid
 8002a04:	faf42a23          	sw	a5,-76(s0)
 8002a08:	fb442783          	lw	a5,-76(s0)
 8002a0c:	0ff7f793          	zext.b	a5,a5
 8002a10:	faf42823          	sw	a5,-80(s0)
    return id;
 8002a14:	fb042783          	lw	a5,-80(s0)
    unsigned long hartid = __get_hart_id();
 8002a18:	faf42623          	sw	a5,-84(s0)
 8002a1c:	fac42783          	lw	a5,-84(s0)
 8002a20:	faf42423          	sw	a5,-88(s0)
    if (hartid == 0) {
 8002a24:	fa842783          	lw	a5,-88(s0)
 8002a28:	e385                	bnez	a5,8002a48 <xQueueSemaphoreTake+0x2d2>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8002a2a:	00030737          	lui	a4,0x30
 8002a2e:	6785                	lui	a5,0x1
 8002a30:	97ba                	add	a5,a5,a4
 8002a32:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8002a36:	000306b7          	lui	a3,0x30
 8002a3a:	0017e713          	ori	a4,a5,1
 8002a3e:	6785                	lui	a5,0x1
 8002a40:	97b6                	add	a5,a5,a3
 8002a42:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8002a46:	a03d                	j	8002a74 <xQueueSemaphoreTake+0x2fe>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8002a48:	fa842783          	lw	a5,-88(s0)
 8002a4c:	00279713          	slli	a4,a5,0x2
 8002a50:	000317b7          	lui	a5,0x31
 8002a54:	97ba                	add	a5,a5,a4
 8002a56:	faf42223          	sw	a5,-92(s0)
 8002a5a:	fa442783          	lw	a5,-92(s0)
 8002a5e:	faf42023          	sw	a5,-96(s0)
 8002a62:	4785                	li	a5,1
 8002a64:	f8f42e23          	sw	a5,-100(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8002a68:	f9c42783          	lw	a5,-100(s0)
 8002a6c:	fa042703          	lw	a4,-96(s0)
 8002a70:	c31c                	sw	a5,0(a4)
}
 8002a72:	0001                	nop
}
 8002a74:	0001                	nop
}
 8002a76:	0001                	nop
				{
					portYIELD_WITHIN_API();
 8002a78:	0ff0000f          	fence
 8002a7c:	bb45                	j	800282c <xQueueSemaphoreTake+0xb6>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8002a7e:	fe442503          	lw	a0,-28(s0)
 8002a82:	2c31                	jal	8002c9e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002a84:	249000ef          	jal	ra,80034cc <xTaskResumeAll>
 8002a88:	b355                	j	800282c <xQueueSemaphoreTake+0xb6>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002a8a:	fe442503          	lw	a0,-28(s0)
 8002a8e:	2c01                	jal	8002c9e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002a90:	23d000ef          	jal	ra,80034cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a94:	fe442503          	lw	a0,-28(s0)
 8002a98:	2cc9                	jal	8002d6a <prvIsQueueEmpty>
 8002a9a:	87aa                	mv	a5,a0
 8002a9c:	d80788e3          	beqz	a5,800282c <xQueueSemaphoreTake+0xb6>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8002aa0:	fe842783          	lw	a5,-24(s0)
 8002aa4:	c395                	beqz	a5,8002ac8 <xQueueSemaphoreTake+0x352>
					{
						taskENTER_CRITICAL();
 8002aa6:	88cfe0ef          	jal	ra,8000b32 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002aaa:	fe442503          	lw	a0,-28(s0)
 8002aae:	201d                	jal	8002ad4 <prvGetDisinheritPriorityAfterTimeout>
 8002ab0:	fca42e23          	sw	a0,-36(s0)
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002ab4:	fe442783          	lw	a5,-28(s0)
 8002ab8:	479c                	lw	a5,8(a5)
 8002aba:	fdc42583          	lw	a1,-36(s0)
 8002abe:	853e                	mv	a0,a5
 8002ac0:	015010ef          	jal	ra,80042d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002ac4:	8f8fe0ef          	jal	ra,8000bbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002ac8:	4781                	li	a5,0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002aca:	853e                	mv	a0,a5
 8002acc:	40ba                	lw	ra,140(sp)
 8002ace:	442a                	lw	s0,136(sp)
 8002ad0:	6149                	addi	sp,sp,144
 8002ad2:	8082                	ret

08002ad4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002ad4:	7179                	addi	sp,sp,-48
 8002ad6:	d622                	sw	s0,44(sp)
 8002ad8:	1800                	addi	s0,sp,48
 8002ada:	fca42e23          	sw	a0,-36(s0)
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002ade:	fdc42783          	lw	a5,-36(s0)
 8002ae2:	579c                	lw	a5,40(a5)
 8002ae4:	cb99                	beqz	a5,8002afa <prvGetDisinheritPriorityAfterTimeout+0x26>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002ae6:	fdc42783          	lw	a5,-36(s0)
 8002aea:	5f9c                	lw	a5,56(a5)
 8002aec:	4398                	lw	a4,0(a5)
 8002aee:	43dc                	lw	a5,4(a5)
 8002af0:	47a1                	li	a5,8
 8002af2:	8f99                	sub	a5,a5,a4
 8002af4:	fef42623          	sw	a5,-20(s0)
 8002af8:	a019                	j	8002afe <prvGetDisinheritPriorityAfterTimeout+0x2a>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002afa:	fe042623          	sw	zero,-20(s0)
		}

		return uxHighestPriorityOfWaitingTasks;
 8002afe:	fec42783          	lw	a5,-20(s0)
	}
 8002b02:	853e                	mv	a0,a5
 8002b04:	5432                	lw	s0,44(sp)
 8002b06:	6145                	addi	sp,sp,48
 8002b08:	8082                	ret

08002b0a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b0a:	7179                	addi	sp,sp,-48
 8002b0c:	d606                	sw	ra,44(sp)
 8002b0e:	d422                	sw	s0,40(sp)
 8002b10:	1800                	addi	s0,sp,48
 8002b12:	fca42e23          	sw	a0,-36(s0)
 8002b16:	fcb42c23          	sw	a1,-40(s0)
 8002b1a:	fcc42a23          	sw	a2,-44(s0)
BaseType_t xReturn = pdFALSE;
 8002b1e:	fe042623          	sw	zero,-20(s0)
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b22:	fdc42783          	lw	a5,-36(s0)
 8002b26:	43bc                	lw	a5,64(a5)
 8002b28:	fef42423          	sw	a5,-24(s0)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b2c:	fdc42783          	lw	a5,-36(s0)
 8002b30:	47bc                	lw	a5,72(a5)
 8002b32:	e395                	bnez	a5,8002b56 <prvCopyDataToQueue+0x4c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b34:	fdc42783          	lw	a5,-36(s0)
 8002b38:	439c                	lw	a5,0(a5)
 8002b3a:	eff9                	bnez	a5,8002c18 <prvCopyDataToQueue+0x10e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b3c:	fdc42783          	lw	a5,-36(s0)
 8002b40:	479c                	lw	a5,8(a5)
 8002b42:	853e                	mv	a0,a5
 8002b44:	646010ef          	jal	ra,800418a <xTaskPriorityDisinherit>
 8002b48:	fea42623          	sw	a0,-20(s0)
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b4c:	fdc42783          	lw	a5,-36(s0)
 8002b50:	0007a423          	sw	zero,8(a5) # 31008 <__HEAP_SIZE+0x30808>
 8002b54:	a0d1                	j	8002c18 <prvCopyDataToQueue+0x10e>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002b56:	fd442783          	lw	a5,-44(s0)
 8002b5a:	e7b1                	bnez	a5,8002ba6 <prvCopyDataToQueue+0x9c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b5c:	fdc42783          	lw	a5,-36(s0)
 8002b60:	43d8                	lw	a4,4(a5)
 8002b62:	fdc42783          	lw	a5,-36(s0)
 8002b66:	47bc                	lw	a5,72(a5)
 8002b68:	863e                	mv	a2,a5
 8002b6a:	fd842583          	lw	a1,-40(s0)
 8002b6e:	853a                	mv	a0,a4
 8002b70:	079130ef          	jal	ra,80163e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b74:	fdc42783          	lw	a5,-36(s0)
 8002b78:	43d8                	lw	a4,4(a5)
 8002b7a:	fdc42783          	lw	a5,-36(s0)
 8002b7e:	47bc                	lw	a5,72(a5)
 8002b80:	973e                	add	a4,a4,a5
 8002b82:	fdc42783          	lw	a5,-36(s0)
 8002b86:	c3d8                	sw	a4,4(a5)
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b88:	fdc42783          	lw	a5,-36(s0)
 8002b8c:	43d8                	lw	a4,4(a5)
 8002b8e:	fdc42783          	lw	a5,-36(s0)
 8002b92:	479c                	lw	a5,8(a5)
 8002b94:	08f76263          	bltu	a4,a5,8002c18 <prvCopyDataToQueue+0x10e>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b98:	fdc42783          	lw	a5,-36(s0)
 8002b9c:	4398                	lw	a4,0(a5)
 8002b9e:	fdc42783          	lw	a5,-36(s0)
 8002ba2:	c3d8                	sw	a4,4(a5)
 8002ba4:	a895                	j	8002c18 <prvCopyDataToQueue+0x10e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002ba6:	fdc42783          	lw	a5,-36(s0)
 8002baa:	47d8                	lw	a4,12(a5)
 8002bac:	fdc42783          	lw	a5,-36(s0)
 8002bb0:	47bc                	lw	a5,72(a5)
 8002bb2:	863e                	mv	a2,a5
 8002bb4:	fd842583          	lw	a1,-40(s0)
 8002bb8:	853a                	mv	a0,a4
 8002bba:	02f130ef          	jal	ra,80163e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002bbe:	fdc42783          	lw	a5,-36(s0)
 8002bc2:	47d8                	lw	a4,12(a5)
 8002bc4:	fdc42783          	lw	a5,-36(s0)
 8002bc8:	47bc                	lw	a5,72(a5)
 8002bca:	40f007b3          	neg	a5,a5
 8002bce:	973e                	add	a4,a4,a5
 8002bd0:	fdc42783          	lw	a5,-36(s0)
 8002bd4:	c7d8                	sw	a4,12(a5)
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bd6:	fdc42783          	lw	a5,-36(s0)
 8002bda:	47d8                	lw	a4,12(a5)
 8002bdc:	fdc42783          	lw	a5,-36(s0)
 8002be0:	439c                	lw	a5,0(a5)
 8002be2:	00f77e63          	bgeu	a4,a5,8002bfe <prvCopyDataToQueue+0xf4>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002be6:	fdc42783          	lw	a5,-36(s0)
 8002bea:	4798                	lw	a4,8(a5)
 8002bec:	fdc42783          	lw	a5,-36(s0)
 8002bf0:	47bc                	lw	a5,72(a5)
 8002bf2:	40f007b3          	neg	a5,a5
 8002bf6:	973e                	add	a4,a4,a5
 8002bf8:	fdc42783          	lw	a5,-36(s0)
 8002bfc:	c7d8                	sw	a4,12(a5)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002bfe:	fd442703          	lw	a4,-44(s0)
 8002c02:	4789                	li	a5,2
 8002c04:	00f71a63          	bne	a4,a5,8002c18 <prvCopyDataToQueue+0x10e>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c08:	fe842783          	lw	a5,-24(s0)
 8002c0c:	c791                	beqz	a5,8002c18 <prvCopyDataToQueue+0x10e>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002c0e:	fe842783          	lw	a5,-24(s0)
 8002c12:	17fd                	addi	a5,a5,-1
 8002c14:	fef42423          	sw	a5,-24(s0)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c18:	fe842783          	lw	a5,-24(s0)
 8002c1c:	00178713          	addi	a4,a5,1
 8002c20:	fdc42783          	lw	a5,-36(s0)
 8002c24:	c3b8                	sw	a4,64(a5)

	return xReturn;
 8002c26:	fec42783          	lw	a5,-20(s0)
}
 8002c2a:	853e                	mv	a0,a5
 8002c2c:	50b2                	lw	ra,44(sp)
 8002c2e:	5422                	lw	s0,40(sp)
 8002c30:	6145                	addi	sp,sp,48
 8002c32:	8082                	ret

08002c34 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c34:	1101                	addi	sp,sp,-32
 8002c36:	ce06                	sw	ra,28(sp)
 8002c38:	cc22                	sw	s0,24(sp)
 8002c3a:	1000                	addi	s0,sp,32
 8002c3c:	fea42623          	sw	a0,-20(s0)
 8002c40:	feb42423          	sw	a1,-24(s0)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c44:	fec42783          	lw	a5,-20(s0)
 8002c48:	47bc                	lw	a5,72(a5)
 8002c4a:	c7a9                	beqz	a5,8002c94 <prvCopyDataFromQueue+0x60>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002c4c:	fec42783          	lw	a5,-20(s0)
 8002c50:	47d8                	lw	a4,12(a5)
 8002c52:	fec42783          	lw	a5,-20(s0)
 8002c56:	47bc                	lw	a5,72(a5)
 8002c58:	973e                	add	a4,a4,a5
 8002c5a:	fec42783          	lw	a5,-20(s0)
 8002c5e:	c7d8                	sw	a4,12(a5)
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c60:	fec42783          	lw	a5,-20(s0)
 8002c64:	47d8                	lw	a4,12(a5)
 8002c66:	fec42783          	lw	a5,-20(s0)
 8002c6a:	479c                	lw	a5,8(a5)
 8002c6c:	00f76863          	bltu	a4,a5,8002c7c <prvCopyDataFromQueue+0x48>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c70:	fec42783          	lw	a5,-20(s0)
 8002c74:	4398                	lw	a4,0(a5)
 8002c76:	fec42783          	lw	a5,-20(s0)
 8002c7a:	c7d8                	sw	a4,12(a5)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c7c:	fec42783          	lw	a5,-20(s0)
 8002c80:	47d8                	lw	a4,12(a5)
 8002c82:	fec42783          	lw	a5,-20(s0)
 8002c86:	47bc                	lw	a5,72(a5)
 8002c88:	863e                	mv	a2,a5
 8002c8a:	85ba                	mv	a1,a4
 8002c8c:	fe842503          	lw	a0,-24(s0)
 8002c90:	758130ef          	jal	ra,80163e8 <memcpy>
	}
}
 8002c94:	0001                	nop
 8002c96:	40f2                	lw	ra,28(sp)
 8002c98:	4462                	lw	s0,24(sp)
 8002c9a:	6105                	addi	sp,sp,32
 8002c9c:	8082                	ret

08002c9e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c9e:	7179                	addi	sp,sp,-48
 8002ca0:	d606                	sw	ra,44(sp)
 8002ca2:	d422                	sw	s0,40(sp)
 8002ca4:	1800                	addi	s0,sp,48
 8002ca6:	fca42e23          	sw	a0,-36(s0)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002caa:	e89fd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002cae:	fdc42783          	lw	a5,-36(s0)
 8002cb2:	04d7c783          	lbu	a5,77(a5)
 8002cb6:	fef407a3          	sb	a5,-17(s0)

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002cba:	a03d                	j	8002ce8 <prvUnlockQueue+0x4a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cbc:	fdc42783          	lw	a5,-36(s0)
 8002cc0:	579c                	lw	a5,40(a5)
 8002cc2:	cb95                	beqz	a5,8002cf6 <prvUnlockQueue+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cc4:	fdc42783          	lw	a5,-36(s0)
 8002cc8:	02878793          	addi	a5,a5,40
 8002ccc:	853e                	mv	a0,a5
 8002cce:	6d3000ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 8002cd2:	87aa                	mv	a5,a0
 8002cd4:	c399                	beqz	a5,8002cda <prvUnlockQueue+0x3c>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002cd6:	17e010ef          	jal	ra,8003e54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002cda:	fef44783          	lbu	a5,-17(s0)
 8002cde:	17fd                	addi	a5,a5,-1
 8002ce0:	0ff7f793          	zext.b	a5,a5
 8002ce4:	fef407a3          	sb	a5,-17(s0)
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ce8:	fef44783          	lbu	a5,-17(s0)
 8002cec:	07e2                	slli	a5,a5,0x18
 8002cee:	87e1                	srai	a5,a5,0x18
 8002cf0:	fcf046e3          	bgtz	a5,8002cbc <prvUnlockQueue+0x1e>
 8002cf4:	a011                	j	8002cf8 <prvUnlockQueue+0x5a>
					break;
 8002cf6:	0001                	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002cf8:	fdc42783          	lw	a5,-36(s0)
 8002cfc:	577d                	li	a4,-1
 8002cfe:	04e786a3          	sb	a4,77(a5)
	}
	taskEXIT_CRITICAL();
 8002d02:	ebbfd0ef          	jal	ra,8000bbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002d06:	e2dfd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002d0a:	fdc42783          	lw	a5,-36(s0)
 8002d0e:	04c7c783          	lbu	a5,76(a5)
 8002d12:	fef40723          	sb	a5,-18(s0)

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d16:	a035                	j	8002d42 <prvUnlockQueue+0xa4>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d18:	fdc42783          	lw	a5,-36(s0)
 8002d1c:	4b9c                	lw	a5,16(a5)
 8002d1e:	cb8d                	beqz	a5,8002d50 <prvUnlockQueue+0xb2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d20:	fdc42783          	lw	a5,-36(s0)
 8002d24:	07c1                	addi	a5,a5,16
 8002d26:	853e                	mv	a0,a5
 8002d28:	679000ef          	jal	ra,8003ba0 <xTaskRemoveFromEventList>
 8002d2c:	87aa                	mv	a5,a0
 8002d2e:	c399                	beqz	a5,8002d34 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 8002d30:	124010ef          	jal	ra,8003e54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002d34:	fee44783          	lbu	a5,-18(s0)
 8002d38:	17fd                	addi	a5,a5,-1
 8002d3a:	0ff7f793          	zext.b	a5,a5
 8002d3e:	fef40723          	sb	a5,-18(s0)
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d42:	fee44783          	lbu	a5,-18(s0)
 8002d46:	07e2                	slli	a5,a5,0x18
 8002d48:	87e1                	srai	a5,a5,0x18
 8002d4a:	fcf047e3          	bgtz	a5,8002d18 <prvUnlockQueue+0x7a>
 8002d4e:	a011                	j	8002d52 <prvUnlockQueue+0xb4>
			}
			else
			{
				break;
 8002d50:	0001                	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002d52:	fdc42783          	lw	a5,-36(s0)
 8002d56:	577d                	li	a4,-1
 8002d58:	04e78623          	sb	a4,76(a5)
	}
	taskEXIT_CRITICAL();
 8002d5c:	e61fd0ef          	jal	ra,8000bbc <vPortExitCritical>
}
 8002d60:	0001                	nop
 8002d62:	50b2                	lw	ra,44(sp)
 8002d64:	5422                	lw	s0,40(sp)
 8002d66:	6145                	addi	sp,sp,48
 8002d68:	8082                	ret

08002d6a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002d6a:	7179                	addi	sp,sp,-48
 8002d6c:	d606                	sw	ra,44(sp)
 8002d6e:	d422                	sw	s0,40(sp)
 8002d70:	1800                	addi	s0,sp,48
 8002d72:	fca42e23          	sw	a0,-36(s0)
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d76:	dbdfd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002d7a:	fdc42783          	lw	a5,-36(s0)
 8002d7e:	43bc                	lw	a5,64(a5)
 8002d80:	e789                	bnez	a5,8002d8a <prvIsQueueEmpty+0x20>
		{
			xReturn = pdTRUE;
 8002d82:	4785                	li	a5,1
 8002d84:	fef42623          	sw	a5,-20(s0)
 8002d88:	a019                	j	8002d8e <prvIsQueueEmpty+0x24>
		}
		else
		{
			xReturn = pdFALSE;
 8002d8a:	fe042623          	sw	zero,-20(s0)
		}
	}
	taskEXIT_CRITICAL();
 8002d8e:	e2ffd0ef          	jal	ra,8000bbc <vPortExitCritical>

	return xReturn;
 8002d92:	fec42783          	lw	a5,-20(s0)
}
 8002d96:	853e                	mv	a0,a5
 8002d98:	50b2                	lw	ra,44(sp)
 8002d9a:	5422                	lw	s0,40(sp)
 8002d9c:	6145                	addi	sp,sp,48
 8002d9e:	8082                	ret

08002da0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002da0:	7179                	addi	sp,sp,-48
 8002da2:	d606                	sw	ra,44(sp)
 8002da4:	d422                	sw	s0,40(sp)
 8002da6:	1800                	addi	s0,sp,48
 8002da8:	fca42e23          	sw	a0,-36(s0)
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002dac:	d87fd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002db0:	fdc42783          	lw	a5,-36(s0)
 8002db4:	43b8                	lw	a4,64(a5)
 8002db6:	fdc42783          	lw	a5,-36(s0)
 8002dba:	43fc                	lw	a5,68(a5)
 8002dbc:	00f71663          	bne	a4,a5,8002dc8 <prvIsQueueFull+0x28>
		{
			xReturn = pdTRUE;
 8002dc0:	4785                	li	a5,1
 8002dc2:	fef42623          	sw	a5,-20(s0)
 8002dc6:	a019                	j	8002dcc <prvIsQueueFull+0x2c>
		}
		else
		{
			xReturn = pdFALSE;
 8002dc8:	fe042623          	sw	zero,-20(s0)
		}
	}
	taskEXIT_CRITICAL();
 8002dcc:	df1fd0ef          	jal	ra,8000bbc <vPortExitCritical>

	return xReturn;
 8002dd0:	fec42783          	lw	a5,-20(s0)
}
 8002dd4:	853e                	mv	a0,a5
 8002dd6:	50b2                	lw	ra,44(sp)
 8002dd8:	5422                	lw	s0,40(sp)
 8002dda:	6145                	addi	sp,sp,48
 8002ddc:	8082                	ret

08002dde <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002dde:	7179                	addi	sp,sp,-48
 8002de0:	d622                	sw	s0,44(sp)
 8002de2:	1800                	addi	s0,sp,48
 8002de4:	fca42e23          	sw	a0,-36(s0)
 8002de8:	fcb42c23          	sw	a1,-40(s0)
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002dec:	fe042623          	sw	zero,-20(s0)
 8002df0:	a0b9                	j	8002e3e <vQueueAddToRegistry+0x60>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002df2:	081217b7          	lui	a5,0x8121
 8002df6:	f5478713          	addi	a4,a5,-172 # 8120f54 <xQueueRegistry>
 8002dfa:	fec42783          	lw	a5,-20(s0)
 8002dfe:	078e                	slli	a5,a5,0x3
 8002e00:	97ba                	add	a5,a5,a4
 8002e02:	439c                	lw	a5,0(a5)
 8002e04:	eb85                	bnez	a5,8002e34 <vQueueAddToRegistry+0x56>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002e06:	081217b7          	lui	a5,0x8121
 8002e0a:	f5478713          	addi	a4,a5,-172 # 8120f54 <xQueueRegistry>
 8002e0e:	fec42783          	lw	a5,-20(s0)
 8002e12:	078e                	slli	a5,a5,0x3
 8002e14:	97ba                	add	a5,a5,a4
 8002e16:	fd842703          	lw	a4,-40(s0)
 8002e1a:	c398                	sw	a4,0(a5)
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002e1c:	081217b7          	lui	a5,0x8121
 8002e20:	f5478713          	addi	a4,a5,-172 # 8120f54 <xQueueRegistry>
 8002e24:	fec42783          	lw	a5,-20(s0)
 8002e28:	078e                	slli	a5,a5,0x3
 8002e2a:	97ba                	add	a5,a5,a4
 8002e2c:	fdc42703          	lw	a4,-36(s0)
 8002e30:	c3d8                	sw	a4,4(a5)

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002e32:	a821                	j	8002e4a <vQueueAddToRegistry+0x6c>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e34:	fec42783          	lw	a5,-20(s0)
 8002e38:	0785                	addi	a5,a5,1
 8002e3a:	fef42623          	sw	a5,-20(s0)
 8002e3e:	fec42703          	lw	a4,-20(s0)
 8002e42:	47a5                	li	a5,9
 8002e44:	fae7f7e3          	bgeu	a5,a4,8002df2 <vQueueAddToRegistry+0x14>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002e48:	0001                	nop
 8002e4a:	0001                	nop
 8002e4c:	5432                	lw	s0,44(sp)
 8002e4e:	6145                	addi	sp,sp,48
 8002e50:	8082                	ret

08002e52 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002e52:	7179                	addi	sp,sp,-48
 8002e54:	d606                	sw	ra,44(sp)
 8002e56:	d422                	sw	s0,40(sp)
 8002e58:	1800                	addi	s0,sp,48
 8002e5a:	fca42e23          	sw	a0,-36(s0)
 8002e5e:	fcb42823          	sw	a1,-48(s0)
 8002e62:	fcc42a23          	sw	a2,-44(s0)
 8002e66:	fcd42c23          	sw	a3,-40(s0)
	Queue_t * const pxQueue = xQueue;
 8002e6a:	fdc42783          	lw	a5,-36(s0)
 8002e6e:	fef42623          	sw	a5,-20(s0)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002e72:	cc1fd0ef          	jal	ra,8000b32 <vPortEnterCritical>
 8002e76:	fec42783          	lw	a5,-20(s0)
 8002e7a:	04c7c783          	lbu	a5,76(a5)
 8002e7e:	07e2                	slli	a5,a5,0x18
 8002e80:	87e1                	srai	a5,a5,0x18
 8002e82:	577d                	li	a4,-1
 8002e84:	00e79663          	bne	a5,a4,8002e90 <vQueueWaitForMessageRestricted+0x3e>
 8002e88:	fec42783          	lw	a5,-20(s0)
 8002e8c:	04078623          	sb	zero,76(a5)
 8002e90:	fec42783          	lw	a5,-20(s0)
 8002e94:	04d7c783          	lbu	a5,77(a5)
 8002e98:	07e2                	slli	a5,a5,0x18
 8002e9a:	87e1                	srai	a5,a5,0x18
 8002e9c:	577d                	li	a4,-1
 8002e9e:	00e79663          	bne	a5,a4,8002eaa <vQueueWaitForMessageRestricted+0x58>
 8002ea2:	fec42783          	lw	a5,-20(s0)
 8002ea6:	040786a3          	sb	zero,77(a5)
 8002eaa:	d13fd0ef          	jal	ra,8000bbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002eae:	fec42783          	lw	a5,-20(s0)
 8002eb2:	43bc                	lw	a5,64(a5)
 8002eb4:	ef91                	bnez	a5,8002ed0 <vQueueWaitForMessageRestricted+0x7e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002eb6:	fec42783          	lw	a5,-20(s0)
 8002eba:	02878793          	addi	a5,a5,40
 8002ebe:	fd842683          	lw	a3,-40(s0)
 8002ec2:	fd042583          	lw	a1,-48(s0)
 8002ec6:	fd442603          	lw	a2,-44(s0)
 8002eca:	853e                	mv	a0,a5
 8002ecc:	453000ef          	jal	ra,8003b1e <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002ed0:	fec42503          	lw	a0,-20(s0)
 8002ed4:	33e9                	jal	8002c9e <prvUnlockQueue>
	}
 8002ed6:	0001                	nop
 8002ed8:	50b2                	lw	ra,44(sp)
 8002eda:	5422                	lw	s0,40(sp)
 8002edc:	6145                	addi	sp,sp,48
 8002ede:	8082                	ret

08002ee0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ee0:	7139                	addi	sp,sp,-64
 8002ee2:	de06                	sw	ra,60(sp)
 8002ee4:	dc22                	sw	s0,56(sp)
 8002ee6:	0080                	addi	s0,sp,64
 8002ee8:	fca42e23          	sw	a0,-36(s0)
 8002eec:	fcb42c23          	sw	a1,-40(s0)
 8002ef0:	fcd42823          	sw	a3,-48(s0)
 8002ef4:	fce42623          	sw	a4,-52(s0)
 8002ef8:	fcf42423          	sw	a5,-56(s0)
 8002efc:	87b2                	mv	a5,a2
 8002efe:	fcf41b23          	sh	a5,-42(s0)
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002f02:	fd645783          	lhu	a5,-42(s0)
 8002f06:	078a                	slli	a5,a5,0x2
 8002f08:	853e                	mv	a0,a5
 8002f0a:	fc4fe0ef          	jal	ra,80016ce <pvPortMalloc>
 8002f0e:	fea42223          	sw	a0,-28(s0)

			if( pxStack != NULL )
 8002f12:	fe442783          	lw	a5,-28(s0)
 8002f16:	c78d                	beqz	a5,8002f40 <xTaskCreate+0x60>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002f18:	07800513          	li	a0,120
 8002f1c:	fb2fe0ef          	jal	ra,80016ce <pvPortMalloc>
 8002f20:	fea42623          	sw	a0,-20(s0)

				if( pxNewTCB != NULL )
 8002f24:	fec42783          	lw	a5,-20(s0)
 8002f28:	c799                	beqz	a5,8002f36 <xTaskCreate+0x56>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002f2a:	fec42783          	lw	a5,-20(s0)
 8002f2e:	fe442703          	lw	a4,-28(s0)
 8002f32:	dfd8                	sw	a4,60(a5)
 8002f34:	a801                	j	8002f44 <xTaskCreate+0x64>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002f36:	fe442503          	lw	a0,-28(s0)
 8002f3a:	9bffe0ef          	jal	ra,80018f8 <vPortFree>
 8002f3e:	a019                	j	8002f44 <xTaskCreate+0x64>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002f40:	fe042623          	sw	zero,-20(s0)
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002f44:	fec42783          	lw	a5,-20(s0)
 8002f48:	cb85                	beqz	a5,8002f78 <xTaskCreate+0x98>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f4a:	fd645603          	lhu	a2,-42(s0)
 8002f4e:	4881                	li	a7,0
 8002f50:	fec42803          	lw	a6,-20(s0)
 8002f54:	fc842783          	lw	a5,-56(s0)
 8002f58:	fcc42703          	lw	a4,-52(s0)
 8002f5c:	fd042683          	lw	a3,-48(s0)
 8002f60:	fd842583          	lw	a1,-40(s0)
 8002f64:	fdc42503          	lw	a0,-36(s0)
 8002f68:	2015                	jal	8002f8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f6a:	fec42503          	lw	a0,-20(s0)
 8002f6e:	2429                	jal	8003178 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f70:	4785                	li	a5,1
 8002f72:	fef42423          	sw	a5,-24(s0)
 8002f76:	a021                	j	8002f7e <xTaskCreate+0x9e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f78:	57fd                	li	a5,-1
 8002f7a:	fef42423          	sw	a5,-24(s0)
		}

		return xReturn;
 8002f7e:	fe842783          	lw	a5,-24(s0)
	}
 8002f82:	853e                	mv	a0,a5
 8002f84:	50f2                	lw	ra,60(sp)
 8002f86:	5462                	lw	s0,56(sp)
 8002f88:	6121                	addi	sp,sp,64
 8002f8a:	8082                	ret

08002f8c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f8c:	7139                	addi	sp,sp,-64
 8002f8e:	de06                	sw	ra,60(sp)
 8002f90:	dc22                	sw	s0,56(sp)
 8002f92:	da4a                	sw	s2,52(sp)
 8002f94:	d84e                	sw	s3,48(sp)
 8002f96:	0080                	addi	s0,sp,64
 8002f98:	fca42e23          	sw	a0,-36(s0)
 8002f9c:	fcb42c23          	sw	a1,-40(s0)
 8002fa0:	fcc42a23          	sw	a2,-44(s0)
 8002fa4:	fcd42823          	sw	a3,-48(s0)
 8002fa8:	fce42623          	sw	a4,-52(s0)
 8002fac:	fcf42423          	sw	a5,-56(s0)
 8002fb0:	fd042223          	sw	a6,-60(s0)
 8002fb4:	fd142023          	sw	a7,-64(s0)

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002fb8:	fc442783          	lw	a5,-60(s0)
 8002fbc:	5fd8                	lw	a4,60(a5)
 8002fbe:	fd442783          	lw	a5,-44(s0)
 8002fc2:	078a                	slli	a5,a5,0x2
 8002fc4:	863e                	mv	a2,a5
 8002fc6:	0a500593          	li	a1,165
 8002fca:	853a                	mv	a0,a4
 8002fcc:	4f8130ef          	jal	ra,80164c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002fd0:	fc442783          	lw	a5,-60(s0)
 8002fd4:	5fd8                	lw	a4,60(a5)
 8002fd6:	fd442683          	lw	a3,-44(s0)
 8002fda:	400007b7          	lui	a5,0x40000
 8002fde:	17fd                	addi	a5,a5,-1
 8002fe0:	97b6                	add	a5,a5,a3
 8002fe2:	078a                	slli	a5,a5,0x2
 8002fe4:	97ba                	add	a5,a5,a4
 8002fe6:	fef42423          	sw	a5,-24(s0)
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002fea:	fe842783          	lw	a5,-24(s0)
 8002fee:	9be1                	andi	a5,a5,-8
 8002ff0:	fef42423          	sw	a5,-24(s0)

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002ff4:	fe842783          	lw	a5,-24(s0)
 8002ff8:	8b9d                	andi	a5,a5,7
 8002ffa:	c395                	beqz	a5,800301e <prvInitialiseNewTask+0x92>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8002ffc:	081187b7          	lui	a5,0x8118
 8003000:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003004:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8003008:	000207b7          	lui	a5,0x20
 800300c:	fe744703          	lbu	a4,-25(s0)
 8003010:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003014:	0001                	nop
    __RWMB();
 8003016:	0ff0000f          	fence
}
 800301a:	0001                	nop
 800301c:	a001                	j	800301c <prvInitialiseNewTask+0x90>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800301e:	fd842783          	lw	a5,-40(s0)
 8003022:	cbb9                	beqz	a5,8003078 <prvInitialiseNewTask+0xec>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003024:	fe042623          	sw	zero,-20(s0)
 8003028:	a825                	j	8003060 <prvInitialiseNewTask+0xd4>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800302a:	fd842703          	lw	a4,-40(s0)
 800302e:	fec42783          	lw	a5,-20(s0)
 8003032:	97ba                	add	a5,a5,a4
 8003034:	0007c703          	lbu	a4,0(a5)
 8003038:	fc442683          	lw	a3,-60(s0)
 800303c:	fec42783          	lw	a5,-20(s0)
 8003040:	97b6                	add	a5,a5,a3
 8003042:	04e78023          	sb	a4,64(a5)

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003046:	fd842703          	lw	a4,-40(s0)
 800304a:	fec42783          	lw	a5,-20(s0)
 800304e:	97ba                	add	a5,a5,a4
 8003050:	0007c783          	lbu	a5,0(a5)
 8003054:	cf81                	beqz	a5,800306c <prvInitialiseNewTask+0xe0>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003056:	fec42783          	lw	a5,-20(s0)
 800305a:	0785                	addi	a5,a5,1
 800305c:	fef42623          	sw	a5,-20(s0)
 8003060:	fec42703          	lw	a4,-20(s0)
 8003064:	47bd                	li	a5,15
 8003066:	fce7f2e3          	bgeu	a5,a4,800302a <prvInitialiseNewTask+0x9e>
 800306a:	a011                	j	800306e <prvInitialiseNewTask+0xe2>
			{
				break;
 800306c:	0001                	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800306e:	fc442783          	lw	a5,-60(s0)
 8003072:	040787a3          	sb	zero,79(a5)
 8003076:	a029                	j	8003080 <prvInitialiseNewTask+0xf4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003078:	fc442783          	lw	a5,-60(s0)
 800307c:	04078023          	sb	zero,64(a5)
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003080:	fcc42703          	lw	a4,-52(s0)
 8003084:	479d                	li	a5,7
 8003086:	00e7f563          	bgeu	a5,a4,8003090 <prvInitialiseNewTask+0x104>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800308a:	479d                	li	a5,7
 800308c:	fcf42623          	sw	a5,-52(s0)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003090:	fc442783          	lw	a5,-60(s0)
 8003094:	fcc42703          	lw	a4,-52(s0)
 8003098:	df98                	sw	a4,56(a5)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800309a:	fc442783          	lw	a5,-60(s0)
 800309e:	fcc42703          	lw	a4,-52(s0)
 80030a2:	cbb8                	sw	a4,80(a5)
		pxNewTCB->uxMutexesHeld = 0;
 80030a4:	fc442783          	lw	a5,-60(s0)
 80030a8:	0407aa23          	sw	zero,84(a5)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80030ac:	fc442783          	lw	a5,-60(s0)
 80030b0:	07a1                	addi	a5,a5,8
 80030b2:	853e                	mv	a0,a5
 80030b4:	a70fd0ef          	jal	ra,8000324 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80030b8:	fc442783          	lw	a5,-60(s0)
 80030bc:	02078793          	addi	a5,a5,32
 80030c0:	853e                	mv	a0,a5
 80030c2:	a62fd0ef          	jal	ra,8000324 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80030c6:	fc442783          	lw	a5,-60(s0)
 80030ca:	fc442703          	lw	a4,-60(s0)
 80030ce:	cf98                	sw	a4,24(a5)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030d0:	fcc42783          	lw	a5,-52(s0)
 80030d4:	893e                	mv	s2,a5
 80030d6:	4981                	li	s3,0
 80030d8:	4721                	li	a4,8
 80030da:	4781                	li	a5,0
 80030dc:	41270633          	sub	a2,a4,s2
 80030e0:	85b2                	mv	a1,a2
 80030e2:	00b735b3          	sltu	a1,a4,a1
 80030e6:	413786b3          	sub	a3,a5,s3
 80030ea:	40b687b3          	sub	a5,a3,a1
 80030ee:	86be                	mv	a3,a5
 80030f0:	8732                	mv	a4,a2
 80030f2:	87b6                	mv	a5,a3
 80030f4:	fc442683          	lw	a3,-60(s0)
 80030f8:	d298                	sw	a4,32(a3)
 80030fa:	d2dc                	sw	a5,36(a3)
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80030fc:	fc442783          	lw	a5,-60(s0)
 8003100:	fc442703          	lw	a4,-60(s0)
 8003104:	db98                	sw	a4,48(a5)
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8003106:	fe042623          	sw	zero,-20(s0)
 800310a:	a839                	j	8003128 <prvInitialiseNewTask+0x19c>
		{
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 800310c:	fc442703          	lw	a4,-60(s0)
 8003110:	fec42783          	lw	a5,-20(s0)
 8003114:	07d1                	addi	a5,a5,20
 8003116:	078a                	slli	a5,a5,0x2
 8003118:	97ba                	add	a5,a5,a4
 800311a:	0007a423          	sw	zero,8(a5)
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 800311e:	fec42783          	lw	a5,-20(s0)
 8003122:	0785                	addi	a5,a5,1
 8003124:	fef42623          	sw	a5,-20(s0)
 8003128:	fec42703          	lw	a4,-20(s0)
 800312c:	4791                	li	a5,4
 800312e:	fce7ffe3          	bgeu	a5,a4,800310c <prvInitialiseNewTask+0x180>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003132:	fc442783          	lw	a5,-60(s0)
 8003136:	0607a623          	sw	zero,108(a5)
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800313a:	fc442783          	lw	a5,-60(s0)
 800313e:	06078823          	sb	zero,112(a5)
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003142:	fd042603          	lw	a2,-48(s0)
 8003146:	fdc42583          	lw	a1,-36(s0)
 800314a:	fe842503          	lw	a0,-24(s0)
 800314e:	f50fd0ef          	jal	ra,800089e <pxPortInitialiseStack>
 8003152:	872a                	mv	a4,a0
 8003154:	fc442783          	lw	a5,-60(s0)
 8003158:	c398                	sw	a4,0(a5)
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800315a:	fc842783          	lw	a5,-56(s0)
 800315e:	c791                	beqz	a5,800316a <prvInitialiseNewTask+0x1de>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003160:	fc842783          	lw	a5,-56(s0)
 8003164:	fc442703          	lw	a4,-60(s0)
 8003168:	c398                	sw	a4,0(a5)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800316a:	0001                	nop
 800316c:	50f2                	lw	ra,60(sp)
 800316e:	5462                	lw	s0,56(sp)
 8003170:	5952                	lw	s2,52(sp)
 8003172:	59c2                	lw	s3,48(sp)
 8003174:	6121                	addi	sp,sp,64
 8003176:	8082                	ret

08003178 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003178:	7139                	addi	sp,sp,-64
 800317a:	de06                	sw	ra,60(sp)
 800317c:	dc22                	sw	s0,56(sp)
 800317e:	0080                	addi	s0,sp,64
 8003180:	fca42623          	sw	a0,-52(s0)
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003184:	9affd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003188:	081197b7          	lui	a5,0x8119
 800318c:	5f47a783          	lw	a5,1524(a5) # 81195f4 <uxCurrentNumberOfTasks>
 8003190:	00178713          	addi	a4,a5,1
 8003194:	081197b7          	lui	a5,0x8119
 8003198:	5ee7aa23          	sw	a4,1524(a5) # 81195f4 <uxCurrentNumberOfTasks>
		if( pxCurrentTCB == NULL )
 800319c:	081197b7          	lui	a5,0x8119
 80031a0:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80031a4:	e38d                	bnez	a5,80031c6 <prvAddNewTaskToReadyList+0x4e>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80031a6:	081197b7          	lui	a5,0x8119
 80031aa:	fcc42703          	lw	a4,-52(s0)
 80031ae:	5ee7a223          	sw	a4,1508(a5) # 81195e4 <pxCurrentTCB>

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031b2:	081197b7          	lui	a5,0x8119
 80031b6:	5f47a703          	lw	a4,1524(a5) # 81195f4 <uxCurrentNumberOfTasks>
 80031ba:	4785                	li	a5,1
 80031bc:	02f71a63          	bne	a4,a5,80031f0 <prvAddNewTaskToReadyList+0x78>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80031c0:	4c1000ef          	jal	ra,8003e80 <prvInitialiseTaskLists>
 80031c4:	a035                	j	80031f0 <prvAddNewTaskToReadyList+0x78>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80031c6:	081197b7          	lui	a5,0x8119
 80031ca:	6047a783          	lw	a5,1540(a5) # 8119604 <xSchedulerRunning>
 80031ce:	e38d                	bnez	a5,80031f0 <prvAddNewTaskToReadyList+0x78>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031d0:	081197b7          	lui	a5,0x8119
 80031d4:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80031d8:	5f98                	lw	a4,56(a5)
 80031da:	fcc42783          	lw	a5,-52(s0)
 80031de:	5f9c                	lw	a5,56(a5)
 80031e0:	00e7e863          	bltu	a5,a4,80031f0 <prvAddNewTaskToReadyList+0x78>
				{
					pxCurrentTCB = pxNewTCB;
 80031e4:	081197b7          	lui	a5,0x8119
 80031e8:	fcc42703          	lw	a4,-52(s0)
 80031ec:	5ee7a223          	sw	a4,1508(a5) # 81195e4 <pxCurrentTCB>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80031f0:	081197b7          	lui	a5,0x8119
 80031f4:	6187a783          	lw	a5,1560(a5) # 8119618 <uxTaskNumber>
 80031f8:	00178713          	addi	a4,a5,1
 80031fc:	081197b7          	lui	a5,0x8119
 8003200:	60e7ac23          	sw	a4,1560(a5) # 8119618 <uxTaskNumber>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003204:	fcc42783          	lw	a5,-52(s0)
 8003208:	5f98                	lw	a4,56(a5)
 800320a:	081197b7          	lui	a5,0x8119
 800320e:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 8003212:	00e7f963          	bgeu	a5,a4,8003224 <prvAddNewTaskToReadyList+0xac>
 8003216:	fcc42783          	lw	a5,-52(s0)
 800321a:	5f98                	lw	a4,56(a5)
 800321c:	081197b7          	lui	a5,0x8119
 8003220:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8003224:	fcc42783          	lw	a5,-52(s0)
 8003228:	5f98                	lw	a4,56(a5)
 800322a:	47e1                	li	a5,24
 800322c:	02f70733          	mul	a4,a4,a5
 8003230:	081217b7          	lui	a5,0x8121
 8003234:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8003238:	973e                	add	a4,a4,a5
 800323a:	fcc42783          	lw	a5,-52(s0)
 800323e:	07a1                	addi	a5,a5,8
 8003240:	85be                	mv	a1,a5
 8003242:	853a                	mv	a0,a4
 8003244:	8fafd0ef          	jal	ra,800033e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003248:	975fd0ef          	jal	ra,8000bbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800324c:	081197b7          	lui	a5,0x8119
 8003250:	6047a783          	lw	a5,1540(a5) # 8119604 <xSchedulerRunning>
 8003254:	cbc9                	beqz	a5,80032e6 <prvAddNewTaskToReadyList+0x16e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003256:	081197b7          	lui	a5,0x8119
 800325a:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 800325e:	5f98                	lw	a4,56(a5)
 8003260:	fcc42783          	lw	a5,-52(s0)
 8003264:	5f9c                	lw	a5,56(a5)
 8003266:	08f77063          	bgeu	a4,a5,80032e6 <prvAddNewTaskToReadyList+0x16e>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 800326a:	f14027f3          	csrr	a5,mhartid
 800326e:	fef42623          	sw	a5,-20(s0)
 8003272:	fec42783          	lw	a5,-20(s0)
 8003276:	0ff7f793          	zext.b	a5,a5
 800327a:	fef42423          	sw	a5,-24(s0)
    return id;
 800327e:	fe842783          	lw	a5,-24(s0)
    unsigned long hartid = __get_hart_id();
 8003282:	fef42223          	sw	a5,-28(s0)
 8003286:	fe442783          	lw	a5,-28(s0)
 800328a:	fef42023          	sw	a5,-32(s0)
    if (hartid == 0) {
 800328e:	fe042783          	lw	a5,-32(s0)
 8003292:	e385                	bnez	a5,80032b2 <prvAddNewTaskToReadyList+0x13a>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8003294:	00030737          	lui	a4,0x30
 8003298:	6785                	lui	a5,0x1
 800329a:	97ba                	add	a5,a5,a4
 800329c:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80032a0:	000306b7          	lui	a3,0x30
 80032a4:	0017e713          	ori	a4,a5,1
 80032a8:	6785                	lui	a5,0x1
 80032aa:	97b6                	add	a5,a5,a3
 80032ac:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80032b0:	a03d                	j	80032de <prvAddNewTaskToReadyList+0x166>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80032b2:	fe042783          	lw	a5,-32(s0)
 80032b6:	00279713          	slli	a4,a5,0x2
 80032ba:	000317b7          	lui	a5,0x31
 80032be:	97ba                	add	a5,a5,a4
 80032c0:	fcf42e23          	sw	a5,-36(s0)
 80032c4:	fdc42783          	lw	a5,-36(s0)
 80032c8:	fcf42c23          	sw	a5,-40(s0)
 80032cc:	4785                	li	a5,1
 80032ce:	fcf42a23          	sw	a5,-44(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80032d2:	fd442783          	lw	a5,-44(s0)
 80032d6:	fd842703          	lw	a4,-40(s0)
 80032da:	c31c                	sw	a5,0(a4)
}
 80032dc:	0001                	nop
}
 80032de:	0001                	nop
}
 80032e0:	0001                	nop
		{
			taskYIELD_IF_USING_PREEMPTION();
 80032e2:	0ff0000f          	fence
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80032e6:	0001                	nop
 80032e8:	50f2                	lw	ra,60(sp)
 80032ea:	5462                	lw	s0,56(sp)
 80032ec:	6121                	addi	sp,sp,64
 80032ee:	8082                	ret

080032f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80032f0:	715d                	addi	sp,sp,-80
 80032f2:	c686                	sw	ra,76(sp)
 80032f4:	c4a2                	sw	s0,72(sp)
 80032f6:	0880                	addi	s0,sp,80
 80032f8:	faa42c23          	sw	a0,-72(s0)
 80032fc:	fab42e23          	sw	a1,-68(s0)
	BaseType_t xAlreadyYielded = pdFALSE;
 8003300:	fe042623          	sw	zero,-20(s0)

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003304:	fb842783          	lw	a5,-72(s0)
 8003308:	fbc42703          	lw	a4,-68(s0)
 800330c:	8fd9                	or	a5,a5,a4
 800330e:	c3b1                	beqz	a5,8003352 <vTaskDelay+0x62>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003310:	081197b7          	lui	a5,0x8119
 8003314:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 8003318:	c395                	beqz	a5,800333c <vTaskDelay+0x4c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800331a:	081187b7          	lui	a5,0x8118
 800331e:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003322:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8003326:	000207b7          	lui	a5,0x20
 800332a:	feb44703          	lbu	a4,-21(s0)
 800332e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003332:	0001                	nop
    __RWMB();
 8003334:	0ff0000f          	fence
}
 8003338:	0001                	nop
 800333a:	a001                	j	800333a <vTaskDelay+0x4a>
			vTaskSuspendAll();
 800333c:	22bd                	jal	80034aa <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800333e:	4601                	li	a2,0
 8003340:	fb842503          	lw	a0,-72(s0)
 8003344:	fbc42583          	lw	a1,-68(s0)
 8003348:	652010ef          	jal	ra,800499a <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800334c:	2241                	jal	80034cc <xTaskResumeAll>
 800334e:	fea42623          	sw	a0,-20(s0)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003352:	fec42783          	lw	a5,-20(s0)
 8003356:	efbd                	bnez	a5,80033d4 <vTaskDelay+0xe4>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8003358:	f14027f3          	csrr	a5,mhartid
 800335c:	fef42223          	sw	a5,-28(s0)
 8003360:	fe442783          	lw	a5,-28(s0)
 8003364:	0ff7f793          	zext.b	a5,a5
 8003368:	fef42023          	sw	a5,-32(s0)
    return id;
 800336c:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8003370:	fcf42e23          	sw	a5,-36(s0)
 8003374:	fdc42783          	lw	a5,-36(s0)
 8003378:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 800337c:	fd842783          	lw	a5,-40(s0)
 8003380:	e385                	bnez	a5,80033a0 <vTaskDelay+0xb0>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8003382:	00030737          	lui	a4,0x30
 8003386:	6785                	lui	a5,0x1
 8003388:	97ba                	add	a5,a5,a4
 800338a:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800338e:	000306b7          	lui	a3,0x30
 8003392:	0017e713          	ori	a4,a5,1
 8003396:	6785                	lui	a5,0x1
 8003398:	97b6                	add	a5,a5,a3
 800339a:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 800339e:	a03d                	j	80033cc <vTaskDelay+0xdc>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80033a0:	fd842783          	lw	a5,-40(s0)
 80033a4:	00279713          	slli	a4,a5,0x2
 80033a8:	000317b7          	lui	a5,0x31
 80033ac:	97ba                	add	a5,a5,a4
 80033ae:	fcf42a23          	sw	a5,-44(s0)
 80033b2:	fd442783          	lw	a5,-44(s0)
 80033b6:	fcf42823          	sw	a5,-48(s0)
 80033ba:	4785                	li	a5,1
 80033bc:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80033c0:	fcc42783          	lw	a5,-52(s0)
 80033c4:	fd042703          	lw	a4,-48(s0)
 80033c8:	c31c                	sw	a5,0(a4)
}
 80033ca:	0001                	nop
}
 80033cc:	0001                	nop
}
 80033ce:	0001                	nop
		{
			portYIELD_WITHIN_API();
 80033d0:	0ff0000f          	fence
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80033d4:	0001                	nop
 80033d6:	40b6                	lw	ra,76(sp)
 80033d8:	4426                	lw	s0,72(sp)
 80033da:	6161                	addi	sp,sp,80
 80033dc:	8082                	ret

080033de <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80033de:	1101                	addi	sp,sp,-32
 80033e0:	ce06                	sw	ra,28(sp)
 80033e2:	cc22                	sw	s0,24(sp)
 80033e4:	1000                	addi	s0,sp,32
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80033e6:	081197b7          	lui	a5,0x8119
 80033ea:	62878793          	addi	a5,a5,1576 # 8119628 <xIdleTaskHandle>
 80033ee:	4701                	li	a4,0
 80033f0:	4681                	li	a3,0
 80033f2:	10000613          	li	a2,256
 80033f6:	a0418593          	addi	a1,gp,-1532 # 8118024 <_global_impure_ptr+0x4>
 80033fa:	08004537          	lui	a0,0x8004
 80033fe:	e6c50513          	addi	a0,a0,-404 # 8003e6c <prvIdleTask>
 8003402:	3cf9                	jal	8002ee0 <xTaskCreate>
 8003404:	fea42623          	sw	a0,-20(s0)
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003408:	fec42703          	lw	a4,-20(s0)
 800340c:	4785                	li	a5,1
 800340e:	00f71663          	bne	a4,a5,800341a <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
 8003412:	6d8010ef          	jal	ra,8004aea <xTimerCreateTimerTask>
 8003416:	fea42623          	sw	a0,-20(s0)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800341a:	fec42703          	lw	a4,-20(s0)
 800341e:	4785                	li	a5,1
 8003420:	04f71a63          	bne	a4,a5,8003474 <vTaskStartScheduler+0x96>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003424:	081187b7          	lui	a5,0x8118
 8003428:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800342c:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8003430:	000207b7          	lui	a5,0x20
 8003434:	feb44703          	lbu	a4,-21(s0)
 8003438:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800343c:	0001                	nop
    __RWMB();
 800343e:	0ff0000f          	fence
}
 8003442:	0001                	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003444:	081196b7          	lui	a3,0x8119
 8003448:	577d                	li	a4,-1
 800344a:	57fd                	li	a5,-1
 800344c:	62e6a023          	sw	a4,1568(a3) # 8119620 <xNextTaskUnblockTime>
 8003450:	62f6a223          	sw	a5,1572(a3)
		xSchedulerRunning = pdTRUE;
 8003454:	081197b7          	lui	a5,0x8119
 8003458:	4705                	li	a4,1
 800345a:	60e7a223          	sw	a4,1540(a5) # 8119604 <xSchedulerRunning>
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800345e:	081197b7          	lui	a5,0x8119
 8003462:	4681                	li	a3,0
 8003464:	4701                	li	a4,0
 8003466:	5ed7ac23          	sw	a3,1528(a5) # 81195f8 <xTickCount>
 800346a:	5ee7ae23          	sw	a4,1532(a5)

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800346e:	e6cfd0ef          	jal	ra,8000ada <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003472:	a03d                	j	80034a0 <vTaskStartScheduler+0xc2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003474:	fec42703          	lw	a4,-20(s0)
 8003478:	57fd                	li	a5,-1
 800347a:	02f71363          	bne	a4,a5,80034a0 <vTaskStartScheduler+0xc2>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800347e:	081187b7          	lui	a5,0x8118
 8003482:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003486:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 800348a:	000207b7          	lui	a5,0x20
 800348e:	fea44703          	lbu	a4,-22(s0)
 8003492:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003496:	0001                	nop
    __RWMB();
 8003498:	0ff0000f          	fence
}
 800349c:	0001                	nop
 800349e:	a001                	j	800349e <vTaskStartScheduler+0xc0>
}
 80034a0:	0001                	nop
 80034a2:	40f2                	lw	ra,28(sp)
 80034a4:	4462                	lw	s0,24(sp)
 80034a6:	6105                	addi	sp,sp,32
 80034a8:	8082                	ret

080034aa <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80034aa:	1141                	addi	sp,sp,-16
 80034ac:	c622                	sw	s0,12(sp)
 80034ae:	0800                	addi	s0,sp,16
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80034b0:	081197b7          	lui	a5,0x8119
 80034b4:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 80034b8:	00178713          	addi	a4,a5,1
 80034bc:	081197b7          	lui	a5,0x8119
 80034c0:	62e7a623          	sw	a4,1580(a5) # 811962c <uxSchedulerSuspended>

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80034c4:	0001                	nop
 80034c6:	4432                	lw	s0,12(sp)
 80034c8:	0141                	addi	sp,sp,16
 80034ca:	8082                	ret

080034cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80034cc:	7139                	addi	sp,sp,-64
 80034ce:	de06                	sw	ra,60(sp)
 80034d0:	dc22                	sw	s0,56(sp)
 80034d2:	0080                	addi	s0,sp,64
TCB_t *pxTCB = NULL;
 80034d4:	fe042623          	sw	zero,-20(s0)
BaseType_t xAlreadyYielded = pdFALSE;
 80034d8:	fe042423          	sw	zero,-24(s0)

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80034dc:	081197b7          	lui	a5,0x8119
 80034e0:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 80034e4:	e395                	bnez	a5,8003508 <xTaskResumeAll+0x3c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80034e6:	081187b7          	lui	a5,0x8118
 80034ea:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80034ee:	fcf40fa3          	sb	a5,-33(s0)
    ECLIC->MTH = mth;
 80034f2:	000207b7          	lui	a5,0x20
 80034f6:	fdf44703          	lbu	a4,-33(s0)
 80034fa:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80034fe:	0001                	nop
    __RWMB();
 8003500:	0ff0000f          	fence
}
 8003504:	0001                	nop
 8003506:	a001                	j	8003506 <xTaskResumeAll+0x3a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003508:	e2afd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800350c:	081197b7          	lui	a5,0x8119
 8003510:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 8003514:	fff78713          	addi	a4,a5,-1
 8003518:	081197b7          	lui	a5,0x8119
 800351c:	62e7a623          	sw	a4,1580(a5) # 811962c <uxSchedulerSuspended>

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003520:	081197b7          	lui	a5,0x8119
 8003524:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 8003528:	1a079a63          	bnez	a5,80036dc <xTaskResumeAll+0x210>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800352c:	081197b7          	lui	a5,0x8119
 8003530:	5f47a783          	lw	a5,1524(a5) # 81195f4 <uxCurrentNumberOfTasks>
 8003534:	1a078463          	beqz	a5,80036dc <xTaskResumeAll+0x210>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003538:	a079                	j	80035c6 <xTaskResumeAll+0xfa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800353a:	081217b7          	lui	a5,0x8121
 800353e:	09878793          	addi	a5,a5,152 # 8121098 <xPendingReadyList>
 8003542:	4b9c                	lw	a5,16(a5)
 8003544:	4b9c                	lw	a5,16(a5)
 8003546:	fef42623          	sw	a5,-20(s0)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800354a:	fec42783          	lw	a5,-20(s0)
 800354e:	02078793          	addi	a5,a5,32
 8003552:	853e                	mv	a0,a5
 8003554:	f1bfc0ef          	jal	ra,800046e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003558:	fec42783          	lw	a5,-20(s0)
 800355c:	07a1                	addi	a5,a5,8
 800355e:	853e                	mv	a0,a5
 8003560:	f0ffc0ef          	jal	ra,800046e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003564:	fec42783          	lw	a5,-20(s0)
 8003568:	5f98                	lw	a4,56(a5)
 800356a:	081197b7          	lui	a5,0x8119
 800356e:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 8003572:	00e7f963          	bgeu	a5,a4,8003584 <xTaskResumeAll+0xb8>
 8003576:	fec42783          	lw	a5,-20(s0)
 800357a:	5f98                	lw	a4,56(a5)
 800357c:	081197b7          	lui	a5,0x8119
 8003580:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8003584:	fec42783          	lw	a5,-20(s0)
 8003588:	5f98                	lw	a4,56(a5)
 800358a:	47e1                	li	a5,24
 800358c:	02f70733          	mul	a4,a4,a5
 8003590:	081217b7          	lui	a5,0x8121
 8003594:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8003598:	973e                	add	a4,a4,a5
 800359a:	fec42783          	lw	a5,-20(s0)
 800359e:	07a1                	addi	a5,a5,8
 80035a0:	85be                	mv	a1,a5
 80035a2:	853a                	mv	a0,a4
 80035a4:	d9bfc0ef          	jal	ra,800033e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035a8:	fec42783          	lw	a5,-20(s0)
 80035ac:	5f98                	lw	a4,56(a5)
 80035ae:	081197b7          	lui	a5,0x8119
 80035b2:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80035b6:	5f9c                	lw	a5,56(a5)
 80035b8:	00f76763          	bltu	a4,a5,80035c6 <xTaskResumeAll+0xfa>
					{
						xYieldPending = pdTRUE;
 80035bc:	081197b7          	lui	a5,0x8119
 80035c0:	4705                	li	a4,1
 80035c2:	60e7a823          	sw	a4,1552(a5) # 8119610 <xYieldPending>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035c6:	081217b7          	lui	a5,0x8121
 80035ca:	09878793          	addi	a5,a5,152 # 8121098 <xPendingReadyList>
 80035ce:	439c                	lw	a5,0(a5)
 80035d0:	f7ad                	bnez	a5,800353a <xTaskResumeAll+0x6e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80035d2:	fec42783          	lw	a5,-20(s0)
 80035d6:	c399                	beqz	a5,80035dc <xTaskResumeAll+0x110>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80035d8:	1e7000ef          	jal	ra,8003fbe <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80035dc:	081197b7          	lui	a5,0x8119
 80035e0:	6087a703          	lw	a4,1544(a5) # 8119608 <xPendedTicks>
 80035e4:	60c7a783          	lw	a5,1548(a5)
 80035e8:	fee42023          	sw	a4,-32(s0)
 80035ec:	fef42223          	sw	a5,-28(s0)

					if( xPendedCounts > ( TickType_t ) 0U )
 80035f0:	fe042783          	lw	a5,-32(s0)
 80035f4:	fe442703          	lw	a4,-28(s0)
 80035f8:	8fd9                	or	a5,a5,a4
 80035fa:	cbb9                	beqz	a5,8003650 <xTaskResumeAll+0x184>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80035fc:	222d                	jal	8003726 <xTaskIncrementTick>
 80035fe:	87aa                	mv	a5,a0
 8003600:	c791                	beqz	a5,800360c <xTaskResumeAll+0x140>
							{
								xYieldPending = pdTRUE;
 8003602:	081197b7          	lui	a5,0x8119
 8003606:	4705                	li	a4,1
 8003608:	60e7a823          	sw	a4,1552(a5) # 8119610 <xYieldPending>
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800360c:	fe042603          	lw	a2,-32(s0)
 8003610:	fe442683          	lw	a3,-28(s0)
 8003614:	557d                	li	a0,-1
 8003616:	55fd                	li	a1,-1
 8003618:	00a60733          	add	a4,a2,a0
 800361c:	883a                	mv	a6,a4
 800361e:	00c83833          	sltu	a6,a6,a2
 8003622:	00b687b3          	add	a5,a3,a1
 8003626:	00f806b3          	add	a3,a6,a5
 800362a:	87b6                	mv	a5,a3
 800362c:	fee42023          	sw	a4,-32(s0)
 8003630:	fef42223          	sw	a5,-28(s0)
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003634:	fe042783          	lw	a5,-32(s0)
 8003638:	fe442703          	lw	a4,-28(s0)
 800363c:	8fd9                	or	a5,a5,a4
 800363e:	ffdd                	bnez	a5,80035fc <xTaskResumeAll+0x130>

						xPendedTicks = 0;
 8003640:	081197b7          	lui	a5,0x8119
 8003644:	4681                	li	a3,0
 8003646:	4701                	li	a4,0
 8003648:	60d7a423          	sw	a3,1544(a5) # 8119608 <xPendedTicks>
 800364c:	60e7a623          	sw	a4,1548(a5)
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003650:	081197b7          	lui	a5,0x8119
 8003654:	6107a783          	lw	a5,1552(a5) # 8119610 <xYieldPending>
 8003658:	c3d1                	beqz	a5,80036dc <xTaskResumeAll+0x210>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800365a:	4785                	li	a5,1
 800365c:	fef42423          	sw	a5,-24(s0)
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8003660:	f14027f3          	csrr	a5,mhartid
 8003664:	fcf42c23          	sw	a5,-40(s0)
 8003668:	fd842783          	lw	a5,-40(s0)
 800366c:	0ff7f793          	zext.b	a5,a5
 8003670:	fcf42a23          	sw	a5,-44(s0)
    return id;
 8003674:	fd442783          	lw	a5,-44(s0)
    unsigned long hartid = __get_hart_id();
 8003678:	fcf42823          	sw	a5,-48(s0)
 800367c:	fd042783          	lw	a5,-48(s0)
 8003680:	fcf42623          	sw	a5,-52(s0)
    if (hartid == 0) {
 8003684:	fcc42783          	lw	a5,-52(s0)
 8003688:	e385                	bnez	a5,80036a8 <xTaskResumeAll+0x1dc>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 800368a:	00030737          	lui	a4,0x30
 800368e:	6785                	lui	a5,0x1
 8003690:	97ba                	add	a5,a5,a4
 8003692:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8003696:	000306b7          	lui	a3,0x30
 800369a:	0017e713          	ori	a4,a5,1
 800369e:	6785                	lui	a5,0x1
 80036a0:	97b6                	add	a5,a5,a3
 80036a2:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80036a6:	a03d                	j	80036d4 <xTaskResumeAll+0x208>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80036a8:	fcc42783          	lw	a5,-52(s0)
 80036ac:	00279713          	slli	a4,a5,0x2
 80036b0:	000317b7          	lui	a5,0x31
 80036b4:	97ba                	add	a5,a5,a4
 80036b6:	fcf42423          	sw	a5,-56(s0)
 80036ba:	fc842783          	lw	a5,-56(s0)
 80036be:	fcf42223          	sw	a5,-60(s0)
 80036c2:	4785                	li	a5,1
 80036c4:	fcf42023          	sw	a5,-64(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80036c8:	fc042783          	lw	a5,-64(s0)
 80036cc:	fc442703          	lw	a4,-60(s0)
 80036d0:	c31c                	sw	a5,0(a4)
}
 80036d2:	0001                	nop
}
 80036d4:	0001                	nop
}
 80036d6:	0001                	nop
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80036d8:	0ff0000f          	fence
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80036dc:	ce0fd0ef          	jal	ra,8000bbc <vPortExitCritical>

	return xAlreadyYielded;
 80036e0:	fe842783          	lw	a5,-24(s0)
}
 80036e4:	853e                	mv	a0,a5
 80036e6:	50f2                	lw	ra,60(sp)
 80036e8:	5462                	lw	s0,56(sp)
 80036ea:	6121                	addi	sp,sp,64
 80036ec:	8082                	ret

080036ee <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80036ee:	1101                	addi	sp,sp,-32
 80036f0:	ce06                	sw	ra,28(sp)
 80036f2:	cc22                	sw	s0,24(sp)
 80036f4:	1000                	addi	s0,sp,32
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
 80036f6:	c3cfd0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		xTicks = xTickCount;
 80036fa:	081197b7          	lui	a5,0x8119
 80036fe:	5f87a703          	lw	a4,1528(a5) # 81195f8 <xTickCount>
 8003702:	5fc7a783          	lw	a5,1532(a5)
 8003706:	fee42423          	sw	a4,-24(s0)
 800370a:	fef42623          	sw	a5,-20(s0)
	}
	portTICK_TYPE_EXIT_CRITICAL();
 800370e:	caefd0ef          	jal	ra,8000bbc <vPortExitCritical>

	return xTicks;
 8003712:	fe842703          	lw	a4,-24(s0)
 8003716:	fec42783          	lw	a5,-20(s0)
}
 800371a:	853a                	mv	a0,a4
 800371c:	85be                	mv	a1,a5
 800371e:	40f2                	lw	ra,28(sp)
 8003720:	4462                	lw	s0,24(sp)
 8003722:	6105                	addi	sp,sp,32
 8003724:	8082                	ret

08003726 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003726:	7139                	addi	sp,sp,-64
 8003728:	de06                	sw	ra,60(sp)
 800372a:	dc22                	sw	s0,56(sp)
 800372c:	0080                	addi	s0,sp,64
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800372e:	fe042623          	sw	zero,-20(s0)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003732:	081197b7          	lui	a5,0x8119
 8003736:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 800373a:	20079e63          	bnez	a5,8003956 <xTaskIncrementTick+0x230>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800373e:	081197b7          	lui	a5,0x8119
 8003742:	5f87a603          	lw	a2,1528(a5) # 81195f8 <xTickCount>
 8003746:	5fc7a683          	lw	a3,1532(a5)
 800374a:	4505                	li	a0,1
 800374c:	4581                	li	a1,0
 800374e:	00a60733          	add	a4,a2,a0
 8003752:	883a                	mv	a6,a4
 8003754:	00c83833          	sltu	a6,a6,a2
 8003758:	00b687b3          	add	a5,a3,a1
 800375c:	00f806b3          	add	a3,a6,a5
 8003760:	87b6                	mv	a5,a3
 8003762:	fee42023          	sw	a4,-32(s0)
 8003766:	fef42223          	sw	a5,-28(s0)

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800376a:	081196b7          	lui	a3,0x8119
 800376e:	fe042703          	lw	a4,-32(s0)
 8003772:	fe442783          	lw	a5,-28(s0)
 8003776:	5ee6ac23          	sw	a4,1528(a3) # 81195f8 <xTickCount>
 800377a:	5ef6ae23          	sw	a5,1532(a3)

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800377e:	fe042783          	lw	a5,-32(s0)
 8003782:	fe442703          	lw	a4,-28(s0)
 8003786:	8fd9                	or	a5,a5,a4
 8003788:	eba5                	bnez	a5,80037f8 <xTaskIncrementTick+0xd2>
		{
			taskSWITCH_DELAYED_LISTS();
 800378a:	081197b7          	lui	a5,0x8119
 800378e:	5e87a783          	lw	a5,1512(a5) # 81195e8 <pxDelayedTaskList>
 8003792:	439c                	lw	a5,0(a5)
 8003794:	c395                	beqz	a5,80037b8 <xTaskIncrementTick+0x92>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003796:	081187b7          	lui	a5,0x8118
 800379a:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800379e:	fcf407a3          	sb	a5,-49(s0)
    ECLIC->MTH = mth;
 80037a2:	000207b7          	lui	a5,0x20
 80037a6:	fcf44703          	lbu	a4,-49(s0)
 80037aa:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80037ae:	0001                	nop
    __RWMB();
 80037b0:	0ff0000f          	fence
}
 80037b4:	0001                	nop
 80037b6:	a001                	j	80037b6 <xTaskIncrementTick+0x90>
 80037b8:	081197b7          	lui	a5,0x8119
 80037bc:	5e87a783          	lw	a5,1512(a5) # 81195e8 <pxDelayedTaskList>
 80037c0:	fcf42e23          	sw	a5,-36(s0)
 80037c4:	081197b7          	lui	a5,0x8119
 80037c8:	5ec7a703          	lw	a4,1516(a5) # 81195ec <pxOverflowDelayedTaskList>
 80037cc:	081197b7          	lui	a5,0x8119
 80037d0:	5ee7a423          	sw	a4,1512(a5) # 81195e8 <pxDelayedTaskList>
 80037d4:	081197b7          	lui	a5,0x8119
 80037d8:	fdc42703          	lw	a4,-36(s0)
 80037dc:	5ee7a623          	sw	a4,1516(a5) # 81195ec <pxOverflowDelayedTaskList>
 80037e0:	081197b7          	lui	a5,0x8119
 80037e4:	6147a783          	lw	a5,1556(a5) # 8119614 <xNumOfOverflows>
 80037e8:	00178713          	addi	a4,a5,1
 80037ec:	081197b7          	lui	a5,0x8119
 80037f0:	60e7aa23          	sw	a4,1556(a5) # 8119614 <xNumOfOverflows>
 80037f4:	7ca000ef          	jal	ra,8003fbe <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80037f8:	081197b7          	lui	a5,0x8119
 80037fc:	6207a703          	lw	a4,1568(a5) # 8119620 <xNextTaskUnblockTime>
 8003800:	6247a783          	lw	a5,1572(a5)
 8003804:	fe442683          	lw	a3,-28(s0)
 8003808:	863e                	mv	a2,a5
 800380a:	10c6e963          	bltu	a3,a2,800391c <xTaskIncrementTick+0x1f6>
 800380e:	fe442683          	lw	a3,-28(s0)
 8003812:	863e                	mv	a2,a5
 8003814:	00c69763          	bne	a3,a2,8003822 <xTaskIncrementTick+0xfc>
 8003818:	fe042683          	lw	a3,-32(s0)
 800381c:	87ba                	mv	a5,a4
 800381e:	0ef6ef63          	bltu	a3,a5,800391c <xTaskIncrementTick+0x1f6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003822:	081197b7          	lui	a5,0x8119
 8003826:	5e87a783          	lw	a5,1512(a5) # 81195e8 <pxDelayedTaskList>
 800382a:	439c                	lw	a5,0(a5)
 800382c:	eb91                	bnez	a5,8003840 <xTaskIncrementTick+0x11a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800382e:	081196b7          	lui	a3,0x8119
 8003832:	577d                	li	a4,-1
 8003834:	57fd                	li	a5,-1
 8003836:	62e6a023          	sw	a4,1568(a3) # 8119620 <xNextTaskUnblockTime>
 800383a:	62f6a223          	sw	a5,1572(a3)
					break;
 800383e:	a8f9                	j	800391c <xTaskIncrementTick+0x1f6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003840:	081197b7          	lui	a5,0x8119
 8003844:	5e87a783          	lw	a5,1512(a5) # 81195e8 <pxDelayedTaskList>
 8003848:	4b9c                	lw	a5,16(a5)
 800384a:	4b9c                	lw	a5,16(a5)
 800384c:	fcf42c23          	sw	a5,-40(s0)
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003850:	fd842783          	lw	a5,-40(s0)
 8003854:	4798                	lw	a4,8(a5)
 8003856:	47dc                	lw	a5,12(a5)
 8003858:	fce42823          	sw	a4,-48(s0)
 800385c:	fcf42a23          	sw	a5,-44(s0)

					if( xConstTickCount < xItemValue )
 8003860:	fd442703          	lw	a4,-44(s0)
 8003864:	fe442783          	lw	a5,-28(s0)
 8003868:	00e7ee63          	bltu	a5,a4,8003884 <xTaskIncrementTick+0x15e>
 800386c:	fd442703          	lw	a4,-44(s0)
 8003870:	fe442783          	lw	a5,-28(s0)
 8003874:	02f71363          	bne	a4,a5,800389a <xTaskIncrementTick+0x174>
 8003878:	fd042703          	lw	a4,-48(s0)
 800387c:	fe042783          	lw	a5,-32(s0)
 8003880:	00e7fd63          	bgeu	a5,a4,800389a <xTaskIncrementTick+0x174>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003884:	081196b7          	lui	a3,0x8119
 8003888:	fd042703          	lw	a4,-48(s0)
 800388c:	fd442783          	lw	a5,-44(s0)
 8003890:	62e6a023          	sw	a4,1568(a3) # 8119620 <xNextTaskUnblockTime>
 8003894:	62f6a223          	sw	a5,1572(a3)
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003898:	a051                	j	800391c <xTaskIncrementTick+0x1f6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800389a:	fd842783          	lw	a5,-40(s0)
 800389e:	07a1                	addi	a5,a5,8
 80038a0:	853e                	mv	a0,a5
 80038a2:	bcdfc0ef          	jal	ra,800046e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038a6:	fd842783          	lw	a5,-40(s0)
 80038aa:	5bdc                	lw	a5,52(a5)
 80038ac:	cb81                	beqz	a5,80038bc <xTaskIncrementTick+0x196>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038ae:	fd842783          	lw	a5,-40(s0)
 80038b2:	02078793          	addi	a5,a5,32
 80038b6:	853e                	mv	a0,a5
 80038b8:	bb7fc0ef          	jal	ra,800046e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038bc:	fd842783          	lw	a5,-40(s0)
 80038c0:	5f98                	lw	a4,56(a5)
 80038c2:	081197b7          	lui	a5,0x8119
 80038c6:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 80038ca:	00e7f963          	bgeu	a5,a4,80038dc <xTaskIncrementTick+0x1b6>
 80038ce:	fd842783          	lw	a5,-40(s0)
 80038d2:	5f98                	lw	a4,56(a5)
 80038d4:	081197b7          	lui	a5,0x8119
 80038d8:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 80038dc:	fd842783          	lw	a5,-40(s0)
 80038e0:	5f98                	lw	a4,56(a5)
 80038e2:	47e1                	li	a5,24
 80038e4:	02f70733          	mul	a4,a4,a5
 80038e8:	081217b7          	lui	a5,0x8121
 80038ec:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 80038f0:	973e                	add	a4,a4,a5
 80038f2:	fd842783          	lw	a5,-40(s0)
 80038f6:	07a1                	addi	a5,a5,8
 80038f8:	85be                	mv	a1,a5
 80038fa:	853a                	mv	a0,a4
 80038fc:	a43fc0ef          	jal	ra,800033e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003900:	fd842783          	lw	a5,-40(s0)
 8003904:	5f98                	lw	a4,56(a5)
 8003906:	081197b7          	lui	a5,0x8119
 800390a:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 800390e:	5f9c                	lw	a5,56(a5)
 8003910:	f0f769e3          	bltu	a4,a5,8003822 <xTaskIncrementTick+0xfc>
						{
							xSwitchRequired = pdTRUE;
 8003914:	4785                	li	a5,1
 8003916:	fef42623          	sw	a5,-20(s0)
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800391a:	b721                	j	8003822 <xTaskIncrementTick+0xfc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800391c:	081197b7          	lui	a5,0x8119
 8003920:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8003924:	5f94                	lw	a3,56(a5)
 8003926:	081217b7          	lui	a5,0x8121
 800392a:	fa878713          	addi	a4,a5,-88 # 8120fa8 <pxReadyTasksLists>
 800392e:	47e1                	li	a5,24
 8003930:	02f687b3          	mul	a5,a3,a5
 8003934:	97ba                	add	a5,a5,a4
 8003936:	4398                	lw	a4,0(a5)
 8003938:	4785                	li	a5,1
 800393a:	00e7f563          	bgeu	a5,a4,8003944 <xTaskIncrementTick+0x21e>
			{
				xSwitchRequired = pdTRUE;
 800393e:	4785                	li	a5,1
 8003940:	fef42623          	sw	a5,-20(s0)
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003944:	081197b7          	lui	a5,0x8119
 8003948:	6107a783          	lw	a5,1552(a5) # 8119610 <xYieldPending>
 800394c:	cf9d                	beqz	a5,800398a <xTaskIncrementTick+0x264>
			{
				xSwitchRequired = pdTRUE;
 800394e:	4785                	li	a5,1
 8003950:	fef42623          	sw	a5,-20(s0)
 8003954:	a81d                	j	800398a <xTaskIncrementTick+0x264>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003956:	081197b7          	lui	a5,0x8119
 800395a:	6087a703          	lw	a4,1544(a5) # 8119608 <xPendedTicks>
 800395e:	60c7a783          	lw	a5,1548(a5)
 8003962:	4505                	li	a0,1
 8003964:	4581                	li	a1,0
 8003966:	00a70633          	add	a2,a4,a0
 800396a:	8832                	mv	a6,a2
 800396c:	00e83833          	sltu	a6,a6,a4
 8003970:	00b786b3          	add	a3,a5,a1
 8003974:	00d807b3          	add	a5,a6,a3
 8003978:	86be                	mv	a3,a5
 800397a:	8732                	mv	a4,a2
 800397c:	87b6                	mv	a5,a3
 800397e:	081196b7          	lui	a3,0x8119
 8003982:	60e6a423          	sw	a4,1544(a3) # 8119608 <xPendedTicks>
 8003986:	60f6a623          	sw	a5,1548(a3)
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800398a:	fec42783          	lw	a5,-20(s0)
}
 800398e:	853e                	mv	a0,a5
 8003990:	50f2                	lw	ra,60(sp)
 8003992:	5462                	lw	s0,56(sp)
 8003994:	6121                	addi	sp,sp,64
 8003996:	8082                	ret

08003998 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003998:	1101                	addi	sp,sp,-32
 800399a:	ce06                	sw	ra,28(sp)
 800399c:	cc22                	sw	s0,24(sp)
 800399e:	1000                	addi	s0,sp,32
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80039a0:	081197b7          	lui	a5,0x8119
 80039a4:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 80039a8:	c799                	beqz	a5,80039b6 <vTaskSwitchContext+0x1e>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80039aa:	081197b7          	lui	a5,0x8119
 80039ae:	4705                	li	a4,1
 80039b0:	60e7a823          	sw	a4,1552(a5) # 8119610 <xYieldPending>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80039b4:	a8dd                	j	8003aaa <vTaskSwitchContext+0x112>
		xYieldPending = pdFALSE;
 80039b6:	081197b7          	lui	a5,0x8119
 80039ba:	6007a823          	sw	zero,1552(a5) # 8119610 <xYieldPending>
		taskCHECK_FOR_STACK_OVERFLOW();
 80039be:	081197b7          	lui	a5,0x8119
 80039c2:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80039c6:	4398                	lw	a4,0(a5)
 80039c8:	081197b7          	lui	a5,0x8119
 80039cc:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80039d0:	5fdc                	lw	a5,60(a5)
 80039d2:	02e7e063          	bltu	a5,a4,80039f2 <vTaskSwitchContext+0x5a>
 80039d6:	081197b7          	lui	a5,0x8119
 80039da:	5e47a703          	lw	a4,1508(a5) # 81195e4 <pxCurrentTCB>
 80039de:	081197b7          	lui	a5,0x8119
 80039e2:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80039e6:	04078793          	addi	a5,a5,64
 80039ea:	85be                	mv	a1,a5
 80039ec:	853a                	mv	a0,a4
 80039ee:	5eb060ef          	jal	ra,800a7d8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039f2:	081197b7          	lui	a5,0x8119
 80039f6:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 80039fa:	fef42623          	sw	a5,-20(s0)
 80039fe:	a815                	j	8003a32 <vTaskSwitchContext+0x9a>
 8003a00:	fec42783          	lw	a5,-20(s0)
 8003a04:	e395                	bnez	a5,8003a28 <vTaskSwitchContext+0x90>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003a06:	081187b7          	lui	a5,0x8118
 8003a0a:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003a0e:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8003a12:	000207b7          	lui	a5,0x20
 8003a16:	fe744703          	lbu	a4,-25(s0)
 8003a1a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003a1e:	0001                	nop
    __RWMB();
 8003a20:	0ff0000f          	fence
}
 8003a24:	0001                	nop
 8003a26:	a001                	j	8003a26 <vTaskSwitchContext+0x8e>
 8003a28:	fec42783          	lw	a5,-20(s0)
 8003a2c:	17fd                	addi	a5,a5,-1
 8003a2e:	fef42623          	sw	a5,-20(s0)
 8003a32:	081217b7          	lui	a5,0x8121
 8003a36:	fa878713          	addi	a4,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8003a3a:	fec42683          	lw	a3,-20(s0)
 8003a3e:	47e1                	li	a5,24
 8003a40:	02f687b3          	mul	a5,a3,a5
 8003a44:	97ba                	add	a5,a5,a4
 8003a46:	439c                	lw	a5,0(a5)
 8003a48:	dfc5                	beqz	a5,8003a00 <vTaskSwitchContext+0x68>
 8003a4a:	fec42703          	lw	a4,-20(s0)
 8003a4e:	47e1                	li	a5,24
 8003a50:	02f70733          	mul	a4,a4,a5
 8003a54:	081217b7          	lui	a5,0x8121
 8003a58:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8003a5c:	97ba                	add	a5,a5,a4
 8003a5e:	fef42423          	sw	a5,-24(s0)
 8003a62:	fe842783          	lw	a5,-24(s0)
 8003a66:	43dc                	lw	a5,4(a5)
 8003a68:	4798                	lw	a4,8(a5)
 8003a6a:	fe842783          	lw	a5,-24(s0)
 8003a6e:	c3d8                	sw	a4,4(a5)
 8003a70:	fe842783          	lw	a5,-24(s0)
 8003a74:	43d8                	lw	a4,4(a5)
 8003a76:	fe842783          	lw	a5,-24(s0)
 8003a7a:	07a1                	addi	a5,a5,8
 8003a7c:	00f71963          	bne	a4,a5,8003a8e <vTaskSwitchContext+0xf6>
 8003a80:	fe842783          	lw	a5,-24(s0)
 8003a84:	43dc                	lw	a5,4(a5)
 8003a86:	4798                	lw	a4,8(a5)
 8003a88:	fe842783          	lw	a5,-24(s0)
 8003a8c:	c3d8                	sw	a4,4(a5)
 8003a8e:	fe842783          	lw	a5,-24(s0)
 8003a92:	43dc                	lw	a5,4(a5)
 8003a94:	4b98                	lw	a4,16(a5)
 8003a96:	081197b7          	lui	a5,0x8119
 8003a9a:	5ee7a223          	sw	a4,1508(a5) # 81195e4 <pxCurrentTCB>
 8003a9e:	081197b7          	lui	a5,0x8119
 8003aa2:	fec42703          	lw	a4,-20(s0)
 8003aa6:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
}
 8003aaa:	0001                	nop
 8003aac:	40f2                	lw	ra,28(sp)
 8003aae:	4462                	lw	s0,24(sp)
 8003ab0:	6105                	addi	sp,sp,32
 8003ab2:	8082                	ret

08003ab4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003ab4:	7179                	addi	sp,sp,-48
 8003ab6:	d606                	sw	ra,44(sp)
 8003ab8:	d422                	sw	s0,40(sp)
 8003aba:	1800                	addi	s0,sp,48
 8003abc:	fca42e23          	sw	a0,-36(s0)
 8003ac0:	fcb42823          	sw	a1,-48(s0)
 8003ac4:	fcc42a23          	sw	a2,-44(s0)
	configASSERT( pxEventList );
 8003ac8:	fdc42783          	lw	a5,-36(s0)
 8003acc:	e395                	bnez	a5,8003af0 <vTaskPlaceOnEventList+0x3c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003ace:	081187b7          	lui	a5,0x8118
 8003ad2:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003ad6:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8003ada:	000207b7          	lui	a5,0x20
 8003ade:	fef44703          	lbu	a4,-17(s0)
 8003ae2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003ae6:	0001                	nop
    __RWMB();
 8003ae8:	0ff0000f          	fence
}
 8003aec:	0001                	nop
 8003aee:	a001                	j	8003aee <vTaskPlaceOnEventList+0x3a>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003af0:	081197b7          	lui	a5,0x8119
 8003af4:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8003af8:	02078793          	addi	a5,a5,32
 8003afc:	85be                	mv	a1,a5
 8003afe:	fdc42503          	lw	a0,-36(s0)
 8003b02:	8a3fc0ef          	jal	ra,80003a4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b06:	4605                	li	a2,1
 8003b08:	fd042503          	lw	a0,-48(s0)
 8003b0c:	fd442583          	lw	a1,-44(s0)
 8003b10:	68b000ef          	jal	ra,800499a <prvAddCurrentTaskToDelayedList>
}
 8003b14:	0001                	nop
 8003b16:	50b2                	lw	ra,44(sp)
 8003b18:	5422                	lw	s0,40(sp)
 8003b1a:	6145                	addi	sp,sp,48
 8003b1c:	8082                	ret

08003b1e <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b1e:	7179                	addi	sp,sp,-48
 8003b20:	d606                	sw	ra,44(sp)
 8003b22:	d422                	sw	s0,40(sp)
 8003b24:	1800                	addi	s0,sp,48
 8003b26:	fca42e23          	sw	a0,-36(s0)
 8003b2a:	fcb42823          	sw	a1,-48(s0)
 8003b2e:	fcc42a23          	sw	a2,-44(s0)
 8003b32:	fcd42c23          	sw	a3,-40(s0)
		configASSERT( pxEventList );
 8003b36:	fdc42783          	lw	a5,-36(s0)
 8003b3a:	e395                	bnez	a5,8003b5e <vTaskPlaceOnEventListRestricted+0x40>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003b3c:	081187b7          	lui	a5,0x8118
 8003b40:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003b44:	fef407a3          	sb	a5,-17(s0)
    ECLIC->MTH = mth;
 8003b48:	000207b7          	lui	a5,0x20
 8003b4c:	fef44703          	lbu	a4,-17(s0)
 8003b50:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003b54:	0001                	nop
    __RWMB();
 8003b56:	0ff0000f          	fence
}
 8003b5a:	0001                	nop
 8003b5c:	a001                	j	8003b5c <vTaskPlaceOnEventListRestricted+0x3e>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b5e:	081197b7          	lui	a5,0x8119
 8003b62:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8003b66:	02078793          	addi	a5,a5,32
 8003b6a:	85be                	mv	a1,a5
 8003b6c:	fdc42503          	lw	a0,-36(s0)
 8003b70:	fcefc0ef          	jal	ra,800033e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b74:	fd842783          	lw	a5,-40(s0)
 8003b78:	c799                	beqz	a5,8003b86 <vTaskPlaceOnEventListRestricted+0x68>
		{
			xTicksToWait = portMAX_DELAY;
 8003b7a:	577d                	li	a4,-1
 8003b7c:	57fd                	li	a5,-1
 8003b7e:	fce42823          	sw	a4,-48(s0)
 8003b82:	fcf42a23          	sw	a5,-44(s0)
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b86:	fd842603          	lw	a2,-40(s0)
 8003b8a:	fd042503          	lw	a0,-48(s0)
 8003b8e:	fd442583          	lw	a1,-44(s0)
 8003b92:	609000ef          	jal	ra,800499a <prvAddCurrentTaskToDelayedList>
	}
 8003b96:	0001                	nop
 8003b98:	50b2                	lw	ra,44(sp)
 8003b9a:	5422                	lw	s0,40(sp)
 8003b9c:	6145                	addi	sp,sp,48
 8003b9e:	8082                	ret

08003ba0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ba0:	7179                	addi	sp,sp,-48
 8003ba2:	d606                	sw	ra,44(sp)
 8003ba4:	d422                	sw	s0,40(sp)
 8003ba6:	1800                	addi	s0,sp,48
 8003ba8:	fca42e23          	sw	a0,-36(s0)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bac:	fdc42783          	lw	a5,-36(s0)
 8003bb0:	4b9c                	lw	a5,16(a5)
 8003bb2:	4b9c                	lw	a5,16(a5)
 8003bb4:	fef42423          	sw	a5,-24(s0)
	configASSERT( pxUnblockedTCB );
 8003bb8:	fe842783          	lw	a5,-24(s0)
 8003bbc:	e395                	bnez	a5,8003be0 <xTaskRemoveFromEventList+0x40>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003bbe:	081187b7          	lui	a5,0x8118
 8003bc2:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003bc6:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8003bca:	000207b7          	lui	a5,0x20
 8003bce:	fe744703          	lbu	a4,-25(s0)
 8003bd2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003bd6:	0001                	nop
    __RWMB();
 8003bd8:	0ff0000f          	fence
}
 8003bdc:	0001                	nop
 8003bde:	a001                	j	8003bde <xTaskRemoveFromEventList+0x3e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003be0:	fe842783          	lw	a5,-24(s0)
 8003be4:	02078793          	addi	a5,a5,32
 8003be8:	853e                	mv	a0,a5
 8003bea:	885fc0ef          	jal	ra,800046e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bee:	081197b7          	lui	a5,0x8119
 8003bf2:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 8003bf6:	ebb1                	bnez	a5,8003c4a <xTaskRemoveFromEventList+0xaa>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003bf8:	fe842783          	lw	a5,-24(s0)
 8003bfc:	07a1                	addi	a5,a5,8
 8003bfe:	853e                	mv	a0,a5
 8003c00:	86ffc0ef          	jal	ra,800046e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003c04:	fe842783          	lw	a5,-24(s0)
 8003c08:	5f98                	lw	a4,56(a5)
 8003c0a:	081197b7          	lui	a5,0x8119
 8003c0e:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 8003c12:	00e7f963          	bgeu	a5,a4,8003c24 <xTaskRemoveFromEventList+0x84>
 8003c16:	fe842783          	lw	a5,-24(s0)
 8003c1a:	5f98                	lw	a4,56(a5)
 8003c1c:	081197b7          	lui	a5,0x8119
 8003c20:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8003c24:	fe842783          	lw	a5,-24(s0)
 8003c28:	5f98                	lw	a4,56(a5)
 8003c2a:	47e1                	li	a5,24
 8003c2c:	02f70733          	mul	a4,a4,a5
 8003c30:	081217b7          	lui	a5,0x8121
 8003c34:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8003c38:	973e                	add	a4,a4,a5
 8003c3a:	fe842783          	lw	a5,-24(s0)
 8003c3e:	07a1                	addi	a5,a5,8
 8003c40:	85be                	mv	a1,a5
 8003c42:	853a                	mv	a0,a4
 8003c44:	efafc0ef          	jal	ra,800033e <vListInsertEnd>
 8003c48:	a821                	j	8003c60 <xTaskRemoveFromEventList+0xc0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c4a:	fe842783          	lw	a5,-24(s0)
 8003c4e:	02078793          	addi	a5,a5,32
 8003c52:	85be                	mv	a1,a5
 8003c54:	081217b7          	lui	a5,0x8121
 8003c58:	09878513          	addi	a0,a5,152 # 8121098 <xPendingReadyList>
 8003c5c:	ee2fc0ef          	jal	ra,800033e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c60:	fe842783          	lw	a5,-24(s0)
 8003c64:	5f98                	lw	a4,56(a5)
 8003c66:	081197b7          	lui	a5,0x8119
 8003c6a:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8003c6e:	5f9c                	lw	a5,56(a5)
 8003c70:	00e7fb63          	bgeu	a5,a4,8003c86 <xTaskRemoveFromEventList+0xe6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c74:	4785                	li	a5,1
 8003c76:	fef42623          	sw	a5,-20(s0)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c7a:	081197b7          	lui	a5,0x8119
 8003c7e:	4705                	li	a4,1
 8003c80:	60e7a823          	sw	a4,1552(a5) # 8119610 <xYieldPending>
 8003c84:	a019                	j	8003c8a <xTaskRemoveFromEventList+0xea>
	}
	else
	{
		xReturn = pdFALSE;
 8003c86:	fe042623          	sw	zero,-20(s0)
	}

	return xReturn;
 8003c8a:	fec42783          	lw	a5,-20(s0)
}
 8003c8e:	853e                	mv	a0,a5
 8003c90:	50b2                	lw	ra,44(sp)
 8003c92:	5422                	lw	s0,40(sp)
 8003c94:	6145                	addi	sp,sp,48
 8003c96:	8082                	ret

08003c98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c98:	1101                	addi	sp,sp,-32
 8003c9a:	ce22                	sw	s0,28(sp)
 8003c9c:	1000                	addi	s0,sp,32
 8003c9e:	fea42623          	sw	a0,-20(s0)
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ca2:	081197b7          	lui	a5,0x8119
 8003ca6:	6147a703          	lw	a4,1556(a5) # 8119614 <xNumOfOverflows>
 8003caa:	fec42783          	lw	a5,-20(s0)
 8003cae:	c398                	sw	a4,0(a5)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003cb0:	081197b7          	lui	a5,0x8119
 8003cb4:	5f87a703          	lw	a4,1528(a5) # 81195f8 <xTickCount>
 8003cb8:	5fc7a783          	lw	a5,1532(a5)
 8003cbc:	fec42683          	lw	a3,-20(s0)
 8003cc0:	c698                	sw	a4,8(a3)
 8003cc2:	c6dc                	sw	a5,12(a3)
}
 8003cc4:	0001                	nop
 8003cc6:	4472                	lw	s0,28(sp)
 8003cc8:	6105                	addi	sp,sp,32
 8003cca:	8082                	ret

08003ccc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ccc:	7139                	addi	sp,sp,-64
 8003cce:	de06                	sw	ra,60(sp)
 8003cd0:	dc22                	sw	s0,56(sp)
 8003cd2:	0080                	addi	s0,sp,64
 8003cd4:	fca42623          	sw	a0,-52(s0)
 8003cd8:	fcb42423          	sw	a1,-56(s0)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003cdc:	fcc42783          	lw	a5,-52(s0)
 8003ce0:	e395                	bnez	a5,8003d04 <xTaskCheckForTimeOut+0x38>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003ce2:	081187b7          	lui	a5,0x8118
 8003ce6:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003cea:	fcf40ba3          	sb	a5,-41(s0)
    ECLIC->MTH = mth;
 8003cee:	000207b7          	lui	a5,0x20
 8003cf2:	fd744703          	lbu	a4,-41(s0)
 8003cf6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003cfa:	0001                	nop
    __RWMB();
 8003cfc:	0ff0000f          	fence
}
 8003d00:	0001                	nop
 8003d02:	a001                	j	8003d02 <xTaskCheckForTimeOut+0x36>
	configASSERT( pxTicksToWait );
 8003d04:	fc842783          	lw	a5,-56(s0)
 8003d08:	e395                	bnez	a5,8003d2c <xTaskCheckForTimeOut+0x60>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8003d0a:	081187b7          	lui	a5,0x8118
 8003d0e:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8003d12:	fcf40b23          	sb	a5,-42(s0)
    ECLIC->MTH = mth;
 8003d16:	000207b7          	lui	a5,0x20
 8003d1a:	fd644703          	lbu	a4,-42(s0)
 8003d1e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8003d22:	0001                	nop
    __RWMB();
 8003d24:	0ff0000f          	fence
}
 8003d28:	0001                	nop
 8003d2a:	a001                	j	8003d2a <xTaskCheckForTimeOut+0x5e>

	taskENTER_CRITICAL();
 8003d2c:	e07fc0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003d30:	081197b7          	lui	a5,0x8119
 8003d34:	5f87a703          	lw	a4,1528(a5) # 81195f8 <xTickCount>
 8003d38:	5fc7a783          	lw	a5,1532(a5)
 8003d3c:	fee42023          	sw	a4,-32(s0)
 8003d40:	fef42223          	sw	a5,-28(s0)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003d44:	fcc42783          	lw	a5,-52(s0)
 8003d48:	4788                	lw	a0,8(a5)
 8003d4a:	47cc                	lw	a1,12(a5)
 8003d4c:	fe042603          	lw	a2,-32(s0)
 8003d50:	fe442683          	lw	a3,-28(s0)
 8003d54:	40a60733          	sub	a4,a2,a0
 8003d58:	883a                	mv	a6,a4
 8003d5a:	01063833          	sltu	a6,a2,a6
 8003d5e:	40b687b3          	sub	a5,a3,a1
 8003d62:	410786b3          	sub	a3,a5,a6
 8003d66:	87b6                	mv	a5,a3
 8003d68:	fce42c23          	sw	a4,-40(s0)
 8003d6c:	fcf42e23          	sw	a5,-36(s0)
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003d70:	fc842783          	lw	a5,-56(s0)
 8003d74:	4398                	lw	a4,0(a5)
 8003d76:	43dc                	lw	a5,4(a5)
 8003d78:	863a                	mv	a2,a4
 8003d7a:	56fd                	li	a3,-1
 8003d7c:	00d61963          	bne	a2,a3,8003d8e <xTaskCheckForTimeOut+0xc2>
 8003d80:	873e                	mv	a4,a5
 8003d82:	57fd                	li	a5,-1
 8003d84:	00f71563          	bne	a4,a5,8003d8e <xTaskCheckForTimeOut+0xc2>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003d88:	fe042623          	sw	zero,-20(s0)
 8003d8c:	a85d                	j	8003e42 <xTaskCheckForTimeOut+0x176>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003d8e:	fcc42783          	lw	a5,-52(s0)
 8003d92:	4398                	lw	a4,0(a5)
 8003d94:	081197b7          	lui	a5,0x8119
 8003d98:	6147a783          	lw	a5,1556(a5) # 8119614 <xNumOfOverflows>
 8003d9c:	02f70963          	beq	a4,a5,8003dce <xTaskCheckForTimeOut+0x102>
 8003da0:	fcc42783          	lw	a5,-52(s0)
 8003da4:	4798                	lw	a4,8(a5)
 8003da6:	47dc                	lw	a5,12(a5)
 8003da8:	fe442683          	lw	a3,-28(s0)
 8003dac:	863e                	mv	a2,a5
 8003dae:	02c6e063          	bltu	a3,a2,8003dce <xTaskCheckForTimeOut+0x102>
 8003db2:	fe442683          	lw	a3,-28(s0)
 8003db6:	863e                	mv	a2,a5
 8003db8:	00c69763          	bne	a3,a2,8003dc6 <xTaskCheckForTimeOut+0xfa>
 8003dbc:	fe042683          	lw	a3,-32(s0)
 8003dc0:	87ba                	mv	a5,a4
 8003dc2:	00f6e663          	bltu	a3,a5,8003dce <xTaskCheckForTimeOut+0x102>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003dc6:	4785                	li	a5,1
 8003dc8:	fef42623          	sw	a5,-20(s0)
 8003dcc:	a89d                	j	8003e42 <xTaskCheckForTimeOut+0x176>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003dce:	fc842783          	lw	a5,-56(s0)
 8003dd2:	4398                	lw	a4,0(a5)
 8003dd4:	43dc                	lw	a5,4(a5)
 8003dd6:	fdc42683          	lw	a3,-36(s0)
 8003dda:	863e                	mv	a2,a5
 8003ddc:	00c6ec63          	bltu	a3,a2,8003df4 <xTaskCheckForTimeOut+0x128>
 8003de0:	fdc42683          	lw	a3,-36(s0)
 8003de4:	863e                	mv	a2,a5
 8003de6:	04c69563          	bne	a3,a2,8003e30 <xTaskCheckForTimeOut+0x164>
 8003dea:	fd842683          	lw	a3,-40(s0)
 8003dee:	87ba                	mv	a5,a4
 8003df0:	04f6f063          	bgeu	a3,a5,8003e30 <xTaskCheckForTimeOut+0x164>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003df4:	fc842783          	lw	a5,-56(s0)
 8003df8:	4398                	lw	a4,0(a5)
 8003dfa:	43dc                	lw	a5,4(a5)
 8003dfc:	fd842503          	lw	a0,-40(s0)
 8003e00:	fdc42583          	lw	a1,-36(s0)
 8003e04:	40a70633          	sub	a2,a4,a0
 8003e08:	8832                	mv	a6,a2
 8003e0a:	01073833          	sltu	a6,a4,a6
 8003e0e:	40b786b3          	sub	a3,a5,a1
 8003e12:	410687b3          	sub	a5,a3,a6
 8003e16:	86be                	mv	a3,a5
 8003e18:	8732                	mv	a4,a2
 8003e1a:	87b6                	mv	a5,a3
 8003e1c:	fc842683          	lw	a3,-56(s0)
 8003e20:	c298                	sw	a4,0(a3)
 8003e22:	c2dc                	sw	a5,4(a3)
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003e24:	fcc42503          	lw	a0,-52(s0)
 8003e28:	3d85                	jal	8003c98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003e2a:	fe042623          	sw	zero,-20(s0)
 8003e2e:	a811                	j	8003e42 <xTaskCheckForTimeOut+0x176>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e30:	fc842783          	lw	a5,-56(s0)
 8003e34:	4681                	li	a3,0
 8003e36:	4701                	li	a4,0
 8003e38:	c394                	sw	a3,0(a5)
 8003e3a:	c3d8                	sw	a4,4(a5)
			xReturn = pdTRUE;
 8003e3c:	4785                	li	a5,1
 8003e3e:	fef42623          	sw	a5,-20(s0)
		}
	}
	taskEXIT_CRITICAL();
 8003e42:	d7bfc0ef          	jal	ra,8000bbc <vPortExitCritical>

	return xReturn;
 8003e46:	fec42783          	lw	a5,-20(s0)
}
 8003e4a:	853e                	mv	a0,a5
 8003e4c:	50f2                	lw	ra,60(sp)
 8003e4e:	5462                	lw	s0,56(sp)
 8003e50:	6121                	addi	sp,sp,64
 8003e52:	8082                	ret

08003e54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e54:	1141                	addi	sp,sp,-16
 8003e56:	c622                	sw	s0,12(sp)
 8003e58:	0800                	addi	s0,sp,16
	xYieldPending = pdTRUE;
 8003e5a:	081197b7          	lui	a5,0x8119
 8003e5e:	4705                	li	a4,1
 8003e60:	60e7a823          	sw	a4,1552(a5) # 8119610 <xYieldPending>
}
 8003e64:	0001                	nop
 8003e66:	4432                	lw	s0,12(sp)
 8003e68:	0141                	addi	sp,sp,16
 8003e6a:	8082                	ret

08003e6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e6c:	1101                	addi	sp,sp,-32
 8003e6e:	ce06                	sw	ra,28(sp)
 8003e70:	cc22                	sw	s0,24(sp)
 8003e72:	1000                	addi	s0,sp,32
 8003e74:	fea42623          	sw	a0,-20(s0)

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003e78:	206d                	jal	8003f22 <prvCheckTasksWaitingTermination>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8003e7a:	179060ef          	jal	ra,800a7f2 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8003e7e:	bfed                	j	8003e78 <prvIdleTask+0xc>

08003e80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e80:	1101                	addi	sp,sp,-32
 8003e82:	ce06                	sw	ra,28(sp)
 8003e84:	cc22                	sw	s0,24(sp)
 8003e86:	1000                	addi	s0,sp,32
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e88:	fe042623          	sw	zero,-20(s0)
 8003e8c:	a01d                	j	8003eb2 <prvInitialiseTaskLists+0x32>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003e8e:	fec42703          	lw	a4,-20(s0)
 8003e92:	47e1                	li	a5,24
 8003e94:	02f70733          	mul	a4,a4,a5
 8003e98:	081217b7          	lui	a5,0x8121
 8003e9c:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8003ea0:	97ba                	add	a5,a5,a4
 8003ea2:	853e                	mv	a0,a5
 8003ea4:	c30fc0ef          	jal	ra,80002d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ea8:	fec42783          	lw	a5,-20(s0)
 8003eac:	0785                	addi	a5,a5,1
 8003eae:	fef42623          	sw	a5,-20(s0)
 8003eb2:	fec42703          	lw	a4,-20(s0)
 8003eb6:	479d                	li	a5,7
 8003eb8:	fce7fbe3          	bgeu	a5,a4,8003e8e <prvInitialiseTaskLists+0xe>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ebc:	081217b7          	lui	a5,0x8121
 8003ec0:	06878513          	addi	a0,a5,104 # 8121068 <xDelayedTaskList1>
 8003ec4:	c10fc0ef          	jal	ra,80002d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003ec8:	081217b7          	lui	a5,0x8121
 8003ecc:	08078513          	addi	a0,a5,128 # 8121080 <xDelayedTaskList2>
 8003ed0:	c04fc0ef          	jal	ra,80002d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ed4:	081217b7          	lui	a5,0x8121
 8003ed8:	09878513          	addi	a0,a5,152 # 8121098 <xPendingReadyList>
 8003edc:	bf8fc0ef          	jal	ra,80002d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003ee0:	081217b7          	lui	a5,0x8121
 8003ee4:	0b078513          	addi	a0,a5,176 # 81210b0 <xTasksWaitingTermination>
 8003ee8:	becfc0ef          	jal	ra,80002d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003eec:	081217b7          	lui	a5,0x8121
 8003ef0:	0c878513          	addi	a0,a5,200 # 81210c8 <xSuspendedTaskList>
 8003ef4:	be0fc0ef          	jal	ra,80002d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003ef8:	081197b7          	lui	a5,0x8119
 8003efc:	08121737          	lui	a4,0x8121
 8003f00:	06870713          	addi	a4,a4,104 # 8121068 <xDelayedTaskList1>
 8003f04:	5ee7a423          	sw	a4,1512(a5) # 81195e8 <pxDelayedTaskList>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f08:	081197b7          	lui	a5,0x8119
 8003f0c:	08121737          	lui	a4,0x8121
 8003f10:	08070713          	addi	a4,a4,128 # 8121080 <xDelayedTaskList2>
 8003f14:	5ee7a623          	sw	a4,1516(a5) # 81195ec <pxOverflowDelayedTaskList>
}
 8003f18:	0001                	nop
 8003f1a:	40f2                	lw	ra,28(sp)
 8003f1c:	4462                	lw	s0,24(sp)
 8003f1e:	6105                	addi	sp,sp,32
 8003f20:	8082                	ret

08003f22 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f22:	1101                	addi	sp,sp,-32
 8003f24:	ce06                	sw	ra,28(sp)
 8003f26:	cc22                	sw	s0,24(sp)
 8003f28:	1000                	addi	s0,sp,32
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f2a:	a891                	j	8003f7e <prvCheckTasksWaitingTermination+0x5c>
		{
			taskENTER_CRITICAL();
 8003f2c:	c07fc0ef          	jal	ra,8000b32 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f30:	081217b7          	lui	a5,0x8121
 8003f34:	0b078793          	addi	a5,a5,176 # 81210b0 <xTasksWaitingTermination>
 8003f38:	4b9c                	lw	a5,16(a5)
 8003f3a:	4b9c                	lw	a5,16(a5)
 8003f3c:	fef42623          	sw	a5,-20(s0)
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f40:	fec42783          	lw	a5,-20(s0)
 8003f44:	07a1                	addi	a5,a5,8
 8003f46:	853e                	mv	a0,a5
 8003f48:	d26fc0ef          	jal	ra,800046e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f4c:	081197b7          	lui	a5,0x8119
 8003f50:	5f47a783          	lw	a5,1524(a5) # 81195f4 <uxCurrentNumberOfTasks>
 8003f54:	fff78713          	addi	a4,a5,-1
 8003f58:	081197b7          	lui	a5,0x8119
 8003f5c:	5ee7aa23          	sw	a4,1524(a5) # 81195f4 <uxCurrentNumberOfTasks>
				--uxDeletedTasksWaitingCleanUp;
 8003f60:	081197b7          	lui	a5,0x8119
 8003f64:	5f07a783          	lw	a5,1520(a5) # 81195f0 <uxDeletedTasksWaitingCleanUp>
 8003f68:	fff78713          	addi	a4,a5,-1
 8003f6c:	081197b7          	lui	a5,0x8119
 8003f70:	5ee7a823          	sw	a4,1520(a5) # 81195f0 <uxDeletedTasksWaitingCleanUp>
			}
			taskEXIT_CRITICAL();
 8003f74:	c49fc0ef          	jal	ra,8000bbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f78:	fec42503          	lw	a0,-20(s0)
 8003f7c:	2821                	jal	8003f94 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f7e:	081197b7          	lui	a5,0x8119
 8003f82:	5f07a783          	lw	a5,1520(a5) # 81195f0 <uxDeletedTasksWaitingCleanUp>
 8003f86:	f3dd                	bnez	a5,8003f2c <prvCheckTasksWaitingTermination+0xa>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f88:	0001                	nop
 8003f8a:	0001                	nop
 8003f8c:	40f2                	lw	ra,28(sp)
 8003f8e:	4462                	lw	s0,24(sp)
 8003f90:	6105                	addi	sp,sp,32
 8003f92:	8082                	ret

08003f94 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003f94:	1101                	addi	sp,sp,-32
 8003f96:	ce06                	sw	ra,28(sp)
 8003f98:	cc22                	sw	s0,24(sp)
 8003f9a:	1000                	addi	s0,sp,32
 8003f9c:	fea42623          	sw	a0,-20(s0)

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003fa0:	fec42783          	lw	a5,-20(s0)
 8003fa4:	5fdc                	lw	a5,60(a5)
 8003fa6:	853e                	mv	a0,a5
 8003fa8:	951fd0ef          	jal	ra,80018f8 <vPortFree>
			vPortFree( pxTCB );
 8003fac:	fec42503          	lw	a0,-20(s0)
 8003fb0:	949fd0ef          	jal	ra,80018f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003fb4:	0001                	nop
 8003fb6:	40f2                	lw	ra,28(sp)
 8003fb8:	4462                	lw	s0,24(sp)
 8003fba:	6105                	addi	sp,sp,32
 8003fbc:	8082                	ret

08003fbe <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003fbe:	1101                	addi	sp,sp,-32
 8003fc0:	ce22                	sw	s0,28(sp)
 8003fc2:	1000                	addi	s0,sp,32
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fc4:	081197b7          	lui	a5,0x8119
 8003fc8:	5e87a783          	lw	a5,1512(a5) # 81195e8 <pxDelayedTaskList>
 8003fcc:	439c                	lw	a5,0(a5)
 8003fce:	eb91                	bnez	a5,8003fe2 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003fd0:	081196b7          	lui	a3,0x8119
 8003fd4:	577d                	li	a4,-1
 8003fd6:	57fd                	li	a5,-1
 8003fd8:	62e6a023          	sw	a4,1568(a3) # 8119620 <xNextTaskUnblockTime>
 8003fdc:	62f6a223          	sw	a5,1572(a3)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003fe0:	a01d                	j	8004006 <prvResetNextTaskUnblockTime+0x48>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fe2:	081197b7          	lui	a5,0x8119
 8003fe6:	5e87a783          	lw	a5,1512(a5) # 81195e8 <pxDelayedTaskList>
 8003fea:	4b9c                	lw	a5,16(a5)
 8003fec:	4b9c                	lw	a5,16(a5)
 8003fee:	fef42623          	sw	a5,-20(s0)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003ff2:	fec42783          	lw	a5,-20(s0)
 8003ff6:	4798                	lw	a4,8(a5)
 8003ff8:	47dc                	lw	a5,12(a5)
 8003ffa:	081196b7          	lui	a3,0x8119
 8003ffe:	62e6a023          	sw	a4,1568(a3) # 8119620 <xNextTaskUnblockTime>
 8004002:	62f6a223          	sw	a5,1572(a3)
}
 8004006:	0001                	nop
 8004008:	4472                	lw	s0,28(sp)
 800400a:	6105                	addi	sp,sp,32
 800400c:	8082                	ret

0800400e <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800400e:	1101                	addi	sp,sp,-32
 8004010:	ce22                	sw	s0,28(sp)
 8004012:	1000                	addi	s0,sp,32
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004014:	081197b7          	lui	a5,0x8119
 8004018:	6047a783          	lw	a5,1540(a5) # 8119604 <xSchedulerRunning>
 800401c:	e789                	bnez	a5,8004026 <xTaskGetSchedulerState+0x18>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800401e:	4785                	li	a5,1
 8004020:	fef42623          	sw	a5,-20(s0)
 8004024:	a821                	j	800403c <xTaskGetSchedulerState+0x2e>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004026:	081197b7          	lui	a5,0x8119
 800402a:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 800402e:	e789                	bnez	a5,8004038 <xTaskGetSchedulerState+0x2a>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004030:	4789                	li	a5,2
 8004032:	fef42623          	sw	a5,-20(s0)
 8004036:	a019                	j	800403c <xTaskGetSchedulerState+0x2e>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004038:	fe042623          	sw	zero,-20(s0)
			}
		}

		return xReturn;
 800403c:	fec42783          	lw	a5,-20(s0)
	}
 8004040:	853e                	mv	a0,a5
 8004042:	4472                	lw	s0,28(sp)
 8004044:	6105                	addi	sp,sp,32
 8004046:	8082                	ret

08004048 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004048:	7179                	addi	sp,sp,-48
 800404a:	d606                	sw	ra,44(sp)
 800404c:	d422                	sw	s0,40(sp)
 800404e:	1800                	addi	s0,sp,48
 8004050:	fca42e23          	sw	a0,-36(s0)
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004054:	fdc42683          	lw	a3,-36(s0)
 8004058:	fed42423          	sw	a3,-24(s0)
	BaseType_t xReturn = pdFALSE;
 800405c:	fe042623          	sw	zero,-20(s0)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004060:	fdc42683          	lw	a3,-36(s0)
 8004064:	10068c63          	beqz	a3,800417c <xTaskPriorityInherit+0x134>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004068:	fe842683          	lw	a3,-24(s0)
 800406c:	5e90                	lw	a2,56(a3)
 800406e:	081196b7          	lui	a3,0x8119
 8004072:	5e46a683          	lw	a3,1508(a3) # 81195e4 <pxCurrentTCB>
 8004076:	5e94                	lw	a3,56(a3)
 8004078:	0ed67563          	bgeu	a2,a3,8004162 <xTaskPriorityInherit+0x11a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800407c:	fe842683          	lw	a3,-24(s0)
 8004080:	5290                	lw	a2,32(a3)
 8004082:	52d4                	lw	a3,36(a3)
 8004084:	800005b7          	lui	a1,0x80000
 8004088:	00b67733          	and	a4,a2,a1
 800408c:	0006f793          	andi	a5,a3,0
 8004090:	86ba                	mv	a3,a4
 8004092:	8edd                	or	a3,a3,a5
 8004094:	ea95                	bnez	a3,80040c8 <xTaskPriorityInherit+0x80>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004096:	081197b7          	lui	a5,0x8119
 800409a:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 800409e:	5f9c                	lw	a5,56(a5)
 80040a0:	883e                	mv	a6,a5
 80040a2:	4881                	li	a7,0
 80040a4:	4721                	li	a4,8
 80040a6:	4781                	li	a5,0
 80040a8:	41070633          	sub	a2,a4,a6
 80040ac:	85b2                	mv	a1,a2
 80040ae:	00b735b3          	sltu	a1,a4,a1
 80040b2:	411786b3          	sub	a3,a5,a7
 80040b6:	40b687b3          	sub	a5,a3,a1
 80040ba:	86be                	mv	a3,a5
 80040bc:	8732                	mv	a4,a2
 80040be:	87b6                	mv	a5,a3
 80040c0:	fe842683          	lw	a3,-24(s0)
 80040c4:	d298                	sw	a4,32(a3)
 80040c6:	d2dc                	sw	a5,36(a3)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80040c8:	fe842783          	lw	a5,-24(s0)
 80040cc:	4fd8                	lw	a4,28(a5)
 80040ce:	fe842783          	lw	a5,-24(s0)
 80040d2:	5f94                	lw	a3,56(a5)
 80040d4:	47e1                	li	a5,24
 80040d6:	02f686b3          	mul	a3,a3,a5
 80040da:	081217b7          	lui	a5,0x8121
 80040de:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 80040e2:	97b6                	add	a5,a5,a3
 80040e4:	06f71363          	bne	a4,a5,800414a <xTaskPriorityInherit+0x102>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040e8:	fe842783          	lw	a5,-24(s0)
 80040ec:	07a1                	addi	a5,a5,8
 80040ee:	853e                	mv	a0,a5
 80040f0:	b7efc0ef          	jal	ra,800046e <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80040f4:	081197b7          	lui	a5,0x8119
 80040f8:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80040fc:	5f98                	lw	a4,56(a5)
 80040fe:	fe842783          	lw	a5,-24(s0)
 8004102:	df98                	sw	a4,56(a5)
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004104:	fe842783          	lw	a5,-24(s0)
 8004108:	5f98                	lw	a4,56(a5)
 800410a:	081197b7          	lui	a5,0x8119
 800410e:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 8004112:	00e7f963          	bgeu	a5,a4,8004124 <xTaskPriorityInherit+0xdc>
 8004116:	fe842783          	lw	a5,-24(s0)
 800411a:	5f98                	lw	a4,56(a5)
 800411c:	081197b7          	lui	a5,0x8119
 8004120:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8004124:	fe842783          	lw	a5,-24(s0)
 8004128:	5f98                	lw	a4,56(a5)
 800412a:	47e1                	li	a5,24
 800412c:	02f70733          	mul	a4,a4,a5
 8004130:	081217b7          	lui	a5,0x8121
 8004134:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8004138:	973e                	add	a4,a4,a5
 800413a:	fe842783          	lw	a5,-24(s0)
 800413e:	07a1                	addi	a5,a5,8
 8004140:	85be                	mv	a1,a5
 8004142:	853a                	mv	a0,a4
 8004144:	9fafc0ef          	jal	ra,800033e <vListInsertEnd>
 8004148:	a809                	j	800415a <xTaskPriorityInherit+0x112>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800414a:	081197b7          	lui	a5,0x8119
 800414e:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004152:	5f98                	lw	a4,56(a5)
 8004154:	fe842783          	lw	a5,-24(s0)
 8004158:	df98                	sw	a4,56(a5)
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800415a:	4785                	li	a5,1
 800415c:	fef42623          	sw	a5,-20(s0)
 8004160:	a831                	j	800417c <xTaskPriorityInherit+0x134>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004162:	fe842783          	lw	a5,-24(s0)
 8004166:	4bb8                	lw	a4,80(a5)
 8004168:	081197b7          	lui	a5,0x8119
 800416c:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004170:	5f9c                	lw	a5,56(a5)
 8004172:	00f77563          	bgeu	a4,a5,800417c <xTaskPriorityInherit+0x134>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004176:	4785                	li	a5,1
 8004178:	fef42623          	sw	a5,-20(s0)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800417c:	fec42783          	lw	a5,-20(s0)
	}
 8004180:	853e                	mv	a0,a5
 8004182:	50b2                	lw	ra,44(sp)
 8004184:	5422                	lw	s0,40(sp)
 8004186:	6145                	addi	sp,sp,48
 8004188:	8082                	ret

0800418a <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800418a:	7179                	addi	sp,sp,-48
 800418c:	d606                	sw	ra,44(sp)
 800418e:	d422                	sw	s0,40(sp)
 8004190:	d24a                	sw	s2,36(sp)
 8004192:	d04e                	sw	s3,32(sp)
 8004194:	1800                	addi	s0,sp,48
 8004196:	fca42e23          	sw	a0,-36(s0)
	TCB_t * const pxTCB = pxMutexHolder;
 800419a:	fdc42783          	lw	a5,-36(s0)
 800419e:	fef42423          	sw	a5,-24(s0)
	BaseType_t xReturn = pdFALSE;
 80041a2:	fe042623          	sw	zero,-20(s0)

		if( pxMutexHolder != NULL )
 80041a6:	fdc42783          	lw	a5,-36(s0)
 80041aa:	10078c63          	beqz	a5,80042c2 <xTaskPriorityDisinherit+0x138>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041ae:	081197b7          	lui	a5,0x8119
 80041b2:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80041b6:	fe842703          	lw	a4,-24(s0)
 80041ba:	02f70363          	beq	a4,a5,80041e0 <xTaskPriorityDisinherit+0x56>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80041be:	081187b7          	lui	a5,0x8118
 80041c2:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80041c6:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 80041ca:	000207b7          	lui	a5,0x20
 80041ce:	fe744703          	lbu	a4,-25(s0)
 80041d2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80041d6:	0001                	nop
    __RWMB();
 80041d8:	0ff0000f          	fence
}
 80041dc:	0001                	nop
 80041de:	a001                	j	80041de <xTaskPriorityDisinherit+0x54>
			configASSERT( pxTCB->uxMutexesHeld );
 80041e0:	fe842783          	lw	a5,-24(s0)
 80041e4:	4bfc                	lw	a5,84(a5)
 80041e6:	e395                	bnez	a5,800420a <xTaskPriorityDisinherit+0x80>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80041e8:	081187b7          	lui	a5,0x8118
 80041ec:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80041f0:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 80041f4:	000207b7          	lui	a5,0x20
 80041f8:	fe644703          	lbu	a4,-26(s0)
 80041fc:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004200:	0001                	nop
    __RWMB();
 8004202:	0ff0000f          	fence
}
 8004206:	0001                	nop
 8004208:	a001                	j	8004208 <xTaskPriorityDisinherit+0x7e>
			( pxTCB->uxMutexesHeld )--;
 800420a:	fe842783          	lw	a5,-24(s0)
 800420e:	4bfc                	lw	a5,84(a5)
 8004210:	fff78713          	addi	a4,a5,-1
 8004214:	fe842783          	lw	a5,-24(s0)
 8004218:	cbf8                	sw	a4,84(a5)

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800421a:	fe842783          	lw	a5,-24(s0)
 800421e:	5f98                	lw	a4,56(a5)
 8004220:	fe842783          	lw	a5,-24(s0)
 8004224:	4bbc                	lw	a5,80(a5)
 8004226:	08f70e63          	beq	a4,a5,80042c2 <xTaskPriorityDisinherit+0x138>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800422a:	fe842783          	lw	a5,-24(s0)
 800422e:	4bfc                	lw	a5,84(a5)
 8004230:	ebc9                	bnez	a5,80042c2 <xTaskPriorityDisinherit+0x138>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004232:	fe842783          	lw	a5,-24(s0)
 8004236:	07a1                	addi	a5,a5,8
 8004238:	853e                	mv	a0,a5
 800423a:	a34fc0ef          	jal	ra,800046e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800423e:	fe842783          	lw	a5,-24(s0)
 8004242:	4bb8                	lw	a4,80(a5)
 8004244:	fe842783          	lw	a5,-24(s0)
 8004248:	df98                	sw	a4,56(a5)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800424a:	fe842783          	lw	a5,-24(s0)
 800424e:	5f9c                	lw	a5,56(a5)
 8004250:	893e                	mv	s2,a5
 8004252:	4981                	li	s3,0
 8004254:	4721                	li	a4,8
 8004256:	4781                	li	a5,0
 8004258:	41270633          	sub	a2,a4,s2
 800425c:	85b2                	mv	a1,a2
 800425e:	00b735b3          	sltu	a1,a4,a1
 8004262:	413786b3          	sub	a3,a5,s3
 8004266:	40b687b3          	sub	a5,a3,a1
 800426a:	86be                	mv	a3,a5
 800426c:	8732                	mv	a4,a2
 800426e:	87b6                	mv	a5,a3
 8004270:	fe842683          	lw	a3,-24(s0)
 8004274:	d298                	sw	a4,32(a3)
 8004276:	d2dc                	sw	a5,36(a3)
					prvAddTaskToReadyList( pxTCB );
 8004278:	fe842783          	lw	a5,-24(s0)
 800427c:	5f98                	lw	a4,56(a5)
 800427e:	081197b7          	lui	a5,0x8119
 8004282:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 8004286:	00e7f963          	bgeu	a5,a4,8004298 <xTaskPriorityDisinherit+0x10e>
 800428a:	fe842783          	lw	a5,-24(s0)
 800428e:	5f98                	lw	a4,56(a5)
 8004290:	081197b7          	lui	a5,0x8119
 8004294:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8004298:	fe842783          	lw	a5,-24(s0)
 800429c:	5f98                	lw	a4,56(a5)
 800429e:	47e1                	li	a5,24
 80042a0:	02f70733          	mul	a4,a4,a5
 80042a4:	081217b7          	lui	a5,0x8121
 80042a8:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 80042ac:	973e                	add	a4,a4,a5
 80042ae:	fe842783          	lw	a5,-24(s0)
 80042b2:	07a1                	addi	a5,a5,8
 80042b4:	85be                	mv	a1,a5
 80042b6:	853a                	mv	a0,a4
 80042b8:	886fc0ef          	jal	ra,800033e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80042bc:	4785                	li	a5,1
 80042be:	fef42623          	sw	a5,-20(s0)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80042c2:	fec42783          	lw	a5,-20(s0)
	}
 80042c6:	853e                	mv	a0,a5
 80042c8:	50b2                	lw	ra,44(sp)
 80042ca:	5422                	lw	s0,40(sp)
 80042cc:	5912                	lw	s2,36(sp)
 80042ce:	5982                	lw	s3,32(sp)
 80042d0:	6145                	addi	sp,sp,48
 80042d2:	8082                	ret

080042d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80042d4:	7139                	addi	sp,sp,-64
 80042d6:	de06                	sw	ra,60(sp)
 80042d8:	dc22                	sw	s0,56(sp)
 80042da:	0080                	addi	s0,sp,64
 80042dc:	fca42623          	sw	a0,-52(s0)
 80042e0:	fcb42423          	sw	a1,-56(s0)
	TCB_t * const pxTCB = pxMutexHolder;
 80042e4:	fcc42683          	lw	a3,-52(s0)
 80042e8:	fed42423          	sw	a3,-24(s0)
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80042ec:	4685                	li	a3,1
 80042ee:	fed42223          	sw	a3,-28(s0)

		if( pxMutexHolder != NULL )
 80042f2:	fcc42683          	lw	a3,-52(s0)
 80042f6:	16068363          	beqz	a3,800445c <vTaskPriorityDisinheritAfterTimeout+0x188>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80042fa:	fe842683          	lw	a3,-24(s0)
 80042fe:	4af4                	lw	a3,84(a3)
 8004300:	e295                	bnez	a3,8004324 <vTaskPriorityDisinheritAfterTimeout+0x50>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004302:	081187b7          	lui	a5,0x8118
 8004306:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800430a:	fcf40fa3          	sb	a5,-33(s0)
    ECLIC->MTH = mth;
 800430e:	000207b7          	lui	a5,0x20
 8004312:	fdf44703          	lbu	a4,-33(s0)
 8004316:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800431a:	0001                	nop
    __RWMB();
 800431c:	0ff0000f          	fence
}
 8004320:	0001                	nop
 8004322:	a001                	j	8004322 <vTaskPriorityDisinheritAfterTimeout+0x4e>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004324:	fe842683          	lw	a3,-24(s0)
 8004328:	4ab4                	lw	a3,80(a3)
 800432a:	fc842603          	lw	a2,-56(s0)
 800432e:	00c6f763          	bgeu	a3,a2,800433c <vTaskPriorityDisinheritAfterTimeout+0x68>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004332:	fc842683          	lw	a3,-56(s0)
 8004336:	fed42623          	sw	a3,-20(s0)
 800433a:	a031                	j	8004346 <vTaskPriorityDisinheritAfterTimeout+0x72>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800433c:	fe842683          	lw	a3,-24(s0)
 8004340:	4ab4                	lw	a3,80(a3)
 8004342:	fed42623          	sw	a3,-20(s0)
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004346:	fe842683          	lw	a3,-24(s0)
 800434a:	5e94                	lw	a3,56(a3)
 800434c:	fec42603          	lw	a2,-20(s0)
 8004350:	10d60663          	beq	a2,a3,800445c <vTaskPriorityDisinheritAfterTimeout+0x188>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004354:	fe842683          	lw	a3,-24(s0)
 8004358:	4af4                	lw	a3,84(a3)
 800435a:	fe442603          	lw	a2,-28(s0)
 800435e:	0ed61f63          	bne	a2,a3,800445c <vTaskPriorityDisinheritAfterTimeout+0x188>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004362:	081196b7          	lui	a3,0x8119
 8004366:	5e46a683          	lw	a3,1508(a3) # 81195e4 <pxCurrentTCB>
 800436a:	fe842603          	lw	a2,-24(s0)
 800436e:	02d61363          	bne	a2,a3,8004394 <vTaskPriorityDisinheritAfterTimeout+0xc0>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004372:	081187b7          	lui	a5,0x8118
 8004376:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800437a:	fcf40f23          	sb	a5,-34(s0)
    ECLIC->MTH = mth;
 800437e:	000207b7          	lui	a5,0x20
 8004382:	fde44703          	lbu	a4,-34(s0)
 8004386:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800438a:	0001                	nop
    __RWMB();
 800438c:	0ff0000f          	fence
}
 8004390:	0001                	nop
 8004392:	a001                	j	8004392 <vTaskPriorityDisinheritAfterTimeout+0xbe>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004394:	fe842683          	lw	a3,-24(s0)
 8004398:	5e94                	lw	a3,56(a3)
 800439a:	fed42023          	sw	a3,-32(s0)
					pxTCB->uxPriority = uxPriorityToUse;
 800439e:	fe842683          	lw	a3,-24(s0)
 80043a2:	fec42603          	lw	a2,-20(s0)
 80043a6:	de90                	sw	a2,56(a3)

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80043a8:	fe842683          	lw	a3,-24(s0)
 80043ac:	5290                	lw	a2,32(a3)
 80043ae:	52d4                	lw	a3,36(a3)
 80043b0:	800005b7          	lui	a1,0x80000
 80043b4:	00b67733          	and	a4,a2,a1
 80043b8:	0006f793          	andi	a5,a3,0
 80043bc:	86ba                	mv	a3,a4
 80043be:	8edd                	or	a3,a3,a5
 80043c0:	e69d                	bnez	a3,80043ee <vTaskPriorityDisinheritAfterTimeout+0x11a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043c2:	fec42783          	lw	a5,-20(s0)
 80043c6:	883e                	mv	a6,a5
 80043c8:	4881                	li	a7,0
 80043ca:	4721                	li	a4,8
 80043cc:	4781                	li	a5,0
 80043ce:	41070633          	sub	a2,a4,a6
 80043d2:	85b2                	mv	a1,a2
 80043d4:	00b735b3          	sltu	a1,a4,a1
 80043d8:	411786b3          	sub	a3,a5,a7
 80043dc:	40b687b3          	sub	a5,a3,a1
 80043e0:	86be                	mv	a3,a5
 80043e2:	8732                	mv	a4,a2
 80043e4:	87b6                	mv	a5,a3
 80043e6:	fe842683          	lw	a3,-24(s0)
 80043ea:	d298                	sw	a4,32(a3)
 80043ec:	d2dc                	sw	a5,36(a3)
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80043ee:	fe842783          	lw	a5,-24(s0)
 80043f2:	4fd8                	lw	a4,28(a5)
 80043f4:	fe042683          	lw	a3,-32(s0)
 80043f8:	47e1                	li	a5,24
 80043fa:	02f686b3          	mul	a3,a3,a5
 80043fe:	081217b7          	lui	a5,0x8121
 8004402:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8004406:	97b6                	add	a5,a5,a3
 8004408:	04f71a63          	bne	a4,a5,800445c <vTaskPriorityDisinheritAfterTimeout+0x188>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800440c:	fe842783          	lw	a5,-24(s0)
 8004410:	07a1                	addi	a5,a5,8
 8004412:	853e                	mv	a0,a5
 8004414:	85afc0ef          	jal	ra,800046e <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004418:	fe842783          	lw	a5,-24(s0)
 800441c:	5f98                	lw	a4,56(a5)
 800441e:	081197b7          	lui	a5,0x8119
 8004422:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 8004426:	00e7f963          	bgeu	a5,a4,8004438 <vTaskPriorityDisinheritAfterTimeout+0x164>
 800442a:	fe842783          	lw	a5,-24(s0)
 800442e:	5f98                	lw	a4,56(a5)
 8004430:	081197b7          	lui	a5,0x8119
 8004434:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8004438:	fe842783          	lw	a5,-24(s0)
 800443c:	5f98                	lw	a4,56(a5)
 800443e:	47e1                	li	a5,24
 8004440:	02f70733          	mul	a4,a4,a5
 8004444:	081217b7          	lui	a5,0x8121
 8004448:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 800444c:	973e                	add	a4,a4,a5
 800444e:	fe842783          	lw	a5,-24(s0)
 8004452:	07a1                	addi	a5,a5,8
 8004454:	85be                	mv	a1,a5
 8004456:	853a                	mv	a0,a4
 8004458:	ee7fb0ef          	jal	ra,800033e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800445c:	0001                	nop
 800445e:	50f2                	lw	ra,60(sp)
 8004460:	5462                	lw	s0,56(sp)
 8004462:	6121                	addi	sp,sp,64
 8004464:	8082                	ret

08004466 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004466:	1141                	addi	sp,sp,-16
 8004468:	c622                	sw	s0,12(sp)
 800446a:	0800                	addi	s0,sp,16
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800446c:	081197b7          	lui	a5,0x8119
 8004470:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004474:	cb81                	beqz	a5,8004484 <pvTaskIncrementMutexHeldCount+0x1e>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004476:	081197b7          	lui	a5,0x8119
 800447a:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 800447e:	4bf8                	lw	a4,84(a5)
 8004480:	0705                	addi	a4,a4,1
 8004482:	cbf8                	sw	a4,84(a5)
		}

		return pxCurrentTCB;
 8004484:	081197b7          	lui	a5,0x8119
 8004488:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
	}
 800448c:	853e                	mv	a0,a5
 800448e:	4432                	lw	s0,12(sp)
 8004490:	0141                	addi	sp,sp,16
 8004492:	8082                	ret

08004494 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8004494:	7139                	addi	sp,sp,-64
 8004496:	de06                	sw	ra,60(sp)
 8004498:	dc22                	sw	s0,56(sp)
 800449a:	0080                	addi	s0,sp,64
 800449c:	fca42623          	sw	a0,-52(s0)
 80044a0:	fcb42023          	sw	a1,-64(s0)
 80044a4:	fcc42223          	sw	a2,-60(s0)
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80044a8:	e8afc0ef          	jal	ra,8000b32 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80044ac:	081197b7          	lui	a5,0x8119
 80044b0:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80044b4:	57fc                	lw	a5,108(a5)
 80044b6:	e3d5                	bnez	a5,800455a <ulTaskNotifyTake+0xc6>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80044b8:	081197b7          	lui	a5,0x8119
 80044bc:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80044c0:	4705                	li	a4,1
 80044c2:	06e78823          	sb	a4,112(a5)

				if( xTicksToWait > ( TickType_t ) 0 )
 80044c6:	fc042783          	lw	a5,-64(s0)
 80044ca:	fc442703          	lw	a4,-60(s0)
 80044ce:	8fd9                	or	a5,a5,a4
 80044d0:	c7c9                	beqz	a5,800455a <ulTaskNotifyTake+0xc6>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80044d2:	4605                	li	a2,1
 80044d4:	fc042503          	lw	a0,-64(s0)
 80044d8:	fc442583          	lw	a1,-60(s0)
 80044dc:	297d                	jal	800499a <prvAddCurrentTaskToDelayedList>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80044de:	f14027f3          	csrr	a5,mhartid
 80044e2:	fef42423          	sw	a5,-24(s0)
 80044e6:	fe842783          	lw	a5,-24(s0)
 80044ea:	0ff7f793          	zext.b	a5,a5
 80044ee:	fef42223          	sw	a5,-28(s0)
    return id;
 80044f2:	fe442783          	lw	a5,-28(s0)
    unsigned long hartid = __get_hart_id();
 80044f6:	fef42023          	sw	a5,-32(s0)
 80044fa:	fe042783          	lw	a5,-32(s0)
 80044fe:	fcf42e23          	sw	a5,-36(s0)
    if (hartid == 0) {
 8004502:	fdc42783          	lw	a5,-36(s0)
 8004506:	e385                	bnez	a5,8004526 <ulTaskNotifyTake+0x92>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8004508:	00030737          	lui	a4,0x30
 800450c:	6785                	lui	a5,0x1
 800450e:	97ba                	add	a5,a5,a4
 8004510:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8004514:	000306b7          	lui	a3,0x30
 8004518:	0017e713          	ori	a4,a5,1
 800451c:	6785                	lui	a5,0x1
 800451e:	97b6                	add	a5,a5,a3
 8004520:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8004524:	a03d                	j	8004552 <ulTaskNotifyTake+0xbe>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8004526:	fdc42783          	lw	a5,-36(s0)
 800452a:	00279713          	slli	a4,a5,0x2
 800452e:	000317b7          	lui	a5,0x31
 8004532:	97ba                	add	a5,a5,a4
 8004534:	fcf42c23          	sw	a5,-40(s0)
 8004538:	fd842783          	lw	a5,-40(s0)
 800453c:	fcf42a23          	sw	a5,-44(s0)
 8004540:	4785                	li	a5,1
 8004542:	fcf42823          	sw	a5,-48(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8004546:	fd042783          	lw	a5,-48(s0)
 800454a:	fd442703          	lw	a4,-44(s0)
 800454e:	c31c                	sw	a5,0(a4)
}
 8004550:	0001                	nop
}
 8004552:	0001                	nop
}
 8004554:	0001                	nop

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004556:	0ff0000f          	fence
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800455a:	e62fc0ef          	jal	ra,8000bbc <vPortExitCritical>

		taskENTER_CRITICAL();
 800455e:	dd4fc0ef          	jal	ra,8000b32 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004562:	081197b7          	lui	a5,0x8119
 8004566:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 800456a:	57fc                	lw	a5,108(a5)
 800456c:	fef42623          	sw	a5,-20(s0)

			if( ulReturn != 0UL )
 8004570:	fec42783          	lw	a5,-20(s0)
 8004574:	c39d                	beqz	a5,800459a <ulTaskNotifyTake+0x106>
			{
				if( xClearCountOnExit != pdFALSE )
 8004576:	fcc42783          	lw	a5,-52(s0)
 800457a:	cb81                	beqz	a5,800458a <ulTaskNotifyTake+0xf6>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800457c:	081197b7          	lui	a5,0x8119
 8004580:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004584:	0607a623          	sw	zero,108(a5)
 8004588:	a809                	j	800459a <ulTaskNotifyTake+0x106>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800458a:	081197b7          	lui	a5,0x8119
 800458e:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004592:	fec42703          	lw	a4,-20(s0)
 8004596:	177d                	addi	a4,a4,-1
 8004598:	d7f8                	sw	a4,108(a5)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800459a:	081197b7          	lui	a5,0x8119
 800459e:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80045a2:	06078823          	sb	zero,112(a5)
		}
		taskEXIT_CRITICAL();
 80045a6:	e16fc0ef          	jal	ra,8000bbc <vPortExitCritical>

		return ulReturn;
 80045aa:	fec42783          	lw	a5,-20(s0)
	}
 80045ae:	853e                	mv	a0,a5
 80045b0:	50f2                	lw	ra,60(sp)
 80045b2:	5462                	lw	s0,56(sp)
 80045b4:	6121                	addi	sp,sp,64
 80045b6:	8082                	ret

080045b8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80045b8:	715d                	addi	sp,sp,-80
 80045ba:	c686                	sw	ra,76(sp)
 80045bc:	c4a2                	sw	s0,72(sp)
 80045be:	0880                	addi	s0,sp,80
 80045c0:	faa42e23          	sw	a0,-68(s0)
 80045c4:	fab42c23          	sw	a1,-72(s0)
 80045c8:	fac42a23          	sw	a2,-76(s0)
 80045cc:	fad42823          	sw	a3,-80(s0)
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80045d0:	4785                	li	a5,1
 80045d2:	fef42623          	sw	a5,-20(s0)
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80045d6:	fbc42783          	lw	a5,-68(s0)
 80045da:	e395                	bnez	a5,80045fe <xTaskGenericNotify+0x46>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80045dc:	081187b7          	lui	a5,0x8118
 80045e0:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80045e4:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 80045e8:	000207b7          	lui	a5,0x20
 80045ec:	fe644703          	lbu	a4,-26(s0)
 80045f0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80045f4:	0001                	nop
    __RWMB();
 80045f6:	0ff0000f          	fence
}
 80045fa:	0001                	nop
 80045fc:	a001                	j	80045fc <xTaskGenericNotify+0x44>
		pxTCB = xTaskToNotify;
 80045fe:	fbc42783          	lw	a5,-68(s0)
 8004602:	fef42423          	sw	a5,-24(s0)

		taskENTER_CRITICAL();
 8004606:	d2cfc0ef          	jal	ra,8000b32 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800460a:	fb042783          	lw	a5,-80(s0)
 800460e:	c799                	beqz	a5,800461c <xTaskGenericNotify+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004610:	fe842783          	lw	a5,-24(s0)
 8004614:	57f8                	lw	a4,108(a5)
 8004616:	fb042783          	lw	a5,-80(s0)
 800461a:	c398                	sw	a4,0(a5)
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800461c:	fe842783          	lw	a5,-24(s0)
 8004620:	0707c783          	lbu	a5,112(a5)
 8004624:	fef403a3          	sb	a5,-25(s0)

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004628:	fe842783          	lw	a5,-24(s0)
 800462c:	4709                	li	a4,2
 800462e:	06e78823          	sb	a4,112(a5)
 8004632:	fb442703          	lw	a4,-76(s0)
 8004636:	4791                	li	a5,4
 8004638:	06e7e263          	bltu	a5,a4,800469c <xTaskGenericNotify+0xe4>
 800463c:	fb442783          	lw	a5,-76(s0)
 8004640:	00279713          	slli	a4,a5,0x2
 8004644:	a0c18793          	addi	a5,gp,-1524 # 811802c <_global_impure_ptr+0xc>
 8004648:	97ba                	add	a5,a5,a4
 800464a:	439c                	lw	a5,0(a5)
 800464c:	8782                	jr	a5

			switch( eAction )
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800464e:	fe842783          	lw	a5,-24(s0)
 8004652:	57f8                	lw	a4,108(a5)
 8004654:	fb842783          	lw	a5,-72(s0)
 8004658:	8f5d                	or	a4,a4,a5
 800465a:	fe842783          	lw	a5,-24(s0)
 800465e:	d7f8                	sw	a4,108(a5)
					break;
 8004660:	a885                	j	80046d0 <xTaskGenericNotify+0x118>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004662:	fe842783          	lw	a5,-24(s0)
 8004666:	57fc                	lw	a5,108(a5)
 8004668:	00178713          	addi	a4,a5,1
 800466c:	fe842783          	lw	a5,-24(s0)
 8004670:	d7f8                	sw	a4,108(a5)
					break;
 8004672:	a8b9                	j	80046d0 <xTaskGenericNotify+0x118>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004674:	fe842783          	lw	a5,-24(s0)
 8004678:	fb842703          	lw	a4,-72(s0)
 800467c:	d7f8                	sw	a4,108(a5)
					break;
 800467e:	a889                	j	80046d0 <xTaskGenericNotify+0x118>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004680:	fe744703          	lbu	a4,-25(s0)
 8004684:	4789                	li	a5,2
 8004686:	00f70863          	beq	a4,a5,8004696 <xTaskGenericNotify+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800468a:	fe842783          	lw	a5,-24(s0)
 800468e:	fb842703          	lw	a4,-72(s0)
 8004692:	d7f8                	sw	a4,108(a5)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004694:	a835                	j	80046d0 <xTaskGenericNotify+0x118>
						xReturn = pdFAIL;
 8004696:	fe042623          	sw	zero,-20(s0)
					break;
 800469a:	a81d                	j	80046d0 <xTaskGenericNotify+0x118>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800469c:	fe842783          	lw	a5,-24(s0)
 80046a0:	57f8                	lw	a4,108(a5)
 80046a2:	57fd                	li	a5,-1
 80046a4:	02f70563          	beq	a4,a5,80046ce <xTaskGenericNotify+0x116>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80046a8:	081187b7          	lui	a5,0x8118
 80046ac:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80046b0:	fef402a3          	sb	a5,-27(s0)
    ECLIC->MTH = mth;
 80046b4:	000207b7          	lui	a5,0x20
 80046b8:	fe544703          	lbu	a4,-27(s0)
 80046bc:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80046c0:	0001                	nop
    __RWMB();
 80046c2:	0ff0000f          	fence
}
 80046c6:	0001                	nop
 80046c8:	a001                	j	80046c8 <xTaskGenericNotify+0x110>
					break;
 80046ca:	0001                	nop
 80046cc:	a011                	j	80046d0 <xTaskGenericNotify+0x118>

					break;
 80046ce:	0001                	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80046d0:	fe744703          	lbu	a4,-25(s0)
 80046d4:	4785                	li	a5,1
 80046d6:	10f71763          	bne	a4,a5,80047e4 <xTaskGenericNotify+0x22c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046da:	fe842783          	lw	a5,-24(s0)
 80046de:	07a1                	addi	a5,a5,8
 80046e0:	853e                	mv	a0,a5
 80046e2:	d8dfb0ef          	jal	ra,800046e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80046e6:	fe842783          	lw	a5,-24(s0)
 80046ea:	5f98                	lw	a4,56(a5)
 80046ec:	081197b7          	lui	a5,0x8119
 80046f0:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 80046f4:	00e7f963          	bgeu	a5,a4,8004706 <xTaskGenericNotify+0x14e>
 80046f8:	fe842783          	lw	a5,-24(s0)
 80046fc:	5f98                	lw	a4,56(a5)
 80046fe:	081197b7          	lui	a5,0x8119
 8004702:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8004706:	fe842783          	lw	a5,-24(s0)
 800470a:	5f98                	lw	a4,56(a5)
 800470c:	47e1                	li	a5,24
 800470e:	02f70733          	mul	a4,a4,a5
 8004712:	081217b7          	lui	a5,0x8121
 8004716:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 800471a:	973e                	add	a4,a4,a5
 800471c:	fe842783          	lw	a5,-24(s0)
 8004720:	07a1                	addi	a5,a5,8
 8004722:	85be                	mv	a1,a5
 8004724:	853a                	mv	a0,a4
 8004726:	c19fb0ef          	jal	ra,800033e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800472a:	fe842783          	lw	a5,-24(s0)
 800472e:	5bdc                	lw	a5,52(a5)
 8004730:	c395                	beqz	a5,8004754 <xTaskGenericNotify+0x19c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004732:	081187b7          	lui	a5,0x8118
 8004736:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800473a:	fef40223          	sb	a5,-28(s0)
    ECLIC->MTH = mth;
 800473e:	000207b7          	lui	a5,0x20
 8004742:	fe444703          	lbu	a4,-28(s0)
 8004746:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800474a:	0001                	nop
    __RWMB();
 800474c:	0ff0000f          	fence
}
 8004750:	0001                	nop
 8004752:	a001                	j	8004752 <xTaskGenericNotify+0x19a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004754:	fe842783          	lw	a5,-24(s0)
 8004758:	5f98                	lw	a4,56(a5)
 800475a:	081197b7          	lui	a5,0x8119
 800475e:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004762:	5f9c                	lw	a5,56(a5)
 8004764:	08e7f063          	bgeu	a5,a4,80047e4 <xTaskGenericNotify+0x22c>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8004768:	f14027f3          	csrr	a5,mhartid
 800476c:	fef42023          	sw	a5,-32(s0)
 8004770:	fe042783          	lw	a5,-32(s0)
 8004774:	0ff7f793          	zext.b	a5,a5
 8004778:	fcf42e23          	sw	a5,-36(s0)
    return id;
 800477c:	fdc42783          	lw	a5,-36(s0)
    unsigned long hartid = __get_hart_id();
 8004780:	fcf42c23          	sw	a5,-40(s0)
 8004784:	fd842783          	lw	a5,-40(s0)
 8004788:	fcf42a23          	sw	a5,-44(s0)
    if (hartid == 0) {
 800478c:	fd442783          	lw	a5,-44(s0)
 8004790:	e385                	bnez	a5,80047b0 <xTaskGenericNotify+0x1f8>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8004792:	00030737          	lui	a4,0x30
 8004796:	6785                	lui	a5,0x1
 8004798:	97ba                	add	a5,a5,a4
 800479a:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 800479e:	000306b7          	lui	a3,0x30
 80047a2:	0017e713          	ori	a4,a5,1
 80047a6:	6785                	lui	a5,0x1
 80047a8:	97b6                	add	a5,a5,a3
 80047aa:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80047ae:	a03d                	j	80047dc <xTaskGenericNotify+0x224>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80047b0:	fd442783          	lw	a5,-44(s0)
 80047b4:	00279713          	slli	a4,a5,0x2
 80047b8:	000317b7          	lui	a5,0x31
 80047bc:	97ba                	add	a5,a5,a4
 80047be:	fcf42823          	sw	a5,-48(s0)
 80047c2:	fd042783          	lw	a5,-48(s0)
 80047c6:	fcf42623          	sw	a5,-52(s0)
 80047ca:	4785                	li	a5,1
 80047cc:	fcf42423          	sw	a5,-56(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 80047d0:	fc842783          	lw	a5,-56(s0)
 80047d4:	fcc42703          	lw	a4,-52(s0)
 80047d8:	c31c                	sw	a5,0(a4)
}
 80047da:	0001                	nop
}
 80047dc:	0001                	nop
}
 80047de:	0001                	nop
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80047e0:	0ff0000f          	fence
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80047e4:	bd8fc0ef          	jal	ra,8000bbc <vPortExitCritical>

		return xReturn;
 80047e8:	fec42783          	lw	a5,-20(s0)
	}
 80047ec:	853e                	mv	a0,a5
 80047ee:	40b6                	lw	ra,76(sp)
 80047f0:	4426                	lw	s0,72(sp)
 80047f2:	6161                	addi	sp,sp,80
 80047f4:	8082                	ret

080047f6 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80047f6:	7179                	addi	sp,sp,-48
 80047f8:	d606                	sw	ra,44(sp)
 80047fa:	d422                	sw	s0,40(sp)
 80047fc:	1800                	addi	s0,sp,48
 80047fe:	fca42e23          	sw	a0,-36(s0)
 8004802:	fcb42c23          	sw	a1,-40(s0)
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004806:	fdc42783          	lw	a5,-36(s0)
 800480a:	e395                	bnez	a5,800482e <vTaskNotifyGiveFromISR+0x38>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800480c:	081187b7          	lui	a5,0x8118
 8004810:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8004814:	fef40323          	sb	a5,-26(s0)
    ECLIC->MTH = mth;
 8004818:	000207b7          	lui	a5,0x20
 800481c:	fe644703          	lbu	a4,-26(s0)
 8004820:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004824:	0001                	nop
    __RWMB();
 8004826:	0ff0000f          	fence
}
 800482a:	0001                	nop
 800482c:	a001                	j	800482c <vTaskNotifyGiveFromISR+0x36>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800482e:	d6ffc0ef          	jal	ra,800159c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8004832:	fdc42783          	lw	a5,-36(s0)
 8004836:	fef42623          	sw	a5,-20(s0)
    return (ECLIC->MTH);
 800483a:	000207b7          	lui	a5,0x20
 800483e:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8004842:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8004846:	fef402a3          	sb	a5,-27(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 800484a:	081187b7          	lui	a5,0x8118
 800484e:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8004852:	fef40223          	sb	a5,-28(s0)
    ECLIC->MTH = mth;
 8004856:	000207b7          	lui	a5,0x20
 800485a:	fe444703          	lbu	a4,-28(s0)
 800485e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004862:	0001                	nop
    __RWMB();
 8004864:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8004868:	fe544783          	lbu	a5,-27(s0)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800486c:	fef42423          	sw	a5,-24(s0)
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004870:	fec42783          	lw	a5,-20(s0)
 8004874:	0707c783          	lbu	a5,112(a5)
 8004878:	fef403a3          	sb	a5,-25(s0)
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800487c:	fec42783          	lw	a5,-20(s0)
 8004880:	4709                	li	a4,2
 8004882:	06e78823          	sb	a4,112(a5)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8004886:	fec42783          	lw	a5,-20(s0)
 800488a:	57fc                	lw	a5,108(a5)
 800488c:	00178713          	addi	a4,a5,1
 8004890:	fec42783          	lw	a5,-20(s0)
 8004894:	d7f8                	sw	a4,108(a5)

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004896:	fe744703          	lbu	a4,-25(s0)
 800489a:	4785                	li	a5,1
 800489c:	0cf71663          	bne	a4,a5,8004968 <vTaskNotifyGiveFromISR+0x172>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80048a0:	fec42783          	lw	a5,-20(s0)
 80048a4:	5bdc                	lw	a5,52(a5)
 80048a6:	c395                	beqz	a5,80048ca <vTaskNotifyGiveFromISR+0xd4>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80048a8:	081187b7          	lui	a5,0x8118
 80048ac:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80048b0:	fef401a3          	sb	a5,-29(s0)
    ECLIC->MTH = mth;
 80048b4:	000207b7          	lui	a5,0x20
 80048b8:	fe344703          	lbu	a4,-29(s0)
 80048bc:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80048c0:	0001                	nop
    __RWMB();
 80048c2:	0ff0000f          	fence
}
 80048c6:	0001                	nop
 80048c8:	a001                	j	80048c8 <vTaskNotifyGiveFromISR+0xd2>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048ca:	081197b7          	lui	a5,0x8119
 80048ce:	62c7a783          	lw	a5,1580(a5) # 811962c <uxSchedulerSuspended>
 80048d2:	ebb1                	bnez	a5,8004926 <vTaskNotifyGiveFromISR+0x130>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80048d4:	fec42783          	lw	a5,-20(s0)
 80048d8:	07a1                	addi	a5,a5,8
 80048da:	853e                	mv	a0,a5
 80048dc:	b93fb0ef          	jal	ra,800046e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80048e0:	fec42783          	lw	a5,-20(s0)
 80048e4:	5f98                	lw	a4,56(a5)
 80048e6:	081197b7          	lui	a5,0x8119
 80048ea:	6007a783          	lw	a5,1536(a5) # 8119600 <uxTopReadyPriority>
 80048ee:	00e7f963          	bgeu	a5,a4,8004900 <vTaskNotifyGiveFromISR+0x10a>
 80048f2:	fec42783          	lw	a5,-20(s0)
 80048f6:	5f98                	lw	a4,56(a5)
 80048f8:	081197b7          	lui	a5,0x8119
 80048fc:	60e7a023          	sw	a4,1536(a5) # 8119600 <uxTopReadyPriority>
 8004900:	fec42783          	lw	a5,-20(s0)
 8004904:	5f98                	lw	a4,56(a5)
 8004906:	47e1                	li	a5,24
 8004908:	02f70733          	mul	a4,a4,a5
 800490c:	081217b7          	lui	a5,0x8121
 8004910:	fa878793          	addi	a5,a5,-88 # 8120fa8 <pxReadyTasksLists>
 8004914:	973e                	add	a4,a4,a5
 8004916:	fec42783          	lw	a5,-20(s0)
 800491a:	07a1                	addi	a5,a5,8
 800491c:	85be                	mv	a1,a5
 800491e:	853a                	mv	a0,a4
 8004920:	a1ffb0ef          	jal	ra,800033e <vListInsertEnd>
 8004924:	a821                	j	800493c <vTaskNotifyGiveFromISR+0x146>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004926:	fec42783          	lw	a5,-20(s0)
 800492a:	02078793          	addi	a5,a5,32
 800492e:	85be                	mv	a1,a5
 8004930:	081217b7          	lui	a5,0x8121
 8004934:	09878513          	addi	a0,a5,152 # 8121098 <xPendingReadyList>
 8004938:	a07fb0ef          	jal	ra,800033e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800493c:	fec42783          	lw	a5,-20(s0)
 8004940:	5f98                	lw	a4,56(a5)
 8004942:	081197b7          	lui	a5,0x8119
 8004946:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 800494a:	5f9c                	lw	a5,56(a5)
 800494c:	00e7fe63          	bgeu	a5,a4,8004968 <vTaskNotifyGiveFromISR+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004950:	fd842783          	lw	a5,-40(s0)
 8004954:	c789                	beqz	a5,800495e <vTaskNotifyGiveFromISR+0x168>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004956:	fd842783          	lw	a5,-40(s0)
 800495a:	4705                	li	a4,1
 800495c:	c398                	sw	a4,0(a5)
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800495e:	081197b7          	lui	a5,0x8119
 8004962:	4705                	li	a4,1
 8004964:	60e7a823          	sw	a4,1552(a5) # 8119610 <xYieldPending>
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004968:	fe842783          	lw	a5,-24(s0)
 800496c:	0ff7f793          	zext.b	a5,a5
 8004970:	fef40123          	sb	a5,-30(s0)
 8004974:	fe244783          	lbu	a5,-30(s0)
 8004978:	fef400a3          	sb	a5,-31(s0)
    ECLIC->MTH = mth;
 800497c:	000207b7          	lui	a5,0x20
 8004980:	fe144703          	lbu	a4,-31(s0)
 8004984:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004988:	0001                	nop
    __RWMB();
 800498a:	0ff0000f          	fence
}
 800498e:	0001                	nop
	}
 8004990:	0001                	nop
 8004992:	50b2                	lw	ra,44(sp)
 8004994:	5422                	lw	s0,40(sp)
 8004996:	6145                	addi	sp,sp,48
 8004998:	8082                	ret

0800499a <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800499a:	7179                	addi	sp,sp,-48
 800499c:	d606                	sw	ra,44(sp)
 800499e:	d422                	sw	s0,40(sp)
 80049a0:	1800                	addi	s0,sp,48
 80049a2:	fca42c23          	sw	a0,-40(s0)
 80049a6:	fcb42e23          	sw	a1,-36(s0)
 80049aa:	fcc42a23          	sw	a2,-44(s0)
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80049ae:	081197b7          	lui	a5,0x8119
 80049b2:	5f87a703          	lw	a4,1528(a5) # 81195f8 <xTickCount>
 80049b6:	5fc7a783          	lw	a5,1532(a5)
 80049ba:	fee42423          	sw	a4,-24(s0)
 80049be:	fef42623          	sw	a5,-20(s0)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80049c2:	081197b7          	lui	a5,0x8119
 80049c6:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80049ca:	07a1                	addi	a5,a5,8
 80049cc:	853e                	mv	a0,a5
 80049ce:	aa1fb0ef          	jal	ra,800046e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80049d2:	fd842703          	lw	a4,-40(s0)
 80049d6:	57fd                	li	a5,-1
 80049d8:	02f71763          	bne	a4,a5,8004a06 <prvAddCurrentTaskToDelayedList+0x6c>
 80049dc:	fdc42703          	lw	a4,-36(s0)
 80049e0:	57fd                	li	a5,-1
 80049e2:	02f71263          	bne	a4,a5,8004a06 <prvAddCurrentTaskToDelayedList+0x6c>
 80049e6:	fd442783          	lw	a5,-44(s0)
 80049ea:	cf91                	beqz	a5,8004a06 <prvAddCurrentTaskToDelayedList+0x6c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049ec:	081197b7          	lui	a5,0x8119
 80049f0:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 80049f4:	07a1                	addi	a5,a5,8
 80049f6:	85be                	mv	a1,a5
 80049f8:	081217b7          	lui	a5,0x8121
 80049fc:	0c878513          	addi	a0,a5,200 # 81210c8 <xSuspendedTaskList>
 8004a00:	93ffb0ef          	jal	ra,800033e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004a04:	a8f1                	j	8004ae0 <prvAddCurrentTaskToDelayedList+0x146>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004a06:	fe842603          	lw	a2,-24(s0)
 8004a0a:	fec42683          	lw	a3,-20(s0)
 8004a0e:	fd842503          	lw	a0,-40(s0)
 8004a12:	fdc42583          	lw	a1,-36(s0)
 8004a16:	00a60733          	add	a4,a2,a0
 8004a1a:	883a                	mv	a6,a4
 8004a1c:	00c83833          	sltu	a6,a6,a2
 8004a20:	00b687b3          	add	a5,a3,a1
 8004a24:	00f806b3          	add	a3,a6,a5
 8004a28:	87b6                	mv	a5,a3
 8004a2a:	fee42023          	sw	a4,-32(s0)
 8004a2e:	fef42223          	sw	a5,-28(s0)
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004a32:	081197b7          	lui	a5,0x8119
 8004a36:	5e47a683          	lw	a3,1508(a5) # 81195e4 <pxCurrentTCB>
 8004a3a:	fe042703          	lw	a4,-32(s0)
 8004a3e:	fe442783          	lw	a5,-28(s0)
 8004a42:	c698                	sw	a4,8(a3)
 8004a44:	c6dc                	sw	a5,12(a3)
			if( xTimeToWake < xConstTickCount )
 8004a46:	fec42703          	lw	a4,-20(s0)
 8004a4a:	fe442783          	lw	a5,-28(s0)
 8004a4e:	00e7ee63          	bltu	a5,a4,8004a6a <prvAddCurrentTaskToDelayedList+0xd0>
 8004a52:	fec42703          	lw	a4,-20(s0)
 8004a56:	fe442783          	lw	a5,-28(s0)
 8004a5a:	02f71663          	bne	a4,a5,8004a86 <prvAddCurrentTaskToDelayedList+0xec>
 8004a5e:	fe842703          	lw	a4,-24(s0)
 8004a62:	fe042783          	lw	a5,-32(s0)
 8004a66:	02e7f063          	bgeu	a5,a4,8004a86 <prvAddCurrentTaskToDelayedList+0xec>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a6a:	081197b7          	lui	a5,0x8119
 8004a6e:	5ec7a703          	lw	a4,1516(a5) # 81195ec <pxOverflowDelayedTaskList>
 8004a72:	081197b7          	lui	a5,0x8119
 8004a76:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004a7a:	07a1                	addi	a5,a5,8
 8004a7c:	85be                	mv	a1,a5
 8004a7e:	853a                	mv	a0,a4
 8004a80:	925fb0ef          	jal	ra,80003a4 <vListInsert>
}
 8004a84:	a8b1                	j	8004ae0 <prvAddCurrentTaskToDelayedList+0x146>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a86:	081197b7          	lui	a5,0x8119
 8004a8a:	5e87a703          	lw	a4,1512(a5) # 81195e8 <pxDelayedTaskList>
 8004a8e:	081197b7          	lui	a5,0x8119
 8004a92:	5e47a783          	lw	a5,1508(a5) # 81195e4 <pxCurrentTCB>
 8004a96:	07a1                	addi	a5,a5,8
 8004a98:	85be                	mv	a1,a5
 8004a9a:	853a                	mv	a0,a4
 8004a9c:	909fb0ef          	jal	ra,80003a4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004aa0:	081197b7          	lui	a5,0x8119
 8004aa4:	6207a703          	lw	a4,1568(a5) # 8119620 <xNextTaskUnblockTime>
 8004aa8:	6247a783          	lw	a5,1572(a5)
 8004aac:	fe442683          	lw	a3,-28(s0)
 8004ab0:	863e                	mv	a2,a5
 8004ab2:	00c6ed63          	bltu	a3,a2,8004acc <prvAddCurrentTaskToDelayedList+0x132>
 8004ab6:	fe442683          	lw	a3,-28(s0)
 8004aba:	863e                	mv	a2,a5
 8004abc:	02c69263          	bne	a3,a2,8004ae0 <prvAddCurrentTaskToDelayedList+0x146>
 8004ac0:	fe042683          	lw	a3,-32(s0)
 8004ac4:	87ba                	mv	a5,a4
 8004ac6:	00f6e363          	bltu	a3,a5,8004acc <prvAddCurrentTaskToDelayedList+0x132>
}
 8004aca:	a819                	j	8004ae0 <prvAddCurrentTaskToDelayedList+0x146>
					xNextTaskUnblockTime = xTimeToWake;
 8004acc:	081196b7          	lui	a3,0x8119
 8004ad0:	fe042703          	lw	a4,-32(s0)
 8004ad4:	fe442783          	lw	a5,-28(s0)
 8004ad8:	62e6a023          	sw	a4,1568(a3) # 8119620 <xNextTaskUnblockTime>
 8004adc:	62f6a223          	sw	a5,1572(a3)
}
 8004ae0:	0001                	nop
 8004ae2:	50b2                	lw	ra,44(sp)
 8004ae4:	5422                	lw	s0,40(sp)
 8004ae6:	6145                	addi	sp,sp,48
 8004ae8:	8082                	ret

08004aea <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004aea:	1101                	addi	sp,sp,-32
 8004aec:	ce06                	sw	ra,28(sp)
 8004aee:	cc22                	sw	s0,24(sp)
 8004af0:	1000                	addi	s0,sp,32
BaseType_t xReturn = pdFAIL;
 8004af2:	fe042623          	sw	zero,-20(s0)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004af6:	1f3000ef          	jal	ra,80054e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004afa:	081197b7          	lui	a5,0x8119
 8004afe:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 8004b02:	c39d                	beqz	a5,8004b28 <xTimerCreateTimerTask+0x3e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8004b04:	081197b7          	lui	a5,0x8119
 8004b08:	63c78793          	addi	a5,a5,1596 # 811963c <xTimerTaskHandle>
 8004b0c:	470d                	li	a4,3
 8004b0e:	4681                	li	a3,0
 8004b10:	10000613          	li	a2,256
 8004b14:	a2018593          	addi	a1,gp,-1504 # 8118040 <_global_impure_ptr+0x20>
 8004b18:	08005537          	lui	a0,0x8005
 8004b1c:	d4e50513          	addi	a0,a0,-690 # 8004d4e <prvTimerTask>
 8004b20:	bc0fe0ef          	jal	ra,8002ee0 <xTaskCreate>
 8004b24:	fea42623          	sw	a0,-20(s0)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004b28:	fec42783          	lw	a5,-20(s0)
 8004b2c:	e395                	bnez	a5,8004b50 <xTimerCreateTimerTask+0x66>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004b2e:	081187b7          	lui	a5,0x8118
 8004b32:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8004b36:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8004b3a:	000207b7          	lui	a5,0x20
 8004b3e:	feb44703          	lbu	a4,-21(s0)
 8004b42:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004b46:	0001                	nop
    __RWMB();
 8004b48:	0ff0000f          	fence
}
 8004b4c:	0001                	nop
 8004b4e:	a001                	j	8004b4e <xTimerCreateTimerTask+0x64>
	return xReturn;
 8004b50:	fec42783          	lw	a5,-20(s0)
}
 8004b54:	853e                	mv	a0,a5
 8004b56:	40f2                	lw	ra,28(sp)
 8004b58:	4462                	lw	s0,24(sp)
 8004b5a:	6105                	addi	sp,sp,32
 8004b5c:	8082                	ret

08004b5e <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004b5e:	715d                	addi	sp,sp,-80
 8004b60:	c686                	sw	ra,76(sp)
 8004b62:	c4a2                	sw	s0,72(sp)
 8004b64:	0880                	addi	s0,sp,80
 8004b66:	fca42623          	sw	a0,-52(s0)
 8004b6a:	fcb42423          	sw	a1,-56(s0)
 8004b6e:	fcc42023          	sw	a2,-64(s0)
 8004b72:	fcd42223          	sw	a3,-60(s0)
 8004b76:	fae42e23          	sw	a4,-68(s0)
 8004b7a:	faf42823          	sw	a5,-80(s0)
 8004b7e:	fb042a23          	sw	a6,-76(s0)
BaseType_t xReturn = pdFAIL;
 8004b82:	fe042623          	sw	zero,-20(s0)
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004b86:	fcc42783          	lw	a5,-52(s0)
 8004b8a:	e395                	bnez	a5,8004bae <xTimerGenericCommand+0x50>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004b8c:	081187b7          	lui	a5,0x8118
 8004b90:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8004b94:	fef405a3          	sb	a5,-21(s0)
    ECLIC->MTH = mth;
 8004b98:	000207b7          	lui	a5,0x20
 8004b9c:	feb44703          	lbu	a4,-21(s0)
 8004ba0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004ba4:	0001                	nop
    __RWMB();
 8004ba6:	0ff0000f          	fence
}
 8004baa:	0001                	nop
 8004bac:	a001                	j	8004bac <xTimerGenericCommand+0x4e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004bae:	081197b7          	lui	a5,0x8119
 8004bb2:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 8004bb6:	cbd9                	beqz	a5,8004c4c <xTimerGenericCommand+0xee>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004bb8:	fc842783          	lw	a5,-56(s0)
 8004bbc:	fcf42823          	sw	a5,-48(s0)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004bc0:	fc042703          	lw	a4,-64(s0)
 8004bc4:	fc442783          	lw	a5,-60(s0)
 8004bc8:	fce42c23          	sw	a4,-40(s0)
 8004bcc:	fcf42e23          	sw	a5,-36(s0)
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004bd0:	fcc42783          	lw	a5,-52(s0)
 8004bd4:	fef42023          	sw	a5,-32(s0)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004bd8:	fc842703          	lw	a4,-56(s0)
 8004bdc:	4795                	li	a5,5
 8004bde:	04e7c863          	blt	a5,a4,8004c2e <xTimerGenericCommand+0xd0>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004be2:	c2cff0ef          	jal	ra,800400e <xTaskGetSchedulerState>
 8004be6:	872a                	mv	a4,a0
 8004be8:	4789                	li	a5,2
 8004bea:	02f71363          	bne	a4,a5,8004c10 <xTimerGenericCommand+0xb2>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004bee:	081197b7          	lui	a5,0x8119
 8004bf2:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 8004bf6:	fd040593          	addi	a1,s0,-48
 8004bfa:	4701                	li	a4,0
 8004bfc:	fb042603          	lw	a2,-80(s0)
 8004c00:	fb442683          	lw	a3,-76(s0)
 8004c04:	853e                	mv	a0,a5
 8004c06:	af6fd0ef          	jal	ra,8001efc <xQueueGenericSend>
 8004c0a:	fea42623          	sw	a0,-20(s0)
 8004c0e:	a83d                	j	8004c4c <xTimerGenericCommand+0xee>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004c10:	081197b7          	lui	a5,0x8119
 8004c14:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 8004c18:	fd040593          	addi	a1,s0,-48
 8004c1c:	4701                	li	a4,0
 8004c1e:	4601                	li	a2,0
 8004c20:	4681                	li	a3,0
 8004c22:	853e                	mv	a0,a5
 8004c24:	ad8fd0ef          	jal	ra,8001efc <xQueueGenericSend>
 8004c28:	fea42623          	sw	a0,-20(s0)
 8004c2c:	a005                	j	8004c4c <xTimerGenericCommand+0xee>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004c2e:	081197b7          	lui	a5,0x8119
 8004c32:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 8004c36:	fd040713          	addi	a4,s0,-48
 8004c3a:	4681                	li	a3,0
 8004c3c:	fbc42603          	lw	a2,-68(s0)
 8004c40:	85ba                	mv	a1,a4
 8004c42:	853e                	mv	a0,a5
 8004c44:	e76fd0ef          	jal	ra,80022ba <xQueueGenericSendFromISR>
 8004c48:	fea42623          	sw	a0,-20(s0)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004c4c:	fec42783          	lw	a5,-20(s0)
}
 8004c50:	853e                	mv	a0,a5
 8004c52:	40b6                	lw	ra,76(sp)
 8004c54:	4426                	lw	s0,72(sp)
 8004c56:	6161                	addi	sp,sp,80
 8004c58:	8082                	ret

08004c5a <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004c5a:	7179                	addi	sp,sp,-48
 8004c5c:	d606                	sw	ra,44(sp)
 8004c5e:	d422                	sw	s0,40(sp)
 8004c60:	1800                	addi	s0,sp,48
 8004c62:	fca42c23          	sw	a0,-40(s0)
 8004c66:	fcb42e23          	sw	a1,-36(s0)
 8004c6a:	fcc42823          	sw	a2,-48(s0)
 8004c6e:	fcd42a23          	sw	a3,-44(s0)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c72:	081197b7          	lui	a5,0x8119
 8004c76:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 8004c7a:	4b9c                	lw	a5,16(a5)
 8004c7c:	4b9c                	lw	a5,16(a5)
 8004c7e:	fef42623          	sw	a5,-20(s0)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c82:	fec42783          	lw	a5,-20(s0)
 8004c86:	07a1                	addi	a5,a5,8
 8004c88:	853e                	mv	a0,a5
 8004c8a:	fe4fb0ef          	jal	ra,800046e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c8e:	fec42783          	lw	a5,-20(s0)
 8004c92:	0307c783          	lbu	a5,48(a5)
 8004c96:	8b91                	andi	a5,a5,4
 8004c98:	c7c9                	beqz	a5,8004d22 <prvProcessExpiredTimer+0xc8>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004c9a:	fec42783          	lw	a5,-20(s0)
 8004c9e:	5398                	lw	a4,32(a5)
 8004ca0:	53dc                	lw	a5,36(a5)
 8004ca2:	fd842503          	lw	a0,-40(s0)
 8004ca6:	fdc42583          	lw	a1,-36(s0)
 8004caa:	00a70633          	add	a2,a4,a0
 8004cae:	8832                	mv	a6,a2
 8004cb0:	00e83833          	sltu	a6,a6,a4
 8004cb4:	00b786b3          	add	a3,a5,a1
 8004cb8:	00d807b3          	add	a5,a6,a3
 8004cbc:	86be                	mv	a3,a5
 8004cbe:	8532                	mv	a0,a2
 8004cc0:	85b6                	mv	a1,a3
 8004cc2:	fd842783          	lw	a5,-40(s0)
 8004cc6:	fdc42803          	lw	a6,-36(s0)
 8004cca:	fd042683          	lw	a3,-48(s0)
 8004cce:	fd442703          	lw	a4,-44(s0)
 8004cd2:	862e                	mv	a2,a1
 8004cd4:	85aa                	mv	a1,a0
 8004cd6:	fec42503          	lw	a0,-20(s0)
 8004cda:	24cd                	jal	8004fbc <prvInsertTimerInActiveList>
 8004cdc:	87aa                	mv	a5,a0
 8004cde:	cfa9                	beqz	a5,8004d38 <prvProcessExpiredTimer+0xde>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004ce0:	4781                	li	a5,0
 8004ce2:	4801                	li	a6,0
 8004ce4:	4701                	li	a4,0
 8004ce6:	fd842603          	lw	a2,-40(s0)
 8004cea:	fdc42683          	lw	a3,-36(s0)
 8004cee:	4581                	li	a1,0
 8004cf0:	fec42503          	lw	a0,-20(s0)
 8004cf4:	35ad                	jal	8004b5e <xTimerGenericCommand>
 8004cf6:	fea42423          	sw	a0,-24(s0)
			configASSERT( xResult );
 8004cfa:	fe842783          	lw	a5,-24(s0)
 8004cfe:	ef8d                	bnez	a5,8004d38 <prvProcessExpiredTimer+0xde>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8004d00:	081187b7          	lui	a5,0x8118
 8004d04:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8004d08:	fef403a3          	sb	a5,-25(s0)
    ECLIC->MTH = mth;
 8004d0c:	000207b7          	lui	a5,0x20
 8004d10:	fe744703          	lbu	a4,-25(s0)
 8004d14:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8004d18:	0001                	nop
    __RWMB();
 8004d1a:	0ff0000f          	fence
}
 8004d1e:	0001                	nop
 8004d20:	a001                	j	8004d20 <prvProcessExpiredTimer+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d22:	fec42783          	lw	a5,-20(s0)
 8004d26:	0307c783          	lbu	a5,48(a5)
 8004d2a:	9bf9                	andi	a5,a5,-2
 8004d2c:	0ff7f713          	zext.b	a4,a5
 8004d30:	fec42783          	lw	a5,-20(s0)
 8004d34:	02e78823          	sb	a4,48(a5)
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d38:	fec42783          	lw	a5,-20(s0)
 8004d3c:	57dc                	lw	a5,44(a5)
 8004d3e:	fec42503          	lw	a0,-20(s0)
 8004d42:	9782                	jalr	a5
}
 8004d44:	0001                	nop
 8004d46:	50b2                	lw	ra,44(sp)
 8004d48:	5422                	lw	s0,40(sp)
 8004d4a:	6145                	addi	sp,sp,48
 8004d4c:	8082                	ret

08004d4e <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004d4e:	7179                	addi	sp,sp,-48
 8004d50:	d606                	sw	ra,44(sp)
 8004d52:	d422                	sw	s0,40(sp)
 8004d54:	1800                	addi	s0,sp,48
 8004d56:	fca42e23          	sw	a0,-36(s0)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d5a:	fe440793          	addi	a5,s0,-28
 8004d5e:	853e                	mv	a0,a5
 8004d60:	2abd                	jal	8004ede <prvGetNextExpireTime>
 8004d62:	fea42423          	sw	a0,-24(s0)
 8004d66:	feb42623          	sw	a1,-20(s0)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004d6a:	fe442783          	lw	a5,-28(s0)
 8004d6e:	863e                	mv	a2,a5
 8004d70:	fe842503          	lw	a0,-24(s0)
 8004d74:	fec42583          	lw	a1,-20(s0)
 8004d78:	2019                	jal	8004d7e <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004d7a:	2ebd                	jal	80050f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d7c:	bff9                	j	8004d5a <prvTimerTask+0xc>

08004d7e <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004d7e:	715d                	addi	sp,sp,-80
 8004d80:	c686                	sw	ra,76(sp)
 8004d82:	c4a2                	sw	s0,72(sp)
 8004d84:	0880                	addi	s0,sp,80
 8004d86:	faa42c23          	sw	a0,-72(s0)
 8004d8a:	fab42e23          	sw	a1,-68(s0)
 8004d8e:	fac42a23          	sw	a2,-76(s0)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004d92:	f18fe0ef          	jal	ra,80034aa <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d96:	fc840793          	addi	a5,s0,-56
 8004d9a:	853e                	mv	a0,a5
 8004d9c:	224d                	jal	8004f3e <prvSampleTimeNow>
 8004d9e:	fea42423          	sw	a0,-24(s0)
 8004da2:	feb42623          	sw	a1,-20(s0)
		if( xTimerListsWereSwitched == pdFALSE )
 8004da6:	fc842783          	lw	a5,-56(s0)
 8004daa:	12079363          	bnez	a5,8004ed0 <prvProcessTimerOrBlockTask+0x152>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004dae:	fb442783          	lw	a5,-76(s0)
 8004db2:	ef9d                	bnez	a5,8004df0 <prvProcessTimerOrBlockTask+0x72>
 8004db4:	fbc42703          	lw	a4,-68(s0)
 8004db8:	fec42783          	lw	a5,-20(s0)
 8004dbc:	02e7ea63          	bltu	a5,a4,8004df0 <prvProcessTimerOrBlockTask+0x72>
 8004dc0:	fbc42703          	lw	a4,-68(s0)
 8004dc4:	fec42783          	lw	a5,-20(s0)
 8004dc8:	00f71863          	bne	a4,a5,8004dd8 <prvProcessTimerOrBlockTask+0x5a>
 8004dcc:	fb842703          	lw	a4,-72(s0)
 8004dd0:	fe842783          	lw	a5,-24(s0)
 8004dd4:	00e7ee63          	bltu	a5,a4,8004df0 <prvProcessTimerOrBlockTask+0x72>
			{
				( void ) xTaskResumeAll();
 8004dd8:	ef4fe0ef          	jal	ra,80034cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004ddc:	fe842603          	lw	a2,-24(s0)
 8004de0:	fec42683          	lw	a3,-20(s0)
 8004de4:	fb842503          	lw	a0,-72(s0)
 8004de8:	fbc42583          	lw	a1,-68(s0)
 8004dec:	35bd                	jal	8004c5a <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004dee:	a0dd                	j	8004ed4 <prvProcessTimerOrBlockTask+0x156>
				if( xListWasEmpty != pdFALSE )
 8004df0:	fb442783          	lw	a5,-76(s0)
 8004df4:	cf81                	beqz	a5,8004e0c <prvProcessTimerOrBlockTask+0x8e>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004df6:	081197b7          	lui	a5,0x8119
 8004dfa:	6347a783          	lw	a5,1588(a5) # 8119634 <pxOverflowTimerList>
 8004dfe:	439c                	lw	a5,0(a5)
 8004e00:	e399                	bnez	a5,8004e06 <prvProcessTimerOrBlockTask+0x88>
 8004e02:	4785                	li	a5,1
 8004e04:	a011                	j	8004e08 <prvProcessTimerOrBlockTask+0x8a>
 8004e06:	4781                	li	a5,0
 8004e08:	faf42a23          	sw	a5,-76(s0)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e0c:	081197b7          	lui	a5,0x8119
 8004e10:	6387a883          	lw	a7,1592(a5) # 8119638 <xTimerQueue>
 8004e14:	fb842703          	lw	a4,-72(s0)
 8004e18:	fbc42783          	lw	a5,-68(s0)
 8004e1c:	fe842503          	lw	a0,-24(s0)
 8004e20:	fec42583          	lw	a1,-20(s0)
 8004e24:	40a70633          	sub	a2,a4,a0
 8004e28:	8832                	mv	a6,a2
 8004e2a:	01073833          	sltu	a6,a4,a6
 8004e2e:	40b786b3          	sub	a3,a5,a1
 8004e32:	410687b3          	sub	a5,a3,a6
 8004e36:	86be                	mv	a3,a5
 8004e38:	8732                	mv	a4,a2
 8004e3a:	87b6                	mv	a5,a3
 8004e3c:	fb442683          	lw	a3,-76(s0)
 8004e40:	85ba                	mv	a1,a4
 8004e42:	863e                	mv	a2,a5
 8004e44:	8546                	mv	a0,a7
 8004e46:	80cfe0ef          	jal	ra,8002e52 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e4a:	e82fe0ef          	jal	ra,80034cc <xTaskResumeAll>
 8004e4e:	87aa                	mv	a5,a0
 8004e50:	e3d1                	bnez	a5,8004ed4 <prvProcessTimerOrBlockTask+0x156>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8004e52:	f14027f3          	csrr	a5,mhartid
 8004e56:	fef42223          	sw	a5,-28(s0)
 8004e5a:	fe442783          	lw	a5,-28(s0)
 8004e5e:	0ff7f793          	zext.b	a5,a5
 8004e62:	fef42023          	sw	a5,-32(s0)
    return id;
 8004e66:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8004e6a:	fcf42e23          	sw	a5,-36(s0)
 8004e6e:	fdc42783          	lw	a5,-36(s0)
 8004e72:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8004e76:	fd842783          	lw	a5,-40(s0)
 8004e7a:	e385                	bnez	a5,8004e9a <prvProcessTimerOrBlockTask+0x11c>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8004e7c:	00030737          	lui	a4,0x30
 8004e80:	6785                	lui	a5,0x1
 8004e82:	97ba                	add	a5,a5,a4
 8004e84:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8004e88:	000306b7          	lui	a3,0x30
 8004e8c:	0017e713          	ori	a4,a5,1
 8004e90:	6785                	lui	a5,0x1
 8004e92:	97b6                	add	a5,a5,a3
 8004e94:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8004e98:	a03d                	j	8004ec6 <prvProcessTimerOrBlockTask+0x148>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8004e9a:	fd842783          	lw	a5,-40(s0)
 8004e9e:	00279713          	slli	a4,a5,0x2
 8004ea2:	000317b7          	lui	a5,0x31
 8004ea6:	97ba                	add	a5,a5,a4
 8004ea8:	fcf42a23          	sw	a5,-44(s0)
 8004eac:	fd442783          	lw	a5,-44(s0)
 8004eb0:	fcf42823          	sw	a5,-48(s0)
 8004eb4:	4785                	li	a5,1
 8004eb6:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8004eba:	fcc42783          	lw	a5,-52(s0)
 8004ebe:	fd042703          	lw	a4,-48(s0)
 8004ec2:	c31c                	sw	a5,0(a4)
}
 8004ec4:	0001                	nop
}
 8004ec6:	0001                	nop
}
 8004ec8:	0001                	nop
					portYIELD_WITHIN_API();
 8004eca:	0ff0000f          	fence
}
 8004ece:	a019                	j	8004ed4 <prvProcessTimerOrBlockTask+0x156>
			( void ) xTaskResumeAll();
 8004ed0:	dfcfe0ef          	jal	ra,80034cc <xTaskResumeAll>
}
 8004ed4:	0001                	nop
 8004ed6:	40b6                	lw	ra,76(sp)
 8004ed8:	4426                	lw	s0,72(sp)
 8004eda:	6161                	addi	sp,sp,80
 8004edc:	8082                	ret

08004ede <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004ede:	7179                	addi	sp,sp,-48
 8004ee0:	d622                	sw	s0,44(sp)
 8004ee2:	1800                	addi	s0,sp,48
 8004ee4:	fca42e23          	sw	a0,-36(s0)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ee8:	081197b7          	lui	a5,0x8119
 8004eec:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 8004ef0:	439c                	lw	a5,0(a5)
 8004ef2:	e399                	bnez	a5,8004ef8 <prvGetNextExpireTime+0x1a>
 8004ef4:	4785                	li	a5,1
 8004ef6:	a011                	j	8004efa <prvGetNextExpireTime+0x1c>
 8004ef8:	4781                	li	a5,0
 8004efa:	fdc42703          	lw	a4,-36(s0)
 8004efe:	c31c                	sw	a5,0(a4)
	if( *pxListWasEmpty == pdFALSE )
 8004f00:	fdc42783          	lw	a5,-36(s0)
 8004f04:	439c                	lw	a5,0(a5)
 8004f06:	ef89                	bnez	a5,8004f20 <prvGetNextExpireTime+0x42>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f08:	081197b7          	lui	a5,0x8119
 8004f0c:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 8004f10:	4b9c                	lw	a5,16(a5)
 8004f12:	4398                	lw	a4,0(a5)
 8004f14:	43dc                	lw	a5,4(a5)
 8004f16:	fee42423          	sw	a4,-24(s0)
 8004f1a:	fef42623          	sw	a5,-20(s0)
 8004f1e:	a039                	j	8004f2c <prvGetNextExpireTime+0x4e>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004f20:	4781                	li	a5,0
 8004f22:	4801                	li	a6,0
 8004f24:	fef42423          	sw	a5,-24(s0)
 8004f28:	ff042623          	sw	a6,-20(s0)
	}

	return xNextExpireTime;
 8004f2c:	fe842703          	lw	a4,-24(s0)
 8004f30:	fec42783          	lw	a5,-20(s0)
}
 8004f34:	853a                	mv	a0,a4
 8004f36:	85be                	mv	a1,a5
 8004f38:	5432                	lw	s0,44(sp)
 8004f3a:	6145                	addi	sp,sp,48
 8004f3c:	8082                	ret

08004f3e <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004f3e:	7179                	addi	sp,sp,-48
 8004f40:	d606                	sw	ra,44(sp)
 8004f42:	d422                	sw	s0,40(sp)
 8004f44:	1800                	addi	s0,sp,48
 8004f46:	fca42e23          	sw	a0,-36(s0)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004f4a:	fa4fe0ef          	jal	ra,80036ee <xTaskGetTickCount>
 8004f4e:	fea42423          	sw	a0,-24(s0)
 8004f52:	feb42623          	sw	a1,-20(s0)

	if( xTimeNow < xLastTime )
 8004f56:	081197b7          	lui	a5,0x8119
 8004f5a:	6407a703          	lw	a4,1600(a5) # 8119640 <xLastTime.0>
 8004f5e:	6447a783          	lw	a5,1604(a5)
 8004f62:	fec42683          	lw	a3,-20(s0)
 8004f66:	863e                	mv	a2,a5
 8004f68:	00c6ec63          	bltu	a3,a2,8004f80 <prvSampleTimeNow+0x42>
 8004f6c:	fec42683          	lw	a3,-20(s0)
 8004f70:	863e                	mv	a2,a5
 8004f72:	00c69d63          	bne	a3,a2,8004f8c <prvSampleTimeNow+0x4e>
 8004f76:	fe842683          	lw	a3,-24(s0)
 8004f7a:	87ba                	mv	a5,a4
 8004f7c:	00f6f863          	bgeu	a3,a5,8004f8c <prvSampleTimeNow+0x4e>
	{
		prvSwitchTimerLists();
 8004f80:	2139                	jal	800538e <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004f82:	fdc42783          	lw	a5,-36(s0)
 8004f86:	4705                	li	a4,1
 8004f88:	c398                	sw	a4,0(a5)
 8004f8a:	a029                	j	8004f94 <prvSampleTimeNow+0x56>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004f8c:	fdc42783          	lw	a5,-36(s0)
 8004f90:	0007a023          	sw	zero,0(a5)
	}

	xLastTime = xTimeNow;
 8004f94:	081196b7          	lui	a3,0x8119
 8004f98:	fe842703          	lw	a4,-24(s0)
 8004f9c:	fec42783          	lw	a5,-20(s0)
 8004fa0:	64e6a023          	sw	a4,1600(a3) # 8119640 <xLastTime.0>
 8004fa4:	64f6a223          	sw	a5,1604(a3)

	return xTimeNow;
 8004fa8:	fe842703          	lw	a4,-24(s0)
 8004fac:	fec42783          	lw	a5,-20(s0)
}
 8004fb0:	853a                	mv	a0,a4
 8004fb2:	85be                	mv	a1,a5
 8004fb4:	50b2                	lw	ra,44(sp)
 8004fb6:	5422                	lw	s0,40(sp)
 8004fb8:	6145                	addi	sp,sp,48
 8004fba:	8082                	ret

08004fbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004fbc:	7139                	addi	sp,sp,-64
 8004fbe:	de06                	sw	ra,60(sp)
 8004fc0:	dc22                	sw	s0,56(sp)
 8004fc2:	0080                	addi	s0,sp,64
 8004fc4:	fca42e23          	sw	a0,-36(s0)
 8004fc8:	fcb42823          	sw	a1,-48(s0)
 8004fcc:	fcc42a23          	sw	a2,-44(s0)
 8004fd0:	fcd42423          	sw	a3,-56(s0)
 8004fd4:	fce42623          	sw	a4,-52(s0)
 8004fd8:	fcf42023          	sw	a5,-64(s0)
 8004fdc:	fd042223          	sw	a6,-60(s0)
BaseType_t xProcessTimerNow = pdFALSE;
 8004fe0:	fe042623          	sw	zero,-20(s0)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004fe4:	fdc42683          	lw	a3,-36(s0)
 8004fe8:	fd042703          	lw	a4,-48(s0)
 8004fec:	fd442783          	lw	a5,-44(s0)
 8004ff0:	c698                	sw	a4,8(a3)
 8004ff2:	c6dc                	sw	a5,12(a3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ff4:	fdc42783          	lw	a5,-36(s0)
 8004ff8:	fdc42703          	lw	a4,-36(s0)
 8004ffc:	cf98                	sw	a4,24(a5)

	if( xNextExpiryTime <= xTimeNow )
 8004ffe:	fd442703          	lw	a4,-44(s0)
 8005002:	fcc42783          	lw	a5,-52(s0)
 8005006:	06e7ef63          	bltu	a5,a4,8005084 <prvInsertTimerInActiveList+0xc8>
 800500a:	fd442703          	lw	a4,-44(s0)
 800500e:	fcc42783          	lw	a5,-52(s0)
 8005012:	00f71863          	bne	a4,a5,8005022 <prvInsertTimerInActiveList+0x66>
 8005016:	fd042703          	lw	a4,-48(s0)
 800501a:	fc842783          	lw	a5,-56(s0)
 800501e:	06e7e363          	bltu	a5,a4,8005084 <prvInsertTimerInActiveList+0xc8>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005022:	fc842703          	lw	a4,-56(s0)
 8005026:	fcc42783          	lw	a5,-52(s0)
 800502a:	fc042503          	lw	a0,-64(s0)
 800502e:	fc442583          	lw	a1,-60(s0)
 8005032:	40a70633          	sub	a2,a4,a0
 8005036:	8832                	mv	a6,a2
 8005038:	01073833          	sltu	a6,a4,a6
 800503c:	40b786b3          	sub	a3,a5,a1
 8005040:	410687b3          	sub	a5,a3,a6
 8005044:	86be                	mv	a3,a5
 8005046:	fdc42783          	lw	a5,-36(s0)
 800504a:	5398                	lw	a4,32(a5)
 800504c:	53dc                	lw	a5,36(a5)
 800504e:	853e                	mv	a0,a5
 8005050:	85b6                	mv	a1,a3
 8005052:	00a5ed63          	bltu	a1,a0,800506c <prvInsertTimerInActiveList+0xb0>
 8005056:	853e                	mv	a0,a5
 8005058:	85b6                	mv	a1,a3
 800505a:	00b51563          	bne	a0,a1,8005064 <prvInsertTimerInActiveList+0xa8>
 800505e:	87b2                	mv	a5,a2
 8005060:	00e7e663          	bltu	a5,a4,800506c <prvInsertTimerInActiveList+0xb0>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005064:	4785                	li	a5,1
 8005066:	fef42623          	sw	a5,-20(s0)
 800506a:	a041                	j	80050ea <prvInsertTimerInActiveList+0x12e>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800506c:	081197b7          	lui	a5,0x8119
 8005070:	6347a703          	lw	a4,1588(a5) # 8119634 <pxOverflowTimerList>
 8005074:	fdc42783          	lw	a5,-36(s0)
 8005078:	07a1                	addi	a5,a5,8
 800507a:	85be                	mv	a1,a5
 800507c:	853a                	mv	a0,a4
 800507e:	b26fb0ef          	jal	ra,80003a4 <vListInsert>
 8005082:	a0a5                	j	80050ea <prvInsertTimerInActiveList+0x12e>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005084:	fc442703          	lw	a4,-60(s0)
 8005088:	fcc42783          	lw	a5,-52(s0)
 800508c:	00e7ee63          	bltu	a5,a4,80050a8 <prvInsertTimerInActiveList+0xec>
 8005090:	fc442703          	lw	a4,-60(s0)
 8005094:	fcc42783          	lw	a5,-52(s0)
 8005098:	02f71e63          	bne	a4,a5,80050d4 <prvInsertTimerInActiveList+0x118>
 800509c:	fc042703          	lw	a4,-64(s0)
 80050a0:	fc842783          	lw	a5,-56(s0)
 80050a4:	02e7f863          	bgeu	a5,a4,80050d4 <prvInsertTimerInActiveList+0x118>
 80050a8:	fc442703          	lw	a4,-60(s0)
 80050ac:	fd442783          	lw	a5,-44(s0)
 80050b0:	02e7e263          	bltu	a5,a4,80050d4 <prvInsertTimerInActiveList+0x118>
 80050b4:	fc442703          	lw	a4,-60(s0)
 80050b8:	fd442783          	lw	a5,-44(s0)
 80050bc:	00f71863          	bne	a4,a5,80050cc <prvInsertTimerInActiveList+0x110>
 80050c0:	fc042703          	lw	a4,-64(s0)
 80050c4:	fd042783          	lw	a5,-48(s0)
 80050c8:	00e7e663          	bltu	a5,a4,80050d4 <prvInsertTimerInActiveList+0x118>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80050cc:	4785                	li	a5,1
 80050ce:	fef42623          	sw	a5,-20(s0)
 80050d2:	a821                	j	80050ea <prvInsertTimerInActiveList+0x12e>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80050d4:	081197b7          	lui	a5,0x8119
 80050d8:	6307a703          	lw	a4,1584(a5) # 8119630 <pxCurrentTimerList>
 80050dc:	fdc42783          	lw	a5,-36(s0)
 80050e0:	07a1                	addi	a5,a5,8
 80050e2:	85be                	mv	a1,a5
 80050e4:	853a                	mv	a0,a4
 80050e6:	abefb0ef          	jal	ra,80003a4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80050ea:	fec42783          	lw	a5,-20(s0)
}
 80050ee:	853e                	mv	a0,a5
 80050f0:	50f2                	lw	ra,60(sp)
 80050f2:	5462                	lw	s0,56(sp)
 80050f4:	6121                	addi	sp,sp,64
 80050f6:	8082                	ret

080050f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80050f8:	715d                	addi	sp,sp,-80
 80050fa:	c686                	sw	ra,76(sp)
 80050fc:	c4a2                	sw	s0,72(sp)
 80050fe:	0880                	addi	s0,sp,80
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005100:	a495                	j	8005364 <prvProcessReceivedCommands+0x26c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005102:	fc042783          	lw	a5,-64(s0)
 8005106:	0407d763          	bgez	a5,8005154 <prvProcessReceivedCommands+0x5c>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800510a:	fc040793          	addi	a5,s0,-64
 800510e:	07a1                	addi	a5,a5,8
 8005110:	fef42623          	sw	a5,-20(s0)

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005114:	fec42783          	lw	a5,-20(s0)
 8005118:	e395                	bnez	a5,800513c <prvProcessReceivedCommands+0x44>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800511a:	081187b7          	lui	a5,0x8118
 800511e:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8005122:	fcf40da3          	sb	a5,-37(s0)
    ECLIC->MTH = mth;
 8005126:	000207b7          	lui	a5,0x20
 800512a:	fdb44703          	lbu	a4,-37(s0)
 800512e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8005132:	0001                	nop
    __RWMB();
 8005134:	0ff0000f          	fence
}
 8005138:	0001                	nop
 800513a:	a001                	j	800513a <prvProcessReceivedCommands+0x42>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800513c:	fec42783          	lw	a5,-20(s0)
 8005140:	4394                	lw	a3,0(a5)
 8005142:	fec42783          	lw	a5,-20(s0)
 8005146:	43d8                	lw	a4,4(a5)
 8005148:	fec42783          	lw	a5,-20(s0)
 800514c:	479c                	lw	a5,8(a5)
 800514e:	85be                	mv	a1,a5
 8005150:	853a                	mv	a0,a4
 8005152:	9682                	jalr	a3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005154:	fc042783          	lw	a5,-64(s0)
 8005158:	2007c563          	bltz	a5,8005362 <prvProcessReceivedCommands+0x26a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800515c:	fd042783          	lw	a5,-48(s0)
 8005160:	fef42423          	sw	a5,-24(s0)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005164:	fe842783          	lw	a5,-24(s0)
 8005168:	4fdc                	lw	a5,28(a5)
 800516a:	c799                	beqz	a5,8005178 <prvProcessReceivedCommands+0x80>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800516c:	fe842783          	lw	a5,-24(s0)
 8005170:	07a1                	addi	a5,a5,8
 8005172:	853e                	mv	a0,a5
 8005174:	afafb0ef          	jal	ra,800046e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005178:	fbc40793          	addi	a5,s0,-68
 800517c:	853e                	mv	a0,a5
 800517e:	33c1                	jal	8004f3e <prvSampleTimeNow>
 8005180:	fea42023          	sw	a0,-32(s0)
 8005184:	feb42223          	sw	a1,-28(s0)

			switch( xMessage.xMessageID )
 8005188:	fc042783          	lw	a5,-64(s0)
 800518c:	4725                	li	a4,9
 800518e:	1cf76b63          	bltu	a4,a5,8005364 <prvProcessReceivedCommands+0x26c>
 8005192:	00279713          	slli	a4,a5,0x2
 8005196:	a3018793          	addi	a5,gp,-1488 # 8118050 <_global_impure_ptr+0x30>
 800519a:	97ba                	add	a5,a5,a4
 800519c:	439c                	lw	a5,0(a5)
 800519e:	8782                	jr	a5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80051a0:	fe842783          	lw	a5,-24(s0)
 80051a4:	0307c783          	lbu	a5,48(a5)
 80051a8:	0017e793          	ori	a5,a5,1
 80051ac:	0ff7f713          	zext.b	a4,a5
 80051b0:	fe842783          	lw	a5,-24(s0)
 80051b4:	02e78823          	sb	a4,48(a5)
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80051b8:	fc842703          	lw	a4,-56(s0)
 80051bc:	fcc42783          	lw	a5,-52(s0)
 80051c0:	fe842683          	lw	a3,-24(s0)
 80051c4:	5288                	lw	a0,32(a3)
 80051c6:	52cc                	lw	a1,36(a3)
 80051c8:	00a70633          	add	a2,a4,a0
 80051cc:	8832                	mv	a6,a2
 80051ce:	00e83833          	sltu	a6,a6,a4
 80051d2:	00b786b3          	add	a3,a5,a1
 80051d6:	00d807b3          	add	a5,a6,a3
 80051da:	86be                	mv	a3,a5
 80051dc:	8532                	mv	a0,a2
 80051de:	85b6                	mv	a1,a3
 80051e0:	fc842703          	lw	a4,-56(s0)
 80051e4:	fcc42783          	lw	a5,-52(s0)
 80051e8:	883e                	mv	a6,a5
 80051ea:	87ba                	mv	a5,a4
 80051ec:	fe042683          	lw	a3,-32(s0)
 80051f0:	fe442703          	lw	a4,-28(s0)
 80051f4:	862e                	mv	a2,a1
 80051f6:	85aa                	mv	a1,a0
 80051f8:	fe842503          	lw	a0,-24(s0)
 80051fc:	33c1                	jal	8004fbc <prvInsertTimerInActiveList>
 80051fe:	87aa                	mv	a5,a0
 8005200:	16078263          	beqz	a5,8005364 <prvProcessReceivedCommands+0x26c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005204:	fe842783          	lw	a5,-24(s0)
 8005208:	57dc                	lw	a5,44(a5)
 800520a:	fe842503          	lw	a0,-24(s0)
 800520e:	9782                	jalr	a5
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005210:	fe842783          	lw	a5,-24(s0)
 8005214:	0307c783          	lbu	a5,48(a5)
 8005218:	8b91                	andi	a5,a5,4
 800521a:	14078563          	beqz	a5,8005364 <prvProcessReceivedCommands+0x26c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800521e:	fc842703          	lw	a4,-56(s0)
 8005222:	fcc42783          	lw	a5,-52(s0)
 8005226:	fe842683          	lw	a3,-24(s0)
 800522a:	5288                	lw	a0,32(a3)
 800522c:	52cc                	lw	a1,36(a3)
 800522e:	00a70633          	add	a2,a4,a0
 8005232:	8832                	mv	a6,a2
 8005234:	00e83833          	sltu	a6,a6,a4
 8005238:	00b786b3          	add	a3,a5,a1
 800523c:	00d807b3          	add	a5,a6,a3
 8005240:	86be                	mv	a3,a5
 8005242:	4781                	li	a5,0
 8005244:	4801                	li	a6,0
 8005246:	4701                	li	a4,0
 8005248:	4581                	li	a1,0
 800524a:	fe842503          	lw	a0,-24(s0)
 800524e:	911ff0ef          	jal	ra,8004b5e <xTimerGenericCommand>
 8005252:	fca42e23          	sw	a0,-36(s0)
							configASSERT( xResult );
 8005256:	fdc42783          	lw	a5,-36(s0)
 800525a:	10079563          	bnez	a5,8005364 <prvProcessReceivedCommands+0x26c>
    ECLIC_SetMth(uxMaxSysCallMTH);
 800525e:	081187b7          	lui	a5,0x8118
 8005262:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8005266:	fcf40d23          	sb	a5,-38(s0)
    ECLIC->MTH = mth;
 800526a:	000207b7          	lui	a5,0x20
 800526e:	fda44703          	lbu	a4,-38(s0)
 8005272:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8005276:	0001                	nop
    __RWMB();
 8005278:	0ff0000f          	fence
}
 800527c:	0001                	nop
 800527e:	a001                	j	800527e <prvProcessReceivedCommands+0x186>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005280:	fe842783          	lw	a5,-24(s0)
 8005284:	0307c783          	lbu	a5,48(a5)
 8005288:	9bf9                	andi	a5,a5,-2
 800528a:	0ff7f713          	zext.b	a4,a5
 800528e:	fe842783          	lw	a5,-24(s0)
 8005292:	02e78823          	sb	a4,48(a5)
					break;
 8005296:	a0f9                	j	8005364 <prvProcessReceivedCommands+0x26c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005298:	fe842783          	lw	a5,-24(s0)
 800529c:	0307c783          	lbu	a5,48(a5)
 80052a0:	0017e793          	ori	a5,a5,1
 80052a4:	0ff7f713          	zext.b	a4,a5
 80052a8:	fe842783          	lw	a5,-24(s0)
 80052ac:	02e78823          	sb	a4,48(a5)
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80052b0:	fc842703          	lw	a4,-56(s0)
 80052b4:	fcc42783          	lw	a5,-52(s0)
 80052b8:	fe842683          	lw	a3,-24(s0)
 80052bc:	d298                	sw	a4,32(a3)
 80052be:	d2dc                	sw	a5,36(a3)
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80052c0:	fe842783          	lw	a5,-24(s0)
 80052c4:	5390                	lw	a2,32(a5)
 80052c6:	53d4                	lw	a3,36(a5)
 80052c8:	87b2                	mv	a5,a2
 80052ca:	8fd5                	or	a5,a5,a3
 80052cc:	e395                	bnez	a5,80052f0 <prvProcessReceivedCommands+0x1f8>
    ECLIC_SetMth(uxMaxSysCallMTH);
 80052ce:	081187b7          	lui	a5,0x8118
 80052d2:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80052d6:	fcf40ca3          	sb	a5,-39(s0)
    ECLIC->MTH = mth;
 80052da:	000207b7          	lui	a5,0x20
 80052de:	fd944703          	lbu	a4,-39(s0)
 80052e2:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80052e6:	0001                	nop
    __RWMB();
 80052e8:	0ff0000f          	fence
}
 80052ec:	0001                	nop
 80052ee:	a001                	j	80052ee <prvProcessReceivedCommands+0x1f6>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80052f0:	fe842783          	lw	a5,-24(s0)
 80052f4:	5398                	lw	a4,32(a5)
 80052f6:	53dc                	lw	a5,36(a5)
 80052f8:	fe042503          	lw	a0,-32(s0)
 80052fc:	fe442583          	lw	a1,-28(s0)
 8005300:	00a70633          	add	a2,a4,a0
 8005304:	8832                	mv	a6,a2
 8005306:	00e83833          	sltu	a6,a6,a4
 800530a:	00b786b3          	add	a3,a5,a1
 800530e:	00d807b3          	add	a5,a6,a3
 8005312:	86be                	mv	a3,a5
 8005314:	8532                	mv	a0,a2
 8005316:	85b6                	mv	a1,a3
 8005318:	fe042783          	lw	a5,-32(s0)
 800531c:	fe442803          	lw	a6,-28(s0)
 8005320:	fe042683          	lw	a3,-32(s0)
 8005324:	fe442703          	lw	a4,-28(s0)
 8005328:	862e                	mv	a2,a1
 800532a:	85aa                	mv	a1,a0
 800532c:	fe842503          	lw	a0,-24(s0)
 8005330:	3171                	jal	8004fbc <prvInsertTimerInActiveList>
					break;
 8005332:	a80d                	j	8005364 <prvProcessReceivedCommands+0x26c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005334:	fe842783          	lw	a5,-24(s0)
 8005338:	0307c783          	lbu	a5,48(a5)
 800533c:	8b89                	andi	a5,a5,2
 800533e:	e791                	bnez	a5,800534a <prvProcessReceivedCommands+0x252>
						{
							vPortFree( pxTimer );
 8005340:	fe842503          	lw	a0,-24(s0)
 8005344:	db4fc0ef          	jal	ra,80018f8 <vPortFree>
 8005348:	a831                	j	8005364 <prvProcessReceivedCommands+0x26c>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800534a:	fe842783          	lw	a5,-24(s0)
 800534e:	0307c783          	lbu	a5,48(a5)
 8005352:	9bf9                	andi	a5,a5,-2
 8005354:	0ff7f713          	zext.b	a4,a5
 8005358:	fe842783          	lw	a5,-24(s0)
 800535c:	02e78823          	sb	a4,48(a5)
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005360:	a011                	j	8005364 <prvProcessReceivedCommands+0x26c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005362:	0001                	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005364:	081197b7          	lui	a5,0x8119
 8005368:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 800536c:	fc040713          	addi	a4,s0,-64
 8005370:	4601                	li	a2,0
 8005372:	4681                	li	a3,0
 8005374:	85ba                	mv	a1,a4
 8005376:	853e                	mv	a0,a5
 8005378:	90cfd0ef          	jal	ra,8002484 <xQueueReceive>
 800537c:	87aa                	mv	a5,a0
 800537e:	d80792e3          	bnez	a5,8005102 <prvProcessReceivedCommands+0xa>
	}
}
 8005382:	0001                	nop
 8005384:	0001                	nop
 8005386:	40b6                	lw	ra,76(sp)
 8005388:	4426                	lw	s0,72(sp)
 800538a:	6161                	addi	sp,sp,80
 800538c:	8082                	ret

0800538e <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800538e:	7139                	addi	sp,sp,-64
 8005390:	de06                	sw	ra,60(sp)
 8005392:	dc22                	sw	s0,56(sp)
 8005394:	0080                	addi	s0,sp,64

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005396:	aa09                	j	80054a8 <prvSwitchTimerLists+0x11a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005398:	081197b7          	lui	a5,0x8119
 800539c:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 80053a0:	4b9c                	lw	a5,16(a5)
 80053a2:	4398                	lw	a4,0(a5)
 80053a4:	43dc                	lw	a5,4(a5)
 80053a6:	fee42023          	sw	a4,-32(s0)
 80053aa:	fef42223          	sw	a5,-28(s0)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ae:	081197b7          	lui	a5,0x8119
 80053b2:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 80053b6:	4b9c                	lw	a5,16(a5)
 80053b8:	4b9c                	lw	a5,16(a5)
 80053ba:	fcf42e23          	sw	a5,-36(s0)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053be:	fdc42783          	lw	a5,-36(s0)
 80053c2:	07a1                	addi	a5,a5,8
 80053c4:	853e                	mv	a0,a5
 80053c6:	8a8fb0ef          	jal	ra,800046e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053ca:	fdc42783          	lw	a5,-36(s0)
 80053ce:	57dc                	lw	a5,44(a5)
 80053d0:	fdc42503          	lw	a0,-36(s0)
 80053d4:	9782                	jalr	a5

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053d6:	fdc42783          	lw	a5,-36(s0)
 80053da:	0307c783          	lbu	a5,48(a5)
 80053de:	8b91                	andi	a5,a5,4
 80053e0:	c7e1                	beqz	a5,80054a8 <prvSwitchTimerLists+0x11a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80053e2:	fdc42783          	lw	a5,-36(s0)
 80053e6:	5388                	lw	a0,32(a5)
 80053e8:	53cc                	lw	a1,36(a5)
 80053ea:	fe042603          	lw	a2,-32(s0)
 80053ee:	fe442683          	lw	a3,-28(s0)
 80053f2:	00a60733          	add	a4,a2,a0
 80053f6:	883a                	mv	a6,a4
 80053f8:	00c83833          	sltu	a6,a6,a2
 80053fc:	00b687b3          	add	a5,a3,a1
 8005400:	00f806b3          	add	a3,a6,a5
 8005404:	87b6                	mv	a5,a3
 8005406:	fce42823          	sw	a4,-48(s0)
 800540a:	fcf42a23          	sw	a5,-44(s0)
			if( xReloadTime > xNextExpireTime )
 800540e:	fd442703          	lw	a4,-44(s0)
 8005412:	fe442783          	lw	a5,-28(s0)
 8005416:	00e7ee63          	bltu	a5,a4,8005432 <prvSwitchTimerLists+0xa4>
 800541a:	fd442703          	lw	a4,-44(s0)
 800541e:	fe442783          	lw	a5,-28(s0)
 8005422:	04f71163          	bne	a4,a5,8005464 <prvSwitchTimerLists+0xd6>
 8005426:	fd042703          	lw	a4,-48(s0)
 800542a:	fe042783          	lw	a5,-32(s0)
 800542e:	02e7fb63          	bgeu	a5,a4,8005464 <prvSwitchTimerLists+0xd6>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005432:	fdc42683          	lw	a3,-36(s0)
 8005436:	fd042703          	lw	a4,-48(s0)
 800543a:	fd442783          	lw	a5,-44(s0)
 800543e:	c698                	sw	a4,8(a3)
 8005440:	c6dc                	sw	a5,12(a3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005442:	fdc42783          	lw	a5,-36(s0)
 8005446:	fdc42703          	lw	a4,-36(s0)
 800544a:	cf98                	sw	a4,24(a5)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800544c:	081197b7          	lui	a5,0x8119
 8005450:	6307a703          	lw	a4,1584(a5) # 8119630 <pxCurrentTimerList>
 8005454:	fdc42783          	lw	a5,-36(s0)
 8005458:	07a1                	addi	a5,a5,8
 800545a:	85be                	mv	a1,a5
 800545c:	853a                	mv	a0,a4
 800545e:	f47fa0ef          	jal	ra,80003a4 <vListInsert>
 8005462:	a099                	j	80054a8 <prvSwitchTimerLists+0x11a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005464:	4781                	li	a5,0
 8005466:	4801                	li	a6,0
 8005468:	4701                	li	a4,0
 800546a:	fe042603          	lw	a2,-32(s0)
 800546e:	fe442683          	lw	a3,-28(s0)
 8005472:	4581                	li	a1,0
 8005474:	fdc42503          	lw	a0,-36(s0)
 8005478:	ee6ff0ef          	jal	ra,8004b5e <xTimerGenericCommand>
 800547c:	fca42623          	sw	a0,-52(s0)
				configASSERT( xResult );
 8005480:	fcc42783          	lw	a5,-52(s0)
 8005484:	e395                	bnez	a5,80054a8 <prvSwitchTimerLists+0x11a>
    ECLIC_SetMth(uxMaxSysCallMTH);
 8005486:	081187b7          	lui	a5,0x8118
 800548a:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 800548e:	fcf405a3          	sb	a5,-53(s0)
    ECLIC->MTH = mth;
 8005492:	000207b7          	lui	a5,0x20
 8005496:	fcb44703          	lbu	a4,-53(s0)
 800549a:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 800549e:	0001                	nop
    __RWMB();
 80054a0:	0ff0000f          	fence
}
 80054a4:	0001                	nop
 80054a6:	a001                	j	80054a6 <prvSwitchTimerLists+0x118>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80054a8:	081197b7          	lui	a5,0x8119
 80054ac:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 80054b0:	439c                	lw	a5,0(a5)
 80054b2:	ee0793e3          	bnez	a5,8005398 <prvSwitchTimerLists+0xa>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80054b6:	081197b7          	lui	a5,0x8119
 80054ba:	6307a783          	lw	a5,1584(a5) # 8119630 <pxCurrentTimerList>
 80054be:	fef42623          	sw	a5,-20(s0)
	pxCurrentTimerList = pxOverflowTimerList;
 80054c2:	081197b7          	lui	a5,0x8119
 80054c6:	6347a703          	lw	a4,1588(a5) # 8119634 <pxOverflowTimerList>
 80054ca:	081197b7          	lui	a5,0x8119
 80054ce:	62e7a823          	sw	a4,1584(a5) # 8119630 <pxCurrentTimerList>
	pxOverflowTimerList = pxTemp;
 80054d2:	081197b7          	lui	a5,0x8119
 80054d6:	fec42703          	lw	a4,-20(s0)
 80054da:	62e7aa23          	sw	a4,1588(a5) # 8119634 <pxOverflowTimerList>
}
 80054de:	0001                	nop
 80054e0:	50f2                	lw	ra,60(sp)
 80054e2:	5462                	lw	s0,56(sp)
 80054e4:	6121                	addi	sp,sp,64
 80054e6:	8082                	ret

080054e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80054e8:	1141                	addi	sp,sp,-16
 80054ea:	c606                	sw	ra,12(sp)
 80054ec:	c422                	sw	s0,8(sp)
 80054ee:	0800                	addi	s0,sp,16
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80054f0:	e42fb0ef          	jal	ra,8000b32 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80054f4:	081197b7          	lui	a5,0x8119
 80054f8:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 80054fc:	e7ad                	bnez	a5,8005566 <prvCheckForValidListAndQueue+0x7e>
		{
			vListInitialise( &xActiveTimerList1 );
 80054fe:	081217b7          	lui	a5,0x8121
 8005502:	0e078513          	addi	a0,a5,224 # 81210e0 <xActiveTimerList1>
 8005506:	dcffa0ef          	jal	ra,80002d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800550a:	081217b7          	lui	a5,0x8121
 800550e:	0f878513          	addi	a0,a5,248 # 81210f8 <xActiveTimerList2>
 8005512:	dc3fa0ef          	jal	ra,80002d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005516:	081197b7          	lui	a5,0x8119
 800551a:	08121737          	lui	a4,0x8121
 800551e:	0e070713          	addi	a4,a4,224 # 81210e0 <xActiveTimerList1>
 8005522:	62e7a823          	sw	a4,1584(a5) # 8119630 <pxCurrentTimerList>
			pxOverflowTimerList = &xActiveTimerList2;
 8005526:	081197b7          	lui	a5,0x8119
 800552a:	08121737          	lui	a4,0x8121
 800552e:	0f870713          	addi	a4,a4,248 # 81210f8 <xActiveTimerList2>
 8005532:	62e7aa23          	sw	a4,1588(a5) # 8119634 <pxOverflowTimerList>

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005536:	4601                	li	a2,0
 8005538:	45e1                	li	a1,24
 800553a:	4515                	li	a0,5
 800553c:	841fc0ef          	jal	ra,8001d7c <xQueueGenericCreate>
 8005540:	872a                	mv	a4,a0
 8005542:	081197b7          	lui	a5,0x8119
 8005546:	62e7ac23          	sw	a4,1592(a5) # 8119638 <xTimerQueue>
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800554a:	081197b7          	lui	a5,0x8119
 800554e:	6387a783          	lw	a5,1592(a5) # 8119638 <xTimerQueue>
 8005552:	cb91                	beqz	a5,8005566 <prvCheckForValidListAndQueue+0x7e>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005554:	081197b7          	lui	a5,0x8119
 8005558:	6387a703          	lw	a4,1592(a5) # 8119638 <xTimerQueue>
 800555c:	a2818593          	addi	a1,gp,-1496 # 8118048 <_global_impure_ptr+0x28>
 8005560:	853a                	mv	a0,a4
 8005562:	87dfd0ef          	jal	ra,8002dde <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005566:	e56fb0ef          	jal	ra,8000bbc <vPortExitCritical>
}
 800556a:	0001                	nop
 800556c:	40b2                	lw	ra,12(sp)
 800556e:	4422                	lw	s0,8(sp)
 8005570:	0141                	addi	sp,sp,16
 8005572:	8082                	ret

08005574 <Basic_Timer_StructParaInit>:
  * \brief initialize TIMER init parameter struct with a default value
  *
  * \param initpara: init parameter struct
  */
void Basic_Timer_StructParaInit(Basic_TIMER_Init_TypeDef* initpara)
{
 8005574:	1101                	addi	sp,sp,-32
 8005576:	ce22                	sw	s0,28(sp)
 8005578:	1000                	addi	s0,sp,32
 800557a:	fea42623          	sw	a0,-20(s0)
    /* initialize the init parameter struct member with the default value */
    initpara->prescaler         = 0U;
 800557e:	fec42783          	lw	a5,-20(s0)
 8005582:	0007a023          	sw	zero,0(a5)
    initpara->period            = 65535U;
 8005586:	fec42783          	lw	a5,-20(s0)
 800558a:	6741                	lui	a4,0x10
 800558c:	177d                	addi	a4,a4,-1
 800558e:	c3d8                	sw	a4,4(a5)
}
 8005590:	0001                	nop
 8005592:	4472                	lw	s0,28(sp)
 8005594:	6105                	addi	sp,sp,32
 8005596:	8082                	ret

08005598 <Basic_Timer_Init>:
  * \param initpara: init parameter struct
  *     \arg initpara->prescaler: prescaler value of the counter clock, 0~65535
  *     \arg initpara->period: counter auto reload value, 0~65535
  */
void Basic_Timer_Init(BASIC_TIMER_TypeDef* timer, Basic_TIMER_Init_TypeDef* initpara)
{
 8005598:	1101                	addi	sp,sp,-32
 800559a:	ce22                	sw	s0,28(sp)
 800559c:	1000                	addi	s0,sp,32
 800559e:	fea42623          	sw	a0,-20(s0)
 80055a2:	feb42423          	sw	a1,-24(s0)
    /* configure the counter prescaler value */
    timer->PSC = (uint32_t)initpara->prescaler;
 80055a6:	fe842783          	lw	a5,-24(s0)
 80055aa:	4398                	lw	a4,0(a5)
 80055ac:	fec42783          	lw	a5,-20(s0)
 80055b0:	d798                	sw	a4,40(a5)
    /* configure the autoreload value */
    timer->ARR = (uint32_t)initpara->period;
 80055b2:	fe842783          	lw	a5,-24(s0)
 80055b6:	43d8                	lw	a4,4(a5)
 80055b8:	fec42783          	lw	a5,-20(s0)
 80055bc:	d7d8                	sw	a4,44(a5)
    /* generate an update event */
    timer->EGR |= (uint32_t)BASIC_TIMER_EGR_UG;
 80055be:	fec42783          	lw	a5,-20(s0)
 80055c2:	4bdc                	lw	a5,20(a5)
 80055c4:	0017e713          	ori	a4,a5,1
 80055c8:	fec42783          	lw	a5,-20(s0)
 80055cc:	cbd8                	sw	a4,20(a5)
}
 80055ce:	0001                	nop
 80055d0:	4472                	lw	s0,28(sp)
 80055d2:	6105                	addi	sp,sp,32
 80055d4:	8082                	ret

080055d6 <Basic_Timer_Enable>:
  * \brief enable a timer
  *
  * \param timer: TIMERx(x=0..4)
  */
void Basic_Timer_Enable(BASIC_TIMER_TypeDef* timer)
{
 80055d6:	1101                	addi	sp,sp,-32
 80055d8:	ce22                	sw	s0,28(sp)
 80055da:	1000                	addi	s0,sp,32
 80055dc:	fea42623          	sw	a0,-20(s0)
    timer->CR1 |= (uint32_t)BASIC_TIMER_CR1_CEN;
 80055e0:	fec42783          	lw	a5,-20(s0)
 80055e4:	439c                	lw	a5,0(a5)
 80055e6:	0017e713          	ori	a4,a5,1
 80055ea:	fec42783          	lw	a5,-20(s0)
 80055ee:	c398                	sw	a4,0(a5)
}
 80055f0:	0001                	nop
 80055f2:	4472                	lw	s0,28(sp)
 80055f4:	6105                	addi	sp,sp,32
 80055f6:	8082                	ret

080055f8 <Basic_Timer_AutoReloadValueConfig>:
  *
  * \param timer: TIMERx(x=0..4)
  * \param autoreload: the counter auto-reload value
  */
void Basic_Timer_AutoReloadValueConfig(BASIC_TIMER_TypeDef* timer, uint32_t autoreload)
{
 80055f8:	1101                	addi	sp,sp,-32
 80055fa:	ce22                	sw	s0,28(sp)
 80055fc:	1000                	addi	s0,sp,32
 80055fe:	fea42623          	sw	a0,-20(s0)
 8005602:	feb42423          	sw	a1,-24(s0)
    timer->ARR = (uint32_t)autoreload;
 8005606:	fec42783          	lw	a5,-20(s0)
 800560a:	fe842703          	lw	a4,-24(s0)
 800560e:	d7d8                	sw	a4,44(a5)
}
 8005610:	0001                	nop
 8005612:	4472                	lw	s0,28(sp)
 8005614:	6105                	addi	sp,sp,32
 8005616:	8082                	ret

08005618 <Basic_Timer_InterruptEnable>:
  * \param interrupt: specify which interrupt to enable
  *     one or more parameters can be selected which are shown as below:
  *     \arg BASIC_TIMER_DIER_UIE: update interrupt enable, TIMERx(x=0..4)
  */
void Basic_Timer_InterruptEnable(BASIC_TIMER_TypeDef* timer, uint32_t interrupt)
{
 8005618:	1101                	addi	sp,sp,-32
 800561a:	ce22                	sw	s0,28(sp)
 800561c:	1000                	addi	s0,sp,32
 800561e:	fea42623          	sw	a0,-20(s0)
 8005622:	feb42423          	sw	a1,-24(s0)
    timer->DIER |= (uint32_t) interrupt;
 8005626:	fec42783          	lw	a5,-20(s0)
 800562a:	47d8                	lw	a4,12(a5)
 800562c:	fe842783          	lw	a5,-24(s0)
 8005630:	8f5d                	or	a4,a4,a5
 8005632:	fec42783          	lw	a5,-20(s0)
 8005636:	c7d8                	sw	a4,12(a5)
}
 8005638:	0001                	nop
 800563a:	4472                	lw	s0,28(sp)
 800563c:	6105                	addi	sp,sp,32
 800563e:	8082                	ret

08005640 <Basic_Timer_InterruptFlagGet>:
  *     \arg TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..4)
  *
  * \retval FlagStatus: SET or RESET
  */
FlagStatus Basic_Timer_InterruptFlagGet(BASIC_TIMER_TypeDef* timer, uint32_t interrupt)
{
 8005640:	7179                	addi	sp,sp,-48
 8005642:	d622                	sw	s0,44(sp)
 8005644:	1800                	addi	s0,sp,48
 8005646:	fca42e23          	sw	a0,-36(s0)
 800564a:	fcb42c23          	sw	a1,-40(s0)
    uint32_t val;
    val = (timer->DIER & interrupt);
 800564e:	fdc42783          	lw	a5,-36(s0)
 8005652:	47dc                	lw	a5,12(a5)
 8005654:	fd842703          	lw	a4,-40(s0)
 8005658:	8ff9                	and	a5,a5,a4
 800565a:	fef42623          	sw	a5,-20(s0)
    if ((RESET != (timer->SR & interrupt)) && (RESET != val)) {
 800565e:	fdc42783          	lw	a5,-36(s0)
 8005662:	4b98                	lw	a4,16(a5)
 8005664:	fd842783          	lw	a5,-40(s0)
 8005668:	8ff9                	and	a5,a5,a4
 800566a:	c791                	beqz	a5,8005676 <Basic_Timer_InterruptFlagGet+0x36>
 800566c:	fec42783          	lw	a5,-20(s0)
 8005670:	c399                	beqz	a5,8005676 <Basic_Timer_InterruptFlagGet+0x36>
        return SET;
 8005672:	4785                	li	a5,1
 8005674:	a011                	j	8005678 <Basic_Timer_InterruptFlagGet+0x38>
    } else {
        return RESET;
 8005676:	4781                	li	a5,0
    }
}
 8005678:	853e                	mv	a0,a5
 800567a:	5432                	lw	s0,44(sp)
 800567c:	6145                	addi	sp,sp,48
 800567e:	8082                	ret

08005680 <Basic_Timer_InterruptFlagClear>:
  * \param interrupt: the timer interrupt bits
  *     one or more parameters can be selected which are shown as below:
  *     \arg TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..4)
  */
void Basic_Timer_InterruptFlagClear(BASIC_TIMER_TypeDef* timer, uint32_t interrupt)
{
 8005680:	1101                	addi	sp,sp,-32
 8005682:	ce22                	sw	s0,28(sp)
 8005684:	1000                	addi	s0,sp,32
 8005686:	fea42623          	sw	a0,-20(s0)
 800568a:	feb42423          	sw	a1,-24(s0)
    timer->SR = (~(uint32_t)interrupt);
 800568e:	fe842783          	lw	a5,-24(s0)
 8005692:	fff7c713          	not	a4,a5
 8005696:	fec42783          	lw	a5,-20(s0)
 800569a:	cb98                	sw	a4,16(a5)
}
 800569c:	0001                	nop
 800569e:	4472                	lw	s0,28(sp)
 80056a0:	6105                	addi	sp,sp,32
 80056a2:	8082                	ret

080056a4 <iomux_ls_iof_oval_cfg>:
  * \param  phy_cntr_sel: reserved.
  * \param  phy_cntr: reserved.
  */

void iomux_ls_iof_oval_cfg(unsigned long IO_MUX_BASE, uint32_t PER_iof_num,uint32_t pad_num, uint8_t hs_ls,uint8_t  phy_cntr_sel,uint32_t phy_cntr)
{
 80056a4:	7179                	addi	sp,sp,-48
 80056a6:	d622                	sw	s0,44(sp)
 80056a8:	1800                	addi	s0,sp,48
 80056aa:	fea42623          	sw	a0,-20(s0)
 80056ae:	feb42423          	sw	a1,-24(s0)
 80056b2:	fec42223          	sw	a2,-28(s0)
 80056b6:	fcf42e23          	sw	a5,-36(s0)
 80056ba:	87b6                	mv	a5,a3
 80056bc:	fef401a3          	sb	a5,-29(s0)
 80056c0:	87ba                	mv	a5,a4
 80056c2:	fef40123          	sb	a5,-30(s0)
   switch(hs_ls)
 80056c6:	fe344783          	lbu	a5,-29(s0)
 80056ca:	cb89                	beqz	a5,80056dc <iomux_ls_iof_oval_cfg+0x38>
 80056cc:	0a07cb63          	bltz	a5,8005782 <iomux_ls_iof_oval_cfg+0xde>
 80056d0:	fff78713          	addi	a4,a5,-1
 80056d4:	4789                	li	a5,2
 80056d6:	0ae7e663          	bltu	a5,a4,8005782 <iomux_ls_iof_oval_cfg+0xde>
 80056da:	a085                	j	800573a <iomux_ls_iof_oval_cfg+0x96>
   {
       case 0:
            REG32((IO_MUX_BASE + LS_SRC_SEL_OFS    + 0x4 * pad_num))= PER_iof_num ; 
 80056dc:	fe442783          	lw	a5,-28(s0)
 80056e0:	00279713          	slli	a4,a5,0x2
 80056e4:	fec42783          	lw	a5,-20(s0)
 80056e8:	97ba                	add	a5,a5,a4
 80056ea:	873e                	mv	a4,a5
 80056ec:	fe842783          	lw	a5,-24(s0)
 80056f0:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + HS_CHNL_SEL_OFS + 0x4 * pad_num))= hs_ls ; 
 80056f2:	fe442783          	lw	a5,-28(s0)
 80056f6:	00279713          	slli	a4,a5,0x2
 80056fa:	fec42783          	lw	a5,-20(s0)
 80056fe:	973e                	add	a4,a4,a5
 8005700:	6791                	lui	a5,0x4
 8005702:	97ba                	add	a5,a5,a4
 8005704:	873e                	mv	a4,a5
 8005706:	fe344783          	lbu	a5,-29(s0)
 800570a:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * pad_num)) |=  DO_SEL_HS | OE_SEL ;   
 800570c:	fe442783          	lw	a5,-28(s0)
 8005710:	00279713          	slli	a4,a5,0x2
 8005714:	fec42783          	lw	a5,-20(s0)
 8005718:	973e                	add	a4,a4,a5
 800571a:	67c1                	lui	a5,0x10
 800571c:	97ba                	add	a5,a5,a4
 800571e:	439c                	lw	a5,0(a5)
 8005720:	fe442703          	lw	a4,-28(s0)
 8005724:	00271693          	slli	a3,a4,0x2
 8005728:	fec42703          	lw	a4,-20(s0)
 800572c:	96ba                	add	a3,a3,a4
 800572e:	6741                	lui	a4,0x10
 8005730:	9736                	add	a4,a4,a3
 8005732:	0187e793          	ori	a5,a5,24
 8005736:	c31c                	sw	a5,0(a4)
            break;
 8005738:	a0b1                	j	8005784 <iomux_ls_iof_oval_cfg+0xe0>
        case 1:
        case 2:
        case 3: 
            REG32((IO_MUX_BASE + HS_CHNL_SEL_OFS + 0x4 * PER_iof_num))= hs_ls ; 
 800573a:	fe842783          	lw	a5,-24(s0)
 800573e:	00279713          	slli	a4,a5,0x2
 8005742:	fec42783          	lw	a5,-20(s0)
 8005746:	973e                	add	a4,a4,a5
 8005748:	6791                	lui	a5,0x4
 800574a:	97ba                	add	a5,a5,a4
 800574c:	873e                	mv	a4,a5
 800574e:	fe344783          	lbu	a5,-29(s0)
 8005752:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * PER_iof_num))|=  DO_SEL_HS | OE_SEL; 
 8005754:	fe842783          	lw	a5,-24(s0)
 8005758:	00279713          	slli	a4,a5,0x2
 800575c:	fec42783          	lw	a5,-20(s0)
 8005760:	973e                	add	a4,a4,a5
 8005762:	67c1                	lui	a5,0x10
 8005764:	97ba                	add	a5,a5,a4
 8005766:	439c                	lw	a5,0(a5)
 8005768:	fe842703          	lw	a4,-24(s0)
 800576c:	00271693          	slli	a3,a4,0x2
 8005770:	fec42703          	lw	a4,-20(s0)
 8005774:	96ba                	add	a3,a3,a4
 8005776:	6741                	lui	a4,0x10
 8005778:	9736                	add	a4,a4,a3
 800577a:	0187e793          	ori	a5,a5,24
 800577e:	c31c                	sw	a5,0(a4)
            break;    
 8005780:	a011                	j	8005784 <iomux_ls_iof_oval_cfg+0xe0>
     
        default:
            break;                                                                 
 8005782:	0001                	nop
    }
}
 8005784:	0001                	nop
 8005786:	5432                	lw	s0,44(sp)
 8005788:	6145                	addi	sp,sp,48
 800578a:	8082                	ret

0800578c <iomux_ls_iof_ival_cfg>:
  * \param  hs_ls: high speed/low speed
  * \param  phy_cntr_sel: reserved.
  * \param  phy_cntr: reserved.
  */
void iomux_ls_iof_ival_cfg(unsigned long IO_MUX_BASE, uint32_t PER_iof_num,uint32_t pad_num, uint8_t hs_ls ,uint8_t  phy_cntr_sel,uint32_t phy_cntr)
{
 800578c:	7179                	addi	sp,sp,-48
 800578e:	d622                	sw	s0,44(sp)
 8005790:	1800                	addi	s0,sp,48
 8005792:	fea42623          	sw	a0,-20(s0)
 8005796:	feb42423          	sw	a1,-24(s0)
 800579a:	fec42223          	sw	a2,-28(s0)
 800579e:	fcf42e23          	sw	a5,-36(s0)
 80057a2:	87b6                	mv	a5,a3
 80057a4:	fef401a3          	sb	a5,-29(s0)
 80057a8:	87ba                	mv	a5,a4
 80057aa:	fef40123          	sb	a5,-30(s0)
     switch(hs_ls)
 80057ae:	fe344783          	lbu	a5,-29(s0)
 80057b2:	cb89                	beqz	a5,80057c4 <iomux_ls_iof_ival_cfg+0x38>
 80057b4:	0a07c063          	bltz	a5,8005854 <iomux_ls_iof_ival_cfg+0xc8>
 80057b8:	fff78713          	addi	a4,a5,-1 # ffff <__HEAP_SIZE+0xf7ff>
 80057bc:	4789                	li	a5,2
 80057be:	08e7eb63          	bltu	a5,a4,8005854 <iomux_ls_iof_ival_cfg+0xc8>
 80057c2:	a0a9                	j	800580c <iomux_ls_iof_ival_cfg+0x80>
    {
        case 0:
            REG32((IO_MUX_BASE + LS_SRC0_IVAL_SEL_OFS + 0x4 * PER_iof_num))= pad_num ;    
 80057c4:	fe842783          	lw	a5,-24(s0)
 80057c8:	00279713          	slli	a4,a5,0x2
 80057cc:	fec42783          	lw	a5,-20(s0)
 80057d0:	973e                	add	a4,a4,a5
 80057d2:	67a1                	lui	a5,0x8
 80057d4:	97ba                	add	a5,a5,a4
 80057d6:	873e                	mv	a4,a5
 80057d8:	fe442783          	lw	a5,-28(s0)
 80057dc:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * pad_num))|= 0x1 ;  
 80057de:	fe442783          	lw	a5,-28(s0)
 80057e2:	00279713          	slli	a4,a5,0x2
 80057e6:	fec42783          	lw	a5,-20(s0)
 80057ea:	973e                	add	a4,a4,a5
 80057ec:	67c1                	lui	a5,0x10
 80057ee:	97ba                	add	a5,a5,a4
 80057f0:	439c                	lw	a5,0(a5)
 80057f2:	fe442703          	lw	a4,-28(s0)
 80057f6:	00271693          	slli	a3,a4,0x2
 80057fa:	fec42703          	lw	a4,-20(s0)
 80057fe:	96ba                	add	a3,a3,a4
 8005800:	6741                	lui	a4,0x10
 8005802:	9736                	add	a4,a4,a3
 8005804:	0017e793          	ori	a5,a5,1
 8005808:	c31c                	sw	a5,0(a4)
            break;            
 800580a:	a0b1                	j	8005856 <iomux_ls_iof_ival_cfg+0xca>
        case 1:
        case 2:
        case 3: 
            REG32((IO_MUX_BASE + HS_CHNL_SEL_OFS + 0x4 * PER_iof_num))= hs_ls ; 
 800580c:	fe842783          	lw	a5,-24(s0)
 8005810:	00279713          	slli	a4,a5,0x2
 8005814:	fec42783          	lw	a5,-20(s0)
 8005818:	973e                	add	a4,a4,a5
 800581a:	6791                	lui	a5,0x4
 800581c:	97ba                	add	a5,a5,a4
 800581e:	873e                	mv	a4,a5
 8005820:	fe344783          	lbu	a5,-29(s0)
 8005824:	c31c                	sw	a5,0(a4)
            REG32((IO_MUX_BASE + CNTRL_SEL_OFS + 0x4 * PER_iof_num))|=  DO_SEL_HS |  IE_SEL;      
 8005826:	fe842783          	lw	a5,-24(s0)
 800582a:	00279713          	slli	a4,a5,0x2
 800582e:	fec42783          	lw	a5,-20(s0)
 8005832:	973e                	add	a4,a4,a5
 8005834:	67c1                	lui	a5,0x10
 8005836:	97ba                	add	a5,a5,a4
 8005838:	439c                	lw	a5,0(a5)
 800583a:	fe842703          	lw	a4,-24(s0)
 800583e:	00271693          	slli	a3,a4,0x2
 8005842:	fec42703          	lw	a4,-20(s0)
 8005846:	96ba                	add	a3,a3,a4
 8005848:	6741                	lui	a4,0x10
 800584a:	9736                	add	a4,a4,a3
 800584c:	0117e793          	ori	a5,a5,17
 8005850:	c31c                	sw	a5,0(a4)
            break;
 8005852:	a011                	j	8005856 <iomux_ls_iof_ival_cfg+0xca>
        default:
            break    ;                                                             
 8005854:	0001                	nop
    }     
}
 8005856:	0001                	nop
 8005858:	5432                	lw	s0,44(sp)
 800585a:	6145                	addi	sp,sp,48
 800585c:	8082                	ret

0800585e <LGPIO_WriteBit>:
  * \param  BitVal specifies the value to be written to the selected bit.
  *     \arg 0 to clear the port pin
  *     \arg 1 to set the port pin
  */
void LGPIO_WriteBit(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin, uint32_t BitVal)
{
 800585e:	1101                	addi	sp,sp,-32
 8005860:	ce22                	sw	s0,28(sp)
 8005862:	1000                	addi	s0,sp,32
 8005864:	fea42623          	sw	a0,-20(s0)
 8005868:	feb42423          	sw	a1,-24(s0)
 800586c:	fec42223          	sw	a2,-28(s0)
    /* If BitVal != 0, mean set gpio pin high, otherwise set pin low */
    if (BitVal) {
 8005870:	fe442783          	lw	a5,-28(s0)
 8005874:	cb99                	beqz	a5,800588a <LGPIO_WriteBit+0x2c>
        LGPIOx->PAD_GRP0_OVAL |= LGPIO_Pin;
 8005876:	fec42783          	lw	a5,-20(s0)
 800587a:	4b98                	lw	a4,16(a5)
 800587c:	fe842783          	lw	a5,-24(s0)
 8005880:	8f5d                	or	a4,a4,a5
 8005882:	fec42783          	lw	a5,-20(s0)
 8005886:	cb98                	sw	a4,16(a5)
    } else {
        LGPIOx->PAD_GRP0_OVAL &= ~LGPIO_Pin;
    }
}
 8005888:	a821                	j	80058a0 <LGPIO_WriteBit+0x42>
        LGPIOx->PAD_GRP0_OVAL &= ~LGPIO_Pin;
 800588a:	fec42783          	lw	a5,-20(s0)
 800588e:	4b98                	lw	a4,16(a5)
 8005890:	fe842783          	lw	a5,-24(s0)
 8005894:	fff7c793          	not	a5,a5
 8005898:	8f7d                	and	a4,a4,a5
 800589a:	fec42783          	lw	a5,-20(s0)
 800589e:	cb98                	sw	a4,16(a5)
}
 80058a0:	0001                	nop
 80058a2:	4472                	lw	s0,28(sp)
 80058a4:	6105                	addi	sp,sp,32
 80058a6:	8082                	ret

080058a8 <LGPIO_Mode>:
  *     \arg    HIGHZ High impedance state
  *     \arg    PP push-pull mode
  *     \arg    OD open drain mode
  */
void LGPIO_Mode(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin,uint32_t mode)
{
 80058a8:	1101                	addi	sp,sp,-32
 80058aa:	ce22                	sw	s0,28(sp)
 80058ac:	1000                	addi	s0,sp,32
 80058ae:	fea42623          	sw	a0,-20(s0)
 80058b2:	feb42423          	sw	a1,-24(s0)
 80058b6:	fec42223          	sw	a2,-28(s0)
    switch(mode)
 80058ba:	fe442703          	lw	a4,-28(s0)
 80058be:	4789                	li	a5,2
 80058c0:	06f70c63          	beq	a4,a5,8005938 <LGPIO_Mode+0x90>
 80058c4:	fe442703          	lw	a4,-28(s0)
 80058c8:	4789                	li	a5,2
 80058ca:	08e7ec63          	bltu	a5,a4,8005962 <LGPIO_Mode+0xba>
 80058ce:	fe442783          	lw	a5,-28(s0)
 80058d2:	c799                	beqz	a5,80058e0 <LGPIO_Mode+0x38>
 80058d4:	fe442703          	lw	a4,-28(s0)
 80058d8:	4785                	li	a5,1
 80058da:	02f70a63          	beq	a4,a5,800590e <LGPIO_Mode+0x66>
        case OD:
            LGPIOx->GPIO_GRP0_MODE0 &= ~LGPIO_Pin;
            LGPIOx->GPIO_GRP0_MODE1 |= LGPIO_Pin;
            break;
        default:
            break;
 80058de:	a051                	j	8005962 <LGPIO_Mode+0xba>
            LGPIOx->GPIO_GRP0_MODE0 &= ~LGPIO_Pin;
 80058e0:	fec42783          	lw	a5,-20(s0)
 80058e4:	4798                	lw	a4,8(a5)
 80058e6:	fe842783          	lw	a5,-24(s0)
 80058ea:	fff7c793          	not	a5,a5
 80058ee:	8f7d                	and	a4,a4,a5
 80058f0:	fec42783          	lw	a5,-20(s0)
 80058f4:	c798                	sw	a4,8(a5)
            LGPIOx->GPIO_GRP0_MODE1 &= ~LGPIO_Pin;
 80058f6:	fec42783          	lw	a5,-20(s0)
 80058fa:	47d8                	lw	a4,12(a5)
 80058fc:	fe842783          	lw	a5,-24(s0)
 8005900:	fff7c793          	not	a5,a5
 8005904:	8f7d                	and	a4,a4,a5
 8005906:	fec42783          	lw	a5,-20(s0)
 800590a:	c7d8                	sw	a4,12(a5)
            break;
 800590c:	a8a1                	j	8005964 <LGPIO_Mode+0xbc>
            LGPIOx->GPIO_GRP0_MODE0 |= LGPIO_Pin;
 800590e:	fec42783          	lw	a5,-20(s0)
 8005912:	4798                	lw	a4,8(a5)
 8005914:	fe842783          	lw	a5,-24(s0)
 8005918:	8f5d                	or	a4,a4,a5
 800591a:	fec42783          	lw	a5,-20(s0)
 800591e:	c798                	sw	a4,8(a5)
            LGPIOx->GPIO_GRP0_MODE1 &= ~LGPIO_Pin;
 8005920:	fec42783          	lw	a5,-20(s0)
 8005924:	47d8                	lw	a4,12(a5)
 8005926:	fe842783          	lw	a5,-24(s0)
 800592a:	fff7c793          	not	a5,a5
 800592e:	8f7d                	and	a4,a4,a5
 8005930:	fec42783          	lw	a5,-20(s0)
 8005934:	c7d8                	sw	a4,12(a5)
            break;
 8005936:	a03d                	j	8005964 <LGPIO_Mode+0xbc>
            LGPIOx->GPIO_GRP0_MODE0 &= ~LGPIO_Pin;
 8005938:	fec42783          	lw	a5,-20(s0)
 800593c:	4798                	lw	a4,8(a5)
 800593e:	fe842783          	lw	a5,-24(s0)
 8005942:	fff7c793          	not	a5,a5
 8005946:	8f7d                	and	a4,a4,a5
 8005948:	fec42783          	lw	a5,-20(s0)
 800594c:	c798                	sw	a4,8(a5)
            LGPIOx->GPIO_GRP0_MODE1 |= LGPIO_Pin;
 800594e:	fec42783          	lw	a5,-20(s0)
 8005952:	47d8                	lw	a4,12(a5)
 8005954:	fe842783          	lw	a5,-24(s0)
 8005958:	8f5d                	or	a4,a4,a5
 800595a:	fec42783          	lw	a5,-20(s0)
 800595e:	c7d8                	sw	a4,12(a5)
            break;
 8005960:	a011                	j	8005964 <LGPIO_Mode+0xbc>
            break;
 8005962:	0001                	nop
    }
}
 8005964:	0001                	nop
 8005966:	4472                	lw	s0,28(sp)
 8005968:	6105                	addi	sp,sp,32
 800596a:	8082                	ret

0800596c <LGPIO_ITConfig>:
  *     \arg LGPIO_IT_LOW
  * \param  Status Status of the specified LGPIO interrupts.
  *                 This parameter can be ENABLE or DISABLE.
  */
void LGPIO_ITConfig(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin, uint32_t LGPIO_IE, ControlStatus Status)
{
 800596c:	1101                	addi	sp,sp,-32
 800596e:	ce22                	sw	s0,28(sp)
 8005970:	1000                	addi	s0,sp,32
 8005972:	fea42623          	sw	a0,-20(s0)
 8005976:	feb42423          	sw	a1,-24(s0)
 800597a:	fec42223          	sw	a2,-28(s0)
 800597e:	fed42023          	sw	a3,-32(s0)
    switch (LGPIO_IE) {
 8005982:	fe442703          	lw	a4,-28(s0)
 8005986:	478d                	li	a5,3
 8005988:	0cf70563          	beq	a4,a5,8005a52 <LGPIO_ITConfig+0xe6>
 800598c:	fe442703          	lw	a4,-28(s0)
 8005990:	478d                	li	a5,3
 8005992:	0ee7e963          	bltu	a5,a4,8005a84 <LGPIO_ITConfig+0x118>
 8005996:	fe442703          	lw	a4,-28(s0)
 800599a:	4789                	li	a5,2
 800599c:	08f70263          	beq	a4,a5,8005a20 <LGPIO_ITConfig+0xb4>
 80059a0:	fe442703          	lw	a4,-28(s0)
 80059a4:	4789                	li	a5,2
 80059a6:	0ce7ef63          	bltu	a5,a4,8005a84 <LGPIO_ITConfig+0x118>
 80059aa:	fe442783          	lw	a5,-28(s0)
 80059ae:	c799                	beqz	a5,80059bc <LGPIO_ITConfig+0x50>
 80059b0:	fe442703          	lw	a4,-28(s0)
 80059b4:	4785                	li	a5,1
 80059b6:	02f70c63          	beq	a4,a5,80059ee <LGPIO_ITConfig+0x82>
                } else {
                    LGPIOx->PAD_GRP0_LOW_IE   &= ~LGPIO_Pin;
                }
            break;
        default:
            break;
 80059ba:	a0e9                	j	8005a84 <LGPIO_ITConfig+0x118>
            if (Status){
 80059bc:	fe042783          	lw	a5,-32(s0)
 80059c0:	cb99                	beqz	a5,80059d6 <LGPIO_ITConfig+0x6a>
                LGPIOx->PAD_GRP0_RISE_IE  |= LGPIO_Pin;
 80059c2:	fec42783          	lw	a5,-20(s0)
 80059c6:	4bd8                	lw	a4,20(a5)
 80059c8:	fe842783          	lw	a5,-24(s0)
 80059cc:	8f5d                	or	a4,a4,a5
 80059ce:	fec42783          	lw	a5,-20(s0)
 80059d2:	cbd8                	sw	a4,20(a5)
            break;
 80059d4:	a84d                	j	8005a86 <LGPIO_ITConfig+0x11a>
                LGPIOx->PAD_GRP0_RISE_IE  &= ~LGPIO_Pin;
 80059d6:	fec42783          	lw	a5,-20(s0)
 80059da:	4bd8                	lw	a4,20(a5)
 80059dc:	fe842783          	lw	a5,-24(s0)
 80059e0:	fff7c793          	not	a5,a5
 80059e4:	8f7d                	and	a4,a4,a5
 80059e6:	fec42783          	lw	a5,-20(s0)
 80059ea:	cbd8                	sw	a4,20(a5)
            break;
 80059ec:	a869                	j	8005a86 <LGPIO_ITConfig+0x11a>
            if (Status) {
 80059ee:	fe042783          	lw	a5,-32(s0)
 80059f2:	cb99                	beqz	a5,8005a08 <LGPIO_ITConfig+0x9c>
                LGPIOx->PAD_GRP0_FALL_IE  |= LGPIO_Pin;
 80059f4:	fec42783          	lw	a5,-20(s0)
 80059f8:	4fd8                	lw	a4,28(a5)
 80059fa:	fe842783          	lw	a5,-24(s0)
 80059fe:	8f5d                	or	a4,a4,a5
 8005a00:	fec42783          	lw	a5,-20(s0)
 8005a04:	cfd8                	sw	a4,28(a5)
            break;
 8005a06:	a041                	j	8005a86 <LGPIO_ITConfig+0x11a>
                LGPIOx->PAD_GRP0_FALL_IE  &= ~LGPIO_Pin;
 8005a08:	fec42783          	lw	a5,-20(s0)
 8005a0c:	4fd8                	lw	a4,28(a5)
 8005a0e:	fe842783          	lw	a5,-24(s0)
 8005a12:	fff7c793          	not	a5,a5
 8005a16:	8f7d                	and	a4,a4,a5
 8005a18:	fec42783          	lw	a5,-20(s0)
 8005a1c:	cfd8                	sw	a4,28(a5)
            break;
 8005a1e:	a0a5                	j	8005a86 <LGPIO_ITConfig+0x11a>
            if (Status) {
 8005a20:	fe042783          	lw	a5,-32(s0)
 8005a24:	cb99                	beqz	a5,8005a3a <LGPIO_ITConfig+0xce>
                LGPIOx->PAD_GRP0_HIGH_IE  |= LGPIO_Pin;
 8005a26:	fec42783          	lw	a5,-20(s0)
 8005a2a:	53d8                	lw	a4,36(a5)
 8005a2c:	fe842783          	lw	a5,-24(s0)
 8005a30:	8f5d                	or	a4,a4,a5
 8005a32:	fec42783          	lw	a5,-20(s0)
 8005a36:	d3d8                	sw	a4,36(a5)
            break;
 8005a38:	a0b9                	j	8005a86 <LGPIO_ITConfig+0x11a>
                LGPIOx->PAD_GRP0_HIGH_IE  &= ~LGPIO_Pin;
 8005a3a:	fec42783          	lw	a5,-20(s0)
 8005a3e:	53d8                	lw	a4,36(a5)
 8005a40:	fe842783          	lw	a5,-24(s0)
 8005a44:	fff7c793          	not	a5,a5
 8005a48:	8f7d                	and	a4,a4,a5
 8005a4a:	fec42783          	lw	a5,-20(s0)
 8005a4e:	d3d8                	sw	a4,36(a5)
            break;
 8005a50:	a81d                	j	8005a86 <LGPIO_ITConfig+0x11a>
                if (Status) {
 8005a52:	fe042783          	lw	a5,-32(s0)
 8005a56:	cb99                	beqz	a5,8005a6c <LGPIO_ITConfig+0x100>
                    LGPIOx->PAD_GRP0_LOW_IE   |= LGPIO_Pin;
 8005a58:	fec42783          	lw	a5,-20(s0)
 8005a5c:	57d8                	lw	a4,44(a5)
 8005a5e:	fe842783          	lw	a5,-24(s0)
 8005a62:	8f5d                	or	a4,a4,a5
 8005a64:	fec42783          	lw	a5,-20(s0)
 8005a68:	d7d8                	sw	a4,44(a5)
            break;
 8005a6a:	a831                	j	8005a86 <LGPIO_ITConfig+0x11a>
                    LGPIOx->PAD_GRP0_LOW_IE   &= ~LGPIO_Pin;
 8005a6c:	fec42783          	lw	a5,-20(s0)
 8005a70:	57d8                	lw	a4,44(a5)
 8005a72:	fe842783          	lw	a5,-24(s0)
 8005a76:	fff7c793          	not	a5,a5
 8005a7a:	8f7d                	and	a4,a4,a5
 8005a7c:	fec42783          	lw	a5,-20(s0)
 8005a80:	d7d8                	sw	a4,44(a5)
            break;
 8005a82:	a011                	j	8005a86 <LGPIO_ITConfig+0x11a>
            break;
 8005a84:	0001                	nop
    }
}
 8005a86:	0001                	nop
 8005a88:	4472                	lw	s0,28(sp)
 8005a8a:	6105                	addi	sp,sp,32
 8005a8c:	8082                	ret

08005a8e <LGPIO_ITClear>:
  *     \arg    LGPIO_IT_FALL
  *     \arg    LGPIO_IT_HIGH
  *     \arg    LGPIO_IT_LOW
  */
void LGPIO_ITClear(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin, uint32_t LGPIO_IT)
{
 8005a8e:	1101                	addi	sp,sp,-32
 8005a90:	ce22                	sw	s0,28(sp)
 8005a92:	1000                	addi	s0,sp,32
 8005a94:	fea42623          	sw	a0,-20(s0)
 8005a98:	feb42423          	sw	a1,-24(s0)
 8005a9c:	fec42223          	sw	a2,-28(s0)
    switch (LGPIO_IT) {
 8005aa0:	fe442703          	lw	a4,-28(s0)
 8005aa4:	478d                	li	a5,3
 8005aa6:	06f70e63          	beq	a4,a5,8005b22 <LGPIO_ITClear+0x94>
 8005aaa:	fe442703          	lw	a4,-28(s0)
 8005aae:	478d                	li	a5,3
 8005ab0:	08e7e563          	bltu	a5,a4,8005b3a <LGPIO_ITClear+0xac>
 8005ab4:	fe442703          	lw	a4,-28(s0)
 8005ab8:	4789                	li	a5,2
 8005aba:	04f70863          	beq	a4,a5,8005b0a <LGPIO_ITClear+0x7c>
 8005abe:	fe442703          	lw	a4,-28(s0)
 8005ac2:	4789                	li	a5,2
 8005ac4:	06e7eb63          	bltu	a5,a4,8005b3a <LGPIO_ITClear+0xac>
 8005ac8:	fe442783          	lw	a5,-28(s0)
 8005acc:	c799                	beqz	a5,8005ada <LGPIO_ITClear+0x4c>
 8005ace:	fe442703          	lw	a4,-28(s0)
 8005ad2:	4785                	li	a5,1
 8005ad4:	00f70f63          	beq	a4,a5,8005af2 <LGPIO_ITClear+0x64>
            break;
        case LGPIO_IT_LOW:
            LGPIOx->PAD_GRP0_LOW_IP  &= ~LGPIO_Pin;
            break;
        default:
            break;
 8005ad8:	a08d                	j	8005b3a <LGPIO_ITClear+0xac>
            LGPIOx->PAD_GRP0_RISE_IP &= ~LGPIO_Pin;
 8005ada:	fec42783          	lw	a5,-20(s0)
 8005ade:	4f98                	lw	a4,24(a5)
 8005ae0:	fe842783          	lw	a5,-24(s0)
 8005ae4:	fff7c793          	not	a5,a5
 8005ae8:	8f7d                	and	a4,a4,a5
 8005aea:	fec42783          	lw	a5,-20(s0)
 8005aee:	cf98                	sw	a4,24(a5)
            break;
 8005af0:	a0b1                	j	8005b3c <LGPIO_ITClear+0xae>
            LGPIOx->PAD_GRP0_FALL_IP &= ~LGPIO_Pin;
 8005af2:	fec42783          	lw	a5,-20(s0)
 8005af6:	5398                	lw	a4,32(a5)
 8005af8:	fe842783          	lw	a5,-24(s0)
 8005afc:	fff7c793          	not	a5,a5
 8005b00:	8f7d                	and	a4,a4,a5
 8005b02:	fec42783          	lw	a5,-20(s0)
 8005b06:	d398                	sw	a4,32(a5)
            break;
 8005b08:	a815                	j	8005b3c <LGPIO_ITClear+0xae>
            LGPIOx->PAD_GRP0_HIGH_IP &= ~LGPIO_Pin;
 8005b0a:	fec42783          	lw	a5,-20(s0)
 8005b0e:	5798                	lw	a4,40(a5)
 8005b10:	fe842783          	lw	a5,-24(s0)
 8005b14:	fff7c793          	not	a5,a5
 8005b18:	8f7d                	and	a4,a4,a5
 8005b1a:	fec42783          	lw	a5,-20(s0)
 8005b1e:	d798                	sw	a4,40(a5)
            break;
 8005b20:	a831                	j	8005b3c <LGPIO_ITClear+0xae>
            LGPIOx->PAD_GRP0_LOW_IP  &= ~LGPIO_Pin;
 8005b22:	fec42783          	lw	a5,-20(s0)
 8005b26:	5b98                	lw	a4,48(a5)
 8005b28:	fe842783          	lw	a5,-24(s0)
 8005b2c:	fff7c793          	not	a5,a5
 8005b30:	8f7d                	and	a4,a4,a5
 8005b32:	fec42783          	lw	a5,-20(s0)
 8005b36:	db98                	sw	a4,48(a5)
            break;
 8005b38:	a011                	j	8005b3c <LGPIO_ITClear+0xae>
            break;
 8005b3a:	0001                	nop
    }
}
 8005b3c:	0001                	nop
 8005b3e:	4472                	lw	s0,28(sp)
 8005b40:	6105                	addi	sp,sp,32
 8005b42:	8082                	ret

08005b44 <LGPIO_GetIRQStatus>:
  * \param  LGPIO_Pin specifies the LGPIO pin from 0 to 31.
        \arg    LGPIO_IRQ_STATUS
  * \retval Set status of gpio pin source.
  */
uint32_t LGPIO_GetIRQStatus(LGPIO_TypeDef *LGPIOx, uint32_t LGPIO_Pin)
{
 8005b44:	7179                	addi	sp,sp,-48
 8005b46:	d622                	sw	s0,44(sp)
 8005b48:	1800                	addi	s0,sp,48
 8005b4a:	fca42e23          	sw	a0,-36(s0)
 8005b4e:	fcb42c23          	sw	a1,-40(s0)
    uint32_t value_tmp = 0;
 8005b52:	fe042623          	sw	zero,-20(s0)
    value_tmp = LGPIOx->GPIO_GRP0 & LGPIO_Pin;
 8005b56:	fdc42783          	lw	a5,-36(s0)
 8005b5a:	0907a783          	lw	a5,144(a5) # 10090 <__HEAP_SIZE+0xf890>
 8005b5e:	fd842703          	lw	a4,-40(s0)
 8005b62:	8ff9                	and	a5,a5,a4
 8005b64:	fef42623          	sw	a5,-20(s0)
    return value_tmp;
 8005b68:	fec42783          	lw	a5,-20(s0)
}
 8005b6c:	853e                	mv	a0,a5
 8005b6e:	5432                	lw	s0,44(sp)
 8005b70:	6145                	addi	sp,sp,48
 8005b72:	8082                	ret

08005b74 <misc_clk_cfg1>:
  * \param[in]   reg_base: mis control offset adress.
  * \param[in]   status: new state of the the specified peripheral clock.
  *              This parameter can be: ENABLE or DISABLE.
  */
static inline void misc_clk_cfg1(addr_xlen reg_base, uint32_t offset, uint32_t bit, ControlStatus status) 
{
 8005b74:	1101                	addi	sp,sp,-32
 8005b76:	ce22                	sw	s0,28(sp)
 8005b78:	1000                	addi	s0,sp,32
 8005b7a:	fea42623          	sw	a0,-20(s0)
 8005b7e:	feb42423          	sw	a1,-24(s0)
 8005b82:	fec42223          	sw	a2,-28(s0)
 8005b86:	fed42023          	sw	a3,-32(s0)
    if(status == ENABLE)
 8005b8a:	fe042703          	lw	a4,-32(s0)
 8005b8e:	4785                	li	a5,1
 8005b90:	02f71563          	bne	a4,a5,8005bba <misc_clk_cfg1+0x46>
        REG32(reg_base + offset) |= BIT(bit);
 8005b94:	fec42703          	lw	a4,-20(s0)
 8005b98:	fe842783          	lw	a5,-24(s0)
 8005b9c:	97ba                	add	a5,a5,a4
 8005b9e:	4398                	lw	a4,0(a5)
 8005ba0:	fe442783          	lw	a5,-28(s0)
 8005ba4:	4685                	li	a3,1
 8005ba6:	00f697b3          	sll	a5,a3,a5
 8005baa:	fec42603          	lw	a2,-20(s0)
 8005bae:	fe842683          	lw	a3,-24(s0)
 8005bb2:	96b2                	add	a3,a3,a2
 8005bb4:	8fd9                	or	a5,a5,a4
 8005bb6:	c29c                	sw	a5,0(a3)
    else
        REG32(reg_base + offset) &= ~BIT(bit);
}
 8005bb8:	a02d                	j	8005be2 <misc_clk_cfg1+0x6e>
        REG32(reg_base + offset) &= ~BIT(bit);
 8005bba:	fec42703          	lw	a4,-20(s0)
 8005bbe:	fe842783          	lw	a5,-24(s0)
 8005bc2:	97ba                	add	a5,a5,a4
 8005bc4:	4398                	lw	a4,0(a5)
 8005bc6:	fe442783          	lw	a5,-28(s0)
 8005bca:	4685                	li	a3,1
 8005bcc:	00f697b3          	sll	a5,a3,a5
 8005bd0:	fff7c793          	not	a5,a5
 8005bd4:	fec42603          	lw	a2,-20(s0)
 8005bd8:	fe842683          	lw	a3,-24(s0)
 8005bdc:	96b2                	add	a3,a3,a2
 8005bde:	8ff9                	and	a5,a5,a4
 8005be0:	c29c                	sw	a5,0(a3)
}
 8005be2:	0001                	nop
 8005be4:	4472                	lw	s0,28(sp)
 8005be6:	6105                	addi	sp,sp,32
 8005be8:	8082                	ret

08005bea <misc_clk_div1>:
  * \param[in]   offset: mis control clock control offset adress.
  * \param[in]   start: control register start bit.
  * \param[in]   end: control register end bit.
  */
 static inline  void misc_clk_div1(addr_xlen reg_base, uint32_t offset ,uint8_t div_val ,uint32_t start,uint32_t end) 
{
 8005bea:	7179                	addi	sp,sp,-48
 8005bec:	d622                	sw	s0,44(sp)
 8005bee:	1800                	addi	s0,sp,48
 8005bf0:	fea42623          	sw	a0,-20(s0)
 8005bf4:	feb42423          	sw	a1,-24(s0)
 8005bf8:	87b2                	mv	a5,a2
 8005bfa:	fed42023          	sw	a3,-32(s0)
 8005bfe:	fce42e23          	sw	a4,-36(s0)
 8005c02:	fef403a3          	sb	a5,-25(s0)
    REG32(reg_base + offset  ) &= ~BITS(start,end);
 8005c06:	fec42703          	lw	a4,-20(s0)
 8005c0a:	fe842783          	lw	a5,-24(s0)
 8005c0e:	97ba                	add	a5,a5,a4
 8005c10:	4398                	lw	a4,0(a5)
 8005c12:	fe042783          	lw	a5,-32(s0)
 8005c16:	56fd                	li	a3,-1
 8005c18:	00f696b3          	sll	a3,a3,a5
 8005c1c:	467d                	li	a2,31
 8005c1e:	fdc42783          	lw	a5,-36(s0)
 8005c22:	40f607b3          	sub	a5,a2,a5
 8005c26:	567d                	li	a2,-1
 8005c28:	00f657b3          	srl	a5,a2,a5
 8005c2c:	8ff5                	and	a5,a5,a3
 8005c2e:	fff7c793          	not	a5,a5
 8005c32:	fec42603          	lw	a2,-20(s0)
 8005c36:	fe842683          	lw	a3,-24(s0)
 8005c3a:	96b2                	add	a3,a3,a2
 8005c3c:	8ff9                	and	a5,a5,a4
 8005c3e:	c29c                	sw	a5,0(a3)
    REG32(reg_base + offset  ) = div_val<<start;
 8005c40:	fe744703          	lbu	a4,-25(s0)
 8005c44:	fe042783          	lw	a5,-32(s0)
 8005c48:	00f716b3          	sll	a3,a4,a5
 8005c4c:	fec42703          	lw	a4,-20(s0)
 8005c50:	fe842783          	lw	a5,-24(s0)
 8005c54:	97ba                	add	a5,a5,a4
 8005c56:	8736                	mv	a4,a3
 8005c58:	c398                	sw	a4,0(a5)
}
 8005c5a:	0001                	nop
 8005c5c:	5432                	lw	s0,44(sp)
 8005c5e:	6145                	addi	sp,sp,48
 8005c60:	8082                	ret

08005c62 <misc_reset_cfg>:
  * \param[in]  bit: Configurates the new state of the peripheral.   
  * \param[in]  Status: frequency division coefficient.
  *             This parameter can be: ENABLE or DISABLE.
  */
 static inline  void misc_reset_cfg(addr_xlen reg_base, uint32_t offset, uint32_t bit, ControlStatus Status)
{
 8005c62:	1101                	addi	sp,sp,-32
 8005c64:	ce22                	sw	s0,28(sp)
 8005c66:	1000                	addi	s0,sp,32
 8005c68:	fea42623          	sw	a0,-20(s0)
 8005c6c:	feb42423          	sw	a1,-24(s0)
 8005c70:	fec42223          	sw	a2,-28(s0)
 8005c74:	fed42023          	sw	a3,-32(s0)
    if(Status == ENABLE)
 8005c78:	fe042703          	lw	a4,-32(s0)
 8005c7c:	4785                	li	a5,1
 8005c7e:	02f71563          	bne	a4,a5,8005ca8 <misc_reset_cfg+0x46>
        REG32(reg_base + offset) |= BIT(bit);
 8005c82:	fec42703          	lw	a4,-20(s0)
 8005c86:	fe842783          	lw	a5,-24(s0)
 8005c8a:	97ba                	add	a5,a5,a4
 8005c8c:	4398                	lw	a4,0(a5)
 8005c8e:	fe442783          	lw	a5,-28(s0)
 8005c92:	4685                	li	a3,1
 8005c94:	00f697b3          	sll	a5,a3,a5
 8005c98:	fec42603          	lw	a2,-20(s0)
 8005c9c:	fe842683          	lw	a3,-24(s0)
 8005ca0:	96b2                	add	a3,a3,a2
 8005ca2:	8fd9                	or	a5,a5,a4
 8005ca4:	c29c                	sw	a5,0(a3)
    else
        REG32(reg_base + offset) &= ~BIT(bit);
}
 8005ca6:	a02d                	j	8005cd0 <misc_reset_cfg+0x6e>
        REG32(reg_base + offset) &= ~BIT(bit);
 8005ca8:	fec42703          	lw	a4,-20(s0)
 8005cac:	fe842783          	lw	a5,-24(s0)
 8005cb0:	97ba                	add	a5,a5,a4
 8005cb2:	4398                	lw	a4,0(a5)
 8005cb4:	fe442783          	lw	a5,-28(s0)
 8005cb8:	4685                	li	a3,1
 8005cba:	00f697b3          	sll	a5,a3,a5
 8005cbe:	fff7c793          	not	a5,a5
 8005cc2:	fec42603          	lw	a2,-20(s0)
 8005cc6:	fe842683          	lw	a3,-24(s0)
 8005cca:	96b2                	add	a3,a3,a2
 8005ccc:	8ff9                	and	a5,a5,a4
 8005cce:	c29c                	sw	a5,0(a3)
}
 8005cd0:	0001                	nop
 8005cd2:	4472                	lw	s0,28(sp)
 8005cd4:	6105                	addi	sp,sp,32
 8005cd6:	8082                	ret

08005cd8 <apb_slv0_async_fifo_set_rst>:
  * \brief      Enables or disables apb_slv0_async_fifo reset.
  * \param[in]  Status: new state of the apb_slv0_async_fifo reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void apb_slv0_async_fifo_set_rst(ControlStatus Status)
{
 8005cd8:	1101                	addi	sp,sp,-32
 8005cda:	ce06                	sw	ra,28(sp)
 8005cdc:	cc22                	sw	s0,24(sp)
 8005cde:	1000                	addi	s0,sp,32
 8005ce0:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,13,Status);
 8005ce4:	fec42683          	lw	a3,-20(s0)
 8005ce8:	4635                	li	a2,13
 8005cea:	02000593          	li	a1,32
 8005cee:	1c100537          	lui	a0,0x1c100
 8005cf2:	3f85                	jal	8005c62 <misc_reset_cfg>
        
}
 8005cf4:	0001                	nop
 8005cf6:	40f2                	lw	ra,28(sp)
 8005cf8:	4462                	lw	s0,24(sp)
 8005cfa:	6105                	addi	sp,sp,32
 8005cfc:	8082                	ret

08005cfe <lgpio0_set_rst>:
  * \brief      Enables or disables lgpio0 reset.
  * \param[in]  Status: new state of the lgpio0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void lgpio0_set_rst(ControlStatus Status)
{
 8005cfe:	1101                	addi	sp,sp,-32
 8005d00:	ce06                	sw	ra,28(sp)
 8005d02:	cc22                	sw	s0,24(sp)
 8005d04:	1000                	addi	s0,sp,32
 8005d06:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,11,Status);
 8005d0a:	fec42683          	lw	a3,-20(s0)
 8005d0e:	462d                	li	a2,11
 8005d10:	02000593          	li	a1,32
 8005d14:	1c100537          	lui	a0,0x1c100
 8005d18:	37a9                	jal	8005c62 <misc_reset_cfg>
        
}
 8005d1a:	0001                	nop
 8005d1c:	40f2                	lw	ra,28(sp)
 8005d1e:	4462                	lw	s0,24(sp)
 8005d20:	6105                	addi	sp,sp,32
 8005d22:	8082                	ret

08005d24 <basic_timer0_set_rst>:
  * \brief      Enables or disables basic_timer0 reset.
  * \param[in]  Status: new state of the basic_timer0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void basic_timer0_set_rst(ControlStatus Status)
{
 8005d24:	1101                	addi	sp,sp,-32
 8005d26:	ce06                	sw	ra,28(sp)
 8005d28:	cc22                	sw	s0,24(sp)
 8005d2a:	1000                	addi	s0,sp,32
 8005d2c:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,10,Status);
 8005d30:	fec42683          	lw	a3,-20(s0)
 8005d34:	4629                	li	a2,10
 8005d36:	02000593          	li	a1,32
 8005d3a:	1c100537          	lui	a0,0x1c100
 8005d3e:	3715                	jal	8005c62 <misc_reset_cfg>
        
}
 8005d40:	0001                	nop
 8005d42:	40f2                	lw	ra,28(sp)
 8005d44:	4462                	lw	s0,24(sp)
 8005d46:	6105                	addi	sp,sp,32
 8005d48:	8082                	ret

08005d4a <qspi2_set_rst>:
  * \brief      Enables or disables qspi2 reset.
  * \param[in]  Status: new state of the qspi2 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi2_set_rst(ControlStatus Status)
{
 8005d4a:	1101                	addi	sp,sp,-32
 8005d4c:	ce06                	sw	ra,28(sp)
 8005d4e:	cc22                	sw	s0,24(sp)
 8005d50:	1000                	addi	s0,sp,32
 8005d52:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,7,Status);
 8005d56:	fec42683          	lw	a3,-20(s0)
 8005d5a:	461d                	li	a2,7
 8005d5c:	02000593          	li	a1,32
 8005d60:	1c100537          	lui	a0,0x1c100
 8005d64:	3dfd                	jal	8005c62 <misc_reset_cfg>
        
}
 8005d66:	0001                	nop
 8005d68:	40f2                	lw	ra,28(sp)
 8005d6a:	4462                	lw	s0,24(sp)
 8005d6c:	6105                	addi	sp,sp,32
 8005d6e:	8082                	ret

08005d70 <qspi1_set_rst>:
  * \brief      Enables or disables qspi1 reset.
  * \param[in]  Status: new state of the qspi1 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi1_set_rst(ControlStatus Status)
{
 8005d70:	1101                	addi	sp,sp,-32
 8005d72:	ce06                	sw	ra,28(sp)
 8005d74:	cc22                	sw	s0,24(sp)
 8005d76:	1000                	addi	s0,sp,32
 8005d78:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,6,Status);
 8005d7c:	fec42683          	lw	a3,-20(s0)
 8005d80:	4619                	li	a2,6
 8005d82:	02000593          	li	a1,32
 8005d86:	1c100537          	lui	a0,0x1c100
 8005d8a:	3de1                	jal	8005c62 <misc_reset_cfg>
        
}
 8005d8c:	0001                	nop
 8005d8e:	40f2                	lw	ra,28(sp)
 8005d90:	4462                	lw	s0,24(sp)
 8005d92:	6105                	addi	sp,sp,32
 8005d94:	8082                	ret

08005d96 <qspi_xip0_set_rst>:
  * \brief      Enables or disables qspi_xip0 reset.
  * \param[in]  Status: new state of the qspi_xip0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi_xip0_set_rst(ControlStatus Status)
{
 8005d96:	1101                	addi	sp,sp,-32
 8005d98:	ce06                	sw	ra,28(sp)
 8005d9a:	cc22                	sw	s0,24(sp)
 8005d9c:	1000                	addi	s0,sp,32
 8005d9e:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,5,Status);
 8005da2:	fec42683          	lw	a3,-20(s0)
 8005da6:	4615                	li	a2,5
 8005da8:	02000593          	li	a1,32
 8005dac:	1c100537          	lui	a0,0x1c100
 8005db0:	3d4d                	jal	8005c62 <misc_reset_cfg>
        
}
 8005db2:	0001                	nop
 8005db4:	40f2                	lw	ra,28(sp)
 8005db6:	4462                	lw	s0,24(sp)
 8005db8:	6105                	addi	sp,sp,32
 8005dba:	8082                	ret

08005dbc <usart1_set_rst>:
  * \brief      Enables or disables usart1 reset.
  * \param[in]  Status: new state of the usart1 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void usart1_set_rst(ControlStatus Status)
{
 8005dbc:	1101                	addi	sp,sp,-32
 8005dbe:	ce06                	sw	ra,28(sp)
 8005dc0:	cc22                	sw	s0,24(sp)
 8005dc2:	1000                	addi	s0,sp,32
 8005dc4:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,2,Status);
 8005dc8:	fec42683          	lw	a3,-20(s0)
 8005dcc:	4609                	li	a2,2
 8005dce:	02000593          	li	a1,32
 8005dd2:	1c100537          	lui	a0,0x1c100
 8005dd6:	3571                	jal	8005c62 <misc_reset_cfg>
        
}
 8005dd8:	0001                	nop
 8005dda:	40f2                	lw	ra,28(sp)
 8005ddc:	4462                	lw	s0,24(sp)
 8005dde:	6105                	addi	sp,sp,32
 8005de0:	8082                	ret

08005de2 <udma0_set_rst>:
  * \brief      Enables or disables udma0 reset.
  * \param[in]  Status: new state of the udma0 reset.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void udma0_set_rst(ControlStatus Status)
{
 8005de2:	1101                	addi	sp,sp,-32
 8005de4:	ce06                	sw	ra,28(sp)
 8005de6:	cc22                	sw	s0,24(sp)
 8005de8:	1000                	addi	s0,sp,32
 8005dea:	fea42623          	sw	a0,-20(s0)
    misc_reset_cfg(0x1c100000,0x20,0,Status);
 8005dee:	fec42683          	lw	a3,-20(s0)
 8005df2:	4601                	li	a2,0
 8005df4:	02000593          	li	a1,32
 8005df8:	1c100537          	lui	a0,0x1c100
 8005dfc:	359d                	jal	8005c62 <misc_reset_cfg>
        
}
 8005dfe:	0001                	nop
 8005e00:	40f2                	lw	ra,28(sp)
 8005e02:	4462                	lw	s0,24(sp)
 8005e04:	6105                	addi	sp,sp,32
 8005e06:	8082                	ret

08005e08 <iomux_clk_en>:
  * \brief      Enables or disables iomux clock.
  * \param[in]  Status: new state of the iomux clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void iomux_clk_en(ControlStatus Status)
{
 8005e08:	1101                	addi	sp,sp,-32
 8005e0a:	ce06                	sw	ra,28(sp)
 8005e0c:	cc22                	sw	s0,24(sp)
 8005e0e:	1000                	addi	s0,sp,32
 8005e10:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,23,Status);
 8005e14:	fec42683          	lw	a3,-20(s0)
 8005e18:	465d                	li	a2,23
 8005e1a:	04000593          	li	a1,64
 8005e1e:	1c100537          	lui	a0,0x1c100
 8005e22:	3b89                	jal	8005b74 <misc_clk_cfg1>
        
}
 8005e24:	0001                	nop
 8005e26:	40f2                	lw	ra,28(sp)
 8005e28:	4462                	lw	s0,24(sp)
 8005e2a:	6105                	addi	sp,sp,32
 8005e2c:	8082                	ret

08005e2e <idu_clk_en>:
  * \brief      Enables or disables idu clock.
  * \param[in]  Status: new state of the idu clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void idu_clk_en(ControlStatus Status)
{
 8005e2e:	1101                	addi	sp,sp,-32
 8005e30:	ce06                	sw	ra,28(sp)
 8005e32:	cc22                	sw	s0,24(sp)
 8005e34:	1000                	addi	s0,sp,32
 8005e36:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,22,Status);
 8005e3a:	fec42683          	lw	a3,-20(s0)
 8005e3e:	4659                	li	a2,22
 8005e40:	04000593          	li	a1,64
 8005e44:	1c100537          	lui	a0,0x1c100
 8005e48:	3335                	jal	8005b74 <misc_clk_cfg1>
        
}
 8005e4a:	0001                	nop
 8005e4c:	40f2                	lw	ra,28(sp)
 8005e4e:	4462                	lw	s0,24(sp)
 8005e50:	6105                	addi	sp,sp,32
 8005e52:	8082                	ret

08005e54 <apb_slv0_async_fifo_clk_en>:
  * \brief      Enables or disables apb_slv0_async_fifo clock.
  * \param[in]  Status: new state of the apb_slv0_async_fifo clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void apb_slv0_async_fifo_clk_en(ControlStatus Status)
{
 8005e54:	1101                	addi	sp,sp,-32
 8005e56:	ce06                	sw	ra,28(sp)
 8005e58:	cc22                	sw	s0,24(sp)
 8005e5a:	1000                	addi	s0,sp,32
 8005e5c:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,13,Status);
 8005e60:	fec42683          	lw	a3,-20(s0)
 8005e64:	4635                	li	a2,13
 8005e66:	04000593          	li	a1,64
 8005e6a:	1c100537          	lui	a0,0x1c100
 8005e6e:	3319                	jal	8005b74 <misc_clk_cfg1>
        
}
 8005e70:	0001                	nop
 8005e72:	40f2                	lw	ra,28(sp)
 8005e74:	4462                	lw	s0,24(sp)
 8005e76:	6105                	addi	sp,sp,32
 8005e78:	8082                	ret

08005e7a <lgpio0_clk_en>:
  * \brief      Enables or disables lgpio0 clock.
  * \param[in]  Status: new state of the lgpio0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void lgpio0_clk_en(ControlStatus Status)
{
 8005e7a:	1101                	addi	sp,sp,-32
 8005e7c:	ce06                	sw	ra,28(sp)
 8005e7e:	cc22                	sw	s0,24(sp)
 8005e80:	1000                	addi	s0,sp,32
 8005e82:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,11,Status);
 8005e86:	fec42683          	lw	a3,-20(s0)
 8005e8a:	462d                	li	a2,11
 8005e8c:	04000593          	li	a1,64
 8005e90:	1c100537          	lui	a0,0x1c100
 8005e94:	31c5                	jal	8005b74 <misc_clk_cfg1>
        
}
 8005e96:	0001                	nop
 8005e98:	40f2                	lw	ra,28(sp)
 8005e9a:	4462                	lw	s0,24(sp)
 8005e9c:	6105                	addi	sp,sp,32
 8005e9e:	8082                	ret

08005ea0 <basic_timer0_clk_en>:
  * \brief      Enables or disables basic_timer0 clock.
  * \param[in]  Status: new state of the basic_timer0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void basic_timer0_clk_en(ControlStatus Status)
{
 8005ea0:	1101                	addi	sp,sp,-32
 8005ea2:	ce06                	sw	ra,28(sp)
 8005ea4:	cc22                	sw	s0,24(sp)
 8005ea6:	1000                	addi	s0,sp,32
 8005ea8:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,10,Status);
 8005eac:	fec42683          	lw	a3,-20(s0)
 8005eb0:	4629                	li	a2,10
 8005eb2:	04000593          	li	a1,64
 8005eb6:	1c100537          	lui	a0,0x1c100
 8005eba:	396d                	jal	8005b74 <misc_clk_cfg1>
        
}
 8005ebc:	0001                	nop
 8005ebe:	40f2                	lw	ra,28(sp)
 8005ec0:	4462                	lw	s0,24(sp)
 8005ec2:	6105                	addi	sp,sp,32
 8005ec4:	8082                	ret

08005ec6 <qspi2_clk_en>:
  * \brief      Enables or disables qspi2 clock.
  * \param[in]  Status: new state of the qspi2 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi2_clk_en(ControlStatus Status)
{
 8005ec6:	1101                	addi	sp,sp,-32
 8005ec8:	ce06                	sw	ra,28(sp)
 8005eca:	cc22                	sw	s0,24(sp)
 8005ecc:	1000                	addi	s0,sp,32
 8005ece:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,7,Status);
 8005ed2:	fec42683          	lw	a3,-20(s0)
 8005ed6:	461d                	li	a2,7
 8005ed8:	04000593          	li	a1,64
 8005edc:	1c100537          	lui	a0,0x1c100
 8005ee0:	c95ff0ef          	jal	ra,8005b74 <misc_clk_cfg1>
        
}
 8005ee4:	0001                	nop
 8005ee6:	40f2                	lw	ra,28(sp)
 8005ee8:	4462                	lw	s0,24(sp)
 8005eea:	6105                	addi	sp,sp,32
 8005eec:	8082                	ret

08005eee <qspi1_clk_en>:
  * \brief      Enables or disables qspi1 clock.
  * \param[in]  Status: new state of the qspi1 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi1_clk_en(ControlStatus Status)
{
 8005eee:	1101                	addi	sp,sp,-32
 8005ef0:	ce06                	sw	ra,28(sp)
 8005ef2:	cc22                	sw	s0,24(sp)
 8005ef4:	1000                	addi	s0,sp,32
 8005ef6:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,6,Status);
 8005efa:	fec42683          	lw	a3,-20(s0)
 8005efe:	4619                	li	a2,6
 8005f00:	04000593          	li	a1,64
 8005f04:	1c100537          	lui	a0,0x1c100
 8005f08:	c6dff0ef          	jal	ra,8005b74 <misc_clk_cfg1>
        
}
 8005f0c:	0001                	nop
 8005f0e:	40f2                	lw	ra,28(sp)
 8005f10:	4462                	lw	s0,24(sp)
 8005f12:	6105                	addi	sp,sp,32
 8005f14:	8082                	ret

08005f16 <qspi_xip0_clk_en>:
  * \brief      Enables or disables qspi_xip0 clock.
  * \param[in]  Status: new state of the qspi_xip0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void qspi_xip0_clk_en(ControlStatus Status)
{
 8005f16:	1101                	addi	sp,sp,-32
 8005f18:	ce06                	sw	ra,28(sp)
 8005f1a:	cc22                	sw	s0,24(sp)
 8005f1c:	1000                	addi	s0,sp,32
 8005f1e:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,5,Status);
 8005f22:	fec42683          	lw	a3,-20(s0)
 8005f26:	4615                	li	a2,5
 8005f28:	04000593          	li	a1,64
 8005f2c:	1c100537          	lui	a0,0x1c100
 8005f30:	c45ff0ef          	jal	ra,8005b74 <misc_clk_cfg1>
        
}
 8005f34:	0001                	nop
 8005f36:	40f2                	lw	ra,28(sp)
 8005f38:	4462                	lw	s0,24(sp)
 8005f3a:	6105                	addi	sp,sp,32
 8005f3c:	8082                	ret

08005f3e <usart1_clk_en>:
  * \brief      Enables or disables usart1 clock.
  * \param[in]  Status: new state of the usart1 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void usart1_clk_en(ControlStatus Status)
{
 8005f3e:	1101                	addi	sp,sp,-32
 8005f40:	ce06                	sw	ra,28(sp)
 8005f42:	cc22                	sw	s0,24(sp)
 8005f44:	1000                	addi	s0,sp,32
 8005f46:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,2,Status);
 8005f4a:	fec42683          	lw	a3,-20(s0)
 8005f4e:	4609                	li	a2,2
 8005f50:	04000593          	li	a1,64
 8005f54:	1c100537          	lui	a0,0x1c100
 8005f58:	c1dff0ef          	jal	ra,8005b74 <misc_clk_cfg1>
        
}
 8005f5c:	0001                	nop
 8005f5e:	40f2                	lw	ra,28(sp)
 8005f60:	4462                	lw	s0,24(sp)
 8005f62:	6105                	addi	sp,sp,32
 8005f64:	8082                	ret

08005f66 <usart0_clk_en>:
  * \brief      Enables or disables usart0 clock.
  * \param[in]  Status: new state of the usart0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void usart0_clk_en(ControlStatus Status)
{
 8005f66:	1101                	addi	sp,sp,-32
 8005f68:	ce06                	sw	ra,28(sp)
 8005f6a:	cc22                	sw	s0,24(sp)
 8005f6c:	1000                	addi	s0,sp,32
 8005f6e:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,1,Status);
 8005f72:	fec42683          	lw	a3,-20(s0)
 8005f76:	4605                	li	a2,1
 8005f78:	04000593          	li	a1,64
 8005f7c:	1c100537          	lui	a0,0x1c100
 8005f80:	bf5ff0ef          	jal	ra,8005b74 <misc_clk_cfg1>
        
}
 8005f84:	0001                	nop
 8005f86:	40f2                	lw	ra,28(sp)
 8005f88:	4462                	lw	s0,24(sp)
 8005f8a:	6105                	addi	sp,sp,32
 8005f8c:	8082                	ret

08005f8e <udma0_clk_en>:
  * \brief      Enables or disables udma0 clock.
  * \param[in]  Status: new state of the udma0 clock.
  *                     This parameter can be: ENABLE or DISABLE.
  */
void udma0_clk_en(ControlStatus Status)
{
 8005f8e:	1101                	addi	sp,sp,-32
 8005f90:	ce06                	sw	ra,28(sp)
 8005f92:	cc22                	sw	s0,24(sp)
 8005f94:	1000                	addi	s0,sp,32
 8005f96:	fea42623          	sw	a0,-20(s0)
    misc_clk_cfg1(0x1c100000,0x40,0,Status);
 8005f9a:	fec42683          	lw	a3,-20(s0)
 8005f9e:	4601                	li	a2,0
 8005fa0:	04000593          	li	a1,64
 8005fa4:	1c100537          	lui	a0,0x1c100
 8005fa8:	bcdff0ef          	jal	ra,8005b74 <misc_clk_cfg1>
        
}
 8005fac:	0001                	nop
 8005fae:	40f2                	lw	ra,28(sp)
 8005fb0:	4462                	lw	s0,24(sp)
 8005fb2:	6105                	addi	sp,sp,32
 8005fb4:	8082                	ret

08005fb6 <apb_slv0_clk_div>:
/**
  * \brief apb slv0 clk i div configuration
  * \param div_val: clk div number
  */
void apb_slv0_clk_div(uint32_t div_val) 
{
 8005fb6:	1101                	addi	sp,sp,-32
 8005fb8:	ce06                	sw	ra,28(sp)
 8005fba:	cc22                	sw	s0,24(sp)
 8005fbc:	1000                	addi	s0,sp,32
 8005fbe:	fea42623          	sw	a0,-20(s0)
    misc_clk_div1(0x1c100000, 0x104,div_val,0,19);
 8005fc2:	fec42783          	lw	a5,-20(s0)
 8005fc6:	0ff7f793          	zext.b	a5,a5
 8005fca:	474d                	li	a4,19
 8005fcc:	4681                	li	a3,0
 8005fce:	863e                	mv	a2,a5
 8005fd0:	10400593          	li	a1,260
 8005fd4:	1c100537          	lui	a0,0x1c100
 8005fd8:	c13ff0ef          	jal	ra,8005bea <misc_clk_div1>
}
 8005fdc:	0001                	nop
 8005fde:	40f2                	lw	ra,28(sp)
 8005fe0:	4462                	lw	s0,24(sp)
 8005fe2:	6105                	addi	sp,sp,32
 8005fe4:	8082                	ret

08005fe6 <qspi1_cfg_clk_div>:
/**
  * \brief qspi1 cfg clk i div configuration
  * \param div_val: clk div number
  */
void qspi1_cfg_clk_div(uint32_t div_val) 
{
 8005fe6:	1101                	addi	sp,sp,-32
 8005fe8:	ce06                	sw	ra,28(sp)
 8005fea:	cc22                	sw	s0,24(sp)
 8005fec:	1000                	addi	s0,sp,32
 8005fee:	fea42623          	sw	a0,-20(s0)
    misc_clk_div1(0x1c100000, 0x13c,div_val,0,19);
 8005ff2:	fec42783          	lw	a5,-20(s0)
 8005ff6:	0ff7f793          	zext.b	a5,a5
 8005ffa:	474d                	li	a4,19
 8005ffc:	4681                	li	a3,0
 8005ffe:	863e                	mv	a2,a5
 8006000:	13c00593          	li	a1,316
 8006004:	1c100537          	lui	a0,0x1c100
 8006008:	be3ff0ef          	jal	ra,8005bea <misc_clk_div1>
}
 800600c:	0001                	nop
 800600e:	40f2                	lw	ra,28(sp)
 8006010:	4462                	lw	s0,24(sp)
 8006012:	6105                	addi	sp,sp,32
 8006014:	8082                	ret

08006016 <UDMA_PAM2M_Init>:
  * \brief  Initializes the UDMA PA memory to memory.
  * \param  UDMAy_CHannelx: the configuration of the UDMA PA memory to memory.
  * \param  UDMA_PAM2MStruct: the init structure of the UDMA PA memory to memory.
  */
void UDMA_PAM2M_Init(UDMA_PA_CHxCfg_TypeDef* UDMAy_CHannelx, UDMA_PAM2MTypeDef* UDMA_PAM2MStruct)
{
 8006016:	7179                	addi	sp,sp,-48
 8006018:	d622                	sw	s0,44(sp)
 800601a:	1800                	addi	s0,sp,48
 800601c:	fca42e23          	sw	a0,-36(s0)
 8006020:	fcb42c23          	sw	a1,-40(s0)
    uint32_t tmpreg = 0;
 8006024:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_PA_DMA_MSNA(UDMA_PAM2MStruct->UDMA_SrcInc));
    assert_param(IS_PA_DMA_TRANS_PER(UDMA_PAM2MStruct->UDMA_PER_SEL));

    /*--------------------------- DMAy CHannelx Configuration -----------------*/
    /* Configure DMAy CHannelx: data transfer, data size, priority level and mode */
    tmpreg |= UDMA_PAM2MStruct->UDMA_Mode | UDMA_PAM2MStruct->UDMA_Width |
 8006028:	fd842783          	lw	a5,-40(s0)
 800602c:	5398                	lw	a4,32(a5)
 800602e:	fd842783          	lw	a5,-40(s0)
 8006032:	4fdc                	lw	a5,28(a5)
 8006034:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_DstInc | UDMA_PAM2MStruct->UDMA_SrcInc |
 8006036:	fd842783          	lw	a5,-40(s0)
 800603a:	4bdc                	lw	a5,20(a5)
    tmpreg |= UDMA_PAM2MStruct->UDMA_Mode | UDMA_PAM2MStruct->UDMA_Width |
 800603c:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_DstInc | UDMA_PAM2MStruct->UDMA_SrcInc |
 800603e:	fd842783          	lw	a5,-40(s0)
 8006042:	4f9c                	lw	a5,24(a5)
 8006044:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_PER_SEL | UDMA_PAM2MStruct->UDMA_TransEn;
 8006046:	fd842783          	lw	a5,-40(s0)
 800604a:	47dc                	lw	a5,12(a5)
            UDMA_PAM2MStruct->UDMA_DstInc | UDMA_PAM2MStruct->UDMA_SrcInc |
 800604c:	8f5d                	or	a4,a4,a5
            UDMA_PAM2MStruct->UDMA_PER_SEL | UDMA_PAM2MStruct->UDMA_TransEn;
 800604e:	fd842783          	lw	a5,-40(s0)
 8006052:	439c                	lw	a5,0(a5)
 8006054:	8fd9                	or	a5,a5,a4
    tmpreg |= UDMA_PAM2MStruct->UDMA_Mode | UDMA_PAM2MStruct->UDMA_Width |
 8006056:	fec42703          	lw	a4,-20(s0)
 800605a:	8fd9                	or	a5,a5,a4
 800605c:	fef42623          	sw	a5,-20(s0)

    /*--------------------------- DMAy CHannelx Configuration ---------------*/
    /* Write to DMAy CHannelx  */
    UDMAy_CHannelx->MSIZE = UDMA_PAM2MStruct->UDMA_BufferSize;
 8006060:	fd842783          	lw	a5,-40(s0)
 8006064:	4b98                	lw	a4,16(a5)
 8006066:	fdc42783          	lw	a5,-36(s0)
 800606a:	c7d8                	sw	a4,12(a5)

    /*--------------------------- DMAy CHannelx  Configuration ----------------*/
    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MDSTADDR = CAL_ADDR(UDMA_PAM2MStruct->UDMA_DstBaseAddr);
 800606c:	fd842783          	lw	a5,-40(s0)
 8006070:	43d8                	lw	a4,4(a5)
 8006072:	fdc42783          	lw	a5,-36(s0)
 8006076:	c3d8                	sw	a4,4(a5)
    UDMAy_CHannelx->MSRCADDR = CAL_ADDR(UDMA_PAM2MStruct->UDMA_SrcBaseAddr);
 8006078:	fd842783          	lw	a5,-40(s0)
 800607c:	4798                	lw	a4,8(a5)
 800607e:	fdc42783          	lw	a5,-36(s0)
 8006082:	c398                	sw	a4,0(a5)

    /*--------------------------- DMAy CHannelx  Configuration ----------------*/
    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MDSTADDR_H = UDMA_PAM2MStruct->UDMA_DstBaseAddr_H;
 8006084:	fd842783          	lw	a5,-40(s0)
 8006088:	53d8                	lw	a4,36(a5)
 800608a:	fdc42783          	lw	a5,-36(s0)
 800608e:	cbd8                	sw	a4,20(a5)

    /*--------------------------- DMAy CHannelx  Configuration ----------------*/
    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MSRCADDR_H = UDMA_PAM2MStruct->UDMA_SrcBaseAddr_H;
 8006090:	fd842783          	lw	a5,-40(s0)
 8006094:	5798                	lw	a4,40(a5)
 8006096:	fdc42783          	lw	a5,-36(s0)
 800609a:	cb98                	sw	a4,16(a5)

    /* Write to DMAy CHannelx */
    UDMAy_CHannelx->MCTRL = tmpreg;
 800609c:	fdc42783          	lw	a5,-36(s0)
 80060a0:	fec42703          	lw	a4,-20(s0)
 80060a4:	c798                	sw	a4,8(a5)
}
 80060a6:	0001                	nop
 80060a8:	5432                	lw	s0,44(sp)
 80060aa:	6145                	addi	sp,sp,48
 80060ac:	8082                	ret

080060ae <UDMA_PA2M_GetITStatus>:
  *     \arg PA2M_RSP_ERR_IRQ_STAT
  * \retval SET: the specified DMA PA2M Interrupt status is SET.
  * \retval RESET: the specified DMA PA2M Interrupt status is RESET.
  */
FlagStatus UDMA_PA2M_GetITStatus(UDMA_PA_CHx_IRQ_TypeDef * UDMAChannelx, uint32_t UDMA_IT)
{
 80060ae:	7179                	addi	sp,sp,-48
 80060b0:	d622                	sw	s0,44(sp)
 80060b2:	1800                	addi	s0,sp,48
 80060b4:	fca42e23          	sw	a0,-36(s0)
 80060b8:	fcb42c23          	sw	a1,-40(s0)
    /* Check the parameters */
    assert_param(IS_PA_UDMA_GET_IT(UDMA_IT));

    FlagStatus bitstatus = RESET;
 80060bc:	fe042623          	sw	zero,-20(s0)
    if (UDMAChannelx->CHX_IRQ_STAT & UDMA_IT) {
 80060c0:	fdc42783          	lw	a5,-36(s0)
 80060c4:	43d8                	lw	a4,4(a5)
 80060c6:	fd842783          	lw	a5,-40(s0)
 80060ca:	8ff9                	and	a5,a5,a4
 80060cc:	c789                	beqz	a5,80060d6 <UDMA_PA2M_GetITStatus+0x28>
        bitstatus = SET;
 80060ce:	4785                	li	a5,1
 80060d0:	fef42623          	sw	a5,-20(s0)
 80060d4:	a019                	j	80060da <UDMA_PA2M_GetITStatus+0x2c>
    } else {
        bitstatus = RESET;
 80060d6:	fe042623          	sw	zero,-20(s0)
    }
    return bitstatus;
 80060da:	fec42783          	lw	a5,-20(s0)
}
 80060de:	853e                	mv	a0,a5
 80060e0:	5432                	lw	s0,44(sp)
 80060e2:	6145                	addi	sp,sp,48
 80060e4:	8082                	ret

080060e6 <UDMA_PA2M_ClearITStatus>:
  *     \arg PA2M_FTRANS_IRQ_CLEAR_STAT
  *     \arg PA2M_HTRANS_IRQ_CLEAR_STAT
  *     \arg PA2M_RSP_ERR_IRQ_CLEAR_STAT
  */
void UDMA_PA2M_ClearITStatus(UDMA_PA_CHx_IRQ_TypeDef* UDMAChannelx, uint32_t UDMA_IT)
{
 80060e6:	1101                	addi	sp,sp,-32
 80060e8:	ce22                	sw	s0,28(sp)
 80060ea:	1000                	addi	s0,sp,32
 80060ec:	fea42623          	sw	a0,-20(s0)
 80060f0:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_PA_UDMA_CLR_IT(UDMA_IT));

    UDMAChannelx->CHX_IRQ_CLR |= UDMA_IT;
 80060f4:	fec42783          	lw	a5,-20(s0)
 80060f8:	4798                	lw	a4,8(a5)
 80060fa:	fe842783          	lw	a5,-24(s0)
 80060fe:	8f5d                	or	a4,a4,a5
 8006100:	fec42783          	lw	a5,-20(s0)
 8006104:	c798                	sw	a4,8(a5)
}
 8006106:	0001                	nop
 8006108:	4472                	lw	s0,28(sp)
 800610a:	6105                	addi	sp,sp,32
 800610c:	8082                	ret

0800610e <UDMA_PA2M_ITConfig>:
  *     \arg PA2M_RSP_ERR_IRQ_EN
  * \param  Status: Status of the specified UDMA interrupts.
  *                 This parameter can be: ENABLE or DISABLE.
  */
void UDMA_PA2M_ITConfig(UDMA_PA_CHx_IRQ_TypeDef* UDMAChannelx, uint32_t UDMA_IE, ControlStatus Status)
{
 800610e:	1101                	addi	sp,sp,-32
 8006110:	ce22                	sw	s0,28(sp)
 8006112:	1000                	addi	s0,sp,32
 8006114:	fea42623          	sw	a0,-20(s0)
 8006118:	feb42423          	sw	a1,-24(s0)
 800611c:	fec42223          	sw	a2,-28(s0)
    /* Check the parameters */
    assert_param(IS_UDMA_CONFIG_IE(UDMA_IE));
    assert_param(IS_FUNCTIONAL_STATE(Status));

    if (Status) {
 8006120:	fe442783          	lw	a5,-28(s0)
 8006124:	cb99                	beqz	a5,800613a <UDMA_PA2M_ITConfig+0x2c>
        UDMAChannelx->CHX_IRQ_EN |= UDMA_IE;
 8006126:	fec42783          	lw	a5,-20(s0)
 800612a:	4398                	lw	a4,0(a5)
 800612c:	fe842783          	lw	a5,-24(s0)
 8006130:	8f5d                	or	a4,a4,a5
 8006132:	fec42783          	lw	a5,-20(s0)
 8006136:	c398                	sw	a4,0(a5)
    } else {
        UDMAChannelx->CHX_IRQ_EN &= ~UDMA_IE;
    }
}
 8006138:	a821                	j	8006150 <UDMA_PA2M_ITConfig+0x42>
        UDMAChannelx->CHX_IRQ_EN &= ~UDMA_IE;
 800613a:	fec42783          	lw	a5,-20(s0)
 800613e:	4398                	lw	a4,0(a5)
 8006140:	fe842783          	lw	a5,-24(s0)
 8006144:	fff7c793          	not	a5,a5
 8006148:	8f7d                	and	a4,a4,a5
 800614a:	fec42783          	lw	a5,-20(s0)
 800614e:	c398                	sw	a4,0(a5)
}
 8006150:	0001                	nop
 8006152:	4472                	lw	s0,28(sp)
 8006154:	6105                	addi	sp,sp,32
 8006156:	8082                	ret

08006158 <QSPI_Init>:
  * \brief      Initialize QSPI parameter.
  * \param[in]  QSPIx where x can be to select the QSPI peripheral number.
  * \param[in]  QSPI_Struct QSPI parameter initialization stuct members of the structure.
  */
void QSPI_Init(QSPI_TypeDef* QSPIx, QSPI_InitTypeDef* QSPI_Struct)
{
 8006158:	7179                	addi	sp,sp,-48
 800615a:	d622                	sw	s0,44(sp)
 800615c:	1800                	addi	s0,sp,48
 800615e:	fca42e23          	sw	a0,-36(s0)
 8006162:	fcb42c23          	sw	a1,-40(s0)
    assert_param(IS_QSPI_SPI_FMT_LEN(QSPI_Struct->DataSize));
    assert_param(IS_QSPI_SPI_FMT_PROTO(QSPI_Struct->ProtolMode));
    assert_param(IS_QSPI_SPI_CR_MODE(QSPI_Struct->DevMode));
    assert_param(IS_QSPI_SPI_CR_SSM(QSPI_Struct->SSM));

    uint32_t reg = 0U;
 8006166:	fe042623          	sw	zero,-20(s0)
    uint32_t reg_cr = 0U;
 800616a:	fe042423          	sw	zero,-24(s0)
    /* Set  SCKDIV register according to QSPI BaudRatePrescaler value */
    QSPIx->SCKDIV = QSPI_Struct->SCKDIV;
 800616e:	fd842783          	lw	a5,-40(s0)
 8006172:	4398                	lw	a4,0(a5)
 8006174:	fdc42783          	lw	a5,-36(s0)
 8006178:	c398                	sw	a4,0(a5)
    /* Configure QSPIx  CPOL bit */
    QSPIx->SCKMODE |= QSPI_Struct->CPOL;
 800617a:	fdc42783          	lw	a5,-36(s0)
 800617e:	43d8                	lw	a4,4(a5)
 8006180:	fd842783          	lw	a5,-40(s0)
 8006184:	47dc                	lw	a5,12(a5)
 8006186:	8f5d                	or	a4,a4,a5
 8006188:	fdc42783          	lw	a5,-36(s0)
 800618c:	c3d8                	sw	a4,4(a5)
    /* Configure QSPIx  CPHA bit */
    QSPIx->SCKMODE |= QSPI_Struct->CPHA;
 800618e:	fdc42783          	lw	a5,-36(s0)
 8006192:	43d8                	lw	a4,4(a5)
 8006194:	fd842783          	lw	a5,-40(s0)
 8006198:	4b9c                	lw	a5,16(a5)
 800619a:	8f5d                	or	a4,a4,a5
 800619c:	fdc42783          	lw	a5,-36(s0)
 80061a0:	c3d8                	sw	a4,4(a5)

    /* Configure QSPIx CS mode */
    reg = QSPIx->CSMODE;
 80061a2:	fdc42783          	lw	a5,-36(s0)
 80061a6:	4f9c                	lw	a5,24(a5)
 80061a8:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_CSMODE_Clear_Mask;
 80061ac:	fec42783          	lw	a5,-20(s0)
 80061b0:	9bf1                	andi	a5,a5,-4
 80061b2:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_Struct->CSMode);
 80061b6:	fd842783          	lw	a5,-40(s0)
 80061ba:	479c                	lw	a5,8(a5)
 80061bc:	fec42703          	lw	a4,-20(s0)
 80061c0:	8fd9                	or	a5,a5,a4
 80061c2:	fef42623          	sw	a5,-20(s0)
    QSPIx->CSMODE = reg;
 80061c6:	fdc42783          	lw	a5,-36(s0)
 80061ca:	fec42703          	lw	a4,-20(s0)
 80061ce:	cf98                	sw	a4,24(a5)

    /* Configure QSPIx direction, first transmitted ,datasize ,Protol*/
    reg = 0;
 80061d0:	fe042623          	sw	zero,-20(s0)
    reg = QSPIx->FMT;
 80061d4:	fdc42783          	lw	a5,-36(s0)
 80061d8:	43bc                	lw	a5,64(a5)
 80061da:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_FMT_Clear_Mask;
 80061de:	fec42703          	lw	a4,-20(s0)
 80061e2:	ffc007b7          	lui	a5,0xffc00
 80061e6:	8ff9                	and	a5,a5,a4
 80061e8:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_Struct->Endian | QSPI_Struct->DataSize | QSPI_Struct->ProtolMode);
 80061ec:	fd842783          	lw	a5,-40(s0)
 80061f0:	57d8                	lw	a4,44(a5)
 80061f2:	fd842783          	lw	a5,-40(s0)
 80061f6:	5b9c                	lw	a5,48(a5)
 80061f8:	8f5d                	or	a4,a4,a5
 80061fa:	fd842783          	lw	a5,-40(s0)
 80061fe:	579c                	lw	a5,40(a5)
 8006200:	8fd9                	or	a5,a5,a4
 8006202:	fec42703          	lw	a4,-20(s0)
 8006206:	8fd9                	or	a5,a5,a4
 8006208:	fef42623          	sw	a5,-20(s0)
    QSPIx->FMT = reg;
 800620c:	fdc42783          	lw	a5,-36(s0)
 8006210:	fec42703          	lw	a4,-20(s0)
 8006214:	c3b8                	sw	a4,64(a5)

    /* Configure QSPIx force*/
    reg = 0;
 8006216:	fe042623          	sw	zero,-20(s0)
    reg = QSPIx->FORCE;
 800621a:	fdc42783          	lw	a5,-36(s0)
 800621e:	47dc                	lw	a5,12(a5)
 8006220:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_FORCE_Clear_Mask;
 8006224:	fec42783          	lw	a5,-20(s0)
 8006228:	9b81                	andi	a5,a5,-32
 800622a:	fef42623          	sw	a5,-20(s0)
    reg |= QSPI_Struct->Force;
 800622e:	fd842783          	lw	a5,-40(s0)
 8006232:	5bdc                	lw	a5,52(a5)
 8006234:	fec42703          	lw	a4,-20(s0)
 8006238:	8fd9                	or	a5,a5,a4
 800623a:	fef42623          	sw	a5,-20(s0)
    QSPIx->FORCE = reg;
 800623e:	fdc42783          	lw	a5,-36(s0)
 8006242:	fec42703          	lw	a4,-20(s0)
 8006246:	c7d8                	sw	a4,12(a5)

    /* Configure QSPIxMSTR bits and SSM bits according to  DevMode and  SSM value*/
    reg_cr = QSPIx->CR;
 8006248:	fdc42783          	lw	a5,-36(s0)
 800624c:	0847a783          	lw	a5,132(a5) # ffc00084 <_data_lma+0xdfbc828c>
 8006250:	fef42423          	sw	a5,-24(s0)
    reg_cr &= ~ QSPI_CR_Clear_Mask;
 8006254:	fe842783          	lw	a5,-24(s0)
 8006258:	f807f793          	andi	a5,a5,-128
 800625c:	fef42423          	sw	a5,-24(s0)
    reg_cr |= (QSPI_Struct->DevMode | QSPI_Struct->SSM | QSPI_CR_CSOE_ENABLE | QSPI_CR_CSI_OFF );
 8006260:	fd842783          	lw	a5,-40(s0)
 8006264:	43d8                	lw	a4,4(a5)
 8006266:	fd842783          	lw	a5,-40(s0)
 800626a:	4bdc                	lw	a5,20(a5)
 800626c:	8f5d                	or	a4,a4,a5
 800626e:	fe842783          	lw	a5,-24(s0)
 8006272:	8fd9                	or	a5,a5,a4
 8006274:	0187e793          	ori	a5,a5,24
 8006278:	fef42423          	sw	a5,-24(s0)
    reg_cr |= (QSPI_Struct->Tx_DMA | QSPI_Struct->Rx_DMA | QSPI_Struct->TxDmaCont | QSPI_Struct->RxDmaCont);
 800627c:	fd842783          	lw	a5,-40(s0)
 8006280:	4f98                	lw	a4,24(a5)
 8006282:	fd842783          	lw	a5,-40(s0)
 8006286:	4fdc                	lw	a5,28(a5)
 8006288:	8f5d                	or	a4,a4,a5
 800628a:	fd842783          	lw	a5,-40(s0)
 800628e:	539c                	lw	a5,32(a5)
 8006290:	8f5d                	or	a4,a4,a5
 8006292:	fd842783          	lw	a5,-40(s0)
 8006296:	53dc                	lw	a5,36(a5)
 8006298:	8fd9                	or	a5,a5,a4
 800629a:	fe842703          	lw	a4,-24(s0)
 800629e:	8fd9                	or	a5,a5,a4
 80062a0:	fef42423          	sw	a5,-24(s0)
    QSPIx->CR = reg_cr;
 80062a4:	fdc42783          	lw	a5,-36(s0)
 80062a8:	fe842703          	lw	a4,-24(s0)
 80062ac:	08e7a223          	sw	a4,132(a5)

}
 80062b0:	0001                	nop
 80062b2:	5432                	lw	s0,44(sp)
 80062b4:	6145                	addi	sp,sp,48
 80062b6:	8082                	ret

080062b8 <QSPI_StructInit>:
/**
  * \brief  Fills each QSPI_InitTypeDef member with its default value.
  * \param  QSPI_Struct pointer to a QSPI_InitTypeDef structure which will be initialized.
  */
void QSPI_StructInit(QSPI_InitTypeDef* QSPI_Struct)
{
 80062b8:	1101                	addi	sp,sp,-32
 80062ba:	ce22                	sw	s0,28(sp)
 80062bc:	1000                	addi	s0,sp,32
 80062be:	fea42623          	sw	a0,-20(s0)
    /*--------------- Reset QSPI init structure parameters values -----------------*/
    /* Initialize the ProtolMode member */
    QSPI_Struct->ProtolMode =QSPI_FMT_PROTO_SINGLE;
 80062c2:	fec42783          	lw	a5,-20(s0)
 80062c6:	0207a423          	sw	zero,40(a5)

    /* initialize the DevMode member */
    QSPI_Struct->DevMode =QSPI_CR_MODE_MASTER;
 80062ca:	fec42783          	lw	a5,-20(s0)
 80062ce:	4705                	li	a4,1
 80062d0:	c3d8                	sw	a4,4(a5)

    /* initialize the DataSize member */
    QSPI_Struct->DataSize =QSPI_FMT_LEN_8B;
 80062d2:	fec42783          	lw	a5,-20(s0)
 80062d6:	00080737          	lui	a4,0x80
 80062da:	db98                	sw	a4,48(a5)
    /* Initialize the CPOL member */
    QSPI_Struct->CPOL =QSPI_SCKMODE_CPOL_LOW ;
 80062dc:	fec42783          	lw	a5,-20(s0)
 80062e0:	0007a623          	sw	zero,12(a5)
    /* Initialize the CPHA member */
    QSPI_Struct->CPHA =QSPI_SCKMODE_CPHA_EDGE1;
 80062e4:	fec42783          	lw	a5,-20(s0)
 80062e8:	0007a823          	sw	zero,16(a5)
    /* Initialize the SSM member */
    QSPI_Struct->SSM =QSPI_CR_SSM_HARD;
 80062ec:	fec42783          	lw	a5,-20(s0)
 80062f0:	0007aa23          	sw	zero,20(a5)
    /* Initialize the SCKDIV member */
    QSPI_Struct->SCKDIV =QSPI_SCKDIV_PRESCALER_4;
 80062f4:	fec42783          	lw	a5,-20(s0)
 80062f8:	4705                	li	a4,1
 80062fa:	c398                	sw	a4,0(a5)
    /* Initialize the Endian member */
    QSPI_Struct->Endian =QSPI_FMT_ENDIAN_MSB;
 80062fc:	fec42783          	lw	a5,-20(s0)
 8006300:	0207a623          	sw	zero,44(a5)
    /* Initialize the CSModet member */
    QSPI_Struct->CSMode =QSPI_CSMODE_MODE_AUTO;
 8006304:	fec42783          	lw	a5,-20(s0)
 8006308:	0007a423          	sw	zero,8(a5)
    /* Initialize the Force member */
    QSPI_Struct->Force =QSPI_FORCE_EN;
 800630c:	fec42783          	lw	a5,-20(s0)
 8006310:	4705                	li	a4,1
 8006312:	dbd8                	sw	a4,52(a5)
    QSPI_Struct->Tx_DMA =QSPI_CR_DMA_TX_DISABLE;
 8006314:	fec42783          	lw	a5,-20(s0)
 8006318:	0007ac23          	sw	zero,24(a5)
    QSPI_Struct->Rx_DMA =QSPI_CR_DMA_RX_DISABLE;
 800631c:	fec42783          	lw	a5,-20(s0)
 8006320:	0007ae23          	sw	zero,28(a5)
    QSPI_Struct->TxDmaCont =QSPI_CR_DMA_TCONTINOUS_MODE_DISABLE;
 8006324:	fec42783          	lw	a5,-20(s0)
 8006328:	0207a023          	sw	zero,32(a5)
    QSPI_Struct->RxDmaCont =QSPI_CR_DMA_RCONTINOUS_MODE_DISABLE;
 800632c:	fec42783          	lw	a5,-20(s0)
 8006330:	0207a223          	sw	zero,36(a5)
}
 8006334:	0001                	nop
 8006336:	4472                	lw	s0,28(sp)
 8006338:	6105                	addi	sp,sp,32
 800633a:	8082                	ret

0800633c <QSPI_DirectionConfig>:
  *  This parameter can be one of the following values
  *     \arg QSPI_FMT_DIR_TX Selects Tx transmission direction.
  *     \arg QSPI_FMT_DIR_RX Selects Rx receive direction.
  */
void QSPI_DirectionConfig(QSPI_TypeDef* QSPIx, uint32_t Direction)
{
 800633c:	1101                	addi	sp,sp,-32
 800633e:	ce22                	sw	s0,28(sp)
 8006340:	1000                	addi	s0,sp,32
 8006342:	fea42623          	sw	a0,-20(s0)
 8006346:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_SPI_FMT_DIR(Direction));

    if (Direction ==QSPI_FMT_DIR_TX) {
 800634a:	fe842703          	lw	a4,-24(s0)
 800634e:	47a1                	li	a5,8
 8006350:	00f71b63          	bne	a4,a5,8006366 <QSPI_DirectionConfig+0x2a>
        /* Set the Tx/Rx mode */
        QSPIx->FMT |=QSPI_FMT_DIR_TX;
 8006354:	fec42783          	lw	a5,-20(s0)
 8006358:	43bc                	lw	a5,64(a5)
 800635a:	0087e713          	ori	a4,a5,8
 800635e:	fec42783          	lw	a5,-20(s0)
 8006362:	c3b8                	sw	a4,64(a5)
    } else {
        /* Set the Rx only mode */
        QSPIx->FMT &= (~QSPI_FMT_DIR_TX);
    }
}
 8006364:	a809                	j	8006376 <QSPI_DirectionConfig+0x3a>
        QSPIx->FMT &= (~QSPI_FMT_DIR_TX);
 8006366:	fec42783          	lw	a5,-20(s0)
 800636a:	43bc                	lw	a5,64(a5)
 800636c:	ff77f713          	andi	a4,a5,-9
 8006370:	fec42783          	lw	a5,-20(s0)
 8006374:	c3b8                	sw	a4,64(a5)
}
 8006376:	0001                	nop
 8006378:	4472                	lw	s0,28(sp)
 800637a:	6105                	addi	sp,sp,32
 800637c:	8082                	ret

0800637e <QSPI_GetFlag>:
  *    \arg QSPI_STATUS_RX_DONE
  * \retval  The specified QSPI flag status, 
  *          the value can be SET or RESET.
  */
FlagStatus QSPI_GetFlag(QSPI_TypeDef* QSPIx, uint32_t QSPI_FLAG)
{
 800637e:	1101                	addi	sp,sp,-32
 8006380:	ce22                	sw	s0,28(sp)
 8006382:	1000                	addi	s0,sp,32
 8006384:	fea42623          	sw	a0,-20(s0)
 8006388:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));

    /* Check the status of the specified QSPI flag */
    if ((QSPIx->STATUS & QSPI_FLAG) != RESET) {
 800638c:	fec42783          	lw	a5,-20(s0)
 8006390:	5ff8                	lw	a4,124(a5)
 8006392:	fe842783          	lw	a5,-24(s0)
 8006396:	8ff9                	and	a5,a5,a4
 8006398:	c399                	beqz	a5,800639e <QSPI_GetFlag+0x20>
        /* QSPI_FLAG is set */
        return SET;
 800639a:	4785                	li	a5,1
 800639c:	a011                	j	80063a0 <QSPI_GetFlag+0x22>
    } else {
        /* QSPI_FLAG is reset */
        return RESET;
 800639e:	4781                	li	a5,0
    }
}
 80063a0:	853e                	mv	a0,a5
 80063a2:	4472                	lw	s0,28(sp)
 80063a4:	6105                	addi	sp,sp,32
 80063a6:	8082                	ret

080063a8 <QSPI_CSModeConfig>:
  *     \arg AUTO CS is automatically controlled by the hardware.
  *     \arg HOLD CS is controlled by CSIDCSDefCSMode and QSPI_FCTRL.
  *     \arg OFF CS is controlled by CSIDCSDef and CSMode.
  */
void QSPI_CSModeConfig(QSPI_TypeDef* QSPIx, uint32_t CsMode)
{
 80063a8:	1101                	addi	sp,sp,-32
 80063aa:	ce22                	sw	s0,28(sp)
 80063ac:	1000                	addi	s0,sp,32
 80063ae:	fea42623          	sw	a0,-20(s0)
 80063b2:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_SPI_CSMODE_MODE(CsMode));

    /* Set CSmode */
    QSPIx->CSMODE = CsMode;
 80063b6:	fec42783          	lw	a5,-20(s0)
 80063ba:	fe842703          	lw	a4,-24(s0)
 80063be:	cf98                	sw	a4,24(a5)
}
 80063c0:	0001                	nop
 80063c2:	4472                	lw	s0,28(sp)
 80063c4:	6105                	addi	sp,sp,32
 80063c6:	8082                	ret

080063c8 <QSPI_SendData>:
  * \brief      Transmits a Data through the QSPIx peripheral.
  * \param[in]  QSPIx where x can be to select the QSPI peripheral number.
  * \param[in]  Data Data to be transmitted.
  */
void QSPI_SendData(QSPI_TypeDef* QSPIx, uint32_t Data)
{
 80063c8:	1101                	addi	sp,sp,-32
 80063ca:	ce22                	sw	s0,28(sp)
 80063cc:	1000                	addi	s0,sp,32
 80063ce:	fea42623          	sw	a0,-20(s0)
 80063d2:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_DATA(Data));

    /* Write in the TXDATA register the data to be sent */
    QSPIx->TXDATA = Data;
 80063d6:	fec42783          	lw	a5,-20(s0)
 80063da:	fe842703          	lw	a4,-24(s0)
 80063de:	c7b8                	sw	a4,72(a5)
}
 80063e0:	0001                	nop
 80063e2:	4472                	lw	s0,28(sp)
 80063e4:	6105                	addi	sp,sp,32
 80063e6:	8082                	ret

080063e8 <QSPI_ReceiveData>:
  * \brief      QSPI receive data function.
  * \param[in]  QSPIx where x can be to select the QSPI peripheral number.
  * \retval     The value of the received data.
  */
uint32_t QSPI_ReceiveData(QSPI_TypeDef* QSPIx)
{
 80063e8:	1101                	addi	sp,sp,-32
 80063ea:	ce22                	sw	s0,28(sp)
 80063ec:	1000                	addi	s0,sp,32
 80063ee:	fea42623          	sw	a0,-20(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));

    /* Return the data in the RXDATA register */
    return (uint32_t)(QSPIx->RXDATA);
 80063f2:	fec42783          	lw	a5,-20(s0)
 80063f6:	47fc                	lw	a5,76(a5)
}
 80063f8:	853e                	mv	a0,a5
 80063fa:	4472                	lw	s0,28(sp)
 80063fc:	6105                	addi	sp,sp,32
 80063fe:	8082                	ret

08006400 <QSPI_XIP_Init>:
  * \brief      Initialize QSPI_XIP parameter.
  * \param[in]  QSPI_XIPx where x can be to select the QSPI_XIP peripheral number.
  * \param[in]  QSPI_XIP_Struct QSPI_XIP parameter initialization stuct members of the structure.
  */
void QSPI_XIP_Init(QSPI_XIP_TypeDef* QSPI_XIPx, QSPI_XIP_InitTypeDef* QSPI_XIP_Struct)
{
 8006400:	7179                	addi	sp,sp,-48
 8006402:	d622                	sw	s0,44(sp)
 8006404:	1800                	addi	s0,sp,48
 8006406:	fca42e23          	sw	a0,-36(s0)
 800640a:	fcb42c23          	sw	a1,-40(s0)
    assert_param(IS_QSPI_XIP_SPI_FMT_LEN(QSPI_XIP_Struct->DataSize));
    assert_param(IS_QSPI_XIP_SPI_FMT_PROTO(QSPI_XIP_Struct->ProtolMode));
    assert_param(IS_QSPI_XIP_SPI_CR_MODE(QSPI_XIP_Struct->DevMode));
    assert_param(IS_QSPI_XIP_SPI_CR_SSM(QSPI_XIP_Struct->SSM));

    uint32_t reg = 0U;
 800640e:	fe042623          	sw	zero,-20(s0)
    uint32_t reg_cr = 0U;
 8006412:	fe042423          	sw	zero,-24(s0)
    /* Set  SCKDIV register according to QSPI_XIP BaudRatePrescaler value */
    QSPI_XIPx->SCKDIV = QSPI_XIP_Struct->SCKDIV;
 8006416:	fd842783          	lw	a5,-40(s0)
 800641a:	4398                	lw	a4,0(a5)
 800641c:	fdc42783          	lw	a5,-36(s0)
 8006420:	c398                	sw	a4,0(a5)
    /* Configure QSPI_XIPx  CPOL bit */
    QSPI_XIPx->SCKMODE |= QSPI_XIP_Struct->CPOL;
 8006422:	fdc42783          	lw	a5,-36(s0)
 8006426:	43d8                	lw	a4,4(a5)
 8006428:	fd842783          	lw	a5,-40(s0)
 800642c:	47dc                	lw	a5,12(a5)
 800642e:	8f5d                	or	a4,a4,a5
 8006430:	fdc42783          	lw	a5,-36(s0)
 8006434:	c3d8                	sw	a4,4(a5)
    /* Configure QSPI_XIPx  CPHA bit */
    QSPI_XIPx->SCKMODE |= QSPI_XIP_Struct->CPHA;
 8006436:	fdc42783          	lw	a5,-36(s0)
 800643a:	43d8                	lw	a4,4(a5)
 800643c:	fd842783          	lw	a5,-40(s0)
 8006440:	4b9c                	lw	a5,16(a5)
 8006442:	8f5d                	or	a4,a4,a5
 8006444:	fdc42783          	lw	a5,-36(s0)
 8006448:	c3d8                	sw	a4,4(a5)

    /* Configure QSPI_XIPx CS mode */
    reg = QSPI_XIPx->CSMODE;
 800644a:	fdc42783          	lw	a5,-36(s0)
 800644e:	4f9c                	lw	a5,24(a5)
 8006450:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_XIP_CSMODE_Clear_Mask;
 8006454:	fec42783          	lw	a5,-20(s0)
 8006458:	9bf1                	andi	a5,a5,-4
 800645a:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_XIP_Struct->CSMode);
 800645e:	fd842783          	lw	a5,-40(s0)
 8006462:	479c                	lw	a5,8(a5)
 8006464:	fec42703          	lw	a4,-20(s0)
 8006468:	8fd9                	or	a5,a5,a4
 800646a:	fef42623          	sw	a5,-20(s0)
    QSPI_XIPx->CSMODE = reg;
 800646e:	fdc42783          	lw	a5,-36(s0)
 8006472:	fec42703          	lw	a4,-20(s0)
 8006476:	cf98                	sw	a4,24(a5)

    /* Configure QSPI_XIPx direction, first transmitted ,datasize ,Protol*/
    reg = 0;
 8006478:	fe042623          	sw	zero,-20(s0)
    reg = QSPI_XIPx->FMT;
 800647c:	fdc42783          	lw	a5,-36(s0)
 8006480:	43bc                	lw	a5,64(a5)
 8006482:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_XIP_FMT_Clear_Mask;
 8006486:	fec42703          	lw	a4,-20(s0)
 800648a:	ffc007b7          	lui	a5,0xffc00
 800648e:	8ff9                	and	a5,a5,a4
 8006490:	fef42623          	sw	a5,-20(s0)
    reg |= (QSPI_XIP_Struct->Endian | QSPI_XIP_Struct->DataSize | QSPI_XIP_Struct->ProtolMode);
 8006494:	fd842783          	lw	a5,-40(s0)
 8006498:	4fd8                	lw	a4,28(a5)
 800649a:	fd842783          	lw	a5,-40(s0)
 800649e:	539c                	lw	a5,32(a5)
 80064a0:	8f5d                	or	a4,a4,a5
 80064a2:	fd842783          	lw	a5,-40(s0)
 80064a6:	4f9c                	lw	a5,24(a5)
 80064a8:	8fd9                	or	a5,a5,a4
 80064aa:	fec42703          	lw	a4,-20(s0)
 80064ae:	8fd9                	or	a5,a5,a4
 80064b0:	fef42623          	sw	a5,-20(s0)
    QSPI_XIPx->FMT = reg;
 80064b4:	fdc42783          	lw	a5,-36(s0)
 80064b8:	fec42703          	lw	a4,-20(s0)
 80064bc:	c3b8                	sw	a4,64(a5)

    /* Configure QSPI_XIPx force*/
    reg = 0;
 80064be:	fe042623          	sw	zero,-20(s0)
    reg = QSPI_XIPx->FORCE;
 80064c2:	fdc42783          	lw	a5,-36(s0)
 80064c6:	47dc                	lw	a5,12(a5)
 80064c8:	fef42623          	sw	a5,-20(s0)
    reg &= ~QSPI_XIP_FORCE_Clear_Mask;
 80064cc:	fec42783          	lw	a5,-20(s0)
 80064d0:	9b81                	andi	a5,a5,-32
 80064d2:	fef42623          	sw	a5,-20(s0)
    reg |= QSPI_XIP_Struct->Force;
 80064d6:	fd842783          	lw	a5,-40(s0)
 80064da:	53dc                	lw	a5,36(a5)
 80064dc:	fec42703          	lw	a4,-20(s0)
 80064e0:	8fd9                	or	a5,a5,a4
 80064e2:	fef42623          	sw	a5,-20(s0)
    QSPI_XIPx->FORCE = reg;
 80064e6:	fdc42783          	lw	a5,-36(s0)
 80064ea:	fec42703          	lw	a4,-20(s0)
 80064ee:	c7d8                	sw	a4,12(a5)

    /* Configure QSPI_XIPxMSTR bits and SSM bits according to  DevMode and  SSM value*/
    reg_cr = QSPI_XIPx->CR;
 80064f0:	fdc42783          	lw	a5,-36(s0)
 80064f4:	0847a783          	lw	a5,132(a5) # ffc00084 <_data_lma+0xdfbc828c>
 80064f8:	fef42423          	sw	a5,-24(s0)
    reg_cr &= ~ QSPI_XIP_CR_Clear_Mask;
 80064fc:	fe842783          	lw	a5,-24(s0)
 8006500:	f807f793          	andi	a5,a5,-128
 8006504:	fef42423          	sw	a5,-24(s0)
    reg_cr |= (QSPI_XIP_Struct->DevMode | QSPI_XIP_Struct->SSM | QSPI_XIP_CR_CSOE_ENABLE | QSPI_XIP_CR_CSI_OFF );
 8006508:	fd842783          	lw	a5,-40(s0)
 800650c:	43d8                	lw	a4,4(a5)
 800650e:	fd842783          	lw	a5,-40(s0)
 8006512:	4bdc                	lw	a5,20(a5)
 8006514:	8f5d                	or	a4,a4,a5
 8006516:	fe842783          	lw	a5,-24(s0)
 800651a:	8fd9                	or	a5,a5,a4
 800651c:	0187e793          	ori	a5,a5,24
 8006520:	fef42423          	sw	a5,-24(s0)
    QSPI_XIPx->CR = reg_cr;
 8006524:	fdc42783          	lw	a5,-36(s0)
 8006528:	fe842703          	lw	a4,-24(s0)
 800652c:	08e7a223          	sw	a4,132(a5)

    QSPI_XIPx->FCTRL &=QSPI_XIP_FCTRL_FLASH_DISABLE;
 8006530:	fdc42783          	lw	a5,-36(s0)
 8006534:	53bc                	lw	a5,96(a5)
 8006536:	fdc42783          	lw	a5,-36(s0)
 800653a:	0607a023          	sw	zero,96(a5)
}
 800653e:	0001                	nop
 8006540:	5432                	lw	s0,44(sp)
 8006542:	6145                	addi	sp,sp,48
 8006544:	8082                	ret

08006546 <QSPI_XIP_StructInit>:
/**
  * \brief  Fills each QSPI_XIP_InitTypeDef member with its default value.
  * \param  QSPI_XIP_Struct pointer to a QSPI_XIP_InitTypeDef structure which will be initialized.
  */
void QSPI_XIP_StructInit(QSPI_XIP_InitTypeDef* QSPI_XIP_Struct)
{
 8006546:	1101                	addi	sp,sp,-32
 8006548:	ce22                	sw	s0,28(sp)
 800654a:	1000                	addi	s0,sp,32
 800654c:	fea42623          	sw	a0,-20(s0)
    /*--------------- Reset QSPI_XIP init structure parameters values -----------------*/
    /* Initialize the ProtolMode member */
    QSPI_XIP_Struct->ProtolMode =QSPI_XIP_FMT_PROTO_SINGLE;
 8006550:	fec42783          	lw	a5,-20(s0)
 8006554:	0007ac23          	sw	zero,24(a5)

    /* initialize the DevMode member */
    QSPI_XIP_Struct->DevMode =QSPI_XIP_CR_MODE_MASTER;
 8006558:	fec42783          	lw	a5,-20(s0)
 800655c:	4705                	li	a4,1
 800655e:	c3d8                	sw	a4,4(a5)

    /* initialize the DataSize member */
    QSPI_XIP_Struct->DataSize =QSPI_XIP_FMT_LEN_8B;
 8006560:	fec42783          	lw	a5,-20(s0)
 8006564:	00080737          	lui	a4,0x80
 8006568:	d398                	sw	a4,32(a5)
    /* Initialize the CPOL member */
    QSPI_XIP_Struct->CPOL =QSPI_XIP_SCKMODE_CPOL_LOW ;
 800656a:	fec42783          	lw	a5,-20(s0)
 800656e:	0007a623          	sw	zero,12(a5)
    /* Initialize the CPHA member */
    QSPI_XIP_Struct->CPHA =QSPI_XIP_SCKMODE_CPHA_EDGE1;
 8006572:	fec42783          	lw	a5,-20(s0)
 8006576:	0007a823          	sw	zero,16(a5)
    /* Initialize the SSM member */
    QSPI_XIP_Struct->SSM =QSPI_XIP_CR_SSM_HARD;
 800657a:	fec42783          	lw	a5,-20(s0)
 800657e:	0007aa23          	sw	zero,20(a5)
    /* Initialize the SCKDIV member */
    QSPI_XIP_Struct->SCKDIV =QSPI_XIP_SCKDIV_PRESCALER_4;
 8006582:	fec42783          	lw	a5,-20(s0)
 8006586:	4705                	li	a4,1
 8006588:	c398                	sw	a4,0(a5)
    /* Initialize the Endian member */
    QSPI_XIP_Struct->Endian =QSPI_XIP_FMT_ENDIAN_MSB;
 800658a:	fec42783          	lw	a5,-20(s0)
 800658e:	0007ae23          	sw	zero,28(a5)
    /* Initialize the CSModet member */
    QSPI_XIP_Struct->CSMode =QSPI_XIP_CSMODE_MODE_AUTO;
 8006592:	fec42783          	lw	a5,-20(s0)
 8006596:	0007a423          	sw	zero,8(a5)
    /* Initialize the Force member */
    QSPI_XIP_Struct->Force =QSPI_XIP_FORCE_EN;
 800659a:	fec42783          	lw	a5,-20(s0)
 800659e:	4705                	li	a4,1
 80065a0:	d3d8                	sw	a4,36(a5)
}
 80065a2:	0001                	nop
 80065a4:	4472                	lw	s0,28(sp)
 80065a6:	6105                	addi	sp,sp,32
 80065a8:	8082                	ret

080065aa <QSPI_XIP_DirectionConfig>:
  *  This parameter can be one of the following values
  *     \arg QSPI_XIP_FMT_DIR_TX Selects Tx transmission direction.
  *     \arg QSPI_XIP_FMT_DIR_RX Selects Rx receive direction.
  */
void QSPI_XIP_DirectionConfig(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t Direction)
{
 80065aa:	1101                	addi	sp,sp,-32
 80065ac:	ce22                	sw	s0,28(sp)
 80065ae:	1000                	addi	s0,sp,32
 80065b0:	fea42623          	sw	a0,-20(s0)
 80065b4:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));
    assert_param(IS_QSPI_XIP_SPI_FMT_DIR(Direction));

    if (Direction ==QSPI_XIP_FMT_DIR_TX) {
 80065b8:	fe842703          	lw	a4,-24(s0)
 80065bc:	47a1                	li	a5,8
 80065be:	00f71b63          	bne	a4,a5,80065d4 <QSPI_XIP_DirectionConfig+0x2a>
        /* Set the Tx/Rx mode */
        QSPI_XIPx->FMT |=QSPI_XIP_FMT_DIR_TX;
 80065c2:	fec42783          	lw	a5,-20(s0)
 80065c6:	43bc                	lw	a5,64(a5)
 80065c8:	0087e713          	ori	a4,a5,8
 80065cc:	fec42783          	lw	a5,-20(s0)
 80065d0:	c3b8                	sw	a4,64(a5)
    } else {
        /* Set the Rx only mode */
        QSPI_XIPx->FMT &= (~QSPI_XIP_FMT_DIR_TX);
    }
}
 80065d2:	a809                	j	80065e4 <QSPI_XIP_DirectionConfig+0x3a>
        QSPI_XIPx->FMT &= (~QSPI_XIP_FMT_DIR_TX);
 80065d4:	fec42783          	lw	a5,-20(s0)
 80065d8:	43bc                	lw	a5,64(a5)
 80065da:	ff77f713          	andi	a4,a5,-9
 80065de:	fec42783          	lw	a5,-20(s0)
 80065e2:	c3b8                	sw	a4,64(a5)
}
 80065e4:	0001                	nop
 80065e6:	4472                	lw	s0,28(sp)
 80065e8:	6105                	addi	sp,sp,32
 80065ea:	8082                	ret

080065ec <QSPI_XIP_GetFlag>:
  *    \arg QSPI_XIP_STATUS_RX_DONE
  * \retval  The specified QSPI_XIP flag status, 
  *          the value can be SET or RESET.
  */
FlagStatus QSPI_XIP_GetFlag(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t QSPI_XIP_FLAG)
{
 80065ec:	1101                	addi	sp,sp,-32
 80065ee:	ce22                	sw	s0,28(sp)
 80065f0:	1000                	addi	s0,sp,32
 80065f2:	fea42623          	sw	a0,-20(s0)
 80065f6:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));

    /* Check the status of the specified QSPI_XIP flag */
    if ((QSPI_XIPx->STATUS & QSPI_XIP_FLAG) != RESET) {
 80065fa:	fec42783          	lw	a5,-20(s0)
 80065fe:	5ff8                	lw	a4,124(a5)
 8006600:	fe842783          	lw	a5,-24(s0)
 8006604:	8ff9                	and	a5,a5,a4
 8006606:	c399                	beqz	a5,800660c <QSPI_XIP_GetFlag+0x20>
        /* QSPI_XIP_FLAG is set */
        return SET;
 8006608:	4785                	li	a5,1
 800660a:	a011                	j	800660e <QSPI_XIP_GetFlag+0x22>
    } else {
        /* QSPI_XIP_FLAG is reset */
        return RESET;
 800660c:	4781                	li	a5,0
    }
}
 800660e:	853e                	mv	a0,a5
 8006610:	4472                	lw	s0,28(sp)
 8006612:	6105                	addi	sp,sp,32
 8006614:	8082                	ret

08006616 <QSPI_XIP_CSModeConfig>:
  *     \arg AUTO CS is automatically controlled by the hardware.
  *     \arg HOLD CS is controlled by CSIDCSDefCSMode and QSPI_XIP_FCTRL.
  *     \arg OFF CS is controlled by CSIDCSDef and CSMode.
  */
void QSPI_XIP_CSModeConfig(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t CsMode)
{
 8006616:	1101                	addi	sp,sp,-32
 8006618:	ce22                	sw	s0,28(sp)
 800661a:	1000                	addi	s0,sp,32
 800661c:	fea42623          	sw	a0,-20(s0)
 8006620:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));
    assert_param(IS_QSPI_XIP_SPI_CSMODE_MODE(CsMode));

    /* Set CSmode */
    QSPI_XIPx->CSMODE = CsMode;
 8006624:	fec42783          	lw	a5,-20(s0)
 8006628:	fe842703          	lw	a4,-24(s0)
 800662c:	cf98                	sw	a4,24(a5)
}
 800662e:	0001                	nop
 8006630:	4472                	lw	s0,28(sp)
 8006632:	6105                	addi	sp,sp,32
 8006634:	8082                	ret

08006636 <QSPI_XIP_SendData>:
  * \brief      Transmits a Data through the QSPI_XIPx peripheral.
  * \param[in]  QSPI_XIPx where x can be to select the QSPI_XIP peripheral number.
  * \param[in]  Data Data to be transmitted.
  */
void QSPI_XIP_SendData(QSPI_XIP_TypeDef* QSPI_XIPx, uint32_t Data)
{
 8006636:	1101                	addi	sp,sp,-32
 8006638:	ce22                	sw	s0,28(sp)
 800663a:	1000                	addi	s0,sp,32
 800663c:	fea42623          	sw	a0,-20(s0)
 8006640:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));
    assert_param(IS_QSPI_XIP_DATA(Data));

    /* Write in the TXDATA register the data to be sent */
    QSPI_XIPx->TXDATA = Data;
 8006644:	fec42783          	lw	a5,-20(s0)
 8006648:	fe842703          	lw	a4,-24(s0)
 800664c:	c7b8                	sw	a4,72(a5)
}
 800664e:	0001                	nop
 8006650:	4472                	lw	s0,28(sp)
 8006652:	6105                	addi	sp,sp,32
 8006654:	8082                	ret

08006656 <QSPI_XIP_ReceiveData>:
  * \brief      QSPI_XIP receive data function.
  * \param[in]  QSPI_XIPx where x can be to select the QSPI_XIP peripheral number.
  * \retval     The value of the received data.
  */
uint32_t QSPI_XIP_ReceiveData(QSPI_XIP_TypeDef* QSPI_XIPx)
{
 8006656:	1101                	addi	sp,sp,-32
 8006658:	ce22                	sw	s0,28(sp)
 800665a:	1000                	addi	s0,sp,32
 800665c:	fea42623          	sw	a0,-20(s0)
    /* Check the parameters */
    assert_param(IS_QSPI_XIP_ALL_PERIPH(QSPI_XIPx));

    /* Return the data in the RXDATA register */
    return (uint32_t)(QSPI_XIPx->RXDATA);
 8006660:	fec42783          	lw	a5,-20(s0)
 8006664:	47fc                	lw	a5,76(a5)
}
 8006666:	853e                	mv	a0,a5
 8006668:	4472                	lw	s0,28(sp)
 800666a:	6105                	addi	sp,sp,32
 800666c:	8082                	ret

0800666e <USART_Init>:
  *         USART0, USART1.
  * \param  USART_InitStruct pointer to a USART_InitTypeDef structure
  *         that contains the configuration information for the specified USART periphera.
  */
void USART_Init(USART_TypeDef *USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800666e:	7139                	addi	sp,sp,-64
 8006670:	de22                	sw	s0,60(sp)
 8006672:	0080                	addi	s0,sp,64
 8006674:	fca42623          	sw	a0,-52(s0)
 8006678:	fcb42423          	sw	a1,-56(s0)
    assert_param(IS_USART_UART_TXCTRL_CFG_STOP_BIT(USART_InitStruct->USART_StopBits));
    assert_param(IS_USART_UART_TXCTRL_TXEN(USART_InitStruct->USART_TX_CTL));
    assert_param(IS_USART_UART_RXCTRL_RXEN(USART_InitStruct->USART_RX_CTL));
    assert_param(IS_USART_UART_SETUP_BIT_LENGTH(USART_InitStruct->USART_WordLength));
    assert_param(IS_USART_UART_SETUP_PARITY_EN(USART_InitStruct->USART_Parity));
    uint32_t version = USARTx->IP_VERSION;
 800667c:	fcc42783          	lw	a5,-52(s0)
 8006680:	0807a783          	lw	a5,128(a5)
 8006684:	fef42223          	sw	a5,-28(s0)
    uint32_t reg = 0U;
 8006688:	fe042623          	sw	zero,-20(s0)
    uint32_t integer_div = 0;
 800668c:	fe042023          	sw	zero,-32(s0)
    uint32_t fraction_div = 0;
 8006690:	fe042423          	sw	zero,-24(s0)
    float temp_div = 0.0;
 8006694:	fc042e23          	sw	zero,-36(s0)
    integer_div = SystemCoreClock / USART_InitStruct->USART_BaudRate - 1;
 8006698:	80c1a703          	lw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
 800669c:	fc842783          	lw	a5,-56(s0)
 80066a0:	439c                	lw	a5,0(a5)
 80066a2:	02f757b3          	divu	a5,a4,a5
 80066a6:	17fd                	addi	a5,a5,-1
 80066a8:	fef42023          	sw	a5,-32(s0)
    if(version > 0x010000) {
 80066ac:	fe442703          	lw	a4,-28(s0)
 80066b0:	67c1                	lui	a5,0x10
 80066b2:	0ee7f663          	bgeu	a5,a4,800679e <USART_Init+0x130>
        temp_div = (float)(SystemCoreClock ) / USART_InitStruct->USART_BaudRate - 1;
 80066b6:	80c1a783          	lw	a5,-2036(gp) # 8117e2c <SystemCoreClock>
 80066ba:	d017f753          	fcvt.s.wu	fa4,a5
 80066be:	fc842783          	lw	a5,-56(s0)
 80066c2:	439c                	lw	a5,0(a5)
 80066c4:	d017f7d3          	fcvt.s.wu	fa5,a5
 80066c8:	18f77753          	fdiv.s	fa4,fa4,fa5
 80066cc:	a581a787          	flw	fa5,-1448(gp) # 8118078 <_global_impure_ptr+0x58>
 80066d0:	08f777d3          	fsub.s	fa5,fa4,fa5
 80066d4:	fcf42e27          	fsw	fa5,-36(s0)
        temp_div = temp_div - (int)temp_div;
 80066d8:	fdc42787          	flw	fa5,-36(s0)
 80066dc:	c00797d3          	fcvt.w.s	a5,fa5,rtz
 80066e0:	d007f7d3          	fcvt.s.w	fa5,a5
 80066e4:	fdc42707          	flw	fa4,-36(s0)
 80066e8:	08f777d3          	fsub.s	fa5,fa4,fa5
 80066ec:	fcf42e27          	fsw	fa5,-36(s0)
        if (temp_div >= 0.875) {
 80066f0:	fdc42707          	flw	fa4,-36(s0)
 80066f4:	a5c1a787          	flw	fa5,-1444(gp) # 811807c <_global_impure_ptr+0x5c>
 80066f8:	a0e787d3          	fle.s	a5,fa5,fa4
 80066fc:	c789                	beqz	a5,8006706 <USART_Init+0x98>
            fraction_div = 7;
 80066fe:	479d                	li	a5,7
 8006700:	fef42423          	sw	a5,-24(s0)
 8006704:	a051                	j	8006788 <USART_Init+0x11a>
        } else if (temp_div >= 0.75) {
 8006706:	fdc42707          	flw	fa4,-36(s0)
 800670a:	a601a787          	flw	fa5,-1440(gp) # 8118080 <_global_impure_ptr+0x60>
 800670e:	a0e787d3          	fle.s	a5,fa5,fa4
 8006712:	c789                	beqz	a5,800671c <USART_Init+0xae>
            fraction_div = 6;
 8006714:	4799                	li	a5,6
 8006716:	fef42423          	sw	a5,-24(s0)
 800671a:	a0bd                	j	8006788 <USART_Init+0x11a>
        } else if (temp_div >= 0.625) {
 800671c:	fdc42707          	flw	fa4,-36(s0)
 8006720:	a641a787          	flw	fa5,-1436(gp) # 8118084 <_global_impure_ptr+0x64>
 8006724:	a0e787d3          	fle.s	a5,fa5,fa4
 8006728:	c789                	beqz	a5,8006732 <USART_Init+0xc4>
            fraction_div = 5;
 800672a:	4795                	li	a5,5
 800672c:	fef42423          	sw	a5,-24(s0)
 8006730:	a8a1                	j	8006788 <USART_Init+0x11a>
        } else if (temp_div >= 0.5) {
 8006732:	fdc42707          	flw	fa4,-36(s0)
 8006736:	a681a787          	flw	fa5,-1432(gp) # 8118088 <_global_impure_ptr+0x68>
 800673a:	a0e787d3          	fle.s	a5,fa5,fa4
 800673e:	c789                	beqz	a5,8006748 <USART_Init+0xda>
            fraction_div = 4;
 8006740:	4791                	li	a5,4
 8006742:	fef42423          	sw	a5,-24(s0)
 8006746:	a089                	j	8006788 <USART_Init+0x11a>
        } else if (temp_div >= 0.375) {
 8006748:	fdc42707          	flw	fa4,-36(s0)
 800674c:	a6c1a787          	flw	fa5,-1428(gp) # 811808c <_global_impure_ptr+0x6c>
 8006750:	a0e787d3          	fle.s	a5,fa5,fa4
 8006754:	c789                	beqz	a5,800675e <USART_Init+0xf0>
            fraction_div = 3;
 8006756:	478d                	li	a5,3
 8006758:	fef42423          	sw	a5,-24(s0)
 800675c:	a035                	j	8006788 <USART_Init+0x11a>
        } else if (temp_div >= 0.25) {
 800675e:	fdc42707          	flw	fa4,-36(s0)
 8006762:	a701a787          	flw	fa5,-1424(gp) # 8118090 <_global_impure_ptr+0x70>
 8006766:	a0e787d3          	fle.s	a5,fa5,fa4
 800676a:	c789                	beqz	a5,8006774 <USART_Init+0x106>
            fraction_div = 2;
 800676c:	4789                	li	a5,2
 800676e:	fef42423          	sw	a5,-24(s0)
 8006772:	a819                	j	8006788 <USART_Init+0x11a>
        } else if (temp_div >= 0.125) {
 8006774:	fdc42707          	flw	fa4,-36(s0)
 8006778:	a741a787          	flw	fa5,-1420(gp) # 8118094 <_global_impure_ptr+0x74>
 800677c:	a0e787d3          	fle.s	a5,fa5,fa4
 8006780:	c781                	beqz	a5,8006788 <USART_Init+0x11a>
            fraction_div = 1;
 8006782:	4785                	li	a5,1
 8006784:	fef42423          	sw	a5,-24(s0)
        }
        USARTx->DIV = ((integer_div << 3) | fraction_div);
 8006788:	fe042783          	lw	a5,-32(s0)
 800678c:	00379713          	slli	a4,a5,0x3
 8006790:	fe842783          	lw	a5,-24(s0)
 8006794:	8f5d                	or	a4,a4,a5
 8006796:	fcc42783          	lw	a5,-52(s0)
 800679a:	cf98                	sw	a4,24(a5)
 800679c:	a829                	j	80067b6 <USART_Init+0x148>
    }
    else {
        USARTx->DIV = SystemCoreClock / USART_InitStruct->USART_BaudRate - 1;
 800679e:	80c1a703          	lw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
 80067a2:	fc842783          	lw	a5,-56(s0)
 80067a6:	439c                	lw	a5,0(a5)
 80067a8:	02f757b3          	divu	a5,a4,a5
 80067ac:	fff78713          	addi	a4,a5,-1 # ffff <__HEAP_SIZE+0xf7ff>
 80067b0:	fcc42783          	lw	a5,-52(s0)
 80067b4:	cf98                	sw	a4,24(a5)
    }
    
    /* Configure USARTx TXCTRL */
    reg = USARTx->TXCTRL;
 80067b6:	fcc42783          	lw	a5,-52(s0)
 80067ba:	479c                	lw	a5,8(a5)
 80067bc:	fef42623          	sw	a5,-20(s0)
    reg &= ~(USART_TXCTRL_TXEN | USART_TXCTRL_CFG_STOP_BIT_MASK);
 80067c0:	fec42783          	lw	a5,-20(s0)
 80067c4:	9be1                	andi	a5,a5,-8
 80067c6:	fef42623          	sw	a5,-20(s0)
    reg |= (uint32_t)(USART_InitStruct->USART_TX_CTL | USART_InitStruct->USART_StopBits);
 80067ca:	fc842783          	lw	a5,-56(s0)
 80067ce:	4b98                	lw	a4,16(a5)
 80067d0:	fc842783          	lw	a5,-56(s0)
 80067d4:	479c                	lw	a5,8(a5)
 80067d6:	8fd9                	or	a5,a5,a4
 80067d8:	fec42703          	lw	a4,-20(s0)
 80067dc:	8fd9                	or	a5,a5,a4
 80067de:	fef42623          	sw	a5,-20(s0)
    USARTx->TXCTRL = reg;
 80067e2:	fcc42783          	lw	a5,-52(s0)
 80067e6:	fec42703          	lw	a4,-20(s0)
 80067ea:	c798                	sw	a4,8(a5)

    /* Configure USARTx RXCTRL */
    reg = 0;
 80067ec:	fe042623          	sw	zero,-20(s0)
    reg = USARTx->RXCTRL;
 80067f0:	fcc42783          	lw	a5,-52(s0)
 80067f4:	47dc                	lw	a5,12(a5)
 80067f6:	fef42623          	sw	a5,-20(s0)
    reg &= ~USART_RXCTRL_RXEN;
 80067fa:	fec42783          	lw	a5,-20(s0)
 80067fe:	9bf9                	andi	a5,a5,-2
 8006800:	fef42623          	sw	a5,-20(s0)
    reg |= (uint32_t)(USART_InitStruct->USART_RX_CTL);
 8006804:	fc842783          	lw	a5,-56(s0)
 8006808:	4bdc                	lw	a5,20(a5)
 800680a:	fec42703          	lw	a4,-20(s0)
 800680e:	8fd9                	or	a5,a5,a4
 8006810:	fef42623          	sw	a5,-20(s0)
    USARTx->RXCTRL = reg;
 8006814:	fcc42783          	lw	a5,-52(s0)
 8006818:	fec42703          	lw	a4,-20(s0)
 800681c:	c7d8                	sw	a4,12(a5)

    /* Configure USARTx SETUP */
    reg = 0;
 800681e:	fe042623          	sw	zero,-20(s0)
    reg = USARTx->SETUP;
 8006822:	fcc42783          	lw	a5,-52(s0)
 8006826:	4fdc                	lw	a5,28(a5)
 8006828:	fef42623          	sw	a5,-20(s0)
    reg &= ~(USART_SETUP_BIT_LENGTH_MASK | USART_SETUP_PARITY_EN | USART_SETUP_PARITY_SEL | USART_SETUP_RTSE | USART_SETUP_CTSE |USART_SETUP_FRACTION_BAUD);
 800682c:	fec42703          	lw	a4,-20(s0)
 8006830:	fff7a7b7          	lui	a5,0xfff7a
 8006834:	f8c78793          	addi	a5,a5,-116 # fff79f8c <_data_lma+0xdff42194>
 8006838:	8ff9                	and	a5,a5,a4
 800683a:	fef42623          	sw	a5,-20(s0)
    if(version >= 0x010000) {
 800683e:	fe442703          	lw	a4,-28(s0)
 8006842:	67c1                	lui	a5,0x10
 8006844:	00f76963          	bltu	a4,a5,8006856 <USART_Init+0x1e8>
        reg |= USART_SETUP_FRACTION_BAUD;     
 8006848:	fec42703          	lw	a4,-20(s0)
 800684c:	000807b7          	lui	a5,0x80
 8006850:	8fd9                	or	a5,a5,a4
 8006852:	fef42623          	sw	a5,-20(s0)
    }
    reg |= USART_SETUP_SEPARATE_EN_VAL(1);
 8006856:	fec42783          	lw	a5,-20(s0)
 800685a:	0047e793          	ori	a5,a5,4
 800685e:	fef42623          	sw	a5,-20(s0)
    reg |= (uint32_t)(USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity | USART_InitStruct->USART_HardwareFlowControl |            USART_InitStruct->USART_DMA_EN | USART_InitStruct->USART_RX_DMA_EN | USART_InitStruct->USART_SEPARATE_EN);
 8006862:	fc842783          	lw	a5,-56(s0)
 8006866:	43d8                	lw	a4,4(a5)
 8006868:	fc842783          	lw	a5,-56(s0)
 800686c:	47dc                	lw	a5,12(a5)
 800686e:	8f5d                	or	a4,a4,a5
 8006870:	fc842783          	lw	a5,-56(s0)
 8006874:	4f9c                	lw	a5,24(a5)
 8006876:	8f5d                	or	a4,a4,a5
 8006878:	fc842783          	lw	a5,-56(s0)
 800687c:	57dc                	lw	a5,44(a5)
 800687e:	8f5d                	or	a4,a4,a5
 8006880:	fc842783          	lw	a5,-56(s0)
 8006884:	5b9c                	lw	a5,48(a5)
 8006886:	8f5d                	or	a4,a4,a5
 8006888:	fc842783          	lw	a5,-56(s0)
 800688c:	5bdc                	lw	a5,52(a5)
 800688e:	8fd9                	or	a5,a5,a4
 8006890:	fec42703          	lw	a4,-20(s0)
 8006894:	8fd9                	or	a5,a5,a4
 8006896:	fef42623          	sw	a5,-20(s0)
    
    USARTx->RX_IDLE = USART_InitStruct->USART_RX_IDLE_Timeout;
 800689a:	fc842783          	lw	a5,-56(s0)
 800689e:	4fd8                	lw	a4,28(a5)
 80068a0:	fcc42783          	lw	a5,-52(s0)
 80068a4:	c3f8                	sw	a4,68(a5)
    USARTx->RX_WM = USART_InitStruct->USART_RX_WM_Timeout;
 80068a6:	fc842783          	lw	a5,-56(s0)
 80068aa:	5398                	lw	a4,32(a5)
 80068ac:	fcc42783          	lw	a5,-52(s0)
 80068b0:	c7b8                	sw	a4,72(a5)
    USARTx->TX_DATASIZE = USART_InitStruct->USART_TX_Data_Size;
 80068b2:	fc842783          	lw	a5,-56(s0)
 80068b6:	53d8                	lw	a4,36(a5)
 80068b8:	fcc42783          	lw	a5,-52(s0)
 80068bc:	cbf8                	sw	a4,84(a5)
    USARTx->RX_DATASIZE = USART_InitStruct->USART_RX_Data_Size;
 80068be:	fc842783          	lw	a5,-56(s0)
 80068c2:	5798                	lw	a4,40(a5)
 80068c4:	fcc42783          	lw	a5,-52(s0)
 80068c8:	cfb8                	sw	a4,88(a5)
    USARTx->SETUP = reg;
 80068ca:	fcc42783          	lw	a5,-52(s0)
 80068ce:	fec42703          	lw	a4,-20(s0)
 80068d2:	cfd8                	sw	a4,28(a5)
}
 80068d4:	0001                	nop
 80068d6:	5472                	lw	s0,60(sp)
 80068d8:	6121                	addi	sp,sp,64
 80068da:	8082                	ret

080068dc <USART_StructInit>:
  * \brief  Fills each USART_InitStruct member with its default value.
  * \param  USART_InitStruct pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 80068dc:	1101                	addi	sp,sp,-32
 80068de:	ce22                	sw	s0,28(sp)
 80068e0:	1000                	addi	s0,sp,32
 80068e2:	fea42623          	sw	a0,-20(s0)
    /* USART_InitStruct members default value */
    USART_InitStruct->USART_BaudRate = 115200;
 80068e6:	fec42783          	lw	a5,-20(s0)
 80068ea:	6771                	lui	a4,0x1c
 80068ec:	20070713          	addi	a4,a4,512 # 1c200 <__HEAP_SIZE+0x1ba00>
 80068f0:	c398                	sw	a4,0(a5)
    USART_InitStruct->USART_WordLength = USART_SETUP_BIT_LENGTH_8;
 80068f2:	fec42783          	lw	a5,-20(s0)
 80068f6:	03000713          	li	a4,48
 80068fa:	c3d8                	sw	a4,4(a5)
    USART_InitStruct->USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;
 80068fc:	fec42783          	lw	a5,-20(s0)
 8006900:	4709                	li	a4,2
 8006902:	c798                	sw	a4,8(a5)
    USART_InitStruct->USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;
 8006904:	fec42783          	lw	a5,-20(s0)
 8006908:	4705                	li	a4,1
 800690a:	cb98                	sw	a4,16(a5)
    USART_InitStruct->USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;
 800690c:	fec42783          	lw	a5,-20(s0)
 8006910:	4705                	li	a4,1
 8006912:	cbd8                	sw	a4,20(a5)
    USART_InitStruct->USART_Parity = USART_SETUP_PARITY_EN_DISABLE;
 8006914:	fec42783          	lw	a5,-20(s0)
 8006918:	0007a623          	sw	zero,12(a5) # 8000c <__HEAP_SIZE+0x7f80c>
    USART_InitStruct->USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE | USART_SETUP_CTSE_DISABLE;
 800691c:	fec42783          	lw	a5,-20(s0)
 8006920:	0007ac23          	sw	zero,24(a5)
    USART_InitStruct->USART_RX_IDLE_Timeout = 0xFF;
 8006924:	fec42783          	lw	a5,-20(s0)
 8006928:	0ff00713          	li	a4,255
 800692c:	cfd8                	sw	a4,28(a5)
    USART_InitStruct->USART_RX_WM_Timeout = 0xFF;
 800692e:	fec42783          	lw	a5,-20(s0)
 8006932:	0ff00713          	li	a4,255
 8006936:	d398                	sw	a4,32(a5)
    USART_InitStruct->USART_TX_Data_Size = USART_TX_DATASIZE_NUM_BYTE;
 8006938:	fec42783          	lw	a5,-20(s0)
 800693c:	0207a223          	sw	zero,36(a5)
    USART_InitStruct->USART_RX_Data_Size = USART_RX_DATASIZE_NUM_BYTE;
 8006940:	fec42783          	lw	a5,-20(s0)
 8006944:	0207a423          	sw	zero,40(a5)
    USART_InitStruct->USART_DMA_EN = 0;
 8006948:	fec42783          	lw	a5,-20(s0)
 800694c:	0207a623          	sw	zero,44(a5)
    USART_InitStruct->USART_RX_DMA_EN = 0 ;
 8006950:	fec42783          	lw	a5,-20(s0)
 8006954:	0207a823          	sw	zero,48(a5)
    USART_InitStruct->USART_SEPARATE_EN = 0;
 8006958:	fec42783          	lw	a5,-20(s0)
 800695c:	0207aa23          	sw	zero,52(a5)
}
 8006960:	0001                	nop
 8006962:	4472                	lw	s0,28(sp)
 8006964:	6105                	addi	sp,sp,32
 8006966:	8082                	ret

08006968 <USART_GetFlag>:
  *     \arg USART_STATUS_RX_BUSY
  * \retval SET: the specified USART flag is SET.
  * \retval RESET: the specified USART flag is RESET.
  */
FlagStatus USART_GetFlag(USART_TypeDef *USARTx, uint32_t USART_FLAG)
{
 8006968:	1101                	addi	sp,sp,-32
 800696a:	ce22                	sw	s0,28(sp)
 800696c:	1000                	addi	s0,sp,32
 800696e:	fea42623          	sw	a0,-20(s0)
 8006972:	feb42423          	sw	a1,-24(s0)
    /* Check the parameters */
    assert_param(IS_USART_ALL_PERIPH(USARTx));

    if (USARTx->STATUS & USART_FLAG) {
 8006976:	fec42783          	lw	a5,-20(s0)
 800697a:	4bd8                	lw	a4,20(a5)
 800697c:	fe842783          	lw	a5,-24(s0)
 8006980:	8ff9                	and	a5,a5,a4
 8006982:	c399                	beqz	a5,8006988 <USART_GetFlag+0x20>
        return SET;
 8006984:	4785                	li	a5,1
 8006986:	a011                	j	800698a <USART_GetFlag+0x22>
    } else {
        return RESET;
 8006988:	4781                	li	a5,0
    }
}
 800698a:	853e                	mv	a0,a5
 800698c:	4472                	lw	s0,28(sp)
 800698e:	6105                	addi	sp,sp,32
 8006990:	8082                	ret

08006992 <USART_SendData>:
  * \brief  Transmits single data through the USARTx peripheral.
  * \param  USARTx where x can be 0, 1 to select the USART peripheral.
  * \param  Data the data to transmit.
  */
void USART_SendData(USART_TypeDef *USARTx, uint8_t Data)
{
 8006992:	1101                	addi	sp,sp,-32
 8006994:	ce22                	sw	s0,28(sp)
 8006996:	1000                	addi	s0,sp,32
 8006998:	fea42623          	sw	a0,-20(s0)
 800699c:	87ae                	mv	a5,a1
 800699e:	fef405a3          	sb	a5,-21(s0)
    /* Check the parameters */
    assert_param(IS_USART_ALL_PERIPH(USARTx));
    assert_param(IS_USART_DATA(Data));

    while (USARTx->STATUS & USART_STATUS_FULL);
 80069a2:	0001                	nop
 80069a4:	fec42783          	lw	a5,-20(s0)
 80069a8:	4bd8                	lw	a4,20(a5)
 80069aa:	6791                	lui	a5,0x4
 80069ac:	8ff9                	and	a5,a5,a4
 80069ae:	fbfd                	bnez	a5,80069a4 <USART_SendData+0x12>
    USARTx->TXDATA = Data & 0xFF;
 80069b0:	feb44703          	lbu	a4,-21(s0)
 80069b4:	fec42783          	lw	a5,-20(s0)
 80069b8:	c398                	sw	a4,0(a5)
}
 80069ba:	0001                	nop
 80069bc:	4472                	lw	s0,28(sp)
 80069be:	6105                	addi	sp,sp,32
 80069c0:	8082                	ret

080069c2 <USART_ReceiveData>:
  * \brief  Returns the most recent received data by the USARTx peripheral.
  * \param  USARTx: where x can be 0, 1 to select the USART peripheral.
  * \return the received data.
  */
uint8_t USART_ReceiveData(USART_TypeDef *USARTx)
{
 80069c2:	7179                	addi	sp,sp,-48
 80069c4:	d622                	sw	s0,44(sp)
 80069c6:	1800                	addi	s0,sp,48
 80069c8:	fca42e23          	sw	a0,-36(s0)

    /* Check the parameters */
    assert_param(IS_USART_ALL_PERIPH(USARTx));

    do {
        reg = USARTx->STATUS;
 80069cc:	fdc42783          	lw	a5,-36(s0)
 80069d0:	4bdc                	lw	a5,20(a5)
 80069d2:	fef42623          	sw	a5,-20(s0)
    }
    while (reg & USART_STATUS_EMPTY);
 80069d6:	fec42703          	lw	a4,-20(s0)
 80069da:	67a1                	lui	a5,0x8
 80069dc:	8ff9                	and	a5,a5,a4
 80069de:	f7fd                	bnez	a5,80069cc <USART_ReceiveData+0xa>
    return (uint8_t)(USARTx->RXDATA & 0xFF);
 80069e0:	fdc42783          	lw	a5,-36(s0)
 80069e4:	43dc                	lw	a5,4(a5)
 80069e6:	0ff7f793          	zext.b	a5,a5
}
 80069ea:	853e                	mv	a0,a5
 80069ec:	5432                	lw	s0,44(sp)
 80069ee:	6145                	addi	sp,sp,48
 80069f0:	8082                	ret

080069f2 <_close>:

#undef errno
extern int errno;

__WEAK int _close(int fd)
{
 80069f2:	1101                	addi	sp,sp,-32
 80069f4:	ce22                	sw	s0,28(sp)
 80069f6:	1000                	addi	s0,sp,32
 80069f8:	fea42623          	sw	a0,-20(s0)
    errno = EBADF;
 80069fc:	081197b7          	lui	a5,0x8119
 8006a00:	4725                	li	a4,9
 8006a02:	74e7a623          	sw	a4,1868(a5) # 811974c <errno>
    return -1;
 8006a06:	57fd                	li	a5,-1
}
 8006a08:	853e                	mv	a0,a5
 8006a0a:	4472                	lw	s0,28(sp)
 8006a0c:	6105                	addi	sp,sp,32
 8006a0e:	8082                	ret

08006a10 <_fstat>:

#undef errno
extern int errno;

__WEAK int _fstat(int file, struct stat* st)
{
 8006a10:	1101                	addi	sp,sp,-32
 8006a12:	ce22                	sw	s0,28(sp)
 8006a14:	1000                	addi	s0,sp,32
 8006a16:	fea42623          	sw	a0,-20(s0)
 8006a1a:	feb42423          	sw	a1,-24(s0)
    if ((STDOUT_FILENO == file) || (STDERR_FILENO == file)) {
 8006a1e:	fec42703          	lw	a4,-20(s0)
 8006a22:	4785                	li	a5,1
 8006a24:	00f70763          	beq	a4,a5,8006a32 <_fstat+0x22>
 8006a28:	fec42703          	lw	a4,-20(s0)
 8006a2c:	4789                	li	a5,2
 8006a2e:	00f71863          	bne	a4,a5,8006a3e <_fstat+0x2e>
        st->st_mode = S_IFCHR;
 8006a32:	fe842783          	lw	a5,-24(s0)
 8006a36:	6709                	lui	a4,0x2
 8006a38:	c3d8                	sw	a4,4(a5)
        return 0;
 8006a3a:	4781                	li	a5,0
 8006a3c:	a039                	j	8006a4a <_fstat+0x3a>
    } else {
        errno = EBADF;
 8006a3e:	081197b7          	lui	a5,0x8119
 8006a42:	4725                	li	a4,9
 8006a44:	74e7a623          	sw	a4,1868(a5) # 811974c <errno>
        return -1;
 8006a48:	57fd                	li	a5,-1
    }
}
 8006a4a:	853e                	mv	a0,a5
 8006a4c:	4472                	lw	s0,28(sp)
 8006a4e:	6105                	addi	sp,sp,32
 8006a50:	8082                	ret

08006a52 <_isatty>:
/* See LICENSE of license details. */
#include "nuclei_sdk_soc.h"
#include <unistd.h>

__WEAK int _isatty(int fd)
{
 8006a52:	1101                	addi	sp,sp,-32
 8006a54:	ce22                	sw	s0,28(sp)
 8006a56:	1000                	addi	s0,sp,32
 8006a58:	fea42623          	sw	a0,-20(s0)
    return 1;
 8006a5c:	4785                	li	a5,1
}
 8006a5e:	853e                	mv	a0,a5
 8006a60:	4472                	lw	s0,28(sp)
 8006a62:	6105                	addi	sp,sp,32
 8006a64:	8082                	ret

08006a66 <_lseek>:

#undef errno
extern int errno;

__WEAK int _lseek(int file, int offset, int whence)
{
 8006a66:	1101                	addi	sp,sp,-32
 8006a68:	ce22                	sw	s0,28(sp)
 8006a6a:	1000                	addi	s0,sp,32
 8006a6c:	fea42623          	sw	a0,-20(s0)
 8006a70:	feb42423          	sw	a1,-24(s0)
 8006a74:	fec42223          	sw	a2,-28(s0)
    return 0;
 8006a78:	4781                	li	a5,0
}
 8006a7a:	853e                	mv	a0,a5
 8006a7c:	4472                	lw	s0,28(sp)
 8006a7e:	6105                	addi	sp,sp,32
 8006a80:	8082                	ret

08006a82 <getchar>:
#include "nuclei_sdk_hal.h"

#undef getchar

int getchar(void)
{
 8006a82:	1101                	addi	sp,sp,-32
 8006a84:	ce06                	sw	ra,28(sp)
 8006a86:	cc22                	sw	s0,24(sp)
 8006a88:	1000                	addi	s0,sp,32
    int dat;

    dat = (int)USART_ReceiveData(SOC_DEBUG_USART);
 8006a8a:	18000537          	lui	a0,0x18000
 8006a8e:	3f15                	jal	80069c2 <USART_ReceiveData>
 8006a90:	87aa                	mv	a5,a0
 8006a92:	fef42623          	sw	a5,-20(s0)
#ifdef UART_AUTO_ECHO
    USART_SendData(SOC_DEBUG_USART, (uint8_t)dat);
#endif
    return dat;
 8006a96:	fec42783          	lw	a5,-20(s0)
}
 8006a9a:	853e                	mv	a0,a5
 8006a9c:	40f2                	lw	ra,28(sp)
 8006a9e:	4462                	lw	s0,24(sp)
 8006aa0:	6105                	addi	sp,sp,32
 8006aa2:	8082                	ret

08006aa4 <_read>:

__WEAK ssize_t _read(int fd, void* ptr, size_t len)
{
 8006aa4:	7179                	addi	sp,sp,-48
 8006aa6:	d606                	sw	ra,44(sp)
 8006aa8:	d422                	sw	s0,40(sp)
 8006aaa:	1800                	addi	s0,sp,48
 8006aac:	fca42e23          	sw	a0,-36(s0)
 8006ab0:	fcb42c23          	sw	a1,-40(s0)
 8006ab4:	fcc42a23          	sw	a2,-44(s0)
    if (fd != STDIN_FILENO) {
 8006ab8:	fdc42783          	lw	a5,-36(s0)
 8006abc:	c399                	beqz	a5,8006ac2 <_read+0x1e>
        return -1;
 8006abe:	57fd                	li	a5,-1
 8006ac0:	a8b9                	j	8006b1e <_read+0x7a>
    }
    ssize_t cnt = 0;
 8006ac2:	fe042623          	sw	zero,-20(s0)
    uint8_t* readbuf = (uint8_t*)ptr;
 8006ac6:	fd842783          	lw	a5,-40(s0)
 8006aca:	fef42423          	sw	a5,-24(s0)
    for (cnt = 0; cnt < len; cnt ++) {
 8006ace:	fe042623          	sw	zero,-20(s0)
 8006ad2:	a835                	j	8006b0e <_read+0x6a>
        readbuf[cnt] = getchar();
 8006ad4:	377d                	jal	8006a82 <getchar>
 8006ad6:	86aa                	mv	a3,a0
 8006ad8:	fec42783          	lw	a5,-20(s0)
 8006adc:	fe842703          	lw	a4,-24(s0)
 8006ae0:	97ba                	add	a5,a5,a4
 8006ae2:	0ff6f713          	zext.b	a4,a3
 8006ae6:	00e78023          	sb	a4,0(a5)
        /* Return partial buffer if we get EOL */
        if (readbuf[cnt] == '\n') {
 8006aea:	fec42783          	lw	a5,-20(s0)
 8006aee:	fe842703          	lw	a4,-24(s0)
 8006af2:	97ba                	add	a5,a5,a4
 8006af4:	0007c703          	lbu	a4,0(a5)
 8006af8:	47a9                	li	a5,10
 8006afa:	00f71563          	bne	a4,a5,8006b04 <_read+0x60>
            return cnt;
 8006afe:	fec42783          	lw	a5,-20(s0)
 8006b02:	a831                	j	8006b1e <_read+0x7a>
    for (cnt = 0; cnt < len; cnt ++) {
 8006b04:	fec42783          	lw	a5,-20(s0)
 8006b08:	0785                	addi	a5,a5,1
 8006b0a:	fef42623          	sw	a5,-20(s0)
 8006b0e:	fec42783          	lw	a5,-20(s0)
 8006b12:	fd442703          	lw	a4,-44(s0)
 8006b16:	fae7efe3          	bltu	a5,a4,8006ad4 <_read+0x30>
        }
    }

    return cnt;
 8006b1a:	fec42783          	lw	a5,-20(s0)
}
 8006b1e:	853e                	mv	a0,a5
 8006b20:	50b2                	lw	ra,44(sp)
 8006b22:	5422                	lw	s0,40(sp)
 8006b24:	6145                	addi	sp,sp,48
 8006b26:	8082                	ret

08006b28 <_sbrk>:
#include <stdint.h>
#include <stddef.h>
#include <unistd.h>

__WEAK void* _sbrk(ptrdiff_t incr)
{
 8006b28:	1101                	addi	sp,sp,-32
 8006b2a:	ce22                	sw	s0,28(sp)
 8006b2c:	1000                	addi	s0,sp,32
 8006b2e:	fea42623          	sw	a0,-20(s0)
    extern char __heap_start[];
    extern char __heap_end[];
    static char* curbrk = __heap_start;

    if ((curbrk + incr < __heap_start) || (curbrk + incr > __heap_end)) {
 8006b32:	081187b7          	lui	a5,0x8118
 8006b36:	e287a703          	lw	a4,-472(a5) # 8117e28 <curbrk.0>
 8006b3a:	fec42783          	lw	a5,-20(s0)
 8006b3e:	973e                	add	a4,a4,a5
 8006b40:	0812b7b7          	lui	a5,0x812b
 8006b44:	ab078793          	addi	a5,a5,-1360 # 812aab0 <__heap_start>
 8006b48:	00f76f63          	bltu	a4,a5,8006b66 <_sbrk+0x3e>
 8006b4c:	081187b7          	lui	a5,0x8118
 8006b50:	e287a703          	lw	a4,-472(a5) # 8117e28 <curbrk.0>
 8006b54:	fec42783          	lw	a5,-20(s0)
 8006b58:	973e                	add	a4,a4,a5
 8006b5a:	081407b7          	lui	a5,0x8140
 8006b5e:	80078793          	addi	a5,a5,-2048 # 813f800 <__heap_end>
 8006b62:	00e7f463          	bgeu	a5,a4,8006b6a <_sbrk+0x42>
        return (void*)(-1);
 8006b66:	57fd                	li	a5,-1
 8006b68:	a02d                	j	8006b92 <_sbrk+0x6a>
    }

    curbrk += incr;
 8006b6a:	081187b7          	lui	a5,0x8118
 8006b6e:	e287a703          	lw	a4,-472(a5) # 8117e28 <curbrk.0>
 8006b72:	fec42783          	lw	a5,-20(s0)
 8006b76:	973e                	add	a4,a4,a5
 8006b78:	081187b7          	lui	a5,0x8118
 8006b7c:	e2e7a423          	sw	a4,-472(a5) # 8117e28 <curbrk.0>
    return (void*)(curbrk - incr);
 8006b80:	081187b7          	lui	a5,0x8118
 8006b84:	e287a703          	lw	a4,-472(a5) # 8117e28 <curbrk.0>
 8006b88:	fec42783          	lw	a5,-20(s0)
 8006b8c:	40f007b3          	neg	a5,a5
 8006b90:	97ba                	add	a5,a5,a4
}
 8006b92:	853e                	mv	a0,a5
 8006b94:	4472                	lw	s0,28(sp)
 8006b96:	6105                	addi	sp,sp,32
 8006b98:	8082                	ret

08006b9a <putchar>:
#include <nuclei_sdk_hal.h>

#undef putchar

int putchar(int dat)
{
 8006b9a:	1101                	addi	sp,sp,-32
 8006b9c:	ce06                	sw	ra,28(sp)
 8006b9e:	cc22                	sw	s0,24(sp)
 8006ba0:	1000                	addi	s0,sp,32
 8006ba2:	fea42623          	sw	a0,-20(s0)
    if (dat == '\n') {
 8006ba6:	fec42703          	lw	a4,-20(s0)
 8006baa:	47a9                	li	a5,10
 8006bac:	00f71663          	bne	a4,a5,8006bb8 <putchar+0x1e>
        USART_SendData(SOC_DEBUG_USART, '\r');
 8006bb0:	45b5                	li	a1,13
 8006bb2:	18000537          	lui	a0,0x18000
 8006bb6:	3bf1                	jal	8006992 <USART_SendData>
    }
    USART_SendData(SOC_DEBUG_USART, dat);
 8006bb8:	fec42783          	lw	a5,-20(s0)
 8006bbc:	0ff7f793          	zext.b	a5,a5
 8006bc0:	85be                	mv	a1,a5
 8006bc2:	18000537          	lui	a0,0x18000
 8006bc6:	33f1                	jal	8006992 <USART_SendData>
    return dat;
 8006bc8:	fec42783          	lw	a5,-20(s0)
}
 8006bcc:	853e                	mv	a0,a5
 8006bce:	40f2                	lw	ra,28(sp)
 8006bd0:	4462                	lw	s0,24(sp)
 8006bd2:	6105                	addi	sp,sp,32
 8006bd4:	8082                	ret

08006bd6 <_write>:

__WEAK ssize_t _write(int fd, const void* ptr, size_t len)
{
 8006bd6:	7179                	addi	sp,sp,-48
 8006bd8:	d606                	sw	ra,44(sp)
 8006bda:	d422                	sw	s0,40(sp)
 8006bdc:	1800                	addi	s0,sp,48
 8006bde:	fca42e23          	sw	a0,-36(s0)
 8006be2:	fcb42c23          	sw	a1,-40(s0)
 8006be6:	fcc42a23          	sw	a2,-44(s0)
    if (!isatty(fd)) {
 8006bea:	fdc42503          	lw	a0,-36(s0)
 8006bee:	4910f0ef          	jal	ra,801687e <isatty>
 8006bf2:	87aa                	mv	a5,a0
 8006bf4:	e399                	bnez	a5,8006bfa <_write+0x24>
        return -1;
 8006bf6:	57fd                	li	a5,-1
 8006bf8:	a835                	j	8006c34 <_write+0x5e>
    }

    const uint8_t* writebuf = (const uint8_t*)ptr;
 8006bfa:	fd842783          	lw	a5,-40(s0)
 8006bfe:	fef42423          	sw	a5,-24(s0)
    for (size_t i = 0; i < len; i++) {
 8006c02:	fe042623          	sw	zero,-20(s0)
 8006c06:	a839                	j	8006c24 <_write+0x4e>
        putchar((int)writebuf[i]);
 8006c08:	fe842703          	lw	a4,-24(s0)
 8006c0c:	fec42783          	lw	a5,-20(s0)
 8006c10:	97ba                	add	a5,a5,a4
 8006c12:	0007c783          	lbu	a5,0(a5)
 8006c16:	853e                	mv	a0,a5
 8006c18:	3749                	jal	8006b9a <putchar>
    for (size_t i = 0; i < len; i++) {
 8006c1a:	fec42783          	lw	a5,-20(s0)
 8006c1e:	0785                	addi	a5,a5,1
 8006c20:	fef42623          	sw	a5,-20(s0)
 8006c24:	fec42703          	lw	a4,-20(s0)
 8006c28:	fd442783          	lw	a5,-44(s0)
 8006c2c:	fcf76ee3          	bltu	a4,a5,8006c08 <_write+0x32>
    }
    return len;
 8006c30:	fd442783          	lw	a5,-44(s0)
}
 8006c34:	853e                	mv	a0,a5
 8006c36:	50b2                	lw	ra,44(sp)
 8006c38:	5422                	lw	s0,40(sp)
 8006c3a:	6145                	addi	sp,sp,48
 8006c3c:	8082                	ret

08006c3e <measure_cpu_freq>:
{
    return (uint64_t)SOC_TIMER_FREQ;
}

uint32_t measure_cpu_freq(uint32_t n)
{
 8006c3e:	7169                	addi	sp,sp,-304
 8006c40:	12112623          	sw	ra,300(sp)
 8006c44:	12812423          	sw	s0,296(sp)
 8006c48:	12912223          	sw	s1,292(sp)
 8006c4c:	13212023          	sw	s2,288(sp)
 8006c50:	11312e23          	sw	s3,284(sp)
 8006c54:	11412c23          	sw	s4,280(sp)
 8006c58:	11512a23          	sw	s5,276(sp)
 8006c5c:	11612823          	sw	s6,272(sp)
 8006c60:	11712623          	sw	s7,268(sp)
 8006c64:	11812423          	sw	s8,264(sp)
 8006c68:	11912223          	sw	s9,260(sp)
 8006c6c:	11a12023          	sw	s10,256(sp)
 8006c70:	dfee                	sw	s11,252(sp)
 8006c72:	1a00                	addi	s0,sp,304
 8006c74:	eca42e23          	sw	a0,-292(s0)
    return (uint64_t)SOC_TIMER_FREQ;
 8006c78:	6521                	lui	a0,0x8
 8006c7a:	4581                	li	a1,0
    uint32_t start_mcycle, delta_mcycle;
    uint32_t start_mtime, delta_mtime;
    uint64_t mtime_freq = get_timer_freq();
 8006c7c:	faa42c23          	sw	a0,-72(s0)
 8006c80:	fab42e23          	sw	a1,-68(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8006c84:	000305b7          	lui	a1,0x30
 8006c88:	f8b42c23          	sw	a1,-104(s0)
    high0 = __LW(addr + 4);
 8006c8c:	f9842583          	lw	a1,-104(s0)
 8006c90:	0591                	addi	a1,a1,4
 8006c92:	f8b42a23          	sw	a1,-108(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006c96:	f9442583          	lw	a1,-108(s0)
 8006c9a:	418c                	lw	a1,0(a1)
 8006c9c:	f8b42823          	sw	a1,-112(s0)
    return result;
 8006ca0:	f9042583          	lw	a1,-112(s0)
 8006ca4:	eeb42a23          	sw	a1,-268(s0)
 8006ca8:	f9842583          	lw	a1,-104(s0)
 8006cac:	f8b42623          	sw	a1,-116(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006cb0:	f8c42583          	lw	a1,-116(s0)
 8006cb4:	418c                	lw	a1,0(a1)
 8006cb6:	f8b42423          	sw	a1,-120(s0)
    return result;
 8006cba:	f8842583          	lw	a1,-120(s0)
    low = __LW(addr);
 8006cbe:	eeb42823          	sw	a1,-272(s0)
    high = __LW(addr + 4);
 8006cc2:	f9842583          	lw	a1,-104(s0)
 8006cc6:	0591                	addi	a1,a1,4
 8006cc8:	f8b42223          	sw	a1,-124(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006ccc:	f8442583          	lw	a1,-124(s0)
 8006cd0:	418c                	lw	a1,0(a1)
 8006cd2:	f8b42023          	sw	a1,-128(s0)
    return result;
 8006cd6:	f8042583          	lw	a1,-128(s0)
 8006cda:	eeb42623          	sw	a1,-276(s0)
    if (high0 != high) {
 8006cde:	ef442503          	lw	a0,-268(s0)
 8006ce2:	eec42583          	lw	a1,-276(s0)
 8006ce6:	00b50f63          	beq	a0,a1,8006d04 <measure_cpu_freq+0xc6>
 8006cea:	f9842583          	lw	a1,-104(s0)
 8006cee:	f6b42e23          	sw	a1,-132(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006cf2:	f7c42583          	lw	a1,-132(s0)
 8006cf6:	418c                	lw	a1,0(a1)
 8006cf8:	f6b42c23          	sw	a1,-136(s0)
    return result;
 8006cfc:	f7842583          	lw	a1,-136(s0)
        low = __LW(addr);
 8006d00:	eeb42823          	sw	a1,-272(s0)
    full = (((uint64_t)high) << 32) | low;
 8006d04:	eec42583          	lw	a1,-276(s0)
 8006d08:	8d2e                	mv	s10,a1
 8006d0a:	4d81                	li	s11,0
 8006d0c:	000d1393          	slli	t2,s10,0x0
 8006d10:	4301                	li	t1,0
 8006d12:	ef042583          	lw	a1,-272(s0)
 8006d16:	8a2e                	mv	s4,a1
 8006d18:	4a81                	li	s5,0
 8006d1a:	014365b3          	or	a1,t1,s4
 8006d1e:	f6b42823          	sw	a1,-144(s0)
 8006d22:	0153e5b3          	or	a1,t2,s5
 8006d26:	f6b42a23          	sw	a1,-140(s0)
    return full;
 8006d2a:	f7042503          	lw	a0,-144(s0)
 8006d2e:	f7442583          	lw	a1,-140(s0)

    uint32_t tmp = (uint32_t)SysTimer_GetLoadValue();
 8006d32:	faa42a23          	sw	a0,-76(s0)
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8006d36:	000305b7          	lui	a1,0x30
 8006d3a:	f6b42623          	sw	a1,-148(s0)
    high0 = __LW(addr + 4);
 8006d3e:	f6c42583          	lw	a1,-148(s0)
 8006d42:	0591                	addi	a1,a1,4
 8006d44:	f6b42423          	sw	a1,-152(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006d48:	f6842583          	lw	a1,-152(s0)
 8006d4c:	418c                	lw	a1,0(a1)
 8006d4e:	f6b42223          	sw	a1,-156(s0)
    return result;
 8006d52:	f6442583          	lw	a1,-156(s0)
 8006d56:	f0b42023          	sw	a1,-256(s0)
 8006d5a:	f6c42583          	lw	a1,-148(s0)
 8006d5e:	f6b42023          	sw	a1,-160(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006d62:	f6042583          	lw	a1,-160(s0)
 8006d66:	418c                	lw	a1,0(a1)
 8006d68:	f4b42e23          	sw	a1,-164(s0)
    return result;
 8006d6c:	f5c42583          	lw	a1,-164(s0)
    low = __LW(addr);
 8006d70:	eeb42e23          	sw	a1,-260(s0)
    high = __LW(addr + 4);
 8006d74:	f6c42583          	lw	a1,-148(s0)
 8006d78:	0591                	addi	a1,a1,4
 8006d7a:	f4b42c23          	sw	a1,-168(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006d7e:	f5842583          	lw	a1,-168(s0)
 8006d82:	418c                	lw	a1,0(a1)
 8006d84:	f4b42a23          	sw	a1,-172(s0)
    return result;
 8006d88:	f5442583          	lw	a1,-172(s0)
 8006d8c:	eeb42c23          	sw	a1,-264(s0)
    if (high0 != high) {
 8006d90:	f0042503          	lw	a0,-256(s0)
 8006d94:	ef842583          	lw	a1,-264(s0)
 8006d98:	00b50f63          	beq	a0,a1,8006db6 <measure_cpu_freq+0x178>
 8006d9c:	f6c42583          	lw	a1,-148(s0)
 8006da0:	f4b42823          	sw	a1,-176(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006da4:	f5042583          	lw	a1,-176(s0)
 8006da8:	418c                	lw	a1,0(a1)
 8006daa:	f4b42623          	sw	a1,-180(s0)
    return result;
 8006dae:	f4c42583          	lw	a1,-180(s0)
        low = __LW(addr);
 8006db2:	eeb42e23          	sw	a1,-260(s0)
    full = (((uint64_t)high) << 32) | low;
 8006db6:	ef842583          	lw	a1,-264(s0)
 8006dba:	8c2e                	mv	s8,a1
 8006dbc:	4c81                	li	s9,0
 8006dbe:	000c1893          	slli	a7,s8,0x0
 8006dc2:	4801                	li	a6,0
 8006dc4:	efc42583          	lw	a1,-260(s0)
 8006dc8:	892e                	mv	s2,a1
 8006dca:	4981                	li	s3,0
 8006dcc:	012865b3          	or	a1,a6,s2
 8006dd0:	f4b42023          	sw	a1,-192(s0)
 8006dd4:	0138e5b3          	or	a1,a7,s3
 8006dd8:	f4b42223          	sw	a1,-188(s0)
    return full;
 8006ddc:	f4042503          	lw	a0,-192(s0)
 8006de0:	f4442583          	lw	a1,-188(s0)
    do {
        start_mtime = (uint32_t)SysTimer_GetLoadValue();
 8006de4:	faa42823          	sw	a0,-80(s0)
        start_mcycle = __RV_CSR_READ(CSR_MCYCLE);
 8006de8:	b00025f3          	csrr	a1,mcycle
 8006dec:	fab42623          	sw	a1,-84(s0)
 8006df0:	fac42583          	lw	a1,-84(s0)
 8006df4:	fab42423          	sw	a1,-88(s0)
    } while (start_mtime == tmp);
 8006df8:	fb042503          	lw	a0,-80(s0)
 8006dfc:	fb442583          	lw	a1,-76(s0)
 8006e00:	f2b50be3          	beq	a0,a1,8006d36 <measure_cpu_freq+0xf8>
    addr = (uint8_t *)(&(SysTimer->MTIMER));
 8006e04:	000305b7          	lui	a1,0x30
 8006e08:	f2b42e23          	sw	a1,-196(s0)
    high0 = __LW(addr + 4);
 8006e0c:	f3c42583          	lw	a1,-196(s0)
 8006e10:	0591                	addi	a1,a1,4
 8006e12:	f2b42c23          	sw	a1,-200(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e16:	f3842583          	lw	a1,-200(s0)
 8006e1a:	418c                	lw	a1,0(a1)
 8006e1c:	f2b42a23          	sw	a1,-204(s0)
    return result;
 8006e20:	f3442583          	lw	a1,-204(s0)
 8006e24:	f0b42623          	sw	a1,-244(s0)
 8006e28:	f3c42583          	lw	a1,-196(s0)
 8006e2c:	f2b42823          	sw	a1,-208(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e30:	f3042583          	lw	a1,-208(s0)
 8006e34:	418c                	lw	a1,0(a1)
 8006e36:	f2b42623          	sw	a1,-212(s0)
    return result;
 8006e3a:	f2c42583          	lw	a1,-212(s0)
    low = __LW(addr);
 8006e3e:	f0b42423          	sw	a1,-248(s0)
    high = __LW(addr + 4);
 8006e42:	f3c42583          	lw	a1,-196(s0)
 8006e46:	0591                	addi	a1,a1,4
 8006e48:	f2b42423          	sw	a1,-216(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e4c:	f2842583          	lw	a1,-216(s0)
 8006e50:	418c                	lw	a1,0(a1)
 8006e52:	f2b42223          	sw	a1,-220(s0)
    return result;
 8006e56:	f2442583          	lw	a1,-220(s0)
 8006e5a:	f0b42223          	sw	a1,-252(s0)
    if (high0 != high) {
 8006e5e:	f0c42503          	lw	a0,-244(s0)
 8006e62:	f0442583          	lw	a1,-252(s0)
 8006e66:	00b50f63          	beq	a0,a1,8006e84 <measure_cpu_freq+0x246>
 8006e6a:	f3c42583          	lw	a1,-196(s0)
 8006e6e:	f2b42023          	sw	a1,-224(s0)
    __ASM volatile ("lw %0, 0(%1)" : "=r" (result) : "r" (addr));
 8006e72:	f2042583          	lw	a1,-224(s0)
 8006e76:	418c                	lw	a1,0(a1)
 8006e78:	f0b42e23          	sw	a1,-228(s0)
    return result;
 8006e7c:	f1c42583          	lw	a1,-228(s0)
        low = __LW(addr);
 8006e80:	f0b42423          	sw	a1,-248(s0)
    full = (((uint64_t)high) << 32) | low;
 8006e84:	f0442583          	lw	a1,-252(s0)
 8006e88:	8b2e                	mv	s6,a1
 8006e8a:	4b81                	li	s7,0
 8006e8c:	000b1693          	slli	a3,s6,0x0
 8006e90:	4601                	li	a2,0
 8006e92:	f0842583          	lw	a1,-248(s0)
 8006e96:	8f2e                	mv	t5,a1
 8006e98:	4f81                	li	t6,0
 8006e9a:	01e665b3          	or	a1,a2,t5
 8006e9e:	f0b42823          	sw	a1,-240(s0)
 8006ea2:	01f6e5b3          	or	a1,a3,t6
 8006ea6:	f0b42a23          	sw	a1,-236(s0)
    return full;
 8006eaa:	f1042503          	lw	a0,-240(s0)
 8006eae:	f1442583          	lw	a1,-236(s0)

    do {
        delta_mtime = (uint32_t)SysTimer_GetLoadValue() - start_mtime;
 8006eb2:	fb042583          	lw	a1,-80(s0)
 8006eb6:	40b505b3          	sub	a1,a0,a1
 8006eba:	fab42223          	sw	a1,-92(s0)
    } while (delta_mtime < n);
 8006ebe:	fa442503          	lw	a0,-92(s0)
 8006ec2:	edc42583          	lw	a1,-292(s0)
 8006ec6:	f2b56fe3          	bltu	a0,a1,8006e04 <measure_cpu_freq+0x1c6>

    delta_mcycle = __RV_CSR_READ(CSR_MCYCLE) - start_mcycle;
 8006eca:	b00026f3          	csrr	a3,mcycle
 8006ece:	fad42023          	sw	a3,-96(s0)
 8006ed2:	fa042603          	lw	a2,-96(s0)
 8006ed6:	fa842683          	lw	a3,-88(s0)
 8006eda:	40d606b3          	sub	a3,a2,a3
 8006ede:	f8d42e23          	sw	a3,-100(s0)

    return (delta_mcycle / delta_mtime) * mtime_freq
 8006ee2:	f9c42603          	lw	a2,-100(s0)
 8006ee6:	fa442683          	lw	a3,-92(s0)
 8006eea:	02d65633          	divu	a2,a2,a3
           + ((delta_mcycle % delta_mtime) * mtime_freq) / delta_mtime;
 8006eee:	fb842683          	lw	a3,-72(s0)
 8006ef2:	02d604b3          	mul	s1,a2,a3
 8006ef6:	f9c42603          	lw	a2,-100(s0)
 8006efa:	fa442683          	lw	a3,-92(s0)
 8006efe:	02d676b3          	remu	a3,a2,a3
 8006f02:	8736                	mv	a4,a3
 8006f04:	4781                	li	a5,0
 8006f06:	fb842683          	lw	a3,-72(s0)
 8006f0a:	02f68633          	mul	a2,a3,a5
 8006f0e:	fbc42683          	lw	a3,-68(s0)
 8006f12:	02e686b3          	mul	a3,a3,a4
 8006f16:	9636                	add	a2,a2,a3
 8006f18:	fb842683          	lw	a3,-72(s0)
 8006f1c:	02e685b3          	mul	a1,a3,a4
 8006f20:	02e6beb3          	mulhu	t4,a3,a4
 8006f24:	8e2e                	mv	t3,a1
 8006f26:	01d607b3          	add	a5,a2,t4
 8006f2a:	8ebe                	mv	t4,a5
 8006f2c:	fa442783          	lw	a5,-92(s0)
 8006f30:	ecf42823          	sw	a5,-304(s0)
 8006f34:	ec042a23          	sw	zero,-300(s0)
 8006f38:	ed042603          	lw	a2,-304(s0)
 8006f3c:	ed442683          	lw	a3,-300(s0)
 8006f40:	8572                	mv	a0,t3
 8006f42:	85f6                	mv	a1,t4
 8006f44:	0a00f0ef          	jal	ra,8015fe4 <__udivdi3>
 8006f48:	872a                	mv	a4,a0
 8006f4a:	87ae                	mv	a5,a1
 8006f4c:	87ba                	mv	a5,a4
 8006f4e:	97a6                	add	a5,a5,s1
}
 8006f50:	853e                	mv	a0,a5
 8006f52:	12c12083          	lw	ra,300(sp)
 8006f56:	12812403          	lw	s0,296(sp)
 8006f5a:	12412483          	lw	s1,292(sp)
 8006f5e:	12012903          	lw	s2,288(sp)
 8006f62:	11c12983          	lw	s3,284(sp)
 8006f66:	11812a03          	lw	s4,280(sp)
 8006f6a:	11412a83          	lw	s5,276(sp)
 8006f6e:	11012b03          	lw	s6,272(sp)
 8006f72:	10c12b83          	lw	s7,268(sp)
 8006f76:	10812c03          	lw	s8,264(sp)
 8006f7a:	10412c83          	lw	s9,260(sp)
 8006f7e:	10012d03          	lw	s10,256(sp)
 8006f82:	5dfe                	lw	s11,252(sp)
 8006f84:	6155                	addi	sp,sp,304
 8006f86:	8082                	ret

08006f88 <get_cpu_freq>:

uint32_t get_cpu_freq(void)
{
 8006f88:	1101                	addi	sp,sp,-32
 8006f8a:	ce06                	sw	ra,28(sp)
 8006f8c:	cc22                	sw	s0,24(sp)
 8006f8e:	1000                	addi	s0,sp,32
    uint32_t cpu_freq;

    measure_cpu_freq(1);
 8006f90:	4505                	li	a0,1
 8006f92:	cadff0ef          	jal	ra,8006c3e <measure_cpu_freq>
    
    cpu_freq = measure_cpu_freq(10000);
 8006f96:	6789                	lui	a5,0x2
 8006f98:	71078513          	addi	a0,a5,1808 # 2710 <__HEAP_SIZE+0x1f10>
 8006f9c:	ca3ff0ef          	jal	ra,8006c3e <measure_cpu_freq>
 8006fa0:	fea42623          	sw	a0,-20(s0)

    return cpu_freq;
 8006fa4:	fec42783          	lw	a5,-20(s0)
}
 8006fa8:	853e                	mv	a0,a5
 8006faa:	40f2                	lw	ra,28(sp)
 8006fac:	4462                	lw	s0,24(sp)
 8006fae:	6105                	addi	sp,sp,32
 8006fb0:	8082                	ret

08006fb2 <delay_1ms>:
 *             provide API for delay
 * \param[in]  count: count in milliseconds
 * \remarks
 */
void delay_1ms(uint32_t count)
{
 8006fb2:	7179                	addi	sp,sp,-48
 8006fb4:	d622                	sw	s0,44(sp)
 8006fb6:	1800                	addi	s0,sp,48
 8006fb8:	fca42e23          	sw	a0,-36(s0)
//    start_mtime = SysTimer_GetLoadValue();
//
//    do {
//        delta_mtime = SysTimer_GetLoadValue() - start_mtime;
//    } while (delta_mtime < delay_ticks);
	for( long i = 0; i < 38000 * count; i++ );
 8006fbc:	fe042623          	sw	zero,-20(s0)
 8006fc0:	a031                	j	8006fcc <delay_1ms+0x1a>
 8006fc2:	fec42783          	lw	a5,-20(s0)
 8006fc6:	0785                	addi	a5,a5,1
 8006fc8:	fef42623          	sw	a5,-20(s0)
 8006fcc:	fdc42703          	lw	a4,-36(s0)
 8006fd0:	67a5                	lui	a5,0x9
 8006fd2:	47078793          	addi	a5,a5,1136 # 9470 <__HEAP_SIZE+0x8c70>
 8006fd6:	02f70733          	mul	a4,a4,a5
 8006fda:	fec42783          	lw	a5,-20(s0)
 8006fde:	fee7e2e3          	bltu	a5,a4,8006fc2 <delay_1ms+0x10>
}
 8006fe2:	0001                	nop
 8006fe4:	0001                	nop
 8006fe6:	5432                	lw	s0,44(sp)
 8006fe8:	6145                	addi	sp,sp,48
 8006fea:	8082                	ret

08006fec <SystemInit>:
{
 8006fec:	1141                	addi	sp,sp,-16
 8006fee:	c622                	sw	s0,12(sp)
 8006ff0:	0800                	addi	s0,sp,16
    SystemCoreClock = SYSTEM_CLOCK;
 8006ff2:	01250737          	lui	a4,0x1250
 8006ff6:	80070713          	addi	a4,a4,-2048 # 124f800 <__HEAP_SIZE+0x124f000>
 8006ffa:	80e1a623          	sw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
}
 8006ffe:	0001                	nop
 8007000:	4432                	lw	s0,12(sp)
 8007002:	0141                	addi	sp,sp,16
 8007004:	8082                	ret

08007006 <system_default_exception_handler>:
{
 8007006:	7139                	addi	sp,sp,-64
 8007008:	de06                	sw	ra,60(sp)
 800700a:	dc22                	sw	s0,56(sp)
 800700c:	0080                	addi	s0,sp,64
 800700e:	fca42623          	sw	a0,-52(s0)
 8007012:	fcb42423          	sw	a1,-56(s0)
    printf("MCAUSE : 0x%lx\r\n", mcause);
 8007016:	fcc42583          	lw	a1,-52(s0)
 800701a:	a7818513          	addi	a0,gp,-1416 # 8118098 <_global_impure_ptr+0x78>
 800701e:	6ce0f0ef          	jal	ra,80166ec <iprintf>
    printf("MDCAUSE: 0x%lx\r\n", __RV_CSR_READ(CSR_MDCAUSE));
 8007022:	7c9027f3          	csrr	a5,mdcause
 8007026:	fef42623          	sw	a5,-20(s0)
 800702a:	fec42783          	lw	a5,-20(s0)
 800702e:	85be                	mv	a1,a5
 8007030:	a8c18513          	addi	a0,gp,-1396 # 81180ac <_global_impure_ptr+0x8c>
 8007034:	6b80f0ef          	jal	ra,80166ec <iprintf>
    printf("MEPC   : 0x%lx\r\n", __RV_CSR_READ(CSR_MEPC));
 8007038:	341027f3          	csrr	a5,mepc
 800703c:	fef42423          	sw	a5,-24(s0)
 8007040:	fe842783          	lw	a5,-24(s0)
 8007044:	85be                	mv	a1,a5
 8007046:	aa018513          	addi	a0,gp,-1376 # 81180c0 <_global_impure_ptr+0xa0>
 800704a:	6a20f0ef          	jal	ra,80166ec <iprintf>
    printf("MTVAL  : 0x%lx\r\n", __RV_CSR_READ(CSR_MTVAL));
 800704e:	343027f3          	csrr	a5,mtval
 8007052:	fef42223          	sw	a5,-28(s0)
 8007056:	fe442783          	lw	a5,-28(s0)
 800705a:	85be                	mv	a1,a5
 800705c:	ab418513          	addi	a0,gp,-1356 # 81180d4 <_global_impure_ptr+0xb4>
 8007060:	68c0f0ef          	jal	ra,80166ec <iprintf>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8007064:	f14027f3          	csrr	a5,mhartid
 8007068:	fef42023          	sw	a5,-32(s0)
 800706c:	fe042783          	lw	a5,-32(s0)
 8007070:	0ff7f793          	zext.b	a5,a5
 8007074:	fcf42e23          	sw	a5,-36(s0)
    return id;
 8007078:	fdc42783          	lw	a5,-36(s0)
    printf("HARTID : %u\r\n", (unsigned int)__get_hart_id());
 800707c:	85be                	mv	a1,a5
 800707e:	ac818513          	addi	a0,gp,-1336 # 81180e8 <_global_impure_ptr+0xc8>
 8007082:	66a0f0ef          	jal	ra,80166ec <iprintf>
    Exception_DumpFrame(sp, PRV_M);
 8007086:	458d                	li	a1,3
 8007088:	fc842503          	lw	a0,-56(s0)
 800708c:	28a1                	jal	80070e4 <Exception_DumpFrame>
    while (1);
 800708e:	a001                	j	800708e <system_default_exception_handler+0x88>

08007090 <Exception_Init>:
{
 8007090:	1101                	addi	sp,sp,-32
 8007092:	ce22                	sw	s0,28(sp)
 8007094:	1000                	addi	s0,sp,32
    for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM; i++) {
 8007096:	fe042623          	sw	zero,-20(s0)
 800709a:	a01d                	j	80070c0 <Exception_Init+0x30>
        SystemExceptionHandlers[i] = (unsigned long)system_default_exception_handler;
 800709c:	080077b7          	lui	a5,0x8007
 80070a0:	00678713          	addi	a4,a5,6 # 8007006 <system_default_exception_handler>
 80070a4:	081217b7          	lui	a5,0x8121
 80070a8:	11078693          	addi	a3,a5,272 # 8121110 <SystemExceptionHandlers>
 80070ac:	fec42783          	lw	a5,-20(s0)
 80070b0:	078a                	slli	a5,a5,0x2
 80070b2:	97b6                	add	a5,a5,a3
 80070b4:	c398                	sw	a4,0(a5)
    for (int i = 0; i < MAX_SYSTEM_EXCEPTION_NUM; i++) {
 80070b6:	fec42783          	lw	a5,-20(s0)
 80070ba:	0785                	addi	a5,a5,1
 80070bc:	fef42623          	sw	a5,-20(s0)
 80070c0:	fec42703          	lw	a4,-20(s0)
 80070c4:	47bd                	li	a5,15
 80070c6:	fce7dbe3          	bge	a5,a4,800709c <Exception_Init+0xc>
    SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM] = (unsigned long)system_default_exception_handler;
 80070ca:	080077b7          	lui	a5,0x8007
 80070ce:	00678713          	addi	a4,a5,6 # 8007006 <system_default_exception_handler>
 80070d2:	081217b7          	lui	a5,0x8121
 80070d6:	11078793          	addi	a5,a5,272 # 8121110 <SystemExceptionHandlers>
 80070da:	c3b8                	sw	a4,64(a5)
}
 80070dc:	0001                	nop
 80070de:	4472                	lw	s0,28(sp)
 80070e0:	6105                	addi	sp,sp,32
 80070e2:	8082                	ret

080070e4 <Exception_DumpFrame>:
{
 80070e4:	7159                	addi	sp,sp,-112
 80070e6:	d686                	sw	ra,108(sp)
 80070e8:	d4a2                	sw	s0,104(sp)
 80070ea:	d2a6                	sw	s1,100(sp)
 80070ec:	d0ca                	sw	s2,96(sp)
 80070ee:	cece                	sw	s3,92(sp)
 80070f0:	1880                	addi	s0,sp,112
 80070f2:	fca42623          	sw	a0,-52(s0)
 80070f6:	87ae                	mv	a5,a1
 80070f8:	fcf405a3          	sb	a5,-53(s0)
    EXC_Frame_Type *exc_frame = (EXC_Frame_Type *)sp;
 80070fc:	fcc42783          	lw	a5,-52(s0)
 8007100:	fcf42e23          	sw	a5,-36(s0)
    printf("ra: 0x%lx, tp: 0x%lx, t0: 0x%lx, t1: 0x%lx, t2: 0x%lx, t3: 0x%lx, t4: 0x%lx, t5: 0x%lx, t6: 0x%lx\n"            "a0: 0x%lx, a1: 0x%lx, a2: 0x%lx, a3: 0x%lx, a4: 0x%lx, a5: 0x%lx, a6: 0x%lx, a7: 0x%lx\n"            "cause: 0x%lx, epc: 0x%lx\n", exc_frame->ra, exc_frame->tp, exc_frame->t0,            exc_frame->t1, exc_frame->t2, exc_frame->t3, exc_frame->t4, exc_frame->t5, exc_frame->t6,            exc_frame->a0, exc_frame->a1, exc_frame->a2, exc_frame->a3, exc_frame->a4, exc_frame->a5,            exc_frame->a6, exc_frame->a7, exc_frame->cause, exc_frame->epc);
 8007104:	fdc42783          	lw	a5,-36(s0)
 8007108:	0007af83          	lw	t6,0(a5)
 800710c:	fdc42783          	lw	a5,-36(s0)
 8007110:	0047a283          	lw	t0,4(a5)
 8007114:	fdc42783          	lw	a5,-36(s0)
 8007118:	0087a383          	lw	t2,8(a5)
 800711c:	fdc42783          	lw	a5,-36(s0)
 8007120:	00c7a083          	lw	ra,12(a5)
 8007124:	fdc42783          	lw	a5,-36(s0)
 8007128:	4b84                	lw	s1,16(a5)
 800712a:	fdc42783          	lw	a5,-36(s0)
 800712e:	0407a903          	lw	s2,64(a5)
 8007132:	fdc42783          	lw	a5,-36(s0)
 8007136:	0447a983          	lw	s3,68(a5)
 800713a:	fdc42783          	lw	a5,-36(s0)
 800713e:	47bc                	lw	a5,72(a5)
 8007140:	fdc42703          	lw	a4,-36(s0)
 8007144:	4778                	lw	a4,76(a4)
 8007146:	fdc42683          	lw	a3,-36(s0)
 800714a:	4ad4                	lw	a3,20(a3)
 800714c:	fdc42603          	lw	a2,-36(s0)
 8007150:	4e10                	lw	a2,24(a2)
 8007152:	fdc42583          	lw	a1,-36(s0)
 8007156:	4dcc                	lw	a1,28(a1)
 8007158:	fdc42503          	lw	a0,-36(s0)
 800715c:	5108                	lw	a0,32(a0)
 800715e:	fdc42803          	lw	a6,-36(s0)
 8007162:	02482803          	lw	a6,36(a6)
 8007166:	fdc42883          	lw	a7,-36(s0)
 800716a:	0288a883          	lw	a7,40(a7)
 800716e:	fdc42303          	lw	t1,-36(s0)
 8007172:	03832303          	lw	t1,56(t1)
 8007176:	fdc42e03          	lw	t3,-36(s0)
 800717a:	03ce2e03          	lw	t3,60(t3)
 800717e:	fdc42e83          	lw	t4,-36(s0)
 8007182:	02ceae83          	lw	t4,44(t4)
 8007186:	fdc42f03          	lw	t5,-36(s0)
 800718a:	030f2f03          	lw	t5,48(t5)
 800718e:	d67a                	sw	t5,44(sp)
 8007190:	d476                	sw	t4,40(sp)
 8007192:	d272                	sw	t3,36(sp)
 8007194:	d01a                	sw	t1,32(sp)
 8007196:	ce46                	sw	a7,28(sp)
 8007198:	cc42                	sw	a6,24(sp)
 800719a:	ca2a                	sw	a0,20(sp)
 800719c:	c82e                	sw	a1,16(sp)
 800719e:	c632                	sw	a2,12(sp)
 80071a0:	c436                	sw	a3,8(sp)
 80071a2:	c23a                	sw	a4,4(sp)
 80071a4:	c03e                	sw	a5,0(sp)
 80071a6:	88ce                	mv	a7,s3
 80071a8:	884a                	mv	a6,s2
 80071aa:	87a6                	mv	a5,s1
 80071ac:	8706                	mv	a4,ra
 80071ae:	869e                	mv	a3,t2
 80071b0:	8616                	mv	a2,t0
 80071b2:	85fe                	mv	a1,t6
 80071b4:	ad818513          	addi	a0,gp,-1320 # 81180f8 <_global_impure_ptr+0xd8>
 80071b8:	5340f0ef          	jal	ra,80166ec <iprintf>
    if (PRV_M == mode) {
 80071bc:	fcb44703          	lbu	a4,-53(s0)
 80071c0:	478d                	li	a5,3
 80071c2:	00f71a63          	bne	a4,a5,80071d6 <Exception_DumpFrame+0xf2>
        printf("msubm: 0x%lx\n", exc_frame->msubm);
 80071c6:	fdc42783          	lw	a5,-36(s0)
 80071ca:	5bdc                	lw	a5,52(a5)
 80071cc:	85be                	mv	a1,a5
 80071ce:	bac18513          	addi	a0,gp,-1108 # 81181cc <_global_impure_ptr+0x1ac>
 80071d2:	51a0f0ef          	jal	ra,80166ec <iprintf>
}
 80071d6:	0001                	nop
 80071d8:	50b6                	lw	ra,108(sp)
 80071da:	5426                	lw	s0,104(sp)
 80071dc:	5496                	lw	s1,100(sp)
 80071de:	5906                	lw	s2,96(sp)
 80071e0:	49f6                	lw	s3,92(sp)
 80071e2:	6165                	addi	sp,sp,112
 80071e4:	8082                	ret

080071e6 <core_exception_handler>:
{
 80071e6:	7179                	addi	sp,sp,-48
 80071e8:	d606                	sw	ra,44(sp)
 80071ea:	d422                	sw	s0,40(sp)
 80071ec:	1800                	addi	s0,sp,48
 80071ee:	fca42e23          	sw	a0,-36(s0)
 80071f2:	fcb42c23          	sw	a1,-40(s0)
    uint32_t EXCn = (uint32_t)(mcause & 0X00000fff);
 80071f6:	fdc42703          	lw	a4,-36(s0)
 80071fa:	6785                	lui	a5,0x1
 80071fc:	17fd                	addi	a5,a5,-1
 80071fe:	8ff9                	and	a5,a5,a4
 8007200:	fef42423          	sw	a5,-24(s0)
    if (EXCn < MAX_SYSTEM_EXCEPTION_NUM) {
 8007204:	fe842703          	lw	a4,-24(s0)
 8007208:	47bd                	li	a5,15
 800720a:	00e7ee63          	bltu	a5,a4,8007226 <core_exception_handler+0x40>
        exc_handler = (EXC_HANDLER)SystemExceptionHandlers[EXCn];
 800720e:	081217b7          	lui	a5,0x8121
 8007212:	11078713          	addi	a4,a5,272 # 8121110 <SystemExceptionHandlers>
 8007216:	fe842783          	lw	a5,-24(s0)
 800721a:	078a                	slli	a5,a5,0x2
 800721c:	97ba                	add	a5,a5,a4
 800721e:	439c                	lw	a5,0(a5)
 8007220:	fef42623          	sw	a5,-20(s0)
 8007224:	a02d                	j	800724e <core_exception_handler+0x68>
    } else if (EXCn == NMI_EXCn) {
 8007226:	fe842703          	lw	a4,-24(s0)
 800722a:	6785                	lui	a5,0x1
 800722c:	17fd                	addi	a5,a5,-1
 800722e:	00f71a63          	bne	a4,a5,8007242 <core_exception_handler+0x5c>
        exc_handler = (EXC_HANDLER)SystemExceptionHandlers[MAX_SYSTEM_EXCEPTION_NUM];
 8007232:	081217b7          	lui	a5,0x8121
 8007236:	11078793          	addi	a5,a5,272 # 8121110 <SystemExceptionHandlers>
 800723a:	43bc                	lw	a5,64(a5)
 800723c:	fef42623          	sw	a5,-20(s0)
 8007240:	a039                	j	800724e <core_exception_handler+0x68>
        exc_handler = (EXC_HANDLER)system_default_exception_handler;
 8007242:	080077b7          	lui	a5,0x8007
 8007246:	00678793          	addi	a5,a5,6 # 8007006 <system_default_exception_handler>
 800724a:	fef42623          	sw	a5,-20(s0)
    if (exc_handler != NULL) {
 800724e:	fec42783          	lw	a5,-20(s0)
 8007252:	cb81                	beqz	a5,8007262 <core_exception_handler+0x7c>
        exc_handler(mcause, sp);
 8007254:	fec42783          	lw	a5,-20(s0)
 8007258:	fd842583          	lw	a1,-40(s0)
 800725c:	fdc42503          	lw	a0,-36(s0)
 8007260:	9782                	jalr	a5
    return 0;
 8007262:	4781                	li	a5,0
}
 8007264:	853e                	mv	a0,a5
 8007266:	50b2                	lw	ra,44(sp)
 8007268:	5422                	lw	s0,40(sp)
 800726a:	6145                	addi	sp,sp,48
 800726c:	8082                	ret

0800726e <SystemBannerPrint>:
{
 800726e:	1101                	addi	sp,sp,-32
 8007270:	ce06                	sw	ra,28(sp)
 8007272:	cc22                	sw	s0,24(sp)
 8007274:	1000                	addi	s0,sp,32
    printf("Nuclei SDK Build Time: %s, %s\r\n", __DATE__, __TIME__);
 8007276:	bbc18613          	addi	a2,gp,-1092 # 81181dc <_global_impure_ptr+0x1bc>
 800727a:	bc818593          	addi	a1,gp,-1080 # 81181e8 <_global_impure_ptr+0x1c8>
 800727e:	bd418513          	addi	a0,gp,-1068 # 81181f4 <_global_impure_ptr+0x1d4>
 8007282:	46a0f0ef          	jal	ra,80166ec <iprintf>
    printf("Download Mode: %s\r\n", DOWNLOAD_MODE_STRING);
 8007286:	bf418593          	addi	a1,gp,-1036 # 8118214 <_global_impure_ptr+0x1f4>
 800728a:	bfc18513          	addi	a0,gp,-1028 # 811821c <_global_impure_ptr+0x1fc>
 800728e:	45e0f0ef          	jal	ra,80166ec <iprintf>
    printf("CPU Frequency %u Hz\r\n", (unsigned int)SystemCoreClock);
 8007292:	80c1a783          	lw	a5,-2036(gp) # 8117e2c <SystemCoreClock>
 8007296:	85be                	mv	a1,a5
 8007298:	c1018513          	addi	a0,gp,-1008 # 8118230 <_global_impure_ptr+0x210>
 800729c:	4500f0ef          	jal	ra,80166ec <iprintf>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80072a0:	f14027f3          	csrr	a5,mhartid
 80072a4:	fef42623          	sw	a5,-20(s0)
 80072a8:	fec42783          	lw	a5,-20(s0)
 80072ac:	0ff7f793          	zext.b	a5,a5
 80072b0:	fef42423          	sw	a5,-24(s0)
    return id;
 80072b4:	fe842783          	lw	a5,-24(s0)
    printf("CPU HartID: %u\r\n", (unsigned int)__get_hart_id());
 80072b8:	85be                	mv	a1,a5
 80072ba:	c2818513          	addi	a0,gp,-984 # 8118248 <_global_impure_ptr+0x228>
 80072be:	42e0f0ef          	jal	ra,80166ec <iprintf>
}
 80072c2:	0001                	nop
 80072c4:	40f2                	lw	ra,28(sp)
 80072c6:	4462                	lw	s0,24(sp)
 80072c8:	6105                	addi	sp,sp,32
 80072ca:	8082                	ret

080072cc <ECLIC_Init>:
{
 80072cc:	1101                	addi	sp,sp,-32
 80072ce:	ce22                	sw	s0,28(sp)
 80072d0:	1000                	addi	s0,sp,32
 80072d2:	fe0405a3          	sb	zero,-21(s0)
    ECLIC->MTH = mth;
 80072d6:	000207b7          	lui	a5,0x20
 80072da:	feb44703          	lbu	a4,-21(s0)
 80072de:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80072e2:	0001                	nop
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 80072e4:	000207b7          	lui	a5,0x20
 80072e8:	43dc                	lw	a5,4(a5)
 80072ea:	83d5                	srli	a5,a5,0x15
 80072ec:	8bbd                	andi	a5,a5,15
 80072ee:	fef42623          	sw	a5,-20(s0)
    ECLIC->CFG &= ~CLIC_CLICCFG_NLBIT_Msk;
 80072f2:	000207b7          	lui	a5,0x20
 80072f6:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80072fa:	0ff7f713          	zext.b	a4,a5
 80072fe:	000207b7          	lui	a5,0x20
 8007302:	9b05                	andi	a4,a4,-31
 8007304:	0ff77713          	zext.b	a4,a4
 8007308:	00e78023          	sb	a4,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
    ECLIC->CFG |= (uint8_t)((nlbits <<CLIC_CLICCFG_NLBIT_Pos) & CLIC_CLICCFG_NLBIT_Msk);
 800730c:	000207b7          	lui	a5,0x20
 8007310:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 8007314:	0ff7f793          	zext.b	a5,a5
 8007318:	01879713          	slli	a4,a5,0x18
 800731c:	8761                	srai	a4,a4,0x18
 800731e:	fec42783          	lw	a5,-20(s0)
 8007322:	0ff7f793          	zext.b	a5,a5
 8007326:	0786                	slli	a5,a5,0x1
 8007328:	0ff7f793          	zext.b	a5,a5
 800732c:	07e2                	slli	a5,a5,0x18
 800732e:	87e1                	srai	a5,a5,0x18
 8007330:	8bf9                	andi	a5,a5,30
 8007332:	07e2                	slli	a5,a5,0x18
 8007334:	87e1                	srai	a5,a5,0x18
 8007336:	8fd9                	or	a5,a5,a4
 8007338:	07e2                	slli	a5,a5,0x18
 800733a:	87e1                	srai	a5,a5,0x18
 800733c:	00020737          	lui	a4,0x20
 8007340:	0ff7f793          	zext.b	a5,a5
 8007344:	00f70023          	sb	a5,0(a4) # 20000 <__HEAP_SIZE+0x1f800>
}
 8007348:	0001                	nop
}
 800734a:	0001                	nop
 800734c:	4472                	lw	s0,28(sp)
 800734e:	6105                	addi	sp,sp,32
 8007350:	8082                	ret

08007352 <ECLIC_Register_IRQ>:
{
 8007352:	7119                	addi	sp,sp,-128
 8007354:	dea2                	sw	s0,124(sp)
 8007356:	0100                	addi	s0,sp,128
 8007358:	f8a42623          	sw	a0,-116(s0)
 800735c:	f8c42223          	sw	a2,-124(s0)
 8007360:	f8f42023          	sw	a5,-128(s0)
 8007364:	87ae                	mv	a5,a1
 8007366:	f8f405a3          	sb	a5,-117(s0)
 800736a:	87b6                	mv	a5,a3
 800736c:	f8f40523          	sb	a5,-118(s0)
 8007370:	87ba                	mv	a5,a4
 8007372:	f8f404a3          	sb	a5,-119(s0)
    if ((IRQn > SOC_INT_MAX) || (shv > ECLIC_VECTOR_INTERRUPT)         || (trig_mode > ECLIC_NEGTIVE_EDGE_TRIGGER)) {
 8007376:	f8c42703          	lw	a4,-116(s0)
 800737a:	02200793          	li	a5,34
 800737e:	00e7ec63          	bltu	a5,a4,8007396 <ECLIC_Register_IRQ+0x44>
 8007382:	f8b44703          	lbu	a4,-117(s0)
 8007386:	4785                	li	a5,1
 8007388:	00e7e763          	bltu	a5,a4,8007396 <ECLIC_Register_IRQ+0x44>
 800738c:	f8442703          	lw	a4,-124(s0)
 8007390:	478d                	li	a5,3
 8007392:	00e7f463          	bgeu	a5,a4,800739a <ECLIC_Register_IRQ+0x48>
        return -1;
 8007396:	57fd                	li	a5,-1
 8007398:	ae75                	j	8007754 <ECLIC_Register_IRQ+0x402>
    ECLIC_SetShvIRQ(IRQn, shv);
 800739a:	f8b44783          	lbu	a5,-117(s0)
 800739e:	f8c42703          	lw	a4,-116(s0)
 80073a2:	fae42623          	sw	a4,-84(s0)
 80073a6:	faf42423          	sw	a5,-88(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_SHV_Msk;
 80073aa:	00020737          	lui	a4,0x20
 80073ae:	fac42783          	lw	a5,-84(s0)
 80073b2:	40078793          	addi	a5,a5,1024
 80073b6:	078a                	slli	a5,a5,0x2
 80073b8:	97ba                	add	a5,a5,a4
 80073ba:	0027c783          	lbu	a5,2(a5)
 80073be:	0ff7f793          	zext.b	a5,a5
 80073c2:	000206b7          	lui	a3,0x20
 80073c6:	9bf9                	andi	a5,a5,-2
 80073c8:	0ff7f713          	zext.b	a4,a5
 80073cc:	fac42783          	lw	a5,-84(s0)
 80073d0:	40078793          	addi	a5,a5,1024
 80073d4:	078a                	slli	a5,a5,0x2
 80073d6:	97b6                	add	a5,a5,a3
 80073d8:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(shv << CLIC_INTATTR_SHV_Pos);
 80073dc:	00020737          	lui	a4,0x20
 80073e0:	fac42783          	lw	a5,-84(s0)
 80073e4:	40078793          	addi	a5,a5,1024
 80073e8:	078a                	slli	a5,a5,0x2
 80073ea:	97ba                	add	a5,a5,a4
 80073ec:	0027c783          	lbu	a5,2(a5)
 80073f0:	0ff7f713          	zext.b	a4,a5
 80073f4:	fa842783          	lw	a5,-88(s0)
 80073f8:	0ff7f793          	zext.b	a5,a5
 80073fc:	000206b7          	lui	a3,0x20
 8007400:	8fd9                	or	a5,a5,a4
 8007402:	0ff7f713          	zext.b	a4,a5
 8007406:	fac42783          	lw	a5,-84(s0)
 800740a:	40078793          	addi	a5,a5,1024
 800740e:	078a                	slli	a5,a5,0x2
 8007410:	97b6                	add	a5,a5,a3
 8007412:	00e78123          	sb	a4,2(a5)
}
 8007416:	0001                	nop
 8007418:	f8c42783          	lw	a5,-116(s0)
 800741c:	faf42a23          	sw	a5,-76(s0)
 8007420:	f8442783          	lw	a5,-124(s0)
 8007424:	faf42823          	sw	a5,-80(s0)
    ECLIC->CTRL[IRQn].INTATTR &= ~CLIC_INTATTR_TRIG_Msk;
 8007428:	00020737          	lui	a4,0x20
 800742c:	fb442783          	lw	a5,-76(s0)
 8007430:	40078793          	addi	a5,a5,1024
 8007434:	078a                	slli	a5,a5,0x2
 8007436:	97ba                	add	a5,a5,a4
 8007438:	0027c783          	lbu	a5,2(a5)
 800743c:	0ff7f793          	zext.b	a5,a5
 8007440:	000206b7          	lui	a3,0x20
 8007444:	9be5                	andi	a5,a5,-7
 8007446:	0ff7f713          	zext.b	a4,a5
 800744a:	fb442783          	lw	a5,-76(s0)
 800744e:	40078793          	addi	a5,a5,1024
 8007452:	078a                	slli	a5,a5,0x2
 8007454:	97b6                	add	a5,a5,a3
 8007456:	00e78123          	sb	a4,2(a5)
    ECLIC->CTRL[IRQn].INTATTR |= (uint8_t)(trig << CLIC_INTATTR_TRIG_Pos);
 800745a:	00020737          	lui	a4,0x20
 800745e:	fb442783          	lw	a5,-76(s0)
 8007462:	40078793          	addi	a5,a5,1024
 8007466:	078a                	slli	a5,a5,0x2
 8007468:	97ba                	add	a5,a5,a4
 800746a:	0027c783          	lbu	a5,2(a5)
 800746e:	0ff7f713          	zext.b	a4,a5
 8007472:	fb042783          	lw	a5,-80(s0)
 8007476:	0ff7f793          	zext.b	a5,a5
 800747a:	0786                	slli	a5,a5,0x1
 800747c:	0ff7f793          	zext.b	a5,a5
 8007480:	000206b7          	lui	a3,0x20
 8007484:	8fd9                	or	a5,a5,a4
 8007486:	0ff7f713          	zext.b	a4,a5
 800748a:	fb442783          	lw	a5,-76(s0)
 800748e:	40078793          	addi	a5,a5,1024
 8007492:	078a                	slli	a5,a5,0x2
 8007494:	97b6                	add	a5,a5,a3
 8007496:	00e78123          	sb	a4,2(a5)
}
 800749a:	0001                	nop
 800749c:	f8c42783          	lw	a5,-116(s0)
 80074a0:	fcf42823          	sw	a5,-48(s0)
 80074a4:	f8a44783          	lbu	a5,-118(s0)
 80074a8:	fcf407a3          	sb	a5,-49(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 80074ac:	000207b7          	lui	a5,0x20
 80074b0:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80074b4:	0ff7f793          	zext.b	a5,a5
 80074b8:	8385                	srli	a5,a5,0x1
 80074ba:	8bbd                	andi	a5,a5,15
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 80074bc:	fcf40723          	sb	a5,-50(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 80074c0:	000207b7          	lui	a5,0x20
 80074c4:	43dc                	lw	a5,4(a5)
 80074c6:	83d5                	srli	a5,a5,0x15
 80074c8:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 80074ca:	fcf406a3          	sb	a5,-51(s0)
    if (nlbits == 0) {
 80074ce:	fce44783          	lbu	a5,-50(s0)
 80074d2:	c7f1                	beqz	a5,800759e <ECLIC_Register_IRQ+0x24c>
    if (nlbits > intctlbits) {
 80074d4:	fce44703          	lbu	a4,-50(s0)
 80074d8:	fcd44783          	lbu	a5,-51(s0)
 80074dc:	00e7f663          	bgeu	a5,a4,80074e8 <ECLIC_Register_IRQ+0x196>
        nlbits = intctlbits;
 80074e0:	fcd44783          	lbu	a5,-51(s0)
 80074e4:	fcf40723          	sb	a5,-50(s0)
    uint8_t maxlvl = ((1 << nlbits) - 1);
 80074e8:	fce44783          	lbu	a5,-50(s0)
 80074ec:	4705                	li	a4,1
 80074ee:	00f717b3          	sll	a5,a4,a5
 80074f2:	0ff7f793          	zext.b	a5,a5
 80074f6:	17fd                	addi	a5,a5,-1
 80074f8:	fcf40623          	sb	a5,-52(s0)
    if (lvl_abs > maxlvl) {
 80074fc:	fcf44703          	lbu	a4,-49(s0)
 8007500:	fcc44783          	lbu	a5,-52(s0)
 8007504:	00e7f663          	bgeu	a5,a4,8007510 <ECLIC_Register_IRQ+0x1be>
        lvl_abs = maxlvl;
 8007508:	fcc44783          	lbu	a5,-52(s0)
 800750c:	fcf407a3          	sb	a5,-49(s0)
    uint8_t lvl = lvl_abs << (ECLIC_MAX_NLBITS - nlbits);
 8007510:	fcf44703          	lbu	a4,-49(s0)
 8007514:	fce44783          	lbu	a5,-50(s0)
 8007518:	46a1                	li	a3,8
 800751a:	40f687b3          	sub	a5,a3,a5
 800751e:	00f717b3          	sll	a5,a4,a5
 8007522:	fcf405a3          	sb	a5,-53(s0)
 8007526:	fd042783          	lw	a5,-48(s0)
 800752a:	fcf42223          	sw	a5,-60(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 800752e:	00020737          	lui	a4,0x20
 8007532:	fc442783          	lw	a5,-60(s0)
 8007536:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 800753a:	078a                	slli	a5,a5,0x2
 800753c:	97ba                	add	a5,a5,a4
 800753e:	0037c783          	lbu	a5,3(a5)
 8007542:	0ff7f793          	zext.b	a5,a5
    uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8007546:	fcf401a3          	sb	a5,-61(s0)
    cur_ctrl = cur_ctrl << nlbits;
 800754a:	fc344703          	lbu	a4,-61(s0)
 800754e:	fce44783          	lbu	a5,-50(s0)
 8007552:	00f717b3          	sll	a5,a4,a5
 8007556:	fcf401a3          	sb	a5,-61(s0)
    cur_ctrl = cur_ctrl >> nlbits;
 800755a:	fc344703          	lbu	a4,-61(s0)
 800755e:	fce44783          	lbu	a5,-50(s0)
 8007562:	40f757b3          	sra	a5,a4,a5
 8007566:	fcf401a3          	sb	a5,-61(s0)
    __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | lvl));
 800756a:	fcb44703          	lbu	a4,-53(s0)
 800756e:	fc344783          	lbu	a5,-61(s0)
 8007572:	8fd9                	or	a5,a5,a4
 8007574:	0ff7f793          	zext.b	a5,a5
 8007578:	fd042703          	lw	a4,-48(s0)
 800757c:	fae42e23          	sw	a4,-68(s0)
 8007580:	faf40da3          	sb	a5,-69(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 8007584:	00020737          	lui	a4,0x20
 8007588:	fbc42783          	lw	a5,-68(s0)
 800758c:	40078793          	addi	a5,a5,1024
 8007590:	078a                	slli	a5,a5,0x2
 8007592:	97ba                	add	a5,a5,a4
 8007594:	fbb44703          	lbu	a4,-69(s0)
 8007598:	00e781a3          	sb	a4,3(a5)
}
 800759c:	a011                	j	80075a0 <ECLIC_Register_IRQ+0x24e>
        return;
 800759e:	0001                	nop
 80075a0:	f8c42783          	lw	a5,-116(s0)
 80075a4:	fef42623          	sw	a5,-20(s0)
 80075a8:	f8944783          	lbu	a5,-119(s0)
 80075ac:	fef405a3          	sb	a5,-21(s0)
    return ((uint32_t)((ECLIC->CFG & CLIC_CLICCFG_NLBIT_Msk) >> CLIC_CLICCFG_NLBIT_Pos));
 80075b0:	000207b7          	lui	a5,0x20
 80075b4:	0007c783          	lbu	a5,0(a5) # 20000 <__HEAP_SIZE+0x1f800>
 80075b8:	0ff7f793          	zext.b	a5,a5
 80075bc:	8385                	srli	a5,a5,0x1
 80075be:	8bbd                	andi	a5,a5,15
 * \sa
 * - \ref ECLIC_GetPriorityIRQ
 */
__STATIC_FORCEINLINE void __ECLIC_SetPriorityIRQ(IRQn_Type IRQn, uint8_t pri)
{
    uint8_t nlbits = __ECLIC_GetCfgNlbits();
 80075c0:	fef40523          	sb	a5,-22(s0)
    return ((uint32_t)((ECLIC->INFO & CLIC_CLICINFO_CTLBIT_Msk) >> CLIC_CLICINFO_CTLBIT_Pos));
 80075c4:	000207b7          	lui	a5,0x20
 80075c8:	43dc                	lw	a5,4(a5)
 80075ca:	83d5                	srli	a5,a5,0x15
 80075cc:	8bbd                	andi	a5,a5,15
    uint8_t intctlbits = (uint8_t)__ECLIC_INTCTLBITS;
 80075ce:	fef404a3          	sb	a5,-23(s0)
    if (nlbits < intctlbits) {
 80075d2:	fea44703          	lbu	a4,-22(s0)
 80075d6:	fe944783          	lbu	a5,-23(s0)
 80075da:	0ef77663          	bgeu	a4,a5,80076c6 <ECLIC_Register_IRQ+0x374>
        uint8_t maxpri = ((1 << (intctlbits - nlbits)) - 1);
 80075de:	fe944703          	lbu	a4,-23(s0)
 80075e2:	fea44783          	lbu	a5,-22(s0)
 80075e6:	40f707b3          	sub	a5,a4,a5
 80075ea:	4705                	li	a4,1
 80075ec:	00f717b3          	sll	a5,a4,a5
 80075f0:	0ff7f793          	zext.b	a5,a5
 80075f4:	17fd                	addi	a5,a5,-1
 80075f6:	fef40423          	sb	a5,-24(s0)
        if (pri > maxpri) {
 80075fa:	feb44703          	lbu	a4,-21(s0)
 80075fe:	fe844783          	lbu	a5,-24(s0)
 8007602:	00e7f663          	bgeu	a5,a4,800760e <ECLIC_Register_IRQ+0x2bc>
            pri = maxpri;
 8007606:	fe844783          	lbu	a5,-24(s0)
 800760a:	fef405a3          	sb	a5,-21(s0)
        }
        pri = pri << (ECLIC_MAX_NLBITS - intctlbits);
 800760e:	feb44703          	lbu	a4,-21(s0)
 8007612:	fe944783          	lbu	a5,-23(s0)
 8007616:	46a1                	li	a3,8
 8007618:	40f687b3          	sub	a5,a3,a5
 800761c:	00f717b3          	sll	a5,a4,a5
 8007620:	fef405a3          	sb	a5,-21(s0)
        uint8_t mask = ((uint8_t)(-1)) >> intctlbits;
 8007624:	fe944783          	lbu	a5,-23(s0)
 8007628:	0ff00713          	li	a4,255
 800762c:	40f757b3          	sra	a5,a4,a5
 8007630:	fef403a3          	sb	a5,-25(s0)
        pri = pri | mask;
 8007634:	feb44703          	lbu	a4,-21(s0)
 8007638:	fe744783          	lbu	a5,-25(s0)
 800763c:	8fd9                	or	a5,a5,a4
 800763e:	fef405a3          	sb	a5,-21(s0)
 8007642:	fec42783          	lw	a5,-20(s0)
 8007646:	fef42023          	sw	a5,-32(s0)
    return (ECLIC->CTRL[IRQn].INTCTRL);
 800764a:	00020737          	lui	a4,0x20
 800764e:	fe042783          	lw	a5,-32(s0)
 8007652:	40078793          	addi	a5,a5,1024 # 20400 <__HEAP_SIZE+0x1fc00>
 8007656:	078a                	slli	a5,a5,0x2
 8007658:	97ba                	add	a5,a5,a4
 800765a:	0037c783          	lbu	a5,3(a5)
 800765e:	0ff7f793          	zext.b	a5,a5
        uint8_t cur_ctrl = __ECLIC_GetCtrlIRQ(IRQn);
 8007662:	fcf40fa3          	sb	a5,-33(s0)
        cur_ctrl = cur_ctrl >> (ECLIC_MAX_NLBITS - nlbits);
 8007666:	fdf44703          	lbu	a4,-33(s0)
 800766a:	fea44783          	lbu	a5,-22(s0)
 800766e:	46a1                	li	a3,8
 8007670:	40f687b3          	sub	a5,a3,a5
 8007674:	40f757b3          	sra	a5,a4,a5
 8007678:	fcf40fa3          	sb	a5,-33(s0)
        cur_ctrl = cur_ctrl << (ECLIC_MAX_NLBITS - nlbits);
 800767c:	fdf44703          	lbu	a4,-33(s0)
 8007680:	fea44783          	lbu	a5,-22(s0)
 8007684:	46a1                	li	a3,8
 8007686:	40f687b3          	sub	a5,a3,a5
 800768a:	00f717b3          	sll	a5,a4,a5
 800768e:	fcf40fa3          	sb	a5,-33(s0)
        __ECLIC_SetCtrlIRQ(IRQn, (cur_ctrl | pri));
 8007692:	feb44703          	lbu	a4,-21(s0)
 8007696:	fdf44783          	lbu	a5,-33(s0)
 800769a:	8fd9                	or	a5,a5,a4
 800769c:	0ff7f793          	zext.b	a5,a5
 80076a0:	fec42703          	lw	a4,-20(s0)
 80076a4:	fce42c23          	sw	a4,-40(s0)
 80076a8:	fcf40ba3          	sb	a5,-41(s0)
    ECLIC->CTRL[IRQn].INTCTRL = intctrl;
 80076ac:	00020737          	lui	a4,0x20
 80076b0:	fd842783          	lw	a5,-40(s0)
 80076b4:	40078793          	addi	a5,a5,1024
 80076b8:	078a                	slli	a5,a5,0x2
 80076ba:	97ba                	add	a5,a5,a4
 80076bc:	fd744703          	lbu	a4,-41(s0)
 80076c0:	00e781a3          	sb	a4,3(a5)
}
 80076c4:	0001                	nop
    }
}
 80076c6:	0001                	nop
    if (handler != NULL) {
 80076c8:	f8042783          	lw	a5,-128(s0)
 80076cc:	c7a1                	beqz	a5,8007714 <ECLIC_Register_IRQ+0x3c2>
        ECLIC_SetVector(IRQn, (rv_csr_t)handler);
 80076ce:	f8042783          	lw	a5,-128(s0)
 80076d2:	f8c42703          	lw	a4,-116(s0)
 80076d6:	fae42223          	sw	a4,-92(s0)
 80076da:	faf42023          	sw	a5,-96(s0)
 * - \ref ECLIC_GetVector
 */
__STATIC_FORCEINLINE void __ECLIC_SetVector(IRQn_Type IRQn, rv_csr_t vector)
{
    volatile unsigned long vec_base;
    vec_base = ((unsigned long)__RV_CSR_READ(CSR_MTVT));
 80076de:	307027f3          	csrr	a5,mtvt
 80076e2:	f8f42e23          	sw	a5,-100(s0)
 80076e6:	f9c42783          	lw	a5,-100(s0)
 80076ea:	f8f42a23          	sw	a5,-108(s0)
    vec_base += ((unsigned long)IRQn) * sizeof(unsigned long);
 80076ee:	fa442783          	lw	a5,-92(s0)
 80076f2:	00279713          	slli	a4,a5,0x2
 80076f6:	f9442783          	lw	a5,-108(s0)
 80076fa:	97ba                	add	a5,a5,a4
 80076fc:	f8f42a23          	sw	a5,-108(s0)
    (* (unsigned long *) vec_base) = vector;
 8007700:	f9442783          	lw	a5,-108(s0)
 8007704:	873e                	mv	a4,a5
 8007706:	fa042783          	lw	a5,-96(s0)
 800770a:	c31c                	sw	a5,0(a4)
    __ASM volatile("fence.i");
 800770c:	0000100f          	fence.i
}
 8007710:	0001                	nop
    MInvalICacheLine((unsigned long)vec_base);
#else
    __FENCE_I();
#endif
#endif
}
 8007712:	0001                	nop
 8007714:	f8c42783          	lw	a5,-116(s0)
 8007718:	f8f42c23          	sw	a5,-104(s0)
    ECLIC->CTRL[IRQn].INTIE |= CLIC_INTIE_IE_Msk;
 800771c:	00020737          	lui	a4,0x20
 8007720:	f9842783          	lw	a5,-104(s0)
 8007724:	40078793          	addi	a5,a5,1024
 8007728:	078a                	slli	a5,a5,0x2
 800772a:	97ba                	add	a5,a5,a4
 800772c:	0017c783          	lbu	a5,1(a5)
 8007730:	0ff7f793          	zext.b	a5,a5
 8007734:	000206b7          	lui	a3,0x20
 8007738:	0017e793          	ori	a5,a5,1
 800773c:	0ff7f713          	zext.b	a4,a5
 8007740:	f9842783          	lw	a5,-104(s0)
 8007744:	40078793          	addi	a5,a5,1024
 8007748:	078a                	slli	a5,a5,0x2
 800774a:	97b6                	add	a5,a5,a3
 800774c:	00e780a3          	sb	a4,1(a5)
}
 8007750:	0001                	nop
    return 0;
 8007752:	4781                	li	a5,0
}
 8007754:	853e                	mv	a0,a5
 8007756:	5476                	lw	s0,124(sp)
 8007758:	6109                	addi	sp,sp,128
 800775a:	8082                	ret

0800775c <Trap_Init>:
 * \brief do the init for trap(interrupt and exception) entry for supervisor mode
 * \details
 * This function provide initialization of CSR_STVT CSR_STVT2 and CSR_STVEC.
 */
static void Trap_Init(void)
{
 800775c:	1141                	addi	sp,sp,-16
 800775e:	c622                	sw	s0,12(sp)
 8007760:	0800                	addi	s0,sp,16
    __RV_CSR_SET(CSR_STVT2, 0x01);
    /*
     * Set supervisor exception entry stvec to exc_entry_s */
    __RV_CSR_WRITE(CSR_STVEC, &exc_entry_s);
#endif
}
 8007762:	0001                	nop
 8007764:	4432                	lw	s0,12(sp)
 8007766:	0141                	addi	sp,sp,16
 8007768:	8082                	ret

0800776a <_premain_init>:
 * by __libc_init_array function, so we defined a new function
 * to do initialization
 */
volatile HartID_Info_Typedef hart_id;
void _premain_init(void)
{
 800776a:	715d                	addi	sp,sp,-80
 800776c:	c686                	sw	ra,76(sp)
 800776e:	c4a2                	sw	s0,72(sp)
 8007770:	0880                	addi	s0,sp,80
    
    hart_id.d = __RV_CSR_READ(CSR_MHARTID);
 8007772:	f14027f3          	csrr	a5,mhartid
 8007776:	fef42623          	sw	a5,-20(s0)
 800777a:	fec42703          	lw	a4,-20(s0)
 800777e:	081197b7          	lui	a5,0x8119
 8007782:	64e7a423          	sw	a4,1608(a5) # 8119648 <hart_id>

    /* TODO: Add your own initialization code here, called before main */

    // disable the clock for apb_slv0 so that the simulation can be a little faster
    (*(volatile int *)(0x1C100000 + 0x40)) = ~(0x1 << 13);   // set the apb slv0 clock to be closed
 8007786:	1c1007b7          	lui	a5,0x1c100
 800778a:	04078793          	addi	a5,a5,64 # 1c100040 <_sp+0x13fc0040>
 800778e:	7779                	lui	a4,0xffffe
 8007790:	177d                	addi	a4,a4,-1
 8007792:	c398                	sw	a4,0(a5)
 * \sa
 * - \ref DisableICache
*/
__STATIC_FORCEINLINE void EnableICache(void)
{
    __RV_CSR_SET(CSR_MCACHE_CTL, MCACHE_CTL_IC_EN);
 8007794:	4785                	li	a5,1
 8007796:	fef42423          	sw	a5,-24(s0)
 800779a:	fe842783          	lw	a5,-24(s0)
 800779e:	7ca7a073          	csrs	mcache_ctl,a5
}
 80077a2:	0001                	nop
#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT == 1
    EnableDCache();
#endif

    /* Do fence and fence.i to make sure previous ilm/dlm/icache/dcache control done */
    __RWMB();
 80077a4:	0ff0000f          	fence
    __ASM volatile("fence.i");
 80077a8:	0000100f          	fence.i
}
 80077ac:	0001                	nop
    __FENCE_I();
#if defined(SMP_CPU_CNT) && SMP_CPU_CNT>1
    if (hart_id.b.core_id == 0) { 
#endif
        
        usart0_clk_en(ENABLE);
 80077ae:	4505                	li	a0,1
 80077b0:	fb6fe0ef          	jal	ra,8005f66 <usart0_clk_en>

        iomux_clk_en(ENABLE);
 80077b4:	4505                	li	a0,1
 80077b6:	e52fe0ef          	jal	ra,8005e08 <iomux_clk_en>

        idu_clk_en( ENABLE);
 80077ba:	4505                	li	a0,1
 80077bc:	e72fe0ef          	jal	ra,8005e2e <idu_clk_en>

        #ifndef CFG_SIMULATION
        SystemCoreClock =  SYSTEM_CLOCK;
 80077c0:	01250737          	lui	a4,0x1250
 80077c4:	80070713          	addi	a4,a4,-2048 # 124f800 <__HEAP_SIZE+0x124f000>
 80077c8:	80e1a623          	sw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
        #endif
        #ifdef CFG_SIMULATION
        all_clk_div(2);
        #endif
        USART_InitTypeDef usart_init_t;
        USART_StructInit(&usart_init_t);
 80077cc:	fb040793          	addi	a5,s0,-80
 80077d0:	853e                	mv	a0,a5
 80077d2:	90aff0ef          	jal	ra,80068dc <USART_StructInit>
#if defined(USART_SETUP_BIT_LENGTH_8)
        usart_init_t.USART_BaudRate = 115200;
 80077d6:	67f1                	lui	a5,0x1c
 80077d8:	20078793          	addi	a5,a5,512 # 1c200 <__HEAP_SIZE+0x1ba00>
 80077dc:	faf42823          	sw	a5,-80(s0)
        usart_init_t.USART_WordLength = USART_SETUP_BIT_LENGTH_8;                                              
 80077e0:	03000793          	li	a5,48
 80077e4:	faf42a23          	sw	a5,-76(s0)
        usart_init_t.USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;                      
 80077e8:	4789                	li	a5,2
 80077ea:	faf42c23          	sw	a5,-72(s0)
        usart_init_t.USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;
 80077ee:	4785                	li	a5,1
 80077f0:	fcf42023          	sw	a5,-64(s0)
        usart_init_t.USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;
 80077f4:	4785                	li	a5,1
 80077f6:	fcf42223          	sw	a5,-60(s0)
        usart_init_t.USART_Parity = USART_SETUP_PARITY_EN_DISABLE;                                
 80077fa:	fa042e23          	sw	zero,-68(s0)
        usart_init_t.USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE |USART_SETUP_CTSE_DISABLE;
 80077fe:	fc042423          	sw	zero,-56(s0)
        usart_init_t.USART_TX_CTL = USART_TXCTRL_ENABLE;
        usart_init_t.USART_RX_CTL = USART_RXCTRL_ENABLE;
        usart_init_t.USART_Parity = USART_PARITY_DISABLE;                                
        usart_init_t.USART_HardwareFlowControl = USART_HardwareFlowControl_NONE; 
#endif
        USART_Init(SOC_DEBUG_UART, &usart_init_t);
 8007802:	fb040793          	addi	a5,s0,-80
 8007806:	85be                	mv	a1,a5
 8007808:	18000537          	lui	a0,0x18000
 800780c:	e63fe0ef          	jal	ra,800666e <USART_Init>
        
        /* Display banner after UART initialized */
        SystemBannerPrint();
 8007810:	a5fff0ef          	jal	ra,800726e <SystemBannerPrint>
        /* Initialize exception default handlers */
        Exception_Init();
 8007814:	87dff0ef          	jal	ra,8007090 <Exception_Init>
        /* ECLIC initialization, mainly MTH and NLBIT */
        ECLIC_Init();
 8007818:	ab5ff0ef          	jal	ra,80072cc <ECLIC_Init>
        Trap_Init();
 800781c:	3781                	jal	800775c <Trap_Init>
#if defined(SMP_CPU_CNT) && SMP_CPU_CNT>1
    }
#endif
}
 800781e:	0001                	nop
 8007820:	40b6                	lw	ra,76(sp)
 8007822:	4426                	lw	s0,72(sp)
 8007824:	6161                	addi	sp,sp,80
 8007826:	8082                	ret

08007828 <_postmain_fini>:
 * For RISC-V gnu toolchain, _fini function might not be called
 * by __libc_fini_array function, so we defined a new function
 * to do initialization
 */
void _postmain_fini(int status)
{
 8007828:	1101                	addi	sp,sp,-32
 800782a:	ce22                	sw	s0,28(sp)
 800782c:	1000                	addi	s0,sp,32
 800782e:	fea42623          	sw	a0,-20(s0)
    /* TODO: Add your own finishing code here, called after main */
#if defined(SIMULATION_MODE)
    extern void simulation_exit(int status);
    simulation_exit(status);
#endif
}
 8007832:	0001                	nop
 8007834:	4472                	lw	s0,28(sp)
 8007836:	6105                	addi	sp,sp,32
 8007838:	8082                	ret

0800783a <_init>:
 * error init.c:(.text.__libc_init_array+0x26): undefined reference to '_init'
 * \note
 * Please use \ref _premain_init function now
 */
void _init(void)
{
 800783a:	1141                	addi	sp,sp,-16
 800783c:	c622                	sw	s0,12(sp)
 800783e:	0800                	addi	s0,sp,16
    /* Don't put any code here, please use _premain_init now */
}
 8007840:	0001                	nop
 8007842:	4432                	lw	s0,12(sp)
 8007844:	0141                	addi	sp,sp,16
 8007846:	8082                	ret

08007848 <_fini>:
 * error fini.c:(.text.__libc_fini_array+0x28): undefined reference to '_fini'
 * \note
 * Please use \ref _postmain_fini function now
 */
void _fini(void)
{
 8007848:	1141                	addi	sp,sp,-16
 800784a:	c622                	sw	s0,12(sp)
 800784c:	0800                	addi	s0,sp,16
    /* Don't put any code here, please use _postmain_fini now */
}
 800784e:	0001                	nop
 8007850:	4432                	lw	s0,12(sp)
 8007852:	0141                	addi	sp,sp,16
 8007854:	8082                	ret

08007856 <pps_clk_compute>:
//	}
//
//}

void pps_clk_compute(pps_adjust_ptr pps_adjust_p)
{
 8007856:	7135                	addi	sp,sp,-160
 8007858:	cf06                	sw	ra,156(sp)
 800785a:	cd22                	sw	s0,152(sp)
 800785c:	cb4a                	sw	s2,148(sp)
 800785e:	c94e                	sw	s3,144(sp)
 8007860:	c752                	sw	s4,140(sp)
 8007862:	c556                	sw	s5,136(sp)
 8007864:	c35a                	sw	s6,132(sp)
 8007866:	c15e                	sw	s7,128(sp)
 8007868:	dee2                	sw	s8,124(sp)
 800786a:	dce6                	sw	s9,120(sp)
 800786c:	b4a2                	fsd	fs0,104(sp)
 800786e:	1100                	addi	s0,sp,160
 8007870:	f6a42623          	sw	a0,-148(s0)
	uint64_t delta_rx_time = timestamp_substract(pps_adjust_p->rx_time_set[PPS_TR_CHECK_CNT-1] , pps_adjust_p->rx_time_set[0]);
 8007874:	f6c42783          	lw	a5,-148(s0)
 8007878:	0487c703          	lbu	a4,72(a5)
 800787c:	0497c683          	lbu	a3,73(a5)
 8007880:	06a2                	slli	a3,a3,0x8
 8007882:	8f55                	or	a4,a4,a3
 8007884:	04a7c683          	lbu	a3,74(a5)
 8007888:	06c2                	slli	a3,a3,0x10
 800788a:	8f55                	or	a4,a4,a3
 800788c:	04b7c683          	lbu	a3,75(a5)
 8007890:	06e2                	slli	a3,a3,0x18
 8007892:	8f55                	or	a4,a4,a3
 8007894:	853a                	mv	a0,a4
 8007896:	04c7c703          	lbu	a4,76(a5)
 800789a:	04d7c683          	lbu	a3,77(a5)
 800789e:	06a2                	slli	a3,a3,0x8
 80078a0:	8f55                	or	a4,a4,a3
 80078a2:	04e7c683          	lbu	a3,78(a5)
 80078a6:	06c2                	slli	a3,a3,0x10
 80078a8:	8f55                	or	a4,a4,a3
 80078aa:	04f7c783          	lbu	a5,79(a5)
 80078ae:	07e2                	slli	a5,a5,0x18
 80078b0:	8fd9                	or	a5,a5,a4
 80078b2:	85be                	mv	a1,a5
 80078b4:	882a                	mv	a6,a0
 80078b6:	88ae                	mv	a7,a1
 80078b8:	f6c42783          	lw	a5,-148(s0)
 80078bc:	0287c703          	lbu	a4,40(a5)
 80078c0:	0297c683          	lbu	a3,41(a5)
 80078c4:	06a2                	slli	a3,a3,0x8
 80078c6:	8f55                	or	a4,a4,a3
 80078c8:	02a7c683          	lbu	a3,42(a5)
 80078cc:	06c2                	slli	a3,a3,0x10
 80078ce:	8f55                	or	a4,a4,a3
 80078d0:	02b7c683          	lbu	a3,43(a5)
 80078d4:	06e2                	slli	a3,a3,0x18
 80078d6:	8f55                	or	a4,a4,a3
 80078d8:	853a                	mv	a0,a4
 80078da:	02c7c703          	lbu	a4,44(a5)
 80078de:	02d7c683          	lbu	a3,45(a5)
 80078e2:	06a2                	slli	a3,a3,0x8
 80078e4:	8f55                	or	a4,a4,a3
 80078e6:	02e7c683          	lbu	a3,46(a5)
 80078ea:	06c2                	slli	a3,a3,0x10
 80078ec:	8f55                	or	a4,a4,a3
 80078ee:	02f7c783          	lbu	a5,47(a5)
 80078f2:	07e2                	slli	a5,a5,0x18
 80078f4:	8fd9                	or	a5,a5,a4
 80078f6:	85be                	mv	a1,a5
 80078f8:	872a                	mv	a4,a0
 80078fa:	87ae                	mv	a5,a1
 80078fc:	863a                	mv	a2,a4
 80078fe:	86be                	mv	a3,a5
 8007900:	8542                	mv	a0,a6
 8007902:	85c6                	mv	a1,a7
 8007904:	5fa070ef          	jal	ra,800eefe <timestamp_substract>
 8007908:	872a                	mv	a4,a0
 800790a:	87ae                	mv	a5,a1
 800790c:	f8e42c23          	sw	a4,-104(s0)
 8007910:	f8f42e23          	sw	a5,-100(s0)
	uint64_t delta_tx_time = timestamp_substract(pps_adjust_p->tx_time_set[PPS_TR_CHECK_CNT-1] , pps_adjust_p->tx_time_set[0]);
 8007914:	f6c42783          	lw	a5,-148(s0)
 8007918:	0207c703          	lbu	a4,32(a5)
 800791c:	0217c683          	lbu	a3,33(a5)
 8007920:	06a2                	slli	a3,a3,0x8
 8007922:	8f55                	or	a4,a4,a3
 8007924:	0227c683          	lbu	a3,34(a5)
 8007928:	06c2                	slli	a3,a3,0x10
 800792a:	8f55                	or	a4,a4,a3
 800792c:	0237c683          	lbu	a3,35(a5)
 8007930:	06e2                	slli	a3,a3,0x18
 8007932:	8f55                	or	a4,a4,a3
 8007934:	853a                	mv	a0,a4
 8007936:	0247c703          	lbu	a4,36(a5)
 800793a:	0257c683          	lbu	a3,37(a5)
 800793e:	06a2                	slli	a3,a3,0x8
 8007940:	8f55                	or	a4,a4,a3
 8007942:	0267c683          	lbu	a3,38(a5)
 8007946:	06c2                	slli	a3,a3,0x10
 8007948:	8f55                	or	a4,a4,a3
 800794a:	0277c783          	lbu	a5,39(a5)
 800794e:	07e2                	slli	a5,a5,0x18
 8007950:	8fd9                	or	a5,a5,a4
 8007952:	85be                	mv	a1,a5
 8007954:	882a                	mv	a6,a0
 8007956:	88ae                	mv	a7,a1
 8007958:	f6c42783          	lw	a5,-148(s0)
 800795c:	0007c703          	lbu	a4,0(a5)
 8007960:	0017c683          	lbu	a3,1(a5)
 8007964:	06a2                	slli	a3,a3,0x8
 8007966:	8f55                	or	a4,a4,a3
 8007968:	0027c683          	lbu	a3,2(a5)
 800796c:	06c2                	slli	a3,a3,0x10
 800796e:	8f55                	or	a4,a4,a3
 8007970:	0037c683          	lbu	a3,3(a5)
 8007974:	06e2                	slli	a3,a3,0x18
 8007976:	8f55                	or	a4,a4,a3
 8007978:	853a                	mv	a0,a4
 800797a:	0047c703          	lbu	a4,4(a5)
 800797e:	0057c683          	lbu	a3,5(a5)
 8007982:	06a2                	slli	a3,a3,0x8
 8007984:	8f55                	or	a4,a4,a3
 8007986:	0067c683          	lbu	a3,6(a5)
 800798a:	06c2                	slli	a3,a3,0x10
 800798c:	8f55                	or	a4,a4,a3
 800798e:	0077c783          	lbu	a5,7(a5)
 8007992:	07e2                	slli	a5,a5,0x18
 8007994:	8fd9                	or	a5,a5,a4
 8007996:	85be                	mv	a1,a5
 8007998:	872a                	mv	a4,a0
 800799a:	87ae                	mv	a5,a1
 800799c:	863a                	mv	a2,a4
 800799e:	86be                	mv	a3,a5
 80079a0:	8542                	mv	a0,a6
 80079a2:	85c6                	mv	a1,a7
 80079a4:	55a070ef          	jal	ra,800eefe <timestamp_substract>
 80079a8:	872a                	mv	a4,a0
 80079aa:	87ae                	mv	a5,a1
 80079ac:	f8e42823          	sw	a4,-112(s0)
 80079b0:	f8f42a23          	sw	a5,-108(s0)
	double clk_frift_coff_new;
	if(delta_tx_time!=0)
 80079b4:	f9042783          	lw	a5,-112(s0)
 80079b8:	f9442703          	lw	a4,-108(s0)
 80079bc:	8fd9                	or	a5,a5,a4
 80079be:	26078263          	beqz	a5,8007c22 <pps_clk_compute+0x3cc>
	{
		clk_frift_coff_new=(double)delta_rx_time / (double)delta_tx_time;
 80079c2:	f9842503          	lw	a0,-104(s0)
 80079c6:	f9c42583          	lw	a1,-100(s0)
 80079ca:	6040e0ef          	jal	ra,8015fce <__floatundidf>
 80079ce:	22a50453          	fmv.d	fs0,fa0
 80079d2:	f9042503          	lw	a0,-112(s0)
 80079d6:	f9442583          	lw	a1,-108(s0)
 80079da:	5f40e0ef          	jal	ra,8015fce <__floatundidf>
 80079de:	22a507d3          	fmv.d	fa5,fa0
 80079e2:	1af477d3          	fdiv.d	fa5,fs0,fa5
 80079e6:	f8f43427          	fsd	fa5,-120(s0)
		if(pps_adjust_p->clk_drift_coff==0)
 80079ea:	f6c42783          	lw	a5,-148(s0)
 80079ee:	0617c703          	lbu	a4,97(a5)
 80079f2:	0627c683          	lbu	a3,98(a5)
 80079f6:	06a2                	slli	a3,a3,0x8
 80079f8:	8f55                	or	a4,a4,a3
 80079fa:	0637c683          	lbu	a3,99(a5)
 80079fe:	06c2                	slli	a3,a3,0x10
 8007a00:	8f55                	or	a4,a4,a3
 8007a02:	0647c683          	lbu	a3,100(a5)
 8007a06:	06e2                	slli	a3,a3,0x18
 8007a08:	8f55                	or	a4,a4,a3
 8007a0a:	f6e42023          	sw	a4,-160(s0)
 8007a0e:	0657c703          	lbu	a4,101(a5)
 8007a12:	0667c683          	lbu	a3,102(a5)
 8007a16:	06a2                	slli	a3,a3,0x8
 8007a18:	8f55                	or	a4,a4,a3
 8007a1a:	0677c683          	lbu	a3,103(a5)
 8007a1e:	06c2                	slli	a3,a3,0x10
 8007a20:	8f55                	or	a4,a4,a3
 8007a22:	0687c783          	lbu	a5,104(a5)
 8007a26:	07e2                	slli	a5,a5,0x18
 8007a28:	8fd9                	or	a5,a5,a4
 8007a2a:	f6f42223          	sw	a5,-156(s0)
 8007a2e:	d20007d3          	fcvt.d.w	fa5,zero
 8007a32:	f6043707          	fld	fa4,-160(s0)
 8007a36:	a2f727d3          	feq.d	a5,fa4,fa5
 8007a3a:	cbe1                	beqz	a5,8007b0a <pps_clk_compute+0x2b4>
		{
			pps_adjust_p->clk_drift_coff=clk_frift_coff_new;
 8007a3c:	f6c42783          	lw	a5,-148(s0)
 8007a40:	f8842703          	lw	a4,-120(s0)
 8007a44:	0ff77613          	zext.b	a2,a4
 8007a48:	0617c703          	lbu	a4,97(a5)
 8007a4c:	8b01                	andi	a4,a4,0
 8007a4e:	86ba                	mv	a3,a4
 8007a50:	8732                	mv	a4,a2
 8007a52:	8f55                	or	a4,a4,a3
 8007a54:	06e780a3          	sb	a4,97(a5)
 8007a58:	f8842703          	lw	a4,-120(s0)
 8007a5c:	8321                	srli	a4,a4,0x8
 8007a5e:	0ff77613          	zext.b	a2,a4
 8007a62:	0627c703          	lbu	a4,98(a5)
 8007a66:	8b01                	andi	a4,a4,0
 8007a68:	86ba                	mv	a3,a4
 8007a6a:	8732                	mv	a4,a2
 8007a6c:	8f55                	or	a4,a4,a3
 8007a6e:	06e78123          	sb	a4,98(a5)
 8007a72:	f8842703          	lw	a4,-120(s0)
 8007a76:	8341                	srli	a4,a4,0x10
 8007a78:	0ff77613          	zext.b	a2,a4
 8007a7c:	0637c703          	lbu	a4,99(a5)
 8007a80:	8b01                	andi	a4,a4,0
 8007a82:	86ba                	mv	a3,a4
 8007a84:	8732                	mv	a4,a2
 8007a86:	8f55                	or	a4,a4,a3
 8007a88:	06e781a3          	sb	a4,99(a5)
 8007a8c:	f8842703          	lw	a4,-120(s0)
 8007a90:	01875613          	srli	a2,a4,0x18
 8007a94:	0647c703          	lbu	a4,100(a5)
 8007a98:	8b01                	andi	a4,a4,0
 8007a9a:	86ba                	mv	a3,a4
 8007a9c:	8732                	mv	a4,a2
 8007a9e:	8f55                	or	a4,a4,a3
 8007aa0:	06e78223          	sb	a4,100(a5)
 8007aa4:	f8c42703          	lw	a4,-116(s0)
 8007aa8:	0ff77613          	zext.b	a2,a4
 8007aac:	0657c703          	lbu	a4,101(a5)
 8007ab0:	8b01                	andi	a4,a4,0
 8007ab2:	86ba                	mv	a3,a4
 8007ab4:	8732                	mv	a4,a2
 8007ab6:	8f55                	or	a4,a4,a3
 8007ab8:	06e782a3          	sb	a4,101(a5)
 8007abc:	f8c42703          	lw	a4,-116(s0)
 8007ac0:	8321                	srli	a4,a4,0x8
 8007ac2:	0ff77613          	zext.b	a2,a4
 8007ac6:	0667c703          	lbu	a4,102(a5)
 8007aca:	8b01                	andi	a4,a4,0
 8007acc:	86ba                	mv	a3,a4
 8007ace:	8732                	mv	a4,a2
 8007ad0:	8f55                	or	a4,a4,a3
 8007ad2:	06e78323          	sb	a4,102(a5)
 8007ad6:	f8c42703          	lw	a4,-116(s0)
 8007ada:	8341                	srli	a4,a4,0x10
 8007adc:	0ff77613          	zext.b	a2,a4
 8007ae0:	0677c703          	lbu	a4,103(a5)
 8007ae4:	8b01                	andi	a4,a4,0
 8007ae6:	86ba                	mv	a3,a4
 8007ae8:	8732                	mv	a4,a2
 8007aea:	8f55                	or	a4,a4,a3
 8007aec:	06e783a3          	sb	a4,103(a5)
 8007af0:	f8c42703          	lw	a4,-116(s0)
 8007af4:	01875613          	srli	a2,a4,0x18
 8007af8:	0687c703          	lbu	a4,104(a5)
 8007afc:	8b01                	andi	a4,a4,0
 8007afe:	86ba                	mv	a3,a4
 8007b00:	8732                	mv	a4,a2
 8007b02:	8f55                	or	a4,a4,a3
 8007b04:	06e78423          	sb	a4,104(a5)
 8007b08:	aa29                	j	8007c22 <pps_clk_compute+0x3cc>
		}
		else
		{
			pps_adjust_p->clk_drift_coff = (pps_adjust_p->clk_drift_coff+clk_frift_coff_new)/2;
 8007b0a:	f6c42783          	lw	a5,-148(s0)
 8007b0e:	0617c703          	lbu	a4,97(a5)
 8007b12:	0627c683          	lbu	a3,98(a5)
 8007b16:	06a2                	slli	a3,a3,0x8
 8007b18:	8f55                	or	a4,a4,a3
 8007b1a:	0637c683          	lbu	a3,99(a5)
 8007b1e:	06c2                	slli	a3,a3,0x10
 8007b20:	8f55                	or	a4,a4,a3
 8007b22:	0647c683          	lbu	a3,100(a5)
 8007b26:	06e2                	slli	a3,a3,0x18
 8007b28:	8f55                	or	a4,a4,a3
 8007b2a:	f6e42023          	sw	a4,-160(s0)
 8007b2e:	0657c703          	lbu	a4,101(a5)
 8007b32:	0667c683          	lbu	a3,102(a5)
 8007b36:	06a2                	slli	a3,a3,0x8
 8007b38:	8f55                	or	a4,a4,a3
 8007b3a:	0677c683          	lbu	a3,103(a5)
 8007b3e:	06c2                	slli	a3,a3,0x10
 8007b40:	8f55                	or	a4,a4,a3
 8007b42:	0687c783          	lbu	a5,104(a5)
 8007b46:	07e2                	slli	a5,a5,0x18
 8007b48:	8fd9                	or	a5,a5,a4
 8007b4a:	f6f42223          	sw	a5,-156(s0)
 8007b4e:	f8843787          	fld	fa5,-120(s0)
 8007b52:	f6043707          	fld	fa4,-160(s0)
 8007b56:	02f77753          	fadd.d	fa4,fa4,fa5
 8007b5a:	c401b787          	fld	fa5,-960(gp) # 8118260 <_global_impure_ptr+0x240>
 8007b5e:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8007b62:	f6f43027          	fsd	fa5,-160(s0)
 8007b66:	f6042603          	lw	a2,-160(s0)
 8007b6a:	f6442683          	lw	a3,-156(s0)
 8007b6e:	f6c42783          	lw	a5,-148(s0)
 8007b72:	0ff67513          	zext.b	a0,a2
 8007b76:	0617c703          	lbu	a4,97(a5)
 8007b7a:	8b01                	andi	a4,a4,0
 8007b7c:	85ba                	mv	a1,a4
 8007b7e:	872a                	mv	a4,a0
 8007b80:	8f4d                	or	a4,a4,a1
 8007b82:	06e780a3          	sb	a4,97(a5)
 8007b86:	00865713          	srli	a4,a2,0x8
 8007b8a:	0ff77513          	zext.b	a0,a4
 8007b8e:	0627c703          	lbu	a4,98(a5)
 8007b92:	8b01                	andi	a4,a4,0
 8007b94:	85ba                	mv	a1,a4
 8007b96:	872a                	mv	a4,a0
 8007b98:	8f4d                	or	a4,a4,a1
 8007b9a:	06e78123          	sb	a4,98(a5)
 8007b9e:	01065713          	srli	a4,a2,0x10
 8007ba2:	0ff77513          	zext.b	a0,a4
 8007ba6:	0637c703          	lbu	a4,99(a5)
 8007baa:	8b01                	andi	a4,a4,0
 8007bac:	85ba                	mv	a1,a4
 8007bae:	872a                	mv	a4,a0
 8007bb0:	8f4d                	or	a4,a4,a1
 8007bb2:	06e781a3          	sb	a4,99(a5)
 8007bb6:	01865513          	srli	a0,a2,0x18
 8007bba:	0647c703          	lbu	a4,100(a5)
 8007bbe:	8b01                	andi	a4,a4,0
 8007bc0:	85ba                	mv	a1,a4
 8007bc2:	872a                	mv	a4,a0
 8007bc4:	8f4d                	or	a4,a4,a1
 8007bc6:	06e78223          	sb	a4,100(a5)
 8007bca:	0ff6f513          	zext.b	a0,a3
 8007bce:	0657c703          	lbu	a4,101(a5)
 8007bd2:	8b01                	andi	a4,a4,0
 8007bd4:	85ba                	mv	a1,a4
 8007bd6:	872a                	mv	a4,a0
 8007bd8:	8f4d                	or	a4,a4,a1
 8007bda:	06e782a3          	sb	a4,101(a5)
 8007bde:	0086d713          	srli	a4,a3,0x8
 8007be2:	0ff77513          	zext.b	a0,a4
 8007be6:	0667c703          	lbu	a4,102(a5)
 8007bea:	8b01                	andi	a4,a4,0
 8007bec:	85ba                	mv	a1,a4
 8007bee:	872a                	mv	a4,a0
 8007bf0:	8f4d                	or	a4,a4,a1
 8007bf2:	06e78323          	sb	a4,102(a5)
 8007bf6:	0106d713          	srli	a4,a3,0x10
 8007bfa:	0ff77513          	zext.b	a0,a4
 8007bfe:	0677c703          	lbu	a4,103(a5)
 8007c02:	8b01                	andi	a4,a4,0
 8007c04:	85ba                	mv	a1,a4
 8007c06:	872a                	mv	a4,a0
 8007c08:	8f4d                	or	a4,a4,a1
 8007c0a:	06e783a3          	sb	a4,103(a5)
 8007c0e:	0186d613          	srli	a2,a3,0x18
 8007c12:	0687c703          	lbu	a4,104(a5)
 8007c16:	8b01                	andi	a4,a4,0
 8007c18:	86ba                	mv	a3,a4
 8007c1a:	8732                	mv	a4,a2
 8007c1c:	8f55                	or	a4,a4,a3
 8007c1e:	06e78423          	sb	a4,104(a5)
		//pps_adjust_p->clk_drift_coff=clk_frift_coff_new;

	}
//	pps_adjust_p->clk_offset_coff = pps_adjust_p->rx_time_set[PPS_TR_CHECK_CNT-1] - pps_adjust_p->clk_drift_coff * pps_adjust_p->tx_time_set[PPS_TR_CHECK_CNT-1];

    uint64_t rx_sum=0;uint64_t tx_sum=0;
 8007c22:	4781                	li	a5,0
 8007c24:	4801                	li	a6,0
 8007c26:	faf42c23          	sw	a5,-72(s0)
 8007c2a:	fb042e23          	sw	a6,-68(s0)
 8007c2e:	faf42823          	sw	a5,-80(s0)
 8007c32:	fb042a23          	sw	a6,-76(s0)
    double tx_ave=0;double rx_ave=0;
 8007c36:	f8042023          	sw	zero,-128(s0)
 8007c3a:	f8042223          	sw	zero,-124(s0)
 8007c3e:	f6042c23          	sw	zero,-136(s0)
 8007c42:	f6042e23          	sw	zero,-132(s0)
    uint8_t circle_count_tx=0;
 8007c46:	fa0407a3          	sb	zero,-81(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8007c4a:	fa042423          	sw	zero,-88(s0)
 8007c4e:	aa3d                	j	8007d8c <pps_clk_compute+0x536>
    {
    	if(pps_adjust_p->tx_time_set[iter+1] < pps_adjust_p->tx_time_set[iter])
 8007c50:	fa842783          	lw	a5,-88(s0)
 8007c54:	0785                	addi	a5,a5,1
 8007c56:	f6c42703          	lw	a4,-148(s0)
 8007c5a:	078e                	slli	a5,a5,0x3
 8007c5c:	97ba                	add	a5,a5,a4
 8007c5e:	0007c703          	lbu	a4,0(a5)
 8007c62:	0017c583          	lbu	a1,1(a5)
 8007c66:	05a2                	slli	a1,a1,0x8
 8007c68:	8f4d                	or	a4,a4,a1
 8007c6a:	0027c583          	lbu	a1,2(a5)
 8007c6e:	05c2                	slli	a1,a1,0x10
 8007c70:	8f4d                	or	a4,a4,a1
 8007c72:	0037c583          	lbu	a1,3(a5)
 8007c76:	05e2                	slli	a1,a1,0x18
 8007c78:	8f4d                	or	a4,a4,a1
 8007c7a:	863a                	mv	a2,a4
 8007c7c:	0047c703          	lbu	a4,4(a5)
 8007c80:	0057c583          	lbu	a1,5(a5)
 8007c84:	05a2                	slli	a1,a1,0x8
 8007c86:	8f4d                	or	a4,a4,a1
 8007c88:	0067c583          	lbu	a1,6(a5)
 8007c8c:	05c2                	slli	a1,a1,0x10
 8007c8e:	8f4d                	or	a4,a4,a1
 8007c90:	0077c783          	lbu	a5,7(a5)
 8007c94:	07e2                	slli	a5,a5,0x18
 8007c96:	8fd9                	or	a5,a5,a4
 8007c98:	86be                	mv	a3,a5
 8007c9a:	f6c42703          	lw	a4,-148(s0)
 8007c9e:	fa842783          	lw	a5,-88(s0)
 8007ca2:	078e                	slli	a5,a5,0x3
 8007ca4:	97ba                	add	a5,a5,a4
 8007ca6:	0007c703          	lbu	a4,0(a5)
 8007caa:	0017c803          	lbu	a6,1(a5)
 8007cae:	0822                	slli	a6,a6,0x8
 8007cb0:	00e86733          	or	a4,a6,a4
 8007cb4:	0027c803          	lbu	a6,2(a5)
 8007cb8:	0842                	slli	a6,a6,0x10
 8007cba:	00e86733          	or	a4,a6,a4
 8007cbe:	0037c803          	lbu	a6,3(a5)
 8007cc2:	0862                	slli	a6,a6,0x18
 8007cc4:	00e86733          	or	a4,a6,a4
 8007cc8:	853a                	mv	a0,a4
 8007cca:	0047c703          	lbu	a4,4(a5)
 8007cce:	0057c803          	lbu	a6,5(a5)
 8007cd2:	0822                	slli	a6,a6,0x8
 8007cd4:	00e86733          	or	a4,a6,a4
 8007cd8:	0067c803          	lbu	a6,6(a5)
 8007cdc:	0842                	slli	a6,a6,0x10
 8007cde:	00e86733          	or	a4,a6,a4
 8007ce2:	0077c783          	lbu	a5,7(a5)
 8007ce6:	07e2                	slli	a5,a5,0x18
 8007ce8:	8fd9                	or	a5,a5,a4
 8007cea:	85be                	mv	a1,a5
 8007cec:	872e                	mv	a4,a1
 8007cee:	87b6                	mv	a5,a3
 8007cf0:	00e7ea63          	bltu	a5,a4,8007d04 <pps_clk_compute+0x4ae>
 8007cf4:	872e                	mv	a4,a1
 8007cf6:	87b6                	mv	a5,a3
 8007cf8:	00f71f63          	bne	a4,a5,8007d16 <pps_clk_compute+0x4c0>
 8007cfc:	872a                	mv	a4,a0
 8007cfe:	87b2                	mv	a5,a2
 8007d00:	00e7fb63          	bgeu	a5,a4,8007d16 <pps_clk_compute+0x4c0>
    	{
    		circle_count_tx=PPS_TR_CHECK_CNT-iter-1;
 8007d04:	fa842783          	lw	a5,-88(s0)
 8007d08:	0ff7f793          	zext.b	a5,a5
 8007d0c:	4711                	li	a4,4
 8007d0e:	40f707b3          	sub	a5,a4,a5
 8007d12:	faf407a3          	sb	a5,-81(s0)
    	}
    	tx_sum=tx_sum + pps_adjust_p->tx_time_set[iter];
 8007d16:	f6c42703          	lw	a4,-148(s0)
 8007d1a:	fa842783          	lw	a5,-88(s0)
 8007d1e:	078e                	slli	a5,a5,0x3
 8007d20:	97ba                	add	a5,a5,a4
 8007d22:	0007c703          	lbu	a4,0(a5)
 8007d26:	0017c683          	lbu	a3,1(a5)
 8007d2a:	06a2                	slli	a3,a3,0x8
 8007d2c:	8f55                	or	a4,a4,a3
 8007d2e:	0027c683          	lbu	a3,2(a5)
 8007d32:	06c2                	slli	a3,a3,0x10
 8007d34:	8f55                	or	a4,a4,a3
 8007d36:	0037c683          	lbu	a3,3(a5)
 8007d3a:	06e2                	slli	a3,a3,0x18
 8007d3c:	8f55                	or	a4,a4,a3
 8007d3e:	853a                	mv	a0,a4
 8007d40:	0047c703          	lbu	a4,4(a5)
 8007d44:	0057c683          	lbu	a3,5(a5)
 8007d48:	06a2                	slli	a3,a3,0x8
 8007d4a:	8f55                	or	a4,a4,a3
 8007d4c:	0067c683          	lbu	a3,6(a5)
 8007d50:	06c2                	slli	a3,a3,0x10
 8007d52:	8f55                	or	a4,a4,a3
 8007d54:	0077c783          	lbu	a5,7(a5)
 8007d58:	07e2                	slli	a5,a5,0x18
 8007d5a:	8fd9                	or	a5,a5,a4
 8007d5c:	85be                	mv	a1,a5
 8007d5e:	fb042603          	lw	a2,-80(s0)
 8007d62:	fb442683          	lw	a3,-76(s0)
 8007d66:	00a60733          	add	a4,a2,a0
 8007d6a:	883a                	mv	a6,a4
 8007d6c:	00c83833          	sltu	a6,a6,a2
 8007d70:	00b687b3          	add	a5,a3,a1
 8007d74:	00f806b3          	add	a3,a6,a5
 8007d78:	87b6                	mv	a5,a3
 8007d7a:	fae42823          	sw	a4,-80(s0)
 8007d7e:	faf42a23          	sw	a5,-76(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8007d82:	fa842783          	lw	a5,-88(s0)
 8007d86:	0785                	addi	a5,a5,1
 8007d88:	faf42423          	sw	a5,-88(s0)
 8007d8c:	fa842703          	lw	a4,-88(s0)
 8007d90:	478d                	li	a5,3
 8007d92:	eae7dfe3          	bge	a5,a4,8007c50 <pps_clk_compute+0x3fa>
    }
    tx_sum= tx_sum + pps_adjust_p->tx_time_set[PPS_TR_CHECK_CNT-1] + circle_count_tx * FULL_STAMP_MAX;
 8007d96:	f6c42783          	lw	a5,-148(s0)
 8007d9a:	0207c703          	lbu	a4,32(a5)
 8007d9e:	0217c583          	lbu	a1,33(a5)
 8007da2:	05a2                	slli	a1,a1,0x8
 8007da4:	8f4d                	or	a4,a4,a1
 8007da6:	0227c583          	lbu	a1,34(a5)
 8007daa:	05c2                	slli	a1,a1,0x10
 8007dac:	8f4d                	or	a4,a4,a1
 8007dae:	0237c583          	lbu	a1,35(a5)
 8007db2:	05e2                	slli	a1,a1,0x18
 8007db4:	8f4d                	or	a4,a4,a1
 8007db6:	863a                	mv	a2,a4
 8007db8:	0247c703          	lbu	a4,36(a5)
 8007dbc:	0257c583          	lbu	a1,37(a5)
 8007dc0:	05a2                	slli	a1,a1,0x8
 8007dc2:	8f4d                	or	a4,a4,a1
 8007dc4:	0267c583          	lbu	a1,38(a5)
 8007dc8:	05c2                	slli	a1,a1,0x10
 8007dca:	8f4d                	or	a4,a4,a1
 8007dcc:	0277c783          	lbu	a5,39(a5)
 8007dd0:	07e2                	slli	a5,a5,0x18
 8007dd2:	8fd9                	or	a5,a5,a4
 8007dd4:	86be                	mv	a3,a5
 8007dd6:	fb042503          	lw	a0,-80(s0)
 8007dda:	fb442583          	lw	a1,-76(s0)
 8007dde:	00a60733          	add	a4,a2,a0
 8007de2:	883a                	mv	a6,a4
 8007de4:	00c83833          	sltu	a6,a6,a2
 8007de8:	00b687b3          	add	a5,a3,a1
 8007dec:	00f806b3          	add	a3,a6,a5
 8007df0:	87b6                	mv	a5,a3
 8007df2:	863a                	mv	a2,a4
 8007df4:	86be                	mv	a3,a5
 8007df6:	faf44783          	lbu	a5,-81(s0)
 8007dfa:	0ff7f793          	zext.b	a5,a5
 8007dfe:	8c3e                	mv	s8,a5
 8007e00:	4c81                	li	s9,0
 8007e02:	009c1b93          	slli	s7,s8,0x9
 8007e06:	4b01                	li	s6,0
 8007e08:	855a                	mv	a0,s6
 8007e0a:	85de                	mv	a1,s7
 8007e0c:	00a60733          	add	a4,a2,a0
 8007e10:	883a                	mv	a6,a4
 8007e12:	00c83833          	sltu	a6,a6,a2
 8007e16:	00b687b3          	add	a5,a3,a1
 8007e1a:	00f806b3          	add	a3,a6,a5
 8007e1e:	87b6                	mv	a5,a3
 8007e20:	fae42823          	sw	a4,-80(s0)
 8007e24:	faf42a23          	sw	a5,-76(s0)
    tx_ave = tx_sum / PPS_TR_CHECK_CNT;
 8007e28:	fb042703          	lw	a4,-80(s0)
 8007e2c:	fb442783          	lw	a5,-76(s0)
 8007e30:	4615                	li	a2,5
 8007e32:	4681                	li	a3,0
 8007e34:	853a                	mv	a0,a4
 8007e36:	85be                	mv	a1,a5
 8007e38:	1ac0e0ef          	jal	ra,8015fe4 <__udivdi3>
 8007e3c:	872a                	mv	a4,a0
 8007e3e:	87ae                	mv	a5,a1
 8007e40:	853a                	mv	a0,a4
 8007e42:	85be                	mv	a1,a5
 8007e44:	18a0e0ef          	jal	ra,8015fce <__floatundidf>
 8007e48:	22a507d3          	fmv.d	fa5,fa0
 8007e4c:	f8f43027          	fsd	fa5,-128(s0)
    tx_ave = timestamp_add(tx_ave,0);
 8007e50:	f8043507          	fld	fa0,-128(s0)
 8007e54:	0f20e0ef          	jal	ra,8015f46 <__fixdfdi>
 8007e58:	872a                	mv	a4,a0
 8007e5a:	87ae                	mv	a5,a1
 8007e5c:	4601                	li	a2,0
 8007e5e:	4681                	li	a3,0
 8007e60:	853a                	mv	a0,a4
 8007e62:	85be                	mv	a1,a5
 8007e64:	60d060ef          	jal	ra,800ec70 <timestamp_add>
 8007e68:	872a                	mv	a4,a0
 8007e6a:	87ae                	mv	a5,a1
 8007e6c:	853a                	mv	a0,a4
 8007e6e:	85be                	mv	a1,a5
 8007e70:	1480e0ef          	jal	ra,8015fb8 <__floatdidf>
 8007e74:	22a507d3          	fmv.d	fa5,fa0
 8007e78:	f8f43027          	fsd	fa5,-128(s0)

    uint8_t circle_count_rx=0;
 8007e7c:	fa0403a3          	sb	zero,-89(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8007e80:	fa042023          	sw	zero,-96(s0)
 8007e84:	a291                	j	8007fc8 <pps_clk_compute+0x772>
    {
    	if(pps_adjust_p->rx_time_set[iter+1] < pps_adjust_p->rx_time_set[iter])
 8007e86:	fa042783          	lw	a5,-96(s0)
 8007e8a:	0785                	addi	a5,a5,1
 8007e8c:	f6c42703          	lw	a4,-148(s0)
 8007e90:	0791                	addi	a5,a5,4
 8007e92:	078e                	slli	a5,a5,0x3
 8007e94:	97ba                	add	a5,a5,a4
 8007e96:	0087c703          	lbu	a4,8(a5)
 8007e9a:	0097c583          	lbu	a1,9(a5)
 8007e9e:	05a2                	slli	a1,a1,0x8
 8007ea0:	8f4d                	or	a4,a4,a1
 8007ea2:	00a7c583          	lbu	a1,10(a5)
 8007ea6:	05c2                	slli	a1,a1,0x10
 8007ea8:	8f4d                	or	a4,a4,a1
 8007eaa:	00b7c583          	lbu	a1,11(a5)
 8007eae:	05e2                	slli	a1,a1,0x18
 8007eb0:	8f4d                	or	a4,a4,a1
 8007eb2:	863a                	mv	a2,a4
 8007eb4:	00c7c703          	lbu	a4,12(a5)
 8007eb8:	00d7c583          	lbu	a1,13(a5)
 8007ebc:	05a2                	slli	a1,a1,0x8
 8007ebe:	8f4d                	or	a4,a4,a1
 8007ec0:	00e7c583          	lbu	a1,14(a5)
 8007ec4:	05c2                	slli	a1,a1,0x10
 8007ec6:	8f4d                	or	a4,a4,a1
 8007ec8:	00f7c783          	lbu	a5,15(a5)
 8007ecc:	07e2                	slli	a5,a5,0x18
 8007ece:	8fd9                	or	a5,a5,a4
 8007ed0:	86be                	mv	a3,a5
 8007ed2:	f6c42703          	lw	a4,-148(s0)
 8007ed6:	fa042783          	lw	a5,-96(s0)
 8007eda:	0791                	addi	a5,a5,4
 8007edc:	078e                	slli	a5,a5,0x3
 8007ede:	97ba                	add	a5,a5,a4
 8007ee0:	0087c703          	lbu	a4,8(a5)
 8007ee4:	0097c803          	lbu	a6,9(a5)
 8007ee8:	0822                	slli	a6,a6,0x8
 8007eea:	00e86733          	or	a4,a6,a4
 8007eee:	00a7c803          	lbu	a6,10(a5)
 8007ef2:	0842                	slli	a6,a6,0x10
 8007ef4:	00e86733          	or	a4,a6,a4
 8007ef8:	00b7c803          	lbu	a6,11(a5)
 8007efc:	0862                	slli	a6,a6,0x18
 8007efe:	00e86733          	or	a4,a6,a4
 8007f02:	853a                	mv	a0,a4
 8007f04:	00c7c703          	lbu	a4,12(a5)
 8007f08:	00d7c803          	lbu	a6,13(a5)
 8007f0c:	0822                	slli	a6,a6,0x8
 8007f0e:	00e86733          	or	a4,a6,a4
 8007f12:	00e7c803          	lbu	a6,14(a5)
 8007f16:	0842                	slli	a6,a6,0x10
 8007f18:	00e86733          	or	a4,a6,a4
 8007f1c:	00f7c783          	lbu	a5,15(a5)
 8007f20:	07e2                	slli	a5,a5,0x18
 8007f22:	8fd9                	or	a5,a5,a4
 8007f24:	85be                	mv	a1,a5
 8007f26:	872e                	mv	a4,a1
 8007f28:	87b6                	mv	a5,a3
 8007f2a:	00e7ea63          	bltu	a5,a4,8007f3e <pps_clk_compute+0x6e8>
 8007f2e:	872e                	mv	a4,a1
 8007f30:	87b6                	mv	a5,a3
 8007f32:	00f71f63          	bne	a4,a5,8007f50 <pps_clk_compute+0x6fa>
 8007f36:	872a                	mv	a4,a0
 8007f38:	87b2                	mv	a5,a2
 8007f3a:	00e7fb63          	bgeu	a5,a4,8007f50 <pps_clk_compute+0x6fa>
    	{
    		circle_count_rx=PPS_TR_CHECK_CNT-iter-1;
 8007f3e:	fa042783          	lw	a5,-96(s0)
 8007f42:	0ff7f793          	zext.b	a5,a5
 8007f46:	4711                	li	a4,4
 8007f48:	40f707b3          	sub	a5,a4,a5
 8007f4c:	faf403a3          	sb	a5,-89(s0)
    	}
    	rx_sum=rx_sum + pps_adjust_p->rx_time_set[iter];
 8007f50:	f6c42703          	lw	a4,-148(s0)
 8007f54:	fa042783          	lw	a5,-96(s0)
 8007f58:	0791                	addi	a5,a5,4
 8007f5a:	078e                	slli	a5,a5,0x3
 8007f5c:	97ba                	add	a5,a5,a4
 8007f5e:	0087c703          	lbu	a4,8(a5)
 8007f62:	0097c683          	lbu	a3,9(a5)
 8007f66:	06a2                	slli	a3,a3,0x8
 8007f68:	8f55                	or	a4,a4,a3
 8007f6a:	00a7c683          	lbu	a3,10(a5)
 8007f6e:	06c2                	slli	a3,a3,0x10
 8007f70:	8f55                	or	a4,a4,a3
 8007f72:	00b7c683          	lbu	a3,11(a5)
 8007f76:	06e2                	slli	a3,a3,0x18
 8007f78:	8f55                	or	a4,a4,a3
 8007f7a:	853a                	mv	a0,a4
 8007f7c:	00c7c703          	lbu	a4,12(a5)
 8007f80:	00d7c683          	lbu	a3,13(a5)
 8007f84:	06a2                	slli	a3,a3,0x8
 8007f86:	8f55                	or	a4,a4,a3
 8007f88:	00e7c683          	lbu	a3,14(a5)
 8007f8c:	06c2                	slli	a3,a3,0x10
 8007f8e:	8f55                	or	a4,a4,a3
 8007f90:	00f7c783          	lbu	a5,15(a5)
 8007f94:	07e2                	slli	a5,a5,0x18
 8007f96:	8fd9                	or	a5,a5,a4
 8007f98:	85be                	mv	a1,a5
 8007f9a:	fb842603          	lw	a2,-72(s0)
 8007f9e:	fbc42683          	lw	a3,-68(s0)
 8007fa2:	00a60733          	add	a4,a2,a0
 8007fa6:	883a                	mv	a6,a4
 8007fa8:	00c83833          	sltu	a6,a6,a2
 8007fac:	00b687b3          	add	a5,a3,a1
 8007fb0:	00f806b3          	add	a3,a6,a5
 8007fb4:	87b6                	mv	a5,a3
 8007fb6:	fae42c23          	sw	a4,-72(s0)
 8007fba:	faf42e23          	sw	a5,-68(s0)
    for (int iter=0;iter<PPS_TR_CHECK_CNT-1;iter++)
 8007fbe:	fa042783          	lw	a5,-96(s0)
 8007fc2:	0785                	addi	a5,a5,1
 8007fc4:	faf42023          	sw	a5,-96(s0)
 8007fc8:	fa042703          	lw	a4,-96(s0)
 8007fcc:	478d                	li	a5,3
 8007fce:	eae7dce3          	bge	a5,a4,8007e86 <pps_clk_compute+0x630>
    }
    rx_sum= rx_sum + pps_adjust_p->rx_time_set[PPS_TR_CHECK_CNT-1] + circle_count_rx * FULL_STAMP_MAX;
 8007fd2:	f6c42783          	lw	a5,-148(s0)
 8007fd6:	0487c703          	lbu	a4,72(a5)
 8007fda:	0497c583          	lbu	a1,73(a5)
 8007fde:	05a2                	slli	a1,a1,0x8
 8007fe0:	8f4d                	or	a4,a4,a1
 8007fe2:	04a7c583          	lbu	a1,74(a5)
 8007fe6:	05c2                	slli	a1,a1,0x10
 8007fe8:	8f4d                	or	a4,a4,a1
 8007fea:	04b7c583          	lbu	a1,75(a5)
 8007fee:	05e2                	slli	a1,a1,0x18
 8007ff0:	8f4d                	or	a4,a4,a1
 8007ff2:	863a                	mv	a2,a4
 8007ff4:	04c7c703          	lbu	a4,76(a5)
 8007ff8:	04d7c583          	lbu	a1,77(a5)
 8007ffc:	05a2                	slli	a1,a1,0x8
 8007ffe:	8f4d                	or	a4,a4,a1
 8008000:	04e7c583          	lbu	a1,78(a5)
 8008004:	05c2                	slli	a1,a1,0x10
 8008006:	8f4d                	or	a4,a4,a1
 8008008:	04f7c783          	lbu	a5,79(a5)
 800800c:	07e2                	slli	a5,a5,0x18
 800800e:	8fd9                	or	a5,a5,a4
 8008010:	86be                	mv	a3,a5
 8008012:	fb842503          	lw	a0,-72(s0)
 8008016:	fbc42583          	lw	a1,-68(s0)
 800801a:	00a60733          	add	a4,a2,a0
 800801e:	883a                	mv	a6,a4
 8008020:	00c83833          	sltu	a6,a6,a2
 8008024:	00b687b3          	add	a5,a3,a1
 8008028:	00f806b3          	add	a3,a6,a5
 800802c:	87b6                	mv	a5,a3
 800802e:	863a                	mv	a2,a4
 8008030:	86be                	mv	a3,a5
 8008032:	fa744783          	lbu	a5,-89(s0)
 8008036:	0ff7f793          	zext.b	a5,a5
 800803a:	8a3e                	mv	s4,a5
 800803c:	4a81                	li	s5,0
 800803e:	009a1993          	slli	s3,s4,0x9
 8008042:	4901                	li	s2,0
 8008044:	854a                	mv	a0,s2
 8008046:	85ce                	mv	a1,s3
 8008048:	00a60733          	add	a4,a2,a0
 800804c:	883a                	mv	a6,a4
 800804e:	00c83833          	sltu	a6,a6,a2
 8008052:	00b687b3          	add	a5,a3,a1
 8008056:	00f806b3          	add	a3,a6,a5
 800805a:	87b6                	mv	a5,a3
 800805c:	fae42c23          	sw	a4,-72(s0)
 8008060:	faf42e23          	sw	a5,-68(s0)
    rx_ave = rx_sum / PPS_TR_CHECK_CNT;
 8008064:	fb842703          	lw	a4,-72(s0)
 8008068:	fbc42783          	lw	a5,-68(s0)
 800806c:	4615                	li	a2,5
 800806e:	4681                	li	a3,0
 8008070:	853a                	mv	a0,a4
 8008072:	85be                	mv	a1,a5
 8008074:	7710d0ef          	jal	ra,8015fe4 <__udivdi3>
 8008078:	872a                	mv	a4,a0
 800807a:	87ae                	mv	a5,a1
 800807c:	853a                	mv	a0,a4
 800807e:	85be                	mv	a1,a5
 8008080:	74f0d0ef          	jal	ra,8015fce <__floatundidf>
 8008084:	22a507d3          	fmv.d	fa5,fa0
 8008088:	f6f43c27          	fsd	fa5,-136(s0)
    rx_ave = timestamp_add(rx_ave,0);
 800808c:	f7843507          	fld	fa0,-136(s0)
 8008090:	6b70d0ef          	jal	ra,8015f46 <__fixdfdi>
 8008094:	872a                	mv	a4,a0
 8008096:	87ae                	mv	a5,a1
 8008098:	4601                	li	a2,0
 800809a:	4681                	li	a3,0
 800809c:	853a                	mv	a0,a4
 800809e:	85be                	mv	a1,a5
 80080a0:	3d1060ef          	jal	ra,800ec70 <timestamp_add>
 80080a4:	872a                	mv	a4,a0
 80080a6:	87ae                	mv	a5,a1
 80080a8:	853a                	mv	a0,a4
 80080aa:	85be                	mv	a1,a5
 80080ac:	70d0d0ef          	jal	ra,8015fb8 <__floatdidf>
 80080b0:	22a507d3          	fmv.d	fa5,fa0
 80080b4:	f6f43c27          	fsd	fa5,-136(s0)
    if(circle_count_tx==0 && circle_count_rx==0)
 80080b8:	faf44783          	lbu	a5,-81(s0)
 80080bc:	12079263          	bnez	a5,80081e0 <pps_clk_compute+0x98a>
 80080c0:	fa744783          	lbu	a5,-89(s0)
 80080c4:	10079e63          	bnez	a5,80081e0 <pps_clk_compute+0x98a>
    {
    	pps_adjust_p->clk_offset_coff = rx_ave - pps_adjust_p->clk_drift_coff * tx_ave;
 80080c8:	f6c42783          	lw	a5,-148(s0)
 80080cc:	0617c703          	lbu	a4,97(a5)
 80080d0:	0627c683          	lbu	a3,98(a5)
 80080d4:	06a2                	slli	a3,a3,0x8
 80080d6:	8f55                	or	a4,a4,a3
 80080d8:	0637c683          	lbu	a3,99(a5)
 80080dc:	06c2                	slli	a3,a3,0x10
 80080de:	8f55                	or	a4,a4,a3
 80080e0:	0647c683          	lbu	a3,100(a5)
 80080e4:	06e2                	slli	a3,a3,0x18
 80080e6:	8f55                	or	a4,a4,a3
 80080e8:	f6e42023          	sw	a4,-160(s0)
 80080ec:	0657c703          	lbu	a4,101(a5)
 80080f0:	0667c683          	lbu	a3,102(a5)
 80080f4:	06a2                	slli	a3,a3,0x8
 80080f6:	8f55                	or	a4,a4,a3
 80080f8:	0677c683          	lbu	a3,103(a5)
 80080fc:	06c2                	slli	a3,a3,0x10
 80080fe:	8f55                	or	a4,a4,a3
 8008100:	0687c783          	lbu	a5,104(a5)
 8008104:	07e2                	slli	a5,a5,0x18
 8008106:	8fd9                	or	a5,a5,a4
 8008108:	f6f42223          	sw	a5,-156(s0)
 800810c:	f8043787          	fld	fa5,-128(s0)
 8008110:	f6043707          	fld	fa4,-160(s0)
 8008114:	12f777d3          	fmul.d	fa5,fa4,fa5
 8008118:	f7843707          	fld	fa4,-136(s0)
 800811c:	0af777d3          	fsub.d	fa5,fa4,fa5
 8008120:	f6f43027          	fsd	fa5,-160(s0)
 8008124:	f6042603          	lw	a2,-160(s0)
 8008128:	f6442683          	lw	a3,-156(s0)
 800812c:	f6c42783          	lw	a5,-148(s0)
 8008130:	0ff67513          	zext.b	a0,a2
 8008134:	0697c703          	lbu	a4,105(a5)
 8008138:	8b01                	andi	a4,a4,0
 800813a:	85ba                	mv	a1,a4
 800813c:	872a                	mv	a4,a0
 800813e:	8f4d                	or	a4,a4,a1
 8008140:	06e784a3          	sb	a4,105(a5)
 8008144:	00865713          	srli	a4,a2,0x8
 8008148:	0ff77513          	zext.b	a0,a4
 800814c:	06a7c703          	lbu	a4,106(a5)
 8008150:	8b01                	andi	a4,a4,0
 8008152:	85ba                	mv	a1,a4
 8008154:	872a                	mv	a4,a0
 8008156:	8f4d                	or	a4,a4,a1
 8008158:	06e78523          	sb	a4,106(a5)
 800815c:	01065713          	srli	a4,a2,0x10
 8008160:	0ff77513          	zext.b	a0,a4
 8008164:	06b7c703          	lbu	a4,107(a5)
 8008168:	8b01                	andi	a4,a4,0
 800816a:	85ba                	mv	a1,a4
 800816c:	872a                	mv	a4,a0
 800816e:	8f4d                	or	a4,a4,a1
 8008170:	06e785a3          	sb	a4,107(a5)
 8008174:	01865513          	srli	a0,a2,0x18
 8008178:	06c7c703          	lbu	a4,108(a5)
 800817c:	8b01                	andi	a4,a4,0
 800817e:	85ba                	mv	a1,a4
 8008180:	872a                	mv	a4,a0
 8008182:	8f4d                	or	a4,a4,a1
 8008184:	06e78623          	sb	a4,108(a5)
 8008188:	0ff6f513          	zext.b	a0,a3
 800818c:	06d7c703          	lbu	a4,109(a5)
 8008190:	8b01                	andi	a4,a4,0
 8008192:	85ba                	mv	a1,a4
 8008194:	872a                	mv	a4,a0
 8008196:	8f4d                	or	a4,a4,a1
 8008198:	06e786a3          	sb	a4,109(a5)
 800819c:	0086d713          	srli	a4,a3,0x8
 80081a0:	0ff77513          	zext.b	a0,a4
 80081a4:	06e7c703          	lbu	a4,110(a5)
 80081a8:	8b01                	andi	a4,a4,0
 80081aa:	85ba                	mv	a1,a4
 80081ac:	872a                	mv	a4,a0
 80081ae:	8f4d                	or	a4,a4,a1
 80081b0:	06e78723          	sb	a4,110(a5)
 80081b4:	0106d713          	srli	a4,a3,0x10
 80081b8:	0ff77513          	zext.b	a0,a4
 80081bc:	06f7c703          	lbu	a4,111(a5)
 80081c0:	8b01                	andi	a4,a4,0
 80081c2:	85ba                	mv	a1,a4
 80081c4:	872a                	mv	a4,a0
 80081c6:	8f4d                	or	a4,a4,a1
 80081c8:	06e787a3          	sb	a4,111(a5)
 80081cc:	0186d613          	srli	a2,a3,0x18
 80081d0:	0707c703          	lbu	a4,112(a5)
 80081d4:	8b01                	andi	a4,a4,0
 80081d6:	86ba                	mv	a3,a4
 80081d8:	8732                	mv	a4,a2
 80081da:	8f55                	or	a4,a4,a3
 80081dc:	06e78823          	sb	a4,112(a5)
    }
}
 80081e0:	0001                	nop
 80081e2:	40fa                	lw	ra,156(sp)
 80081e4:	446a                	lw	s0,152(sp)
 80081e6:	495a                	lw	s2,148(sp)
 80081e8:	49ca                	lw	s3,144(sp)
 80081ea:	4a3a                	lw	s4,140(sp)
 80081ec:	4aaa                	lw	s5,136(sp)
 80081ee:	4b1a                	lw	s6,132(sp)
 80081f0:	4b8a                	lw	s7,128(sp)
 80081f2:	5c76                	lw	s8,124(sp)
 80081f4:	5ce6                	lw	s9,120(sp)
 80081f6:	3426                	fld	fs0,104(sp)
 80081f8:	610d                	addi	sp,sp,160
 80081fa:	8082                	ret

080081fc <SPI_Init>:

/**
  * \brief configure the SPI peripheral
  */
void SPI_Init(void)
{
 80081fc:	7139                	addi	sp,sp,-64
 80081fe:	de06                	sw	ra,60(sp)
 8008200:	dc22                	sw	s0,56(sp)
 8008202:	0080                	addi	s0,sp,64
    QSPI_XIP_InitTypeDef spixip_init_struct = {0};
 8008204:	fc042423          	sw	zero,-56(s0)
 8008208:	fc042623          	sw	zero,-52(s0)
 800820c:	fc042823          	sw	zero,-48(s0)
 8008210:	fc042a23          	sw	zero,-44(s0)
 8008214:	fc042c23          	sw	zero,-40(s0)
 8008218:	fc042e23          	sw	zero,-36(s0)
 800821c:	fe042023          	sw	zero,-32(s0)
 8008220:	fe042223          	sw	zero,-28(s0)
 8008224:	fe042423          	sw	zero,-24(s0)
 8008228:	fe042623          	sw	zero,-20(s0)
    /* deinitilize SPI and the parameters */
    QSPI_XIP_StructInit(&spixip_init_struct);
 800822c:	fc840793          	addi	a5,s0,-56
 8008230:	853e                	mv	a0,a5
 8008232:	b14fe0ef          	jal	ra,8006546 <QSPI_XIP_StructInit>

    spixip_init_struct.ProtolMode = QSPI_XIP_FMT_PROTO_SINGLE;
 8008236:	fe042023          	sw	zero,-32(s0)
    spixip_init_struct.DataSize = QSPI_XIP_FMT_LEN_8B;
 800823a:	000807b7          	lui	a5,0x80
 800823e:	fef42423          	sw	a5,-24(s0)
    spixip_init_struct.CPOL = QSPI_XIP_SCKMODE_CPOL_LOW;
 8008242:	fc042a23          	sw	zero,-44(s0)
    spixip_init_struct.CPHA = QSPI_XIP_SCKMODE_CPHA_EDGE1;
 8008246:	fc042c23          	sw	zero,-40(s0)
    spixip_init_struct.SCKDIV = QSPI_XIP_SCKDIV_PRESCALER_8;
 800824a:	478d                	li	a5,3
 800824c:	fcf42423          	sw	a5,-56(s0)
    spixip_init_struct.Endian = QSPI_XIP_FMT_ENDIAN_MSB;
 8008250:	fe042223          	sw	zero,-28(s0)
    spixip_init_struct.SSM = QSPI_XIP_CR_SSM_HARD;
 8008254:	fc042e23          	sw	zero,-36(s0)
    spixip_init_struct.DevMode = QSPI_XIP_CR_MODE_MASTER;
 8008258:	4785                	li	a5,1
 800825a:	fcf42623          	sw	a5,-52(s0)
    spixip_init_struct.Force = (QSPI_XIP_FORCE_EN | QSPI_XIP_FORCE_WP);
 800825e:	478d                	li	a5,3
 8008260:	fef42623          	sw	a5,-20(s0)
    QSPI_XIP_Init(QSPI_XIP0, &spixip_init_struct);
 8008264:	fc840793          	addi	a5,s0,-56
 8008268:	85be                	mv	a1,a5
 800826a:	14001537          	lui	a0,0x14001
 800826e:	992fe0ef          	jal	ra,8006400 <QSPI_XIP_Init>
}
 8008272:	0001                	nop
 8008274:	50f2                	lw	ra,60(sp)
 8008276:	5462                	lw	s0,56(sp)
 8008278:	6121                	addi	sp,sp,64
 800827a:	8082                	ret

0800827c <SPI_WriteByte>:

void SPI_WriteByte(uint8_t txdata)
{
 800827c:	1101                	addi	sp,sp,-32
 800827e:	ce06                	sw	ra,28(sp)
 8008280:	cc22                	sw	s0,24(sp)
 8008282:	1000                	addi	s0,sp,32
 8008284:	87aa                	mv	a5,a0
 8008286:	fef407a3          	sb	a5,-17(s0)
    QSPI_XIP_DirectionConfig(QSPI_XIP0, QSPI_XIP_FMT_DIR_TX);
 800828a:	45a1                	li	a1,8
 800828c:	14001537          	lui	a0,0x14001
 8008290:	b1afe0ef          	jal	ra,80065aa <QSPI_XIP_DirectionConfig>
    while (SET == QSPI_XIP_GetFlag(QSPI_XIP0, QSPI_XIP_STATUS_TX_FULL)) {}
 8008294:	0001                	nop
 8008296:	45c1                	li	a1,16
 8008298:	14001537          	lui	a0,0x14001
 800829c:	b50fe0ef          	jal	ra,80065ec <QSPI_XIP_GetFlag>
 80082a0:	872a                	mv	a4,a0
 80082a2:	4785                	li	a5,1
 80082a4:	fef709e3          	beq	a4,a5,8008296 <SPI_WriteByte+0x1a>
    QSPI_XIP_SendData(QSPI_XIP0, txdata);
 80082a8:	fef44783          	lbu	a5,-17(s0)
 80082ac:	85be                	mv	a1,a5
 80082ae:	14001537          	lui	a0,0x14001
 80082b2:	b84fe0ef          	jal	ra,8006636 <QSPI_XIP_SendData>
    while (SET == QSPI_XIP_GetFlag(QSPI_XIP0, QSPI_XIP_STATUS_BUSY)) {}
 80082b6:	0001                	nop
 80082b8:	4585                	li	a1,1
 80082ba:	14001537          	lui	a0,0x14001
 80082be:	b2efe0ef          	jal	ra,80065ec <QSPI_XIP_GetFlag>
 80082c2:	872a                	mv	a4,a0
 80082c4:	4785                	li	a5,1
 80082c6:	fef709e3          	beq	a4,a5,80082b8 <SPI_WriteByte+0x3c>
}
 80082ca:	0001                	nop
 80082cc:	0001                	nop
 80082ce:	40f2                	lw	ra,28(sp)
 80082d0:	4462                	lw	s0,24(sp)
 80082d2:	6105                	addi	sp,sp,32
 80082d4:	8082                	ret

080082d6 <SPI_ReadByte>:

uint8_t SPI_ReadByte(void)
{
 80082d6:	1101                	addi	sp,sp,-32
 80082d8:	ce06                	sw	ra,28(sp)
 80082da:	cc22                	sw	s0,24(sp)
 80082dc:	1000                	addi	s0,sp,32
    uint8_t rxdata = 0;
 80082de:	fe0407a3          	sb	zero,-17(s0)
    QSPI_XIP_DirectionConfig(QSPI_XIP0, QSPI_XIP_FMT_DIR_RX);
 80082e2:	4581                	li	a1,0
 80082e4:	14001537          	lui	a0,0x14001
 80082e8:	ac2fe0ef          	jal	ra,80065aa <QSPI_XIP_DirectionConfig>
    QSPI_XIP_SendData(QSPI_XIP0, Dummy_Byte);
 80082ec:	0ff00593          	li	a1,255
 80082f0:	14001537          	lui	a0,0x14001
 80082f4:	b42fe0ef          	jal	ra,8006636 <QSPI_XIP_SendData>
    while (SET == QSPI_XIP_GetFlag(QSPI_XIP0, QSPI_XIP_STATUS_RX_EMPTY)) {}
 80082f8:	0001                	nop
 80082fa:	02000593          	li	a1,32
 80082fe:	14001537          	lui	a0,0x14001
 8008302:	aeafe0ef          	jal	ra,80065ec <QSPI_XIP_GetFlag>
 8008306:	872a                	mv	a4,a0
 8008308:	4785                	li	a5,1
 800830a:	fef708e3          	beq	a4,a5,80082fa <SPI_ReadByte+0x24>
    rxdata = QSPI_XIP_ReceiveData(QSPI_XIP0) & 0xFF;
 800830e:	14001537          	lui	a0,0x14001
 8008312:	b44fe0ef          	jal	ra,8006656 <QSPI_XIP_ReceiveData>
 8008316:	87aa                	mv	a5,a0
 8008318:	fef407a3          	sb	a5,-17(s0)
    return rxdata;
 800831c:	fef44783          	lbu	a5,-17(s0)
}
 8008320:	853e                	mv	a0,a5
 8008322:	40f2                	lw	ra,28(sp)
 8008324:	4462                	lw	s0,24(sp)
 8008326:	6105                	addi	sp,sp,32
 8008328:	8082                	ret

0800832a <SPI_ReadJEDEC>:

void SPI_ReadJEDEC(void)
{
 800832a:	1101                	addi	sp,sp,-32
 800832c:	ce06                	sw	ra,28(sp)
 800832e:	cc22                	sw	s0,24(sp)
 8008330:	1000                	addi	s0,sp,32
    SPI_CS_ON;
 8008332:	4589                	li	a1,2
 8008334:	14001537          	lui	a0,0x14001
 8008338:	adefe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(FLASH_JedecDeviceID);
 800833c:	09f00513          	li	a0,159
 8008340:	3f35                	jal	800827c <SPI_WriteByte>
    for (int i = 0; i < 3; i++) {
 8008342:	fe042623          	sw	zero,-20(s0)
 8008346:	a839                	j	8008364 <SPI_ReadJEDEC+0x3a>
        printf("JEDEC[%d]:%#x\n", i, SPI_ReadByte());
 8008348:	3779                	jal	80082d6 <SPI_ReadByte>
 800834a:	87aa                	mv	a5,a0
 800834c:	863e                	mv	a2,a5
 800834e:	fec42583          	lw	a1,-20(s0)
 8008352:	c4818513          	addi	a0,gp,-952 # 8118268 <_global_impure_ptr+0x248>
 8008356:	3960e0ef          	jal	ra,80166ec <iprintf>
    for (int i = 0; i < 3; i++) {
 800835a:	fec42783          	lw	a5,-20(s0)
 800835e:	0785                	addi	a5,a5,1
 8008360:	fef42623          	sw	a5,-20(s0)
 8008364:	fec42703          	lw	a4,-20(s0)
 8008368:	4789                	li	a5,2
 800836a:	fce7dfe3          	bge	a5,a4,8008348 <SPI_ReadJEDEC+0x1e>
    }
    SPI_CS_OFF;
 800836e:	458d                	li	a1,3
 8008370:	14001537          	lui	a0,0x14001
 8008374:	aa2fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
}
 8008378:	0001                	nop
 800837a:	40f2                	lw	ra,28(sp)
 800837c:	4462                	lw	s0,24(sp)
 800837e:	6105                	addi	sp,sp,32
 8008380:	8082                	ret

08008382 <SPI_Wip>:

void SPI_Wip(void)
{
 8008382:	1101                	addi	sp,sp,-32
 8008384:	ce06                	sw	ra,28(sp)
 8008386:	cc22                	sw	s0,24(sp)
 8008388:	1000                	addi	s0,sp,32
    uint8_t temp = 0;
 800838a:	fe0407a3          	sb	zero,-17(s0)
    SPI_CS_ON;
 800838e:	4589                	li	a1,2
 8008390:	14001537          	lui	a0,0x14001
 8008394:	a82fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(FLASH_ReadStatusReg1);
 8008398:	4515                	li	a0,5
 800839a:	35cd                	jal	800827c <SPI_WriteByte>
    do {
        temp = SPI_ReadByte() & WIP_Flag;
 800839c:	3f2d                	jal	80082d6 <SPI_ReadByte>
 800839e:	87aa                	mv	a5,a0
 80083a0:	8b85                	andi	a5,a5,1
 80083a2:	fef407a3          	sb	a5,-17(s0)
    } while (temp);
 80083a6:	fef44783          	lbu	a5,-17(s0)
 80083aa:	fbed                	bnez	a5,800839c <SPI_Wip+0x1a>
    SPI_CS_OFF;
 80083ac:	458d                	li	a1,3
 80083ae:	14001537          	lui	a0,0x14001
 80083b2:	a64fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
}
 80083b6:	0001                	nop
 80083b8:	40f2                	lw	ra,28(sp)
 80083ba:	4462                	lw	s0,24(sp)
 80083bc:	6105                	addi	sp,sp,32
 80083be:	8082                	ret

080083c0 <SPI_WriteEnable>:

void SPI_WriteEnable(void)
{
 80083c0:	1141                	addi	sp,sp,-16
 80083c2:	c606                	sw	ra,12(sp)
 80083c4:	c422                	sw	s0,8(sp)
 80083c6:	0800                	addi	s0,sp,16
    SPI_CS_ON;
 80083c8:	4589                	li	a1,2
 80083ca:	14001537          	lui	a0,0x14001
 80083ce:	a48fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(FLASH_WriteEnable);
 80083d2:	4519                	li	a0,6
 80083d4:	3565                	jal	800827c <SPI_WriteByte>
    SPI_CS_OFF;
 80083d6:	458d                	li	a1,3
 80083d8:	14001537          	lui	a0,0x14001
 80083dc:	a3afe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
}
 80083e0:	0001                	nop
 80083e2:	40b2                	lw	ra,12(sp)
 80083e4:	4422                	lw	s0,8(sp)
 80083e6:	0141                	addi	sp,sp,16
 80083e8:	8082                	ret

080083ea <SPI_Erase>:
    SPI_CS_OFF;
    SPI_Wip();
}

void SPI_Erase(uint8_t cmd, uint32_t addr)
{
 80083ea:	1101                	addi	sp,sp,-32
 80083ec:	ce06                	sw	ra,28(sp)
 80083ee:	cc22                	sw	s0,24(sp)
 80083f0:	1000                	addi	s0,sp,32
 80083f2:	87aa                	mv	a5,a0
 80083f4:	feb42423          	sw	a1,-24(s0)
 80083f8:	fef407a3          	sb	a5,-17(s0)
    SPI_WriteEnable();
 80083fc:	37d1                	jal	80083c0 <SPI_WriteEnable>
    SPI_CS_ON;
 80083fe:	4589                	li	a1,2
 8008400:	14001537          	lui	a0,0x14001
 8008404:	a12fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(cmd);
 8008408:	fef44783          	lbu	a5,-17(s0)
 800840c:	853e                	mv	a0,a5
 800840e:	e6fff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr >> 16);
 8008412:	fe842783          	lw	a5,-24(s0)
 8008416:	83c1                	srli	a5,a5,0x10
 8008418:	0ff7f793          	zext.b	a5,a5
 800841c:	853e                	mv	a0,a5
 800841e:	e5fff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr >> 8);
 8008422:	fe842783          	lw	a5,-24(s0)
 8008426:	83a1                	srli	a5,a5,0x8
 8008428:	0ff7f793          	zext.b	a5,a5
 800842c:	853e                	mv	a0,a5
 800842e:	e4fff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr);
 8008432:	fe842783          	lw	a5,-24(s0)
 8008436:	0ff7f793          	zext.b	a5,a5
 800843a:	853e                	mv	a0,a5
 800843c:	e41ff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_CS_OFF;
 8008440:	458d                	li	a1,3
 8008442:	14001537          	lui	a0,0x14001
 8008446:	9d0fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_Wip();
 800844a:	3f25                	jal	8008382 <SPI_Wip>
}
 800844c:	0001                	nop
 800844e:	40f2                	lw	ra,28(sp)
 8008450:	4462                	lw	s0,24(sp)
 8008452:	6105                	addi	sp,sp,32
 8008454:	8082                	ret

08008456 <SPI_PageWrite>:

void SPI_PageWrite(uint8_t cmd, uint8_t* buf, uint32_t addr)
{
 8008456:	7179                	addi	sp,sp,-48
 8008458:	d606                	sw	ra,44(sp)
 800845a:	d422                	sw	s0,40(sp)
 800845c:	1800                	addi	s0,sp,48
 800845e:	87aa                	mv	a5,a0
 8008460:	fcb42c23          	sw	a1,-40(s0)
 8008464:	fcc42a23          	sw	a2,-44(s0)
 8008468:	fcf40fa3          	sb	a5,-33(s0)
    SPI_WriteEnable();
 800846c:	3f91                	jal	80083c0 <SPI_WriteEnable>
    SPI_CS_ON;
 800846e:	4589                	li	a1,2
 8008470:	14001537          	lui	a0,0x14001
 8008474:	9a2fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(cmd);
 8008478:	fdf44783          	lbu	a5,-33(s0)
 800847c:	853e                	mv	a0,a5
 800847e:	dffff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr >> 16);
 8008482:	fd442783          	lw	a5,-44(s0)
 8008486:	83c1                	srli	a5,a5,0x10
 8008488:	0ff7f793          	zext.b	a5,a5
 800848c:	853e                	mv	a0,a5
 800848e:	defff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr >> 8);
 8008492:	fd442783          	lw	a5,-44(s0)
 8008496:	83a1                	srli	a5,a5,0x8
 8008498:	0ff7f793          	zext.b	a5,a5
 800849c:	853e                	mv	a0,a5
 800849e:	ddfff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr);
 80084a2:	fd442783          	lw	a5,-44(s0)
 80084a6:	0ff7f793          	zext.b	a5,a5
 80084aa:	853e                	mv	a0,a5
 80084ac:	dd1ff0ef          	jal	ra,800827c <SPI_WriteByte>
    for (int i = 0; i < 256; i++) {
 80084b0:	fe042623          	sw	zero,-20(s0)
 80084b4:	a005                	j	80084d4 <SPI_PageWrite+0x7e>
        SPI_WriteByte(buf[i]);
 80084b6:	fec42783          	lw	a5,-20(s0)
 80084ba:	fd842703          	lw	a4,-40(s0)
 80084be:	97ba                	add	a5,a5,a4
 80084c0:	0007c783          	lbu	a5,0(a5) # 80000 <__HEAP_SIZE+0x7f800>
 80084c4:	853e                	mv	a0,a5
 80084c6:	db7ff0ef          	jal	ra,800827c <SPI_WriteByte>
    for (int i = 0; i < 256; i++) {
 80084ca:	fec42783          	lw	a5,-20(s0)
 80084ce:	0785                	addi	a5,a5,1
 80084d0:	fef42623          	sw	a5,-20(s0)
 80084d4:	fec42703          	lw	a4,-20(s0)
 80084d8:	0ff00793          	li	a5,255
 80084dc:	fce7dde3          	bge	a5,a4,80084b6 <SPI_PageWrite+0x60>
    }
    SPI_CS_OFF;
 80084e0:	458d                	li	a1,3
 80084e2:	14001537          	lui	a0,0x14001
 80084e6:	930fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_Wip();
 80084ea:	e99ff0ef          	jal	ra,8008382 <SPI_Wip>
}
 80084ee:	0001                	nop
 80084f0:	50b2                	lw	ra,44(sp)
 80084f2:	5422                	lw	s0,40(sp)
 80084f4:	6145                	addi	sp,sp,48
 80084f6:	8082                	ret

080084f8 <SPI_PageRead>:

void SPI_PageRead(uint8_t cmd, uint8_t* buf, uint32_t addr)
{
 80084f8:	7179                	addi	sp,sp,-48
 80084fa:	d606                	sw	ra,44(sp)
 80084fc:	d422                	sw	s0,40(sp)
 80084fe:	d226                	sw	s1,36(sp)
 8008500:	1800                	addi	s0,sp,48
 8008502:	87aa                	mv	a5,a0
 8008504:	fcb42c23          	sw	a1,-40(s0)
 8008508:	fcc42a23          	sw	a2,-44(s0)
 800850c:	fcf40fa3          	sb	a5,-33(s0)
    SPI_CS_ON;
 8008510:	4589                	li	a1,2
 8008512:	14001537          	lui	a0,0x14001
 8008516:	900fe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
    SPI_WriteByte(cmd);
 800851a:	fdf44783          	lbu	a5,-33(s0)
 800851e:	853e                	mv	a0,a5
 8008520:	d5dff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr >> 16);
 8008524:	fd442783          	lw	a5,-44(s0)
 8008528:	83c1                	srli	a5,a5,0x10
 800852a:	0ff7f793          	zext.b	a5,a5
 800852e:	853e                	mv	a0,a5
 8008530:	d4dff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr >> 8);
 8008534:	fd442783          	lw	a5,-44(s0)
 8008538:	83a1                	srli	a5,a5,0x8
 800853a:	0ff7f793          	zext.b	a5,a5
 800853e:	853e                	mv	a0,a5
 8008540:	d3dff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(addr);
 8008544:	fd442783          	lw	a5,-44(s0)
 8008548:	0ff7f793          	zext.b	a5,a5
 800854c:	853e                	mv	a0,a5
 800854e:	d2fff0ef          	jal	ra,800827c <SPI_WriteByte>
    SPI_WriteByte(Dummy_Byte);
 8008552:	0ff00513          	li	a0,255
 8008556:	d27ff0ef          	jal	ra,800827c <SPI_WriteByte>
    uint32_t value = QSPI_XIP0->FMT;
 800855a:	140017b7          	lui	a5,0x14001
 800855e:	43bc                	lw	a5,64(a5)
 8008560:	fef42423          	sw	a5,-24(s0)
    value &= ~QSPI_XIP_FMT_PROTO_MASK;
 8008564:	fe842783          	lw	a5,-24(s0)
 8008568:	9bf1                	andi	a5,a5,-4
 800856a:	fef42423          	sw	a5,-24(s0)
    if (FLASH_FastReadDual == cmd) {
 800856e:	fdf44703          	lbu	a4,-33(s0)
 8008572:	03b00793          	li	a5,59
 8008576:	00f71963          	bne	a4,a5,8008588 <SPI_PageRead+0x90>
        QSPI_XIP0->FMT = value | QSPI_XIP_FMT_PROTO_DUAL;
 800857a:	140017b7          	lui	a5,0x14001
 800857e:	fe842703          	lw	a4,-24(s0)
 8008582:	00176713          	ori	a4,a4,1
 8008586:	c3b8                	sw	a4,64(a5)
    }
    if (FLASH_FastReadQuad == cmd) {
 8008588:	fdf44703          	lbu	a4,-33(s0)
 800858c:	06b00793          	li	a5,107
 8008590:	00f71963          	bne	a4,a5,80085a2 <SPI_PageRead+0xaa>
        QSPI_XIP0->FMT = value | QSPI_XIP_FMT_PROTO_QUAD;
 8008594:	140017b7          	lui	a5,0x14001
 8008598:	fe842703          	lw	a4,-24(s0)
 800859c:	00276713          	ori	a4,a4,2
 80085a0:	c3b8                	sw	a4,64(a5)
    }
    for (int i = 0; i < 256; i++) {
 80085a2:	fe042623          	sw	zero,-20(s0)
 80085a6:	a00d                	j	80085c8 <SPI_PageRead+0xd0>
        buf[i] = SPI_ReadByte();
 80085a8:	fec42783          	lw	a5,-20(s0)
 80085ac:	fd842703          	lw	a4,-40(s0)
 80085b0:	00f704b3          	add	s1,a4,a5
 80085b4:	d23ff0ef          	jal	ra,80082d6 <SPI_ReadByte>
 80085b8:	87aa                	mv	a5,a0
 80085ba:	00f48023          	sb	a5,0(s1)
    for (int i = 0; i < 256; i++) {
 80085be:	fec42783          	lw	a5,-20(s0)
 80085c2:	0785                	addi	a5,a5,1
 80085c4:	fef42623          	sw	a5,-20(s0)
 80085c8:	fec42703          	lw	a4,-20(s0)
 80085cc:	0ff00793          	li	a5,255
 80085d0:	fce7dce3          	bge	a5,a4,80085a8 <SPI_PageRead+0xb0>
    }
    SPI_CS_OFF;
 80085d4:	458d                	li	a1,3
 80085d6:	14001537          	lui	a0,0x14001
 80085da:	83cfe0ef          	jal	ra,8006616 <QSPI_XIP_CSModeConfig>
}
 80085de:	0001                	nop
 80085e0:	50b2                	lw	ra,44(sp)
 80085e2:	5422                	lw	s0,40(sp)
 80085e4:	5492                	lw	s1,36(sp)
 80085e6:	6145                	addi	sp,sp,48
 80085e8:	8082                	ret

080085ea <write_flash_node_config>:
uint8_t ack_phy;
uint8_t ack_mac;


void write_flash_node_config()
{
 80085ea:	1141                	addi	sp,sp,-16
 80085ec:	c606                	sw	ra,12(sp)
 80085ee:	c422                	sw	s0,8(sp)
 80085f0:	0800                	addi	s0,sp,16
	SPI_Erase( FLASH_SectorErase, NODE_CONFIG_FLASH_ADDR );
 80085f2:	000e05b7          	lui	a1,0xe0
 80085f6:	02000513          	li	a0,32
 80085fa:	df1ff0ef          	jal	ra,80083ea <SPI_Erase>
	memcpy(flash_write_vector , &node_config , sizeof(NODE_CONFIG_t));
 80085fe:	081217b7          	lui	a5,0x8121
 8008602:	1d078793          	addi	a5,a5,464 # 81211d0 <flash_write_vector>
 8008606:	08119737          	lui	a4,0x8119
 800860a:	67c75683          	lhu	a3,1660(a4) # 811967c <node_config>
 800860e:	00d79023          	sh	a3,0(a5)
 8008612:	67c70713          	addi	a4,a4,1660
 8008616:	00274703          	lbu	a4,2(a4)
 800861a:	00e78123          	sb	a4,2(a5)
	SPI_PageWrite( FLASH_PageProgram, flash_write_vector, NODE_CONFIG_FLASH_ADDR );
 800861e:	000e0637          	lui	a2,0xe0
 8008622:	081217b7          	lui	a5,0x8121
 8008626:	1d078593          	addi	a1,a5,464 # 81211d0 <flash_write_vector>
 800862a:	4509                	li	a0,2
 800862c:	e2bff0ef          	jal	ra,8008456 <SPI_PageWrite>
}
 8008630:	0001                	nop
 8008632:	40b2                	lw	ra,12(sp)
 8008634:	4422                	lw	s0,8(sp)
 8008636:	0141                	addi	sp,sp,16
 8008638:	8082                	ret

0800863a <write_flash_phy_config>:
void write_flash_phy_config()
{
 800863a:	1141                	addi	sp,sp,-16
 800863c:	c606                	sw	ra,12(sp)
 800863e:	c422                	sw	s0,8(sp)
 8008640:	0800                	addi	s0,sp,16
	SPI_Erase( FLASH_SectorErase, PHY_CONFIG_FLASH_ADDR );
 8008642:	000e15b7          	lui	a1,0xe1
 8008646:	02000513          	li	a0,32
 800864a:	da1ff0ef          	jal	ra,80083ea <SPI_Erase>
	memcpy(flash_write_vector , &phy_config , sizeof(PHY_CONFIG_t));
 800864e:	081217b7          	lui	a5,0x8121
 8008652:	1d078793          	addi	a5,a5,464 # 81211d0 <flash_write_vector>
 8008656:	08119737          	lui	a4,0x8119
 800865a:	68070713          	addi	a4,a4,1664 # 8119680 <phy_config>
 800865e:	4314                	lw	a3,0(a4)
 8008660:	c394                	sw	a3,0(a5)
 8008662:	00475683          	lhu	a3,4(a4)
 8008666:	00d79223          	sh	a3,4(a5)
 800866a:	00674703          	lbu	a4,6(a4)
 800866e:	00e78323          	sb	a4,6(a5)
	SPI_PageWrite( FLASH_PageProgram, flash_write_vector, PHY_CONFIG_FLASH_ADDR );
 8008672:	000e1637          	lui	a2,0xe1
 8008676:	081217b7          	lui	a5,0x8121
 800867a:	1d078593          	addi	a1,a5,464 # 81211d0 <flash_write_vector>
 800867e:	4509                	li	a0,2
 8008680:	dd7ff0ef          	jal	ra,8008456 <SPI_PageWrite>
}
 8008684:	0001                	nop
 8008686:	40b2                	lw	ra,12(sp)
 8008688:	4422                	lw	s0,8(sp)
 800868a:	0141                	addi	sp,sp,16
 800868c:	8082                	ret

0800868e <write_flash_mac_config>:
void write_flash_mac_config()
{
 800868e:	1141                	addi	sp,sp,-16
 8008690:	c606                	sw	ra,12(sp)
 8008692:	c422                	sw	s0,8(sp)
 8008694:	0800                	addi	s0,sp,16
	SPI_Erase( FLASH_SectorErase, MAC_CONFIG_FLASH_ADDR );
 8008696:	000e25b7          	lui	a1,0xe2
 800869a:	02000513          	li	a0,32
 800869e:	d4dff0ef          	jal	ra,80083ea <SPI_Erase>
	memcpy(flash_write_vector , &mac_config , sizeof(MAC_CONFIG_t));
 80086a2:	081217b7          	lui	a5,0x8121
 80086a6:	1d078793          	addi	a5,a5,464 # 81211d0 <flash_write_vector>
 80086aa:	08119737          	lui	a4,0x8119
 80086ae:	68870713          	addi	a4,a4,1672 # 8119688 <mac_config>
 80086b2:	4314                	lw	a3,0(a4)
 80086b4:	c394                	sw	a3,0(a5)
 80086b6:	00475703          	lhu	a4,4(a4)
 80086ba:	00e79223          	sh	a4,4(a5)
	SPI_PageWrite( FLASH_PageProgram, flash_write_vector, MAC_CONFIG_FLASH_ADDR );
 80086be:	000e2637          	lui	a2,0xe2
 80086c2:	081217b7          	lui	a5,0x8121
 80086c6:	1d078593          	addi	a1,a5,464 # 81211d0 <flash_write_vector>
 80086ca:	4509                	li	a0,2
 80086cc:	d8bff0ef          	jal	ra,8008456 <SPI_PageWrite>
}
 80086d0:	0001                	nop
 80086d2:	40b2                	lw	ra,12(sp)
 80086d4:	4422                	lw	s0,8(sp)
 80086d6:	0141                	addi	sp,sp,16
 80086d8:	8082                	ret

080086da <read_flash_node_config>:


void read_flash_node_config()
{
 80086da:	1141                	addi	sp,sp,-16
 80086dc:	c606                	sw	ra,12(sp)
 80086de:	c422                	sw	s0,8(sp)
 80086e0:	0800                	addi	s0,sp,16
	SPI_PageRead( FLASH_FastReadData, flash_read_vector, NODE_CONFIG_FLASH_ADDR );
 80086e2:	000e0637          	lui	a2,0xe0
 80086e6:	081217b7          	lui	a5,0x8121
 80086ea:	2d078593          	addi	a1,a5,720 # 81212d0 <flash_read_vector>
 80086ee:	452d                	li	a0,11
 80086f0:	e09ff0ef          	jal	ra,80084f8 <SPI_PageRead>
	memcpy(&node_config , flash_read_vector , sizeof(NODE_CONFIG_t));
 80086f4:	08119737          	lui	a4,0x8119
 80086f8:	081217b7          	lui	a5,0x8121
 80086fc:	2d078793          	addi	a5,a5,720 # 81212d0 <flash_read_vector>
 8008700:	0007d683          	lhu	a3,0(a5)
 8008704:	66d71e23          	sh	a3,1660(a4) # 811967c <node_config>
 8008708:	67c70713          	addi	a4,a4,1660
 800870c:	0027c783          	lbu	a5,2(a5)
 8008710:	00f70123          	sb	a5,2(a4)
}
 8008714:	0001                	nop
 8008716:	40b2                	lw	ra,12(sp)
 8008718:	4422                	lw	s0,8(sp)
 800871a:	0141                	addi	sp,sp,16
 800871c:	8082                	ret

0800871e <read_flash_phy_config>:
void read_flash_phy_config()
{
 800871e:	1141                	addi	sp,sp,-16
 8008720:	c606                	sw	ra,12(sp)
 8008722:	c422                	sw	s0,8(sp)
 8008724:	0800                	addi	s0,sp,16
	SPI_PageRead( FLASH_FastReadData, flash_read_vector, PHY_CONFIG_FLASH_ADDR );
 8008726:	000e1637          	lui	a2,0xe1
 800872a:	081217b7          	lui	a5,0x8121
 800872e:	2d078593          	addi	a1,a5,720 # 81212d0 <flash_read_vector>
 8008732:	452d                	li	a0,11
 8008734:	dc5ff0ef          	jal	ra,80084f8 <SPI_PageRead>
	memcpy(&phy_config , flash_read_vector , sizeof(PHY_CONFIG_t));
 8008738:	081197b7          	lui	a5,0x8119
 800873c:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 8008740:	08121737          	lui	a4,0x8121
 8008744:	2d070713          	addi	a4,a4,720 # 81212d0 <flash_read_vector>
 8008748:	4314                	lw	a3,0(a4)
 800874a:	c394                	sw	a3,0(a5)
 800874c:	00475683          	lhu	a3,4(a4)
 8008750:	00d79223          	sh	a3,4(a5)
 8008754:	00674703          	lbu	a4,6(a4)
 8008758:	00e78323          	sb	a4,6(a5)
}
 800875c:	0001                	nop
 800875e:	40b2                	lw	ra,12(sp)
 8008760:	4422                	lw	s0,8(sp)
 8008762:	0141                	addi	sp,sp,16
 8008764:	8082                	ret

08008766 <read_flash_mac_config>:
void read_flash_mac_config()
{
 8008766:	1141                	addi	sp,sp,-16
 8008768:	c606                	sw	ra,12(sp)
 800876a:	c422                	sw	s0,8(sp)
 800876c:	0800                	addi	s0,sp,16
	SPI_PageRead( FLASH_FastReadData, flash_read_vector, MAC_CONFIG_FLASH_ADDR );
 800876e:	000e2637          	lui	a2,0xe2
 8008772:	081217b7          	lui	a5,0x8121
 8008776:	2d078593          	addi	a1,a5,720 # 81212d0 <flash_read_vector>
 800877a:	452d                	li	a0,11
 800877c:	d7dff0ef          	jal	ra,80084f8 <SPI_PageRead>
	memcpy(&mac_config , flash_read_vector , sizeof(MAC_CONFIG_t));
 8008780:	081197b7          	lui	a5,0x8119
 8008784:	68878793          	addi	a5,a5,1672 # 8119688 <mac_config>
 8008788:	08121737          	lui	a4,0x8121
 800878c:	2d070713          	addi	a4,a4,720 # 81212d0 <flash_read_vector>
 8008790:	4314                	lw	a3,0(a4)
 8008792:	c394                	sw	a3,0(a5)
 8008794:	00475703          	lhu	a4,4(a4)
 8008798:	00e79223          	sh	a4,4(a5)
}
 800879c:	0001                	nop
 800879e:	40b2                	lw	ra,12(sp)
 80087a0:	4422                	lw	s0,8(sp)
 80087a2:	0141                	addi	sp,sp,16
 80087a4:	8082                	ret

080087a6 <BASIC_TIMER0_IRQHandler>:

/////////////////////////////////////////////////////////////////////////////////////////

uint32_t timer_cnt = 0;
void BASIC_TIMER0_IRQHandler(void)
{
 80087a6:	7139                	addi	sp,sp,-64
 80087a8:	de06                	sw	ra,60(sp)
 80087aa:	dc22                	sw	s0,56(sp)
 80087ac:	0080                	addi	s0,sp,64
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80087ae:	fc042223          	sw	zero,-60(s0)
    return (ECLIC->MTH);
 80087b2:	000207b7          	lui	a5,0x20
 80087b6:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 80087ba:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 80087be:	fef405a3          	sb	a5,-21(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 80087c2:	081187b7          	lui	a5,0x8118
 80087c6:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80087ca:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 80087ce:	000207b7          	lui	a5,0x20
 80087d2:	fea44703          	lbu	a4,-22(s0)
 80087d6:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80087da:	0001                	nop
    __RWMB();
 80087dc:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 80087e0:	feb44783          	lbu	a5,-21(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 80087e4:	fef42623          	sw	a5,-20(s0)

    if( SET == Basic_Timer_InterruptFlagGet(BASIC_TIMER0, BASIC_TIMER_DIER_UIE)) {
 80087e8:	4585                	li	a1,1
 80087ea:	18007537          	lui	a0,0x18007
 80087ee:	e53fc0ef          	jal	ra,8005640 <Basic_Timer_InterruptFlagGet>
 80087f2:	872a                	mv	a4,a0
 80087f4:	4785                	li	a5,1
 80087f6:	16f71f63          	bne	a4,a5,8008974 <BASIC_TIMER0_IRQHandler+0x1ce>

        if (timer_cnt==0)
 80087fa:	081197b7          	lui	a5,0x8119
 80087fe:	6c07a783          	lw	a5,1728(a5) # 81196c0 <timer_cnt>
 8008802:	e395                	bnez	a5,8008826 <BASIC_TIMER0_IRQHandler+0x80>
        {
        	get_thmts_bb_systime( &node.ts_into_timer );
 8008804:	0812a7b7          	lui	a5,0x812a
 8008808:	00078513          	mv	a0,a5
 800880c:	3a6060ef          	jal	ra,800ebb2 <get_thmts_bb_systime>
            vTaskNotifyGiveFromISR(Task_StartUwbTR_Handler, &xHigherPriorityTaskWoken);
 8008810:	081197b7          	lui	a5,0x8119
 8008814:	6987a783          	lw	a5,1688(a5) # 8119698 <Task_StartUwbTR_Handler>
 8008818:	fc440713          	addi	a4,s0,-60
 800881c:	85ba                	mv	a1,a4
 800881e:	853e                	mv	a0,a5
 8008820:	fd7fb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
 8008824:	a819                	j	800883a <BASIC_TIMER0_IRQHandler+0x94>
        }
        else
        {
            vTaskNotifyGiveFromISR(Task_ProcessUsartRxDma_Handler, &xHigherPriorityTaskWoken);
 8008826:	081197b7          	lui	a5,0x8119
 800882a:	69c7a783          	lw	a5,1692(a5) # 811969c <Task_ProcessUsartRxDma_Handler>
 800882e:	fc440713          	addi	a4,s0,-60
 8008832:	85ba                	mv	a1,a4
 8008834:	853e                	mv	a0,a5
 8008836:	fc1fb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
        }

    	if( pps_timer_cnt ==0 && node.state == NODE_STATE_RUNNING)
 800883a:	8141a783          	lw	a5,-2028(gp) # 8117e34 <pps_timer_cnt>
 800883e:	eb8d                	bnez	a5,8008870 <BASIC_TIMER0_IRQHandler+0xca>
 8008840:	0812a7b7          	lui	a5,0x812a
 8008844:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8008848:	0087c703          	lbu	a4,8(a5)
 800884c:	478d                	li	a5,3
 800884e:	02f71163          	bne	a4,a5,8008870 <BASIC_TIMER0_IRQHandler+0xca>
    	{
    		pps_update = 1;
 8008852:	081197b7          	lui	a5,0x8119
 8008856:	4705                	li	a4,1
 8008858:	66e78c23          	sb	a4,1656(a5) # 8119678 <pps_update>
    		vTaskNotifyGiveFromISR(Task_ProcessUwbTR_Handler, &xHigherPriorityTaskWoken);
 800885c:	081197b7          	lui	a5,0x8119
 8008860:	6947a783          	lw	a5,1684(a5) # 8119694 <Task_ProcessUwbTR_Handler>
 8008864:	fc440713          	addi	a4,s0,-60
 8008868:	85ba                	mv	a1,a4
 800886a:	853e                	mv	a0,a5
 800886c:	f8bfb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
    	}

		if(node.arr_adjust_flag == 5)
 8008870:	0812a7b7          	lui	a5,0x812a
 8008874:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8008878:	4407a703          	lw	a4,1088(a5)
 800887c:	4795                	li	a5,5
 800887e:	02f71363          	bne	a4,a5,80088a4 <BASIC_TIMER0_IRQHandler+0xfe>
		{
			Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 8008882:	081197b7          	lui	a5,0x8119
 8008886:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800888a:	17fd                	addi	a5,a5,-1
 800888c:	85be                	mv	a1,a5
 800888e:	18007537          	lui	a0,0x18007
 8008892:	d67fc0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
			node.arr_adjust_flag = 3;
 8008896:	0812a7b7          	lui	a5,0x812a
 800889a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800889e:	470d                	li	a4,3
 80088a0:	44e7a023          	sw	a4,1088(a5)
//				printf("node.arr_adjust = %d" , node.arr_adjust);
		}

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80088a4:	fc442783          	lw	a5,-60(s0)
 80088a8:	cfbd                	beqz	a5,8008926 <BASIC_TIMER0_IRQHandler+0x180>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 80088aa:	f14027f3          	csrr	a5,mhartid
 80088ae:	fef42223          	sw	a5,-28(s0)
 80088b2:	fe442783          	lw	a5,-28(s0)
 80088b6:	0ff7f793          	zext.b	a5,a5
 80088ba:	fef42023          	sw	a5,-32(s0)
    return id;
 80088be:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 80088c2:	fcf42e23          	sw	a5,-36(s0)
 80088c6:	fdc42783          	lw	a5,-36(s0)
 80088ca:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 80088ce:	fd842783          	lw	a5,-40(s0)
 80088d2:	e385                	bnez	a5,80088f2 <BASIC_TIMER0_IRQHandler+0x14c>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 80088d4:	00030737          	lui	a4,0x30
 80088d8:	6785                	lui	a5,0x1
 80088da:	97ba                	add	a5,a5,a4
 80088dc:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 80088e0:	000306b7          	lui	a3,0x30
 80088e4:	0017e713          	ori	a4,a5,1
 80088e8:	6785                	lui	a5,0x1
 80088ea:	97b6                	add	a5,a5,a3
 80088ec:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 80088f0:	a03d                	j	800891e <BASIC_TIMER0_IRQHandler+0x178>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 80088f2:	fd842783          	lw	a5,-40(s0)
 80088f6:	00279713          	slli	a4,a5,0x2
 80088fa:	000317b7          	lui	a5,0x31
 80088fe:	97ba                	add	a5,a5,a4
 8008900:	fcf42a23          	sw	a5,-44(s0)
 8008904:	fd442783          	lw	a5,-44(s0)
 8008908:	fcf42823          	sw	a5,-48(s0)
 800890c:	4785                	li	a5,1
 800890e:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008912:	fcc42783          	lw	a5,-52(s0)
 8008916:	fd042703          	lw	a4,-48(s0)
 800891a:	c31c                	sw	a5,0(a4)
}
 800891c:	0001                	nop
}
 800891e:	0001                	nop
}
 8008920:	0001                	nop
 8008922:	0ff0000f          	fence

        timer_cnt++;
 8008926:	081197b7          	lui	a5,0x8119
 800892a:	6c07a783          	lw	a5,1728(a5) # 81196c0 <timer_cnt>
 800892e:	00178713          	addi	a4,a5,1
 8008932:	081197b7          	lui	a5,0x8119
 8008936:	6ce7a023          	sw	a4,1728(a5) # 81196c0 <timer_cnt>
        if (timer_cnt == TickPerSlot) timer_cnt = 0;
 800893a:	081197b7          	lui	a5,0x8119
 800893e:	6f27d783          	lhu	a5,1778(a5) # 81196f2 <TickPerSlot>
 8008942:	873e                	mv	a4,a5
 8008944:	081197b7          	lui	a5,0x8119
 8008948:	6c07a783          	lw	a5,1728(a5) # 81196c0 <timer_cnt>
 800894c:	00f71663          	bne	a4,a5,8008958 <BASIC_TIMER0_IRQHandler+0x1b2>
 8008950:	081197b7          	lui	a5,0x8119
 8008954:	6c07a023          	sw	zero,1728(a5) # 81196c0 <timer_cnt>

        pps_timer_cnt++;
 8008958:	8141a783          	lw	a5,-2028(gp) # 8117e34 <pps_timer_cnt>
 800895c:	00178713          	addi	a4,a5,1
 8008960:	80e1aa23          	sw	a4,-2028(gp) # 8117e34 <pps_timer_cnt>
        if (pps_timer_cnt == PPS_CHECK_PERIOD_IN_MS) pps_timer_cnt = 0;
 8008964:	8141a703          	lw	a4,-2028(gp) # 8117e34 <pps_timer_cnt>
 8008968:	3e800793          	li	a5,1000
 800896c:	00f71463          	bne	a4,a5,8008974 <BASIC_TIMER0_IRQHandler+0x1ce>
 8008970:	8001aa23          	sw	zero,-2028(gp) # 8117e34 <pps_timer_cnt>
    }
    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008974:	fec42783          	lw	a5,-20(s0)
 8008978:	0ff7f793          	zext.b	a5,a5
 800897c:	fcf405a3          	sb	a5,-53(s0)
 8008980:	fcb44783          	lbu	a5,-53(s0)
 8008984:	fcf40523          	sb	a5,-54(s0)
    ECLIC->MTH = mth;
 8008988:	000207b7          	lui	a5,0x20
 800898c:	fca44703          	lbu	a4,-54(s0)
 8008990:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008994:	0001                	nop
    __RWMB();
 8008996:	0ff0000f          	fence
}
 800899a:	0001                	nop
    Basic_Timer_InterruptFlagClear(BASIC_TIMER0, BASIC_TIMER_DIER_UIE);
 800899c:	4585                	li	a1,1
 800899e:	18007537          	lui	a0,0x18007
 80089a2:	cdffc0ef          	jal	ra,8005680 <Basic_Timer_InterruptFlagClear>
}
 80089a6:	0001                	nop
 80089a8:	50f2                	lw	ra,60(sp)
 80089aa:	5462                	lw	s0,56(sp)
 80089ac:	6121                	addi	sp,sp,64
 80089ae:	8082                	ret

080089b0 <THURDZ_BB_IRQHandler>:


uint8_t tx_complete = 0;
uint8_t rx_complete = 0;
void THURDZ_BB_IRQHandler( void )
{
 80089b0:	715d                	addi	sp,sp,-80
 80089b2:	c686                	sw	ra,76(sp)
 80089b4:	c4a2                	sw	s0,72(sp)
 80089b6:	0880                	addi	s0,sp,80
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80089b8:	fa042e23          	sw	zero,-68(s0)
    return (ECLIC->MTH);
 80089bc:	000207b7          	lui	a5,0x20
 80089c0:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 80089c4:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 80089c8:	fef401a3          	sb	a5,-29(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 80089cc:	081187b7          	lui	a5,0x8118
 80089d0:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 80089d4:	fef40123          	sb	a5,-30(s0)
    ECLIC->MTH = mth;
 80089d8:	000207b7          	lui	a5,0x20
 80089dc:	fe244703          	lbu	a4,-30(s0)
 80089e0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 80089e4:	0001                	nop
    __RWMB();
 80089e6:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 80089ea:	fe344783          	lbu	a5,-29(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 80089ee:	fef42623          	sw	a5,-20(s0)

	// Read the tpram once, if there exists isr, then a non-zero value will be read out and flush the 32bit reg.
	uint32_t rx_isr_flag = read_thmts_bb_reg( CHIP_THURDZ_RX_ISR_FLAG_ADDR );
 80089f2:	02fd0537          	lui	a0,0x2fd0
 80089f6:	70d050ef          	jal	ra,800e902 <read_thmts_bb_reg>
 80089fa:	fea42423          	sw	a0,-24(s0)
	uint32_t tx_isr_flag = read_thmts_bb_reg( CHIP_THURDZ_TX_ISR_FLAG_ADDR );
 80089fe:	02fd07b7          	lui	a5,0x2fd0
 8008a02:	04078513          	addi	a0,a5,64 # 2fd0040 <__HEAP_SIZE+0x2fcf840>
 8008a06:	6fd050ef          	jal	ra,800e902 <read_thmts_bb_reg>
 8008a0a:	fea42223          	sw	a0,-28(s0)

	if ( rx_isr_flag ) rx_complete = 1;
 8008a0e:	fe842783          	lw	a5,-24(s0)
 8008a12:	c791                	beqz	a5,8008a1e <THURDZ_BB_IRQHandler+0x6e>
 8008a14:	081197b7          	lui	a5,0x8119
 8008a18:	4705                	li	a4,1
 8008a1a:	6ce782a3          	sb	a4,1733(a5) # 81196c5 <rx_complete>
	if ( tx_isr_flag ) tx_complete = 1;
 8008a1e:	fe442783          	lw	a5,-28(s0)
 8008a22:	c791                	beqz	a5,8008a2e <THURDZ_BB_IRQHandler+0x7e>
 8008a24:	081197b7          	lui	a5,0x8119
 8008a28:	4705                	li	a4,1
 8008a2a:	6ce78223          	sb	a4,1732(a5) # 81196c4 <tx_complete>

    vTaskNotifyGiveFromISR(Task_ProcessUwbTR_Handler, &xHigherPriorityTaskWoken);
 8008a2e:	081197b7          	lui	a5,0x8119
 8008a32:	6947a783          	lw	a5,1684(a5) # 8119694 <Task_ProcessUwbTR_Handler>
 8008a36:	fbc40713          	addi	a4,s0,-68
 8008a3a:	85ba                	mv	a1,a4
 8008a3c:	853e                	mv	a0,a5
 8008a3e:	db9fb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008a42:	fbc42783          	lw	a5,-68(s0)
 8008a46:	cfbd                	beqz	a5,8008ac4 <THURDZ_BB_IRQHandler+0x114>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008a48:	f14027f3          	csrr	a5,mhartid
 8008a4c:	fcf42e23          	sw	a5,-36(s0)
 8008a50:	fdc42783          	lw	a5,-36(s0)
 8008a54:	0ff7f793          	zext.b	a5,a5
 8008a58:	fcf42c23          	sw	a5,-40(s0)
    return id;
 8008a5c:	fd842783          	lw	a5,-40(s0)
    unsigned long hartid = __get_hart_id();
 8008a60:	fcf42a23          	sw	a5,-44(s0)
 8008a64:	fd442783          	lw	a5,-44(s0)
 8008a68:	fcf42823          	sw	a5,-48(s0)
    if (hartid == 0) {
 8008a6c:	fd042783          	lw	a5,-48(s0)
 8008a70:	e385                	bnez	a5,8008a90 <THURDZ_BB_IRQHandler+0xe0>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008a72:	00030737          	lui	a4,0x30
 8008a76:	6785                	lui	a5,0x1
 8008a78:	97ba                	add	a5,a5,a4
 8008a7a:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008a7e:	000306b7          	lui	a3,0x30
 8008a82:	0017e713          	ori	a4,a5,1
 8008a86:	6785                	lui	a5,0x1
 8008a88:	97b6                	add	a5,a5,a3
 8008a8a:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008a8e:	a03d                	j	8008abc <THURDZ_BB_IRQHandler+0x10c>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008a90:	fd042783          	lw	a5,-48(s0)
 8008a94:	00279713          	slli	a4,a5,0x2
 8008a98:	000317b7          	lui	a5,0x31
 8008a9c:	97ba                	add	a5,a5,a4
 8008a9e:	fcf42623          	sw	a5,-52(s0)
 8008aa2:	fcc42783          	lw	a5,-52(s0)
 8008aa6:	fcf42423          	sw	a5,-56(s0)
 8008aaa:	4785                	li	a5,1
 8008aac:	fcf42223          	sw	a5,-60(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008ab0:	fc442783          	lw	a5,-60(s0)
 8008ab4:	fc842703          	lw	a4,-56(s0)
 8008ab8:	c31c                	sw	a5,0(a4)
}
 8008aba:	0001                	nop
}
 8008abc:	0001                	nop
}
 8008abe:	0001                	nop
 8008ac0:	0ff0000f          	fence

    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008ac4:	fec42783          	lw	a5,-20(s0)
 8008ac8:	0ff7f793          	zext.b	a5,a5
 8008acc:	fcf401a3          	sb	a5,-61(s0)
 8008ad0:	fc344783          	lbu	a5,-61(s0)
 8008ad4:	fcf40123          	sb	a5,-62(s0)
    ECLIC->MTH = mth;
 8008ad8:	000207b7          	lui	a5,0x20
 8008adc:	fc244703          	lbu	a4,-62(s0)
 8008ae0:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008ae4:	0001                	nop
    __RWMB();
 8008ae6:	0ff0000f          	fence
}
 8008aea:	0001                	nop

    return;
 8008aec:	0001                	nop
}
 8008aee:	40b6                	lw	ra,76(sp)
 8008af0:	4426                	lw	s0,72(sp)
 8008af2:	6161                	addi	sp,sp,80
 8008af4:	8082                	ret

08008af6 <UDMA_IRQHandler>:
uint16_t SpiImuRxDma_Buff0[IMU_SPI_RX_DMA_BUFF_SIZE + 4] = {0};
uint16_t SpiImuRxDma_Buff1[IMU_SPI_RX_DMA_BUFF_SIZE + 4] = {0};
uint16_t *p_SpiRxDma_Buff = SpiImuRxDma_Buff0;

void UDMA_IRQHandler(void)
{
 8008af6:	7139                	addi	sp,sp,-64
 8008af8:	de06                	sw	ra,60(sp)
 8008afa:	dc22                	sw	s0,56(sp)
 8008afc:	0080                	addi	s0,sp,64
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8008afe:	fc042223          	sw	zero,-60(s0)
    return (ECLIC->MTH);
 8008b02:	000207b7          	lui	a5,0x20
 8008b06:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8008b0a:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8008b0e:	fef405a3          	sb	a5,-21(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 8008b12:	081187b7          	lui	a5,0x8118
 8008b16:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8008b1a:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 8008b1e:	000207b7          	lui	a5,0x20
 8008b22:	fea44703          	lbu	a4,-22(s0)
 8008b26:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008b2a:	0001                	nop
    __RWMB();
 8008b2c:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8008b30:	feb44783          	lbu	a5,-21(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8008b34:	fef42623          	sw	a5,-20(s0)

    if (UDMA_PA2M_GetITStatus(USART1_USART_DMA_TX_DMA_IRQ , PA2M_FTRANS_IRQ_STAT))
 8008b38:	4585                	li	a1,1
 8008b3a:	180217b7          	lui	a5,0x18021
 8008b3e:	a0c78513          	addi	a0,a5,-1524 # 18020a0c <_sp+0xfee0a0c>
 8008b42:	d6cfd0ef          	jal	ra,80060ae <UDMA_PA2M_GetITStatus>
 8008b46:	87aa                	mv	a5,a0
 8008b48:	c395                	beqz	a5,8008b6c <UDMA_IRQHandler+0x76>
    {
        UDMA_PA2M_ClearITStatus(USART1_USART_DMA_TX_DMA_IRQ , PA2M_FTRANS_IRQ_CLEAR_STAT);
 8008b4a:	4585                	li	a1,1
 8008b4c:	180217b7          	lui	a5,0x18021
 8008b50:	a0c78513          	addi	a0,a5,-1524 # 18020a0c <_sp+0xfee0a0c>
 8008b54:	d92fd0ef          	jal	ra,80060e6 <UDMA_PA2M_ClearITStatus>
        vTaskNotifyGiveFromISR(Task_ParseUsartTxMsg_Handler, &xHigherPriorityTaskWoken);
 8008b58:	081197b7          	lui	a5,0x8119
 8008b5c:	6a47a783          	lw	a5,1700(a5) # 81196a4 <Task_ParseUsartTxMsg_Handler>
 8008b60:	fc440713          	addi	a4,s0,-60
 8008b64:	85ba                	mv	a1,a4
 8008b66:	853e                	mv	a0,a5
 8008b68:	c8ffb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
    }

    if (UDMA_PA2M_GetITStatus(QSPI2_RX_DMA_DMA_IRQ, PA2M_FTRANS_IRQ_STAT))
 8008b6c:	4585                	li	a1,1
 8008b6e:	180217b7          	lui	a5,0x18021
 8008b72:	a6078513          	addi	a0,a5,-1440 # 18020a60 <_sp+0xfee0a60>
 8008b76:	d38fd0ef          	jal	ra,80060ae <UDMA_PA2M_GetITStatus>
 8008b7a:	87aa                	mv	a5,a0
 8008b7c:	c395                	beqz	a5,8008ba0 <UDMA_IRQHandler+0xaa>
    {
        UDMA_PA2M_ClearITStatus(QSPI2_RX_DMA_DMA_IRQ, PA2M_FTRANS_IRQ_CLEAR_STAT);
 8008b7e:	4585                	li	a1,1
 8008b80:	180217b7          	lui	a5,0x18021
 8008b84:	a6078513          	addi	a0,a5,-1440 # 18020a60 <_sp+0xfee0a60>
 8008b88:	d5efd0ef          	jal	ra,80060e6 <UDMA_PA2M_ClearITStatus>
        vTaskNotifyGiveFromISR(Task_ProcessSpiRxMsg_Handler, &xHigherPriorityTaskWoken);
 8008b8c:	081197b7          	lui	a5,0x8119
 8008b90:	6ac7a783          	lw	a5,1708(a5) # 81196ac <Task_ProcessSpiRxMsg_Handler>
 8008b94:	fc440713          	addi	a4,s0,-60
 8008b98:	85ba                	mv	a1,a4
 8008b9a:	853e                	mv	a0,a5
 8008b9c:	c5bfb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
    }

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008ba0:	fc442783          	lw	a5,-60(s0)
 8008ba4:	cfbd                	beqz	a5,8008c22 <UDMA_IRQHandler+0x12c>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008ba6:	f14027f3          	csrr	a5,mhartid
 8008baa:	fef42223          	sw	a5,-28(s0)
 8008bae:	fe442783          	lw	a5,-28(s0)
 8008bb2:	0ff7f793          	zext.b	a5,a5
 8008bb6:	fef42023          	sw	a5,-32(s0)
    return id;
 8008bba:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8008bbe:	fcf42e23          	sw	a5,-36(s0)
 8008bc2:	fdc42783          	lw	a5,-36(s0)
 8008bc6:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8008bca:	fd842783          	lw	a5,-40(s0)
 8008bce:	e385                	bnez	a5,8008bee <UDMA_IRQHandler+0xf8>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008bd0:	00030737          	lui	a4,0x30
 8008bd4:	6785                	lui	a5,0x1
 8008bd6:	97ba                	add	a5,a5,a4
 8008bd8:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008bdc:	000306b7          	lui	a3,0x30
 8008be0:	0017e713          	ori	a4,a5,1
 8008be4:	6785                	lui	a5,0x1
 8008be6:	97b6                	add	a5,a5,a3
 8008be8:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008bec:	a03d                	j	8008c1a <UDMA_IRQHandler+0x124>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008bee:	fd842783          	lw	a5,-40(s0)
 8008bf2:	00279713          	slli	a4,a5,0x2
 8008bf6:	000317b7          	lui	a5,0x31
 8008bfa:	97ba                	add	a5,a5,a4
 8008bfc:	fcf42a23          	sw	a5,-44(s0)
 8008c00:	fd442783          	lw	a5,-44(s0)
 8008c04:	fcf42823          	sw	a5,-48(s0)
 8008c08:	4785                	li	a5,1
 8008c0a:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008c0e:	fcc42783          	lw	a5,-52(s0)
 8008c12:	fd042703          	lw	a4,-48(s0)
 8008c16:	c31c                	sw	a5,0(a4)
}
 8008c18:	0001                	nop
}
 8008c1a:	0001                	nop
}
 8008c1c:	0001                	nop
 8008c1e:	0ff0000f          	fence

    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008c22:	fec42783          	lw	a5,-20(s0)
 8008c26:	0ff7f793          	zext.b	a5,a5
 8008c2a:	fcf405a3          	sb	a5,-53(s0)
 8008c2e:	fcb44783          	lbu	a5,-53(s0)
 8008c32:	fcf40523          	sb	a5,-54(s0)
    ECLIC->MTH = mth;
 8008c36:	000207b7          	lui	a5,0x20
 8008c3a:	fca44703          	lbu	a4,-54(s0)
 8008c3e:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008c42:	0001                	nop
    __RWMB();
 8008c44:	0ff0000f          	fence
}
 8008c48:	0001                	nop
}
 8008c4a:	0001                	nop
 8008c4c:	50f2                	lw	ra,60(sp)
 8008c4e:	5462                	lw	s0,56(sp)
 8008c50:	6121                	addi	sp,sp,64
 8008c52:	8082                	ret

08008c54 <LGPIO0_IMU_IRQHandler>:

//IMU IMU
uint64_t imu_data_timestamp = 0;

void LGPIO0_IMU_IRQHandler(void)
{
 8008c54:	7139                	addi	sp,sp,-64
 8008c56:	de06                	sw	ra,60(sp)
 8008c58:	dc22                	sw	s0,56(sp)
 8008c5a:	0080                	addi	s0,sp,64
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8008c5c:	fc042223          	sw	zero,-60(s0)
    return (ECLIC->MTH);
 8008c60:	000207b7          	lui	a5,0x20
 8008c64:	00b7c783          	lbu	a5,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
 8008c68:	0ff7f793          	zext.b	a5,a5
    ulOriginalBASEPRI = ECLIC_GetMth();
 8008c6c:	fef405a3          	sb	a5,-21(s0)
    ECLIC_SetMth(uxMaxSysCallMTH);
 8008c70:	081187b7          	lui	a5,0x8118
 8008c74:	e247c783          	lbu	a5,-476(a5) # 8117e24 <uxMaxSysCallMTH>
 8008c78:	fef40523          	sb	a5,-22(s0)
    ECLIC->MTH = mth;
 8008c7c:	000207b7          	lui	a5,0x20
 8008c80:	fea44703          	lbu	a4,-22(s0)
 8008c84:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008c88:	0001                	nop
    __RWMB();
 8008c8a:	0ff0000f          	fence
    return ulOriginalBASEPRI;
 8008c8e:	feb44783          	lbu	a5,-21(s0)
    uint32_t ulReturn;

    ulReturn = taskENTER_CRITICAL_FROM_ISR();
 8008c92:	fef42623          	sw	a5,-20(s0)

    // if(LGPIO_GetITStatus(LGPIO0, LGPIO_PinSource6, LGPIO_IT_FALL) == LGPIO_PinSource6)
    if(LGPIO_GetIRQStatus(LGPIO0, LGPIO_PinSource6) == LGPIO_PinSource6)
 8008c96:	04000593          	li	a1,64
 8008c9a:	18008537          	lui	a0,0x18008
 8008c9e:	ea7fc0ef          	jal	ra,8005b44 <LGPIO_GetIRQStatus>
 8008ca2:	872a                	mv	a4,a0
 8008ca4:	04000793          	li	a5,64
 8008ca8:	0af71463          	bne	a4,a5,8008d50 <LGPIO0_IMU_IRQHandler+0xfc>
    {
        // get_thmts_bb_systime(&imu_data_timestamp);
        LGPIO_ITClear(LGPIO0, LGPIO_PinSource6, LGPIO_IT_FALL);
 8008cac:	4605                	li	a2,1
 8008cae:	04000593          	li	a1,64
 8008cb2:	18008537          	lui	a0,0x18008
 8008cb6:	dd9fc0ef          	jal	ra,8005a8e <LGPIO_ITClear>
        vTaskNotifyGiveFromISR(Task_ProcessSpiRxDma_Handler, &xHigherPriorityTaskWoken);
 8008cba:	081197b7          	lui	a5,0x8119
 8008cbe:	6a87a783          	lw	a5,1704(a5) # 81196a8 <Task_ProcessSpiRxDma_Handler>
 8008cc2:	fc440713          	addi	a4,s0,-60
 8008cc6:	85ba                	mv	a1,a4
 8008cc8:	853e                	mv	a0,a5
 8008cca:	b2dfb0ef          	jal	ra,80047f6 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8008cce:	fc442783          	lw	a5,-60(s0)
 8008cd2:	cfbd                	beqz	a5,8008d50 <LGPIO0_IMU_IRQHandler+0xfc>
    id = __RV_CSR_READ(CSR_MHARTID) & 0xFF;
 8008cd4:	f14027f3          	csrr	a5,mhartid
 8008cd8:	fef42223          	sw	a5,-28(s0)
 8008cdc:	fe442783          	lw	a5,-28(s0)
 8008ce0:	0ff7f793          	zext.b	a5,a5
 8008ce4:	fef42023          	sw	a5,-32(s0)
    return id;
 8008ce8:	fe042783          	lw	a5,-32(s0)
    unsigned long hartid = __get_hart_id();
 8008cec:	fcf42e23          	sw	a5,-36(s0)
 8008cf0:	fdc42783          	lw	a5,-36(s0)
 8008cf4:	fcf42c23          	sw	a5,-40(s0)
    if (hartid == 0) {
 8008cf8:	fd842783          	lw	a5,-40(s0)
 8008cfc:	e385                	bnez	a5,8008d1c <LGPIO0_IMU_IRQHandler+0xc8>
        SysTimer->MSIP |= SysTimer_MSIP_MSIP_Msk;
 8008cfe:	00030737          	lui	a4,0x30
 8008d02:	6785                	lui	a5,0x1
 8008d04:	97ba                	add	a5,a5,a4
 8008d06:	ffc7a783          	lw	a5,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
 8008d0a:	000306b7          	lui	a3,0x30
 8008d0e:	0017e713          	ori	a4,a5,1
 8008d12:	6785                	lui	a5,0x1
 8008d14:	97b6                	add	a5,a5,a3
 8008d16:	fee7ae23          	sw	a4,-4(a5) # ffc <__HEAP_SIZE+0x7fc>
}
 8008d1a:	a03d                	j	8008d48 <LGPIO0_IMU_IRQHandler+0xf4>
        uint8_t *addr = (uint8_t *)(SysTimer_CLINT_MSIP_BASE(hartid));
 8008d1c:	fd842783          	lw	a5,-40(s0)
 8008d20:	00279713          	slli	a4,a5,0x2
 8008d24:	000317b7          	lui	a5,0x31
 8008d28:	97ba                	add	a5,a5,a4
 8008d2a:	fcf42a23          	sw	a5,-44(s0)
 8008d2e:	fd442783          	lw	a5,-44(s0)
 8008d32:	fcf42823          	sw	a5,-48(s0)
 8008d36:	4785                	li	a5,1
 8008d38:	fcf42623          	sw	a5,-52(s0)
    __ASM volatile ("sw %0, 0(%1)" : : "r" (val), "r" (addr));
 8008d3c:	fcc42783          	lw	a5,-52(s0)
 8008d40:	fd042703          	lw	a4,-48(s0)
 8008d44:	c31c                	sw	a5,0(a4)
}
 8008d46:	0001                	nop
}
 8008d48:	0001                	nop
}
 8008d4a:	0001                	nop
 8008d4c:	0ff0000f          	fence
    }

    taskEXIT_CRITICAL_FROM_ISR(ulReturn);
 8008d50:	fec42783          	lw	a5,-20(s0)
 8008d54:	0ff7f793          	zext.b	a5,a5
 8008d58:	fcf405a3          	sb	a5,-53(s0)
 8008d5c:	fcb44783          	lbu	a5,-53(s0)
 8008d60:	fcf40523          	sb	a5,-54(s0)
    ECLIC->MTH = mth;
 8008d64:	000207b7          	lui	a5,0x20
 8008d68:	fca44703          	lbu	a4,-54(s0)
 8008d6c:	00e785a3          	sb	a4,11(a5) # 2000b <__HEAP_SIZE+0x1f80b>
}
 8008d70:	0001                	nop
    __RWMB();
 8008d72:	0ff0000f          	fence
}
 8008d76:	0001                	nop

    return;
 8008d78:	0001                	nop
}
 8008d7a:	50f2                	lw	ra,60(sp)
 8008d7c:	5462                	lw	s0,56(sp)
 8008d7e:	6121                	addi	sp,sp,64
 8008d80:	8082                	ret

08008d82 <main>:
thmts_ctrl_cmd_proc_msg_t thmts_ctrl_cmd_proc_msg;



int main()
{
 8008d82:	7179                	addi	sp,sp,-48
 8008d84:	d606                	sw	ra,44(sp)
 8008d86:	d422                	sw	s0,40(sp)
 8008d88:	1800                	addi	s0,sp,48
	First_start_pps = 1;
 8008d8a:	4705                	li	a4,1
 8008d8c:	80e18823          	sb	a4,-2032(gp) # 8117e30 <First_start_pps>
    TimerHandle_t xExampleSoftwareTimer = NULL;
 8008d90:	fe042623          	sw	zero,-20(s0)
    xSemaphore_timer = xSemaphoreCreateBinary();
 8008d94:	460d                	li	a2,3
 8008d96:	4581                	li	a1,0
 8008d98:	4505                	li	a0,1
 8008d9a:	fe3f80ef          	jal	ra,8001d7c <xQueueGenericCreate>
 8008d9e:	872a                	mv	a4,a0
 8008da0:	081197b7          	lui	a5,0x8119
 8008da4:	6ae7ae23          	sw	a4,1724(a5) # 81196bc <xSemaphore_timer>
	xRxcmdBufferMutex = xSemaphoreCreateMutex();
 8008da8:	4505                	li	a0,1
 8008daa:	912f90ef          	jal	ra,8001ebc <xQueueCreateMutex>
 8008dae:	872a                	mv	a4,a0
 8008db0:	081197b7          	lui	a5,0x8119
 8008db4:	6ae7ac23          	sw	a4,1720(a5) # 81196b8 <xRxcmdBufferMutex>

    prvSetupHardware();
 8008db8:	7d8070ef          	jal	ra,8010590 <prvSetupHardware>

	if (xRxcmdBufferMutex == NULL) {
 8008dbc:	081197b7          	lui	a5,0x8119
 8008dc0:	6b87a783          	lw	a5,1720(a5) # 81196b8 <xRxcmdBufferMutex>
 8008dc4:	e791                	bnez	a5,8008dd0 <main+0x4e>
        printf("Unable to create xRxcmdBufferMutex due to low memory.\n");
 8008dc6:	c5818513          	addi	a0,gp,-936 # 8118278 <_global_impure_ptr+0x258>
 8008dca:	2370d0ef          	jal	ra,8016800 <puts>
        while (1);
 8008dce:	a001                	j	8008dce <main+0x4c>
    }

	xQueue = xQueueCreate(/* The number of items the queue can hold. */
 8008dd0:	4601                	li	a2,0
 8008dd2:	4591                	li	a1,4
 8008dd4:	10000513          	li	a0,256
 8008dd8:	fa5f80ef          	jal	ra,8001d7c <xQueueGenericCreate>
 8008ddc:	872a                	mv	a4,a0
 8008dde:	081197b7          	lui	a5,0x8119
 8008de2:	6ae7aa23          	sw	a4,1716(a5) # 81196b4 <xQueue>
	                 mainQUEUE_LENGTH,
	                 /* The size of each item the queue holds. */
	                 sizeof(thmts_tx_msg_info_t *));

	if (xQueue == NULL) {
 8008de6:	081197b7          	lui	a5,0x8119
 8008dea:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 8008dee:	e791                	bnez	a5,8008dfa <main+0x78>
		printf("Unable to create xQueue due to low memory.\n");
 8008df0:	c9018513          	addi	a0,gp,-880 # 81182b0 <_global_impure_ptr+0x290>
 8008df4:	20d0d0ef          	jal	ra,8016800 <puts>
		while (1);
 8008df8:	a001                	j	8008df8 <main+0x76>
	}

	// init cmd parser
    thmts_ctrl_cmd_proc_msg_t thmts_ctrl_cmd_proc_msg;
    thmts_ctrl_cmd_proc_init( &thmts_ctrl_cmd_proc );
 8008dfa:	0812a7b7          	lui	a5,0x812a
 8008dfe:	bb078513          	addi	a0,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 8008e02:	4e1070ef          	jal	ra,8010ae2 <thmts_ctrl_cmd_proc_init>

    //
    xTaskCreate((TaskFunction_t)task_processUsartRxDma, (const char*)"task_processUsartRxDma",
 8008e06:	081197b7          	lui	a5,0x8119
 8008e0a:	69c78793          	addi	a5,a5,1692 # 811969c <Task_ProcessUsartRxDma_Handler>
 8008e0e:	4719                	li	a4,6
 8008e10:	4681                	li	a3,0
 8008e12:	20000613          	li	a2,512
 8008e16:	cbc18593          	addi	a1,gp,-836 # 81182dc <_global_impure_ptr+0x2bc>
 8008e1a:	08009537          	lui	a0,0x8009
 8008e1e:	0ce50513          	addi	a0,a0,206 # 80090ce <task_processUsartRxDma>
 8008e22:	8befa0ef          	jal	ra,8002ee0 <xTaskCreate>
                (uint16_t)512, (void*)NULL, (UBaseType_t)6,
                (TaskHandle_t*)&Task_ProcessUsartRxDma_Handler);

    xTaskCreate((TaskFunction_t)task_parseUsartRxCmd, (const char*)"task_parseUsartRxCmd",
 8008e26:	081197b7          	lui	a5,0x8119
 8008e2a:	6a078793          	addi	a5,a5,1696 # 81196a0 <Task_ParseUsartRxCmd_Handler>
 8008e2e:	4709                	li	a4,2
 8008e30:	4681                	li	a3,0
 8008e32:	10000613          	li	a2,256
 8008e36:	cd418593          	addi	a1,gp,-812 # 81182f4 <_global_impure_ptr+0x2d4>
 8008e3a:	08009537          	lui	a0,0x8009
 8008e3e:	1fa50513          	addi	a0,a0,506 # 80091fa <task_parseUsartRxCmd>
 8008e42:	89efa0ef          	jal	ra,8002ee0 <xTaskCreate>
                (uint16_t)256, (void*)NULL, (UBaseType_t)2,
                (TaskHandle_t*)&Task_ParseUsartRxCmd_Handler);

    xTaskCreate((TaskFunction_t)task_parseUsartTxMsg, (const char*)"task_parseUsartTxMsg",
 8008e46:	081197b7          	lui	a5,0x8119
 8008e4a:	6a478793          	addi	a5,a5,1700 # 81196a4 <Task_ParseUsartTxMsg_Handler>
 8008e4e:	4711                	li	a4,4
 8008e50:	4681                	li	a3,0
 8008e52:	10000613          	li	a2,256
 8008e56:	cec18593          	addi	a1,gp,-788 # 811830c <_global_impure_ptr+0x2ec>
 8008e5a:	08009537          	lui	a0,0x8009
 8008e5e:	fb850513          	addi	a0,a0,-72 # 8008fb8 <task_parseUsartTxMsg>
 8008e62:	87efa0ef          	jal	ra,8002ee0 <xTaskCreate>
                (uint16_t)256, (void*)NULL, (UBaseType_t)4,
                (TaskHandle_t*)&Task_ParseUsartTxMsg_Handler);

    xTaskCreate((TaskFunction_t)task_processUwbTR, (const char*)"task_processUwbTR",
 8008e66:	081197b7          	lui	a5,0x8119
 8008e6a:	69478793          	addi	a5,a5,1684 # 8119694 <Task_ProcessUwbTR_Handler>
 8008e6e:	4715                	li	a4,5
 8008e70:	4681                	li	a3,0
 8008e72:	20000613          	li	a2,512
 8008e76:	d0418593          	addi	a1,gp,-764 # 8118324 <_global_impure_ptr+0x304>
 8008e7a:	08009537          	lui	a0,0x8009
 8008e7e:	f4250513          	addi	a0,a0,-190 # 8008f42 <task_processUwbTR>
 8008e82:	85efa0ef          	jal	ra,8002ee0 <xTaskCreate>
                (uint16_t)512, (void*)NULL, (UBaseType_t)5,
                (TaskHandle_t*)&Task_ProcessUwbTR_Handler);

    xTaskCreate((TaskFunction_t)task_startUwbTR, (const char*)"task_startUwbTR",
 8008e86:	081197b7          	lui	a5,0x8119
 8008e8a:	69878793          	addi	a5,a5,1688 # 8119698 <Task_StartUwbTR_Handler>
 8008e8e:	471d                	li	a4,7
 8008e90:	4681                	li	a3,0
 8008e92:	20000613          	li	a2,512
 8008e96:	d1818593          	addi	a1,gp,-744 # 8118338 <_global_impure_ptr+0x318>
 8008e9a:	08009537          	lui	a0,0x8009
 8008e9e:	f1e50513          	addi	a0,a0,-226 # 8008f1e <task_startUwbTR>
 8008ea2:	83efa0ef          	jal	ra,8002ee0 <xTaskCreate>
                (uint16_t)512, (void*)NULL, (UBaseType_t)7,
                (TaskHandle_t*)&Task_StartUwbTR_Handler);


    xTaskCreate((TaskFunction_t)task_processSpiRxDma, (const char*)"task_processSpiRxDma",
 8008ea6:	081197b7          	lui	a5,0x8119
 8008eaa:	6a878793          	addi	a5,a5,1704 # 81196a8 <Task_ProcessSpiRxDma_Handler>
 8008eae:	470d                	li	a4,3
 8008eb0:	4681                	li	a3,0
 8008eb2:	20000613          	li	a2,512
 8008eb6:	d2818593          	addi	a1,gp,-728 # 8118348 <_global_impure_ptr+0x328>
 8008eba:	08009537          	lui	a0,0x8009
 8008ebe:	2ac50513          	addi	a0,a0,684 # 80092ac <task_processSpiRxDma>
 8008ec2:	81efa0ef          	jal	ra,8002ee0 <xTaskCreate>
                 (uint16_t)512, (void*)NULL, (UBaseType_t)3,
                 (TaskHandle_t*)&Task_ProcessSpiRxDma_Handler);

    xTaskCreate((TaskFunction_t)task_processSpiRxMsg, (const char*)"task_processSpiRxMsg",
 8008ec6:	081197b7          	lui	a5,0x8119
 8008eca:	6ac78793          	addi	a5,a5,1708 # 81196ac <Task_ProcessSpiRxMsg_Handler>
 8008ece:	4705                	li	a4,1
 8008ed0:	4681                	li	a3,0
 8008ed2:	20000613          	li	a2,512
 8008ed6:	d4018593          	addi	a1,gp,-704 # 8118360 <_global_impure_ptr+0x340>
 8008eda:	08009537          	lui	a0,0x8009
 8008ede:	31a50513          	addi	a0,a0,794 # 800931a <task_processSpiRxMsg>
 8008ee2:	ffff90ef          	jal	ra,8002ee0 <xTaskCreate>
                 (uint16_t)512, (void*)NULL, (UBaseType_t)1,
                 (TaskHandle_t*)&Task_ProcessSpiRxMsg_Handler);

    xTaskCreate((TaskFunction_t)task_processRanging, (const char*)"task_processRanging",
 8008ee6:	081197b7          	lui	a5,0x8119
 8008eea:	6b078793          	addi	a5,a5,1712 # 81196b0 <Task_ProcessRanging_Handler>
 8008eee:	4705                	li	a4,1
 8008ef0:	4681                	li	a3,0
 8008ef2:	6605                	lui	a2,0x1
 8008ef4:	c0060613          	addi	a2,a2,-1024 # c00 <__HEAP_SIZE+0x400>
 8008ef8:	d5818593          	addi	a1,gp,-680 # 8118378 <_global_impure_ptr+0x358>
 8008efc:	0800a537          	lui	a0,0x800a
 8008f00:	aac50513          	addi	a0,a0,-1364 # 8009aac <task_processRanging>
 8008f04:	fddf90ef          	jal	ra,8002ee0 <xTaskCreate>
                 (uint16_t)512*6, (void*)NULL, (UBaseType_t)1,
                 (TaskHandle_t*)&Task_ProcessRanging_Handler);

    printf("Before StartScheduler\r\n");
 8008f08:	d6c18513          	addi	a0,gp,-660 # 811838c <_global_impure_ptr+0x36c>
 8008f0c:	0f50d0ef          	jal	ra,8016800 <puts>

    vTaskStartScheduler();
 8008f10:	ccefa0ef          	jal	ra,80033de <vTaskStartScheduler>

    printf("OS should never run to here\r\n");
 8008f14:	d8418513          	addi	a0,gp,-636 # 81183a4 <_global_impure_ptr+0x384>
 8008f18:	0e90d0ef          	jal	ra,8016800 <puts>

    while (1);
 8008f1c:	a001                	j	8008f1c <main+0x19a>

08008f1e <task_startUwbTR>:


void start_UWB_TR();

void task_startUwbTR(void* pvParameters)
{
 8008f1e:	1101                	addi	sp,sp,-32
 8008f20:	ce06                	sw	ra,28(sp)
 8008f22:	cc22                	sw	s0,24(sp)
 8008f24:	1000                	addi	s0,sp,32
 8008f26:	fea42623          	sw	a0,-20(s0)
	printf("Enter to task BasicTimer11\r\n");
 8008f2a:	da418513          	addi	a0,gp,-604 # 81183c4 <_global_impure_ptr+0x3a4>
 8008f2e:	0d30d0ef          	jal	ra,8016800 <puts>

	while(1)
	{   // wait for timer interrupt
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8008f32:	55fd                	li	a1,-1
 8008f34:	567d                	li	a2,-1
 8008f36:	4505                	li	a0,1
 8008f38:	d5cfb0ef          	jal	ra,8004494 <ulTaskNotifyTake>

		start_UWB_TR();
 8008f3c:	0c5010ef          	jal	ra,800a800 <start_UWB_TR>
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8008f40:	bfcd                	j	8008f32 <task_startUwbTR+0x14>

08008f42 <task_processUwbTR>:
void processUwbTx();
void processUwbRx();
void process();

void task_processUwbTR(void* pvParameters)
{
 8008f42:	1101                	addi	sp,sp,-32
 8008f44:	ce06                	sw	ra,28(sp)
 8008f46:	cc22                	sw	s0,24(sp)
 8008f48:	1000                	addi	s0,sp,32
 8008f4a:	fea42623          	sw	a0,-20(s0)
	while(1)
	{
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8008f4e:	55fd                	li	a1,-1
 8008f50:	567d                	li	a2,-1
 8008f52:	4505                	li	a0,1
 8008f54:	d40fb0ef          	jal	ra,8004494 <ulTaskNotifyTake>

		if (tx_complete)
 8008f58:	081197b7          	lui	a5,0x8119
 8008f5c:	6c47c783          	lbu	a5,1732(a5) # 81196c4 <tx_complete>
 8008f60:	c399                	beqz	a5,8008f66 <task_processUwbTR+0x24>
		{
			processUwbTx();
 8008f62:	596020ef          	jal	ra,800b4f8 <processUwbTx>
		}

		if (rx_complete)
 8008f66:	081197b7          	lui	a5,0x8119
 8008f6a:	6c57c783          	lbu	a5,1733(a5) # 81196c5 <rx_complete>
 8008f6e:	c399                	beqz	a5,8008f74 <task_processUwbTR+0x32>
		{
			processUwbRx();
 8008f70:	143020ef          	jal	ra,800b8b2 <processUwbRx>
		}

		if(pps_update)
 8008f74:	081197b7          	lui	a5,0x8119
 8008f78:	6787c783          	lbu	a5,1656(a5) # 8119678 <pps_update>
 8008f7c:	c399                	beqz	a5,8008f82 <task_processUwbTR+0x40>
		{
			processPPS();
 8008f7e:	0e6040ef          	jal	ra,800d064 <processPPS>
		}

		if(node.curr_slot_idx == 0 && node.curr_subfrm_idx == 3)
 8008f82:	0812a7b7          	lui	a5,0x812a
 8008f86:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8008f8a:	0097c783          	lbu	a5,9(a5)
 8008f8e:	f3e1                	bnez	a5,8008f4e <task_processUwbTR+0xc>
 8008f90:	0812a7b7          	lui	a5,0x812a
 8008f94:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8008f98:	00a7c703          	lbu	a4,10(a5)
 8008f9c:	478d                	li	a5,3
 8008f9e:	faf718e3          	bne	a4,a5,8008f4e <task_processUwbTR+0xc>
		{
			xTaskNotifyGive(Task_ProcessRanging_Handler);
 8008fa2:	081197b7          	lui	a5,0x8119
 8008fa6:	6b07a783          	lw	a5,1712(a5) # 81196b0 <Task_ProcessRanging_Handler>
 8008faa:	4681                	li	a3,0
 8008fac:	4609                	li	a2,2
 8008fae:	4581                	li	a1,0
 8008fb0:	853e                	mv	a0,a5
 8008fb2:	e06fb0ef          	jal	ra,80045b8 <xTaskGenericNotify>
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8008fb6:	bf61                	j	8008f4e <task_processUwbTR+0xc>

08008fb8 <task_parseUsartTxMsg>:


uint16_t prepareTxMsg(thmts_tx_msg_info_t *ptMsgReceived, uint8_t *pTxBuffer);

void task_parseUsartTxMsg(void* pvParameters)
{
 8008fb8:	7139                	addi	sp,sp,-64
 8008fba:	de06                	sw	ra,60(sp)
 8008fbc:	dc22                	sw	s0,56(sp)
 8008fbe:	0080                	addi	s0,sp,64
 8008fc0:	fca42623          	sw	a0,-52(s0)

	printf("Enter to task_parseUsartTxcmd.\r\n");
 8008fc4:	dc018513          	addi	a0,gp,-576 # 81183e0 <_global_impure_ptr+0x3c0>
 8008fc8:	0390d0ef          	jal	ra,8016800 <puts>

	uint8_t FIRST_START_DMA = 1;
 8008fcc:	4785                	li	a5,1
 8008fce:	fef407a3          	sb	a5,-17(s0)
	uint16_t tx_len = 0;
 8008fd2:	fe041623          	sh	zero,-20(s0)

    while (1)
    {
    	thmts_tx_msg_info_t *ptMsgReceived;
    	if(xQueueReceive(xQueue, &ptMsgReceived, portMAX_DELAY) == pdPASS)
 8008fd6:	081197b7          	lui	a5,0x8119
 8008fda:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 8008fde:	fdc40713          	addi	a4,s0,-36
 8008fe2:	567d                	li	a2,-1
 8008fe4:	56fd                	li	a3,-1
 8008fe6:	85ba                	mv	a1,a4
 8008fe8:	853e                	mv	a0,a5
 8008fea:	c9af90ef          	jal	ra,8002484 <xQueueReceive>
 8008fee:	872a                	mv	a4,a0
 8008ff0:	4785                	li	a5,1
 8008ff2:	00f71d63          	bne	a4,a5,800900c <task_parseUsartTxMsg+0x54>
		{
    		tx_len = prepareTxMsg(ptMsgReceived, p_UartTxDma_Buff);
 8008ff6:	fdc42703          	lw	a4,-36(s0)
 8008ffa:	8181a783          	lw	a5,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
 8008ffe:	85be                	mv	a1,a5
 8009000:	853a                	mv	a0,a4
 8009002:	5a0040ef          	jal	ra,800d5a2 <prepareTxMsg>
 8009006:	87aa                	mv	a5,a0
 8009008:	fef41623          	sh	a5,-20(s0)
		}

    	if(FIRST_START_DMA == 0)
 800900c:	fef44783          	lbu	a5,-17(s0)
 8009010:	e799                	bnez	a5,800901e <task_parseUsartTxMsg+0x66>
    	{
    		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009012:	55fd                	li	a1,-1
 8009014:	567d                	li	a2,-1
 8009016:	4505                	li	a0,1
 8009018:	c7cfb0ef          	jal	ra,8004494 <ulTaskNotifyTake>
 800901c:	a019                	j	8009022 <task_parseUsartTxMsg+0x6a>
    	}
    	else
    	{
    		//DMA
    		FIRST_START_DMA = 0;
 800901e:	fe0407a3          	sb	zero,-17(s0)
    	}

    	uint16_t epoch = 0;
 8009022:	fe041323          	sh	zero,-26(s0)
    	epoch = tx_len/1024;
 8009026:	fec45783          	lhu	a5,-20(s0)
 800902a:	83a9                	srli	a5,a5,0xa
 800902c:	fef41323          	sh	a5,-26(s0)
    	uint16_t len_mod = tx_len%1024;
 8009030:	fec45783          	lhu	a5,-20(s0)
 8009034:	3ff7f793          	andi	a5,a5,1023
 8009038:	fef41223          	sh	a5,-28(s0)
    	uint32_t idx = 0;
 800903c:	fe042423          	sw	zero,-24(s0)
    	uint32_t send_cnt_per_epoch = 1024;
 8009040:	40000793          	li	a5,1024
 8009044:	fef42023          	sw	a5,-32(s0)
    	for(idx = 0 ; idx < epoch ;idx++)
 8009048:	fe042423          	sw	zero,-24(s0)
 800904c:	a035                	j	8009078 <task_parseUsartTxMsg+0xc0>
    	{
    		UDMA_USART1_TX(1024, p_UartTxDma_Buff + 1024*idx);  // buffDMATXbuff
 800904e:	8181a703          	lw	a4,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
 8009052:	fe842783          	lw	a5,-24(s0)
 8009056:	07aa                	slli	a5,a5,0xa
 8009058:	97ba                	add	a5,a5,a4
 800905a:	85be                	mv	a1,a5
 800905c:	40000513          	li	a0,1024
 8009060:	24e070ef          	jal	ra,80102ae <UDMA_USART1_TX>
    		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009064:	55fd                	li	a1,-1
 8009066:	567d                	li	a2,-1
 8009068:	4505                	li	a0,1
 800906a:	c2afb0ef          	jal	ra,8004494 <ulTaskNotifyTake>
    	for(idx = 0 ; idx < epoch ;idx++)
 800906e:	fe842783          	lw	a5,-24(s0)
 8009072:	0785                	addi	a5,a5,1
 8009074:	fef42423          	sw	a5,-24(s0)
 8009078:	fe645783          	lhu	a5,-26(s0)
 800907c:	fe842703          	lw	a4,-24(s0)
 8009080:	fcf767e3          	bltu	a4,a5,800904e <task_parseUsartTxMsg+0x96>
    	}
    	if(len_mod > 0)
 8009084:	fe445783          	lhu	a5,-28(s0)
 8009088:	cf89                	beqz	a5,80090a2 <task_parseUsartTxMsg+0xea>
    	{
    		UDMA_USART1_TX(len_mod, p_UartTxDma_Buff + 1024*epoch);  // buffDMATXbuff
 800908a:	fe445683          	lhu	a3,-28(s0)
 800908e:	8181a783          	lw	a5,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
 8009092:	fe645703          	lhu	a4,-26(s0)
 8009096:	072a                	slli	a4,a4,0xa
 8009098:	97ba                	add	a5,a5,a4
 800909a:	85be                	mv	a1,a5
 800909c:	8536                	mv	a0,a3
 800909e:	210070ef          	jal	ra,80102ae <UDMA_USART1_TX>
    	}



    	//DMA
		if (p_UartTxDma_Buff==UartTxDma_Buff0)
 80090a2:	8181a703          	lw	a4,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
 80090a6:	081217b7          	lui	a5,0x8121
 80090aa:	3d078793          	addi	a5,a5,976 # 81213d0 <UartTxDma_Buff0>
 80090ae:	00f71963          	bne	a4,a5,80090c0 <task_parseUsartTxMsg+0x108>
		{
			p_UartTxDma_Buff = UartTxDma_Buff1;
 80090b2:	08122737          	lui	a4,0x8122
 80090b6:	41070713          	addi	a4,a4,1040 # 8122410 <UartTxDma_Buff1>
 80090ba:	80e1ac23          	sw	a4,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
 80090be:	bf21                	j	8008fd6 <task_parseUsartTxMsg+0x1e>
		}
		else
		{
			p_UartTxDma_Buff = UartTxDma_Buff0;
 80090c0:	08121737          	lui	a4,0x8121
 80090c4:	3d070713          	addi	a4,a4,976 # 81213d0 <UartTxDma_Buff0>
 80090c8:	80e1ac23          	sw	a4,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
    {
 80090cc:	b729                	j	8008fd6 <task_parseUsartTxMsg+0x1e>

080090ce <task_processUsartRxDma>:
    }
}


void task_processUsartRxDma(void* pvParameters)
{
 80090ce:	7179                	addi	sp,sp,-48
 80090d0:	d606                	sw	ra,44(sp)
 80090d2:	d422                	sw	s0,40(sp)
 80090d4:	1800                	addi	s0,sp,48
 80090d6:	fca42e23          	sw	a0,-36(s0)
	uint8_t *p_tmp = NULL;
 80090da:	fe042623          	sw	zero,-20(s0)
	uint32_t data_size_inbuff;

	printf("Enter to task_processUsartRxDma.\r\n");
 80090de:	de018513          	addi	a0,gp,-544 # 8118400 <_global_impure_ptr+0x3e0>
 80090e2:	71e0d0ef          	jal	ra,8016800 <puts>

    while (1)
    {
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 80090e6:	55fd                	li	a1,-1
 80090e8:	567d                	li	a2,-1
 80090ea:	4505                	li	a0,1
 80090ec:	ba8fb0ef          	jal	ra,8004494 <ulTaskNotifyTake>

	    if(USART_GetFlag(USART1, USART_STATUS_RX_BUSY) == RESET)
 80090f0:	45a1                	li	a1,8
 80090f2:	18001537          	lui	a0,0x18001
 80090f6:	873fd0ef          	jal	ra,8006968 <USART_GetFlag>
 80090fa:	87aa                	mv	a5,a0
 80090fc:	f7ed                	bnez	a5,80090e6 <task_processUsartRxDma+0x18>
	    {
	    	DMA_Stop(USART1_USART_DMA_RX_DMA_CH);
 80090fe:	180207b7          	lui	a5,0x18020
 8009102:	43078513          	addi	a0,a5,1072 # 18020430 <_sp+0xfee0430>
 8009106:	2e4070ef          	jal	ra,80103ea <DMA_Stop>

	    	data_size_inbuff = UART_RX_DMA_BUFF_SIZE - DMA_Get_Counter(USART1_USART_DMA_RX_DMA_CH);
 800910a:	180207b7          	lui	a5,0x18020
 800910e:	43078513          	addi	a0,a5,1072 # 18020430 <_sp+0xfee0430>
 8009112:	316070ef          	jal	ra,8010428 <DMA_Get_Counter>
 8009116:	872a                	mv	a4,a0
 8009118:	6785                	lui	a5,0x1
 800911a:	8f99                	sub	a5,a5,a4
 800911c:	fef42423          	sw	a5,-24(s0)

	        if (data_size_inbuff > 0)
 8009120:	fe842783          	lw	a5,-24(s0)
 8009124:	cb95                	beqz	a5,8009158 <task_processUsartRxDma+0x8a>
	        {
	        	p_tmp = p_UartRxDma_Buff;
 8009126:	81c1a783          	lw	a5,-2020(gp) # 8117e3c <p_UartRxDma_Buff>
 800912a:	fef42623          	sw	a5,-20(s0)
	        	if (p_UartRxDma_Buff==UartRxDma_Buff0)
 800912e:	81c1a703          	lw	a4,-2020(gp) # 8117e3c <p_UartRxDma_Buff>
 8009132:	081237b7          	lui	a5,0x8123
 8009136:	45078793          	addi	a5,a5,1104 # 8123450 <UartRxDma_Buff0>
 800913a:	00f71963          	bne	a4,a5,800914c <task_processUsartRxDma+0x7e>
	        	{
	        		p_UartRxDma_Buff = UartRxDma_Buff1;
 800913e:	08124737          	lui	a4,0x8124
 8009142:	45070713          	addi	a4,a4,1104 # 8124450 <UartRxDma_Buff1>
 8009146:	80e1ae23          	sw	a4,-2020(gp) # 8117e3c <p_UartRxDma_Buff>
 800914a:	a039                	j	8009158 <task_processUsartRxDma+0x8a>
	        	}
	        	else
	        	{
	        		p_UartRxDma_Buff = UartRxDma_Buff0;
 800914c:	08123737          	lui	a4,0x8123
 8009150:	45070713          	addi	a4,a4,1104 # 8123450 <UartRxDma_Buff0>
 8009154:	80e1ae23          	sw	a4,-2020(gp) # 8117e3c <p_UartRxDma_Buff>
	        	}
	        }

	        UDMA_USART1_RX(p_UartRxDma_Buff);	// DMA
 8009158:	81c1a783          	lw	a5,-2020(gp) # 8117e3c <p_UartRxDma_Buff>
 800915c:	853e                	mv	a0,a5
 800915e:	1f0070ef          	jal	ra,801034e <UDMA_USART1_RX>

            // buff
	        if (data_size_inbuff > 0)
 8009162:	fe842783          	lw	a5,-24(s0)
 8009166:	c7d9                	beqz	a5,80091f4 <task_processUsartRxDma+0x126>
	        {
		        BaseType_t xLockTaken = xSemaphoreTake(xRxcmdBufferMutex, portMAX_DELAY);
 8009168:	081197b7          	lui	a5,0x8119
 800916c:	6b87a783          	lw	a5,1720(a5) # 81196b8 <xRxcmdBufferMutex>
 8009170:	55fd                	li	a1,-1
 8009172:	567d                	li	a2,-1
 8009174:	853e                	mv	a0,a5
 8009176:	e00f90ef          	jal	ra,8002776 <xQueueSemaphoreTake>
 800917a:	fea42223          	sw	a0,-28(s0)

				if (xLockTaken == pdTRUE)
 800917e:	fe442703          	lw	a4,-28(s0)
 8009182:	4785                	li	a5,1
 8009184:	04f71d63          	bne	a4,a5,80091de <task_processUsartRxDma+0x110>
				{
					if (p_tmp==UartRxDma_Buff0)
 8009188:	fec42703          	lw	a4,-20(s0)
 800918c:	081237b7          	lui	a5,0x8123
 8009190:	45078793          	addi	a5,a5,1104 # 8123450 <UartRxDma_Buff0>
 8009194:	00f71f63          	bne	a4,a5,80091b2 <task_processUsartRxDma+0xe4>
					{
						thmts_ctrl_cmd_proc_insert_rx_bytes( &thmts_ctrl_cmd_proc, UartRxDma_Buff0, data_size_inbuff );
 8009198:	fe842603          	lw	a2,-24(s0)
 800919c:	081237b7          	lui	a5,0x8123
 80091a0:	45078593          	addi	a1,a5,1104 # 8123450 <UartRxDma_Buff0>
 80091a4:	0812a7b7          	lui	a5,0x812a
 80091a8:	bb078513          	addi	a0,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 80091ac:	1d7070ef          	jal	ra,8010b82 <thmts_ctrl_cmd_proc_insert_rx_bytes>
 80091b0:	a829                	j	80091ca <task_processUsartRxDma+0xfc>
					}
					else
					{
						thmts_ctrl_cmd_proc_insert_rx_bytes( &thmts_ctrl_cmd_proc, UartRxDma_Buff1, data_size_inbuff );
 80091b2:	fe842603          	lw	a2,-24(s0)
 80091b6:	081247b7          	lui	a5,0x8124
 80091ba:	45078593          	addi	a1,a5,1104 # 8124450 <UartRxDma_Buff1>
 80091be:	0812a7b7          	lui	a5,0x812a
 80091c2:	bb078513          	addi	a0,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 80091c6:	1bd070ef          	jal	ra,8010b82 <thmts_ctrl_cmd_proc_insert_rx_bytes>
					}
					//RX cmd
					xTaskNotifyGive(Task_ParseUsartRxCmd_Handler);
 80091ca:	081197b7          	lui	a5,0x8119
 80091ce:	6a07a783          	lw	a5,1696(a5) # 81196a0 <Task_ParseUsartRxCmd_Handler>
 80091d2:	4681                	li	a3,0
 80091d4:	4609                	li	a2,2
 80091d6:	4581                	li	a1,0
 80091d8:	853e                	mv	a0,a5
 80091da:	bdefb0ef          	jal	ra,80045b8 <xTaskGenericNotify>
				}
				xSemaphoreGive(xRxcmdBufferMutex);
 80091de:	081197b7          	lui	a5,0x8119
 80091e2:	6b87a783          	lw	a5,1720(a5) # 81196b8 <xRxcmdBufferMutex>
 80091e6:	4701                	li	a4,0
 80091e8:	4601                	li	a2,0
 80091ea:	4681                	li	a3,0
 80091ec:	4581                	li	a1,0
 80091ee:	853e                	mv	a0,a5
 80091f0:	d0df80ef          	jal	ra,8001efc <xQueueGenericSend>
	        }
	        data_size_inbuff = 0;
 80091f4:	fe042423          	sw	zero,-24(s0)
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 80091f8:	b5fd                	j	80090e6 <task_processUsartRxDma+0x18>

080091fa <task_parseUsartRxCmd>:

void process_received_message(thmts_ctrl_cmd_proc_msg_t *msg_info);


void task_parseUsartRxCmd(void* pvParameters)
{
 80091fa:	7179                	addi	sp,sp,-48
 80091fc:	d606                	sw	ra,44(sp)
 80091fe:	d422                	sw	s0,40(sp)
 8009200:	1800                	addi	s0,sp,48
 8009202:	fca42e23          	sw	a0,-36(s0)
	uint8_t *p_tmp = NULL;
 8009206:	fe042623          	sw	zero,-20(s0)
	uint32_t data_size_inbuff;
	uint16_t j;

	uint16_t cmdBufLen = 0;
 800920a:	fe041523          	sh	zero,-22(s0)

	BaseType_t   xReturn;

	printf("Enter to task_parseUsartRxcmd.\r\n");
 800920e:	e0418513          	addi	a0,gp,-508 # 8118424 <_global_impure_ptr+0x404>
 8009212:	5ee0d0ef          	jal	ra,8016800 <puts>

    while (1)
    {
		ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009216:	55fd                	li	a1,-1
 8009218:	567d                	li	a2,-1
 800921a:	4505                	li	a0,1
 800921c:	a78fb0ef          	jal	ra,8004494 <ulTaskNotifyTake>
//		printf("---------rec cmd \r\n");


		BaseType_t xLockTaken = xSemaphoreTake(xRxcmdBufferMutex, portMAX_DELAY);
 8009220:	081197b7          	lui	a5,0x8119
 8009224:	6b87a783          	lw	a5,1720(a5) # 81196b8 <xRxcmdBufferMutex>
 8009228:	55fd                	li	a1,-1
 800922a:	567d                	li	a2,-1
 800922c:	853e                	mv	a0,a5
 800922e:	d48f90ef          	jal	ra,8002776 <xQueueSemaphoreTake>
 8009232:	fea42223          	sw	a0,-28(s0)

		if (xLockTaken == pdTRUE)
 8009236:	fe442703          	lw	a4,-28(s0)
 800923a:	4785                	li	a5,1
 800923c:	00f71863          	bne	a4,a5,800924c <task_parseUsartRxCmd+0x52>
		{
			thmts_ctrl_cmd_proc_exec( &thmts_ctrl_cmd_proc );
 8009240:	0812a7b7          	lui	a5,0x812a
 8009244:	bb078513          	addi	a0,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 8009248:	5ad070ef          	jal	ra,8010ff4 <thmts_ctrl_cmd_proc_exec>
		}
		xSemaphoreGive(xRxcmdBufferMutex);
 800924c:	081197b7          	lui	a5,0x8119
 8009250:	6b87a783          	lw	a5,1720(a5) # 81196b8 <xRxcmdBufferMutex>
 8009254:	4701                	li	a4,0
 8009256:	4601                	li	a2,0
 8009258:	4681                	li	a3,0
 800925a:	4581                	li	a1,0
 800925c:	853e                	mv	a0,a5
 800925e:	c9ff80ef          	jal	ra,8001efc <xQueueGenericSend>


		while(thmts_ctrl_cmd_proc.curr_msg_node_cnt > 0)
 8009262:	a82d                	j	800929c <task_parseUsartRxCmd+0xa2>
		{
			thmts_ctrl_cmd_proc_get_rx_msg( &thmts_ctrl_cmd_proc, &thmts_ctrl_cmd_proc_msg );
 8009264:	081267b7          	lui	a5,0x8126
 8009268:	46878593          	addi	a1,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800926c:	0812a7b7          	lui	a5,0x812a
 8009270:	bb078513          	addi	a0,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 8009274:	679070ef          	jal	ra,80110ec <thmts_ctrl_cmd_proc_get_rx_msg>
			if( thmts_ctrl_cmd_proc_msg.msg_buf_ptr )
 8009278:	081267b7          	lui	a5,0x8126
 800927c:	46878793          	addi	a5,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 8009280:	47dc                	lw	a5,12(a5)
 8009282:	cf89                	beqz	a5,800929c <task_parseUsartRxCmd+0xa2>
			{

				process_received_message(&thmts_ctrl_cmd_proc_msg);
 8009284:	081267b7          	lui	a5,0x8126
 8009288:	46878513          	addi	a0,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800928c:	703040ef          	jal	ra,800e18e <process_received_message>


				thmts_ctrl_cmd_proc_pop_rx_msg( &thmts_ctrl_cmd_proc );
 8009290:	0812a7b7          	lui	a5,0x812a
 8009294:	bb078513          	addi	a0,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 8009298:	697070ef          	jal	ra,801112e <thmts_ctrl_cmd_proc_pop_rx_msg>
		while(thmts_ctrl_cmd_proc.curr_msg_node_cnt > 0)
 800929c:	0812a7b7          	lui	a5,0x812a
 80092a0:	bb078793          	addi	a5,a5,-1104 # 8129bb0 <thmts_ctrl_cmd_proc>
 80092a4:	0107c783          	lbu	a5,16(a5)
 80092a8:	ffd5                	bnez	a5,8009264 <task_parseUsartRxCmd+0x6a>
    {
 80092aa:	b7b5                	j	8009216 <task_parseUsartRxCmd+0x1c>

080092ac <task_processSpiRxDma>:




void task_processSpiRxDma(void* pvParameters)
{
 80092ac:	1101                	addi	sp,sp,-32
 80092ae:	ce06                	sw	ra,28(sp)
 80092b0:	cc22                	sw	s0,24(sp)
 80092b2:	1000                	addi	s0,sp,32
 80092b4:	fea42623          	sw	a0,-20(s0)
    printf("Enter to task_processSpiRxDma.\r\n");
 80092b8:	e2418513          	addi	a0,gp,-476 # 8118444 <_global_impure_ptr+0x424>
 80092bc:	5440d0ef          	jal	ra,8016800 <puts>

	IMU_Init();      // IMU
 80092c0:	31a0b0ef          	jal	ra,80145da <IMU_Init>
    IMU_SPI_Init();  // IMU
 80092c4:	37a0b0ef          	jal	ra,801463e <IMU_SPI_Init>
    LGPIO_ITConfig(LGPIO0, LGPIO_PinSource6, LGPIO_IT_FALL, ENABLE);  // IMU DRDY
 80092c8:	4685                	li	a3,1
 80092ca:	4605                	li	a2,1
 80092cc:	04000593          	li	a1,64
 80092d0:	18008537          	lui	a0,0x18008
 80092d4:	e98fc0ef          	jal	ra,800596c <LGPIO_ITConfig>

    while (1)
    {
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 80092d8:	55fd                	li	a1,-1
 80092da:	567d                	li	a2,-1
 80092dc:	4505                	li	a0,1
 80092de:	9b6fb0ef          	jal	ra,8004494 <ulTaskNotifyTake>

        SPI2_CS_ON;
 80092e2:	4589                	li	a1,2
 80092e4:	18004537          	lui	a0,0x18004
 80092e8:	8c0fd0ef          	jal	ra,80063a8 <QSPI_CSModeConfig>

        UDMA_QSPI2_RX(IMU_SPI_RX_DMA_BUFF_SIZE, p_SpiRxDma_Buff);
 80092ec:	8201a783          	lw	a5,-2016(gp) # 8117e40 <p_SpiRxDma_Buff>
 80092f0:	85be                	mv	a1,a5
 80092f2:	4569                	li	a0,26
 80092f4:	1f4070ef          	jal	ra,80104e8 <UDMA_QSPI2_RX>
        UDMA_QSPI2_TX(IMU_SPI_TX_DMA_BUFF_SIZE, SpiImuTxDma_Buff);
 80092f8:	081007b7          	lui	a5,0x8100
 80092fc:	63078593          	addi	a1,a5,1584 # 8100630 <SpiImuTxDma_Buff>
 8009300:	4569                	li	a0,26
 8009302:	13e070ef          	jal	ra,8010440 <UDMA_QSPI2_TX>

        SPI2_Dma_Enable(QSPI2, QSPI_CR_DMA_ENABLE, QSPI_CR_DMA_TX_ENABLE, QSPI_CR_DMA_RX_ENABLE);
 8009306:	20000693          	li	a3,512
 800930a:	10000613          	li	a2,256
 800930e:	4589                	li	a1,2
 8009310:	18004537          	lui	a0,0x18004
 8009314:	3c9060ef          	jal	ra,800fedc <SPI2_Dma_Enable>
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009318:	b7c1                	j	80092d8 <task_processSpiRxDma+0x2c>

0800931a <task_processSpiRxMsg>:
    }
}

void task_processSpiRxMsg(void* pvParameters)
{
 800931a:	1101                	addi	sp,sp,-32
 800931c:	ce06                	sw	ra,28(sp)
 800931e:	cc22                	sw	s0,24(sp)
 8009320:	1000                	addi	s0,sp,32
 8009322:	fea42623          	sw	a0,-20(s0)
    printf("Enter to task_processSpiRxMsg.\r\n");
 8009326:	e4418513          	addi	a0,gp,-444 # 8118464 <_global_impure_ptr+0x444>
 800932a:	4d60d0ef          	jal	ra,8016800 <puts>

    while (1)
    {
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 800932e:	55fd                	li	a1,-1
 8009330:	567d                	li	a2,-1
 8009332:	4505                	li	a0,1
 8009334:	960fb0ef          	jal	ra,8004494 <ulTaskNotifyTake>

        // DMA
        while (SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_BUSY)) {}
 8009338:	0001                	nop
 800933a:	4585                	li	a1,1
 800933c:	18004537          	lui	a0,0x18004
 8009340:	83efd0ef          	jal	ra,800637e <QSPI_GetFlag>
 8009344:	872a                	mv	a4,a0
 8009346:	4785                	li	a5,1
 8009348:	fef709e3          	beq	a4,a5,800933a <task_processSpiRxMsg+0x20>

        SPI2_Dma_Enable(QSPI2, QSPI_CR_DMA_DISABLE, QSPI_CR_DMA_TX_DISABLE, QSPI_CR_DMA_RX_DISABLE);
 800934c:	4681                	li	a3,0
 800934e:	4601                	li	a2,0
 8009350:	4581                	li	a1,0
 8009352:	18004537          	lui	a0,0x18004
 8009356:	387060ef          	jal	ra,800fedc <SPI2_Dma_Enable>

        SPI2_CS_OFF;
 800935a:	458d                	li	a1,3
 800935c:	18004537          	lui	a0,0x18004
 8009360:	848fd0ef          	jal	ra,80063a8 <QSPI_CSModeConfig>

        // bufferbuffer
		p_SpiRxDma_Buff = (p_SpiRxDma_Buff == SpiImuRxDma_Buff0) ? SpiImuRxDma_Buff1 : SpiImuRxDma_Buff0;
 8009364:	8201a703          	lw	a4,-2016(gp) # 8117e40 <p_SpiRxDma_Buff>
 8009368:	081257b7          	lui	a5,0x8125
 800936c:	45078793          	addi	a5,a5,1104 # 8125450 <SpiImuRxDma_Buff0>
 8009370:	00f71763          	bne	a4,a5,800937e <task_processSpiRxMsg+0x64>
 8009374:	081257b7          	lui	a5,0x8125
 8009378:	48c78793          	addi	a5,a5,1164 # 812548c <SpiImuRxDma_Buff1>
 800937c:	a029                	j	8009386 <task_processSpiRxMsg+0x6c>
 800937e:	081257b7          	lui	a5,0x8125
 8009382:	45078793          	addi	a5,a5,1104 # 8125450 <SpiImuRxDma_Buff0>
 8009386:	82f1a023          	sw	a5,-2016(gp) # 8117e40 <p_SpiRxDma_Buff>
		IMU_SPI_Master_Read_Burst2((p_SpiRxDma_Buff == SpiImuRxDma_Buff0) ? SpiImuRxDma_Buff1 : SpiImuRxDma_Buff0, imu_data_timestamp);
 800938a:	8201a703          	lw	a4,-2016(gp) # 8117e40 <p_SpiRxDma_Buff>
 800938e:	081257b7          	lui	a5,0x8125
 8009392:	45078793          	addi	a5,a5,1104 # 8125450 <SpiImuRxDma_Buff0>
 8009396:	00f71763          	bne	a4,a5,80093a4 <task_processSpiRxMsg+0x8a>
 800939a:	081257b7          	lui	a5,0x8125
 800939e:	48c78693          	addi	a3,a5,1164 # 812548c <SpiImuRxDma_Buff1>
 80093a2:	a029                	j	80093ac <task_processSpiRxMsg+0x92>
 80093a4:	081257b7          	lui	a5,0x8125
 80093a8:	45078693          	addi	a3,a5,1104 # 8125450 <SpiImuRxDma_Buff0>
 80093ac:	081197b7          	lui	a5,0x8119
 80093b0:	6c87a703          	lw	a4,1736(a5) # 81196c8 <imu_data_timestamp>
 80093b4:	6cc7a783          	lw	a5,1740(a5)
 80093b8:	85ba                	mv	a1,a4
 80093ba:	863e                	mv	a2,a5
 80093bc:	8536                	mv	a0,a3
 80093be:	33a0b0ef          	jal	ra,80146f8 <IMU_SPI_Master_Read_Burst2>
		read_and_send_IMU_data(xQueue);
 80093c2:	081197b7          	lui	a5,0x8119
 80093c6:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 80093ca:	853e                	mv	a0,a5
 80093cc:	3450b0ef          	jal	ra,8014f10 <read_and_send_IMU_data>
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 80093d0:	bfb9                	j	800932e <task_processSpiRxMsg+0x14>

080093d2 <tof_fill_and_compute>:
    }
}

// altds_twr_t121
double tof_fill_and_compute(uint64_t* ts_all,uint8_t poll_tx, uint8_t poll_rx,uint8_t resp_tx,uint8_t resp_rx,uint8_t poll2_tx,uint8_t poll2_rx)
{
 80093d2:	711d                	addi	sp,sp,-96
 80093d4:	ce86                	sw	ra,92(sp)
 80093d6:	cca2                	sw	s0,88(sp)
 80093d8:	1080                	addi	s0,sp,96
 80093da:	faa42623          	sw	a0,-84(s0)
 80093de:	88ae                	mv	a7,a1
 80093e0:	8532                	mv	a0,a2
 80093e2:	85b6                	mv	a1,a3
 80093e4:	863a                	mv	a2,a4
 80093e6:	86be                	mv	a3,a5
 80093e8:	8742                	mv	a4,a6
 80093ea:	87c6                	mv	a5,a7
 80093ec:	faf405a3          	sb	a5,-85(s0)
 80093f0:	87aa                	mv	a5,a0
 80093f2:	faf40523          	sb	a5,-86(s0)
 80093f6:	87ae                	mv	a5,a1
 80093f8:	faf404a3          	sb	a5,-87(s0)
 80093fc:	87b2                	mv	a5,a2
 80093fe:	faf40423          	sb	a5,-88(s0)
 8009402:	87b6                	mv	a5,a3
 8009404:	faf403a3          	sb	a5,-89(s0)
 8009408:	87ba                	mv	a5,a4
 800940a:	faf40323          	sb	a5,-90(s0)
	altds_twr_t twr={0};
 800940e:	fa042e23          	sw	zero,-68(s0)
 8009412:	fc042023          	sw	zero,-64(s0)
 8009416:	fc042223          	sw	zero,-60(s0)
 800941a:	fc042423          	sw	zero,-56(s0)
 800941e:	fc042623          	sw	zero,-52(s0)
 8009422:	fc042823          	sw	zero,-48(s0)
 8009426:	fc042a23          	sw	zero,-44(s0)
 800942a:	fc042c23          	sw	zero,-40(s0)
 800942e:	fc042e23          	sw	zero,-36(s0)
 8009432:	fe042023          	sw	zero,-32(s0)
 8009436:	fe042223          	sw	zero,-28(s0)
 800943a:	fe042423          	sw	zero,-24(s0)
 800943e:	fe040623          	sb	zero,-20(s0)
	twr.poll_tx_time=ts_all[poll_tx-1];
 8009442:	fab44703          	lbu	a4,-85(s0)
 8009446:	200007b7          	lui	a5,0x20000
 800944a:	17fd                	addi	a5,a5,-1
 800944c:	97ba                	add	a5,a5,a4
 800944e:	078e                	slli	a5,a5,0x3
 8009450:	fac42703          	lw	a4,-84(s0)
 8009454:	97ba                	add	a5,a5,a4
 8009456:	4398                	lw	a4,0(a5)
 8009458:	43dc                	lw	a5,4(a5)
 800945a:	fae42e23          	sw	a4,-68(s0)
 800945e:	fcf42023          	sw	a5,-64(s0)
	twr.poll_rx_time=ts_all[poll_rx-1];
 8009462:	faa44703          	lbu	a4,-86(s0)
 8009466:	200007b7          	lui	a5,0x20000
 800946a:	17fd                	addi	a5,a5,-1
 800946c:	97ba                	add	a5,a5,a4
 800946e:	078e                	slli	a5,a5,0x3
 8009470:	fac42703          	lw	a4,-84(s0)
 8009474:	97ba                	add	a5,a5,a4
 8009476:	4398                	lw	a4,0(a5)
 8009478:	43dc                	lw	a5,4(a5)
 800947a:	fce42223          	sw	a4,-60(s0)
 800947e:	fcf42423          	sw	a5,-56(s0)
	twr.resp_tx_time=ts_all[resp_tx-1];
 8009482:	fa944703          	lbu	a4,-87(s0)
 8009486:	200007b7          	lui	a5,0x20000
 800948a:	17fd                	addi	a5,a5,-1
 800948c:	97ba                	add	a5,a5,a4
 800948e:	078e                	slli	a5,a5,0x3
 8009490:	fac42703          	lw	a4,-84(s0)
 8009494:	97ba                	add	a5,a5,a4
 8009496:	4398                	lw	a4,0(a5)
 8009498:	43dc                	lw	a5,4(a5)
 800949a:	fce42623          	sw	a4,-52(s0)
 800949e:	fcf42823          	sw	a5,-48(s0)
	twr.resp_rx_time=ts_all[resp_rx-1];
 80094a2:	fa844703          	lbu	a4,-88(s0)
 80094a6:	200007b7          	lui	a5,0x20000
 80094aa:	17fd                	addi	a5,a5,-1
 80094ac:	97ba                	add	a5,a5,a4
 80094ae:	078e                	slli	a5,a5,0x3
 80094b0:	fac42703          	lw	a4,-84(s0)
 80094b4:	97ba                	add	a5,a5,a4
 80094b6:	4398                	lw	a4,0(a5)
 80094b8:	43dc                	lw	a5,4(a5)
 80094ba:	fce42a23          	sw	a4,-44(s0)
 80094be:	fcf42c23          	sw	a5,-40(s0)
	twr.poll2_tx_time=ts_all[poll2_tx-1];
 80094c2:	fa744703          	lbu	a4,-89(s0)
 80094c6:	200007b7          	lui	a5,0x20000
 80094ca:	17fd                	addi	a5,a5,-1
 80094cc:	97ba                	add	a5,a5,a4
 80094ce:	078e                	slli	a5,a5,0x3
 80094d0:	fac42703          	lw	a4,-84(s0)
 80094d4:	97ba                	add	a5,a5,a4
 80094d6:	4398                	lw	a4,0(a5)
 80094d8:	43dc                	lw	a5,4(a5)
 80094da:	fce42e23          	sw	a4,-36(s0)
 80094de:	fef42023          	sw	a5,-32(s0)
	twr.poll2_rx_time=ts_all[poll2_rx-1];
 80094e2:	fa644703          	lbu	a4,-90(s0)
 80094e6:	200007b7          	lui	a5,0x20000
 80094ea:	17fd                	addi	a5,a5,-1
 80094ec:	97ba                	add	a5,a5,a4
 80094ee:	078e                	slli	a5,a5,0x3
 80094f0:	fac42703          	lw	a4,-84(s0)
 80094f4:	97ba                	add	a5,a5,a4
 80094f6:	4398                	lw	a4,0(a5)
 80094f8:	43dc                	lw	a5,4(a5)
 80094fa:	fee42223          	sw	a4,-28(s0)
 80094fe:	fef42423          	sw	a5,-24(s0)
	if(altds_dstwr_check(&twr))
 8009502:	fbc40793          	addi	a5,s0,-68
 8009506:	853e                	mv	a0,a5
 8009508:	010090ef          	jal	ra,8012518 <altds_dstwr_check>
 800950c:	87aa                	mv	a5,a0
 800950e:	cb89                	beqz	a5,8009520 <tof_fill_and_compute+0x14e>
	{
		return altds_dstwr_compute(&twr); 
 8009510:	fbc40793          	addi	a5,s0,-68
 8009514:	853e                	mv	a0,a5
 8009516:	1ca090ef          	jal	ra,80126e0 <altds_dstwr_compute>
 800951a:	22a507d3          	fmv.d	fa5,fa0
 800951e:	a019                	j	8009524 <tof_fill_and_compute+0x152>
	}
	return 0;
 8009520:	d20007d3          	fcvt.d.w	fa5,zero
}
 8009524:	22f78553          	fmv.d	fa0,fa5
 8009528:	40f6                	lw	ra,92(sp)
 800952a:	4466                	lw	s0,88(sp)
 800952c:	6125                	addi	sp,sp,96
 800952e:	8082                	ret

08009530 <tof_two_nodes_compute_new>:

uint8_t check_valid = 0;
uint32_t tof_two_nodes_compute_new(uint8_t i, uint8_t j, uint8_t ping_pong_flag)
{
 8009530:	7151                	addi	sp,sp,-240
 8009532:	d786                	sw	ra,236(sp)
 8009534:	d5a2                	sw	s0,232(sp)
 8009536:	1980                	addi	s0,sp,240
 8009538:	87aa                	mv	a5,a0
 800953a:	86ae                	mv	a3,a1
 800953c:	8732                	mv	a4,a2
 800953e:	f0f40fa3          	sb	a5,-225(s0)
 8009542:	87b6                	mv	a5,a3
 8009544:	f0f40f23          	sb	a5,-226(s0)
 8009548:	87ba                	mv	a5,a4
 800954a:	f0f40ea3          	sb	a5,-227(s0)
	uint32_t tof_int = 0;
 800954e:	fe042623          	sw	zero,-20(s0)
	uint64_t ts_all[12]={0};
 8009552:	f6840793          	addi	a5,s0,-152
 8009556:	06000713          	li	a4,96
 800955a:	863a                	mv	a2,a4
 800955c:	4581                	li	a1,0
 800955e:	853e                	mv	a0,a5
 8009560:	7650c0ef          	jal	ra,80164c4 <memset>
	double tof_temp=0;
 8009564:	fc042823          	sw	zero,-48(s0)
 8009568:	fc042a23          	sw	zero,-44(s0)

	ts_all[0]=node.trx_stamps_subfrm0_ping[i][i];
 800956c:	f1f44683          	lbu	a3,-225(s0)
 8009570:	f1f44783          	lbu	a5,-225(s0)
 8009574:	0812a737          	lui	a4,0x812a
 8009578:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 800957c:	0686                	slli	a3,a3,0x1
 800957e:	97b6                	add	a5,a5,a3
 8009580:	08878793          	addi	a5,a5,136 # 20000088 <_sp+0x17ec0088>
 8009584:	078e                	slli	a5,a5,0x3
 8009586:	97ba                	add	a5,a5,a4
 8009588:	4798                	lw	a4,8(a5)
 800958a:	47dc                	lw	a5,12(a5)
 800958c:	f6e42423          	sw	a4,-152(s0)
 8009590:	f6f42623          	sw	a5,-148(s0)
	ts_all[1]=node.trx_stamps_subfrm0_ping[i][j];
 8009594:	f1f44683          	lbu	a3,-225(s0)
 8009598:	f1e44783          	lbu	a5,-226(s0)
 800959c:	0812a737          	lui	a4,0x812a
 80095a0:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 80095a4:	0686                	slli	a3,a3,0x1
 80095a6:	97b6                	add	a5,a5,a3
 80095a8:	08878793          	addi	a5,a5,136
 80095ac:	078e                	slli	a5,a5,0x3
 80095ae:	97ba                	add	a5,a5,a4
 80095b0:	4798                	lw	a4,8(a5)
 80095b2:	47dc                	lw	a5,12(a5)
 80095b4:	f6e42823          	sw	a4,-144(s0)
 80095b8:	f6f42a23          	sw	a5,-140(s0)
	ts_all[2]=node.trx_stamps_subfrm0_ping[j][i];
 80095bc:	f1e44683          	lbu	a3,-226(s0)
 80095c0:	f1f44783          	lbu	a5,-225(s0)
 80095c4:	0812a737          	lui	a4,0x812a
 80095c8:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 80095cc:	0686                	slli	a3,a3,0x1
 80095ce:	97b6                	add	a5,a5,a3
 80095d0:	08878793          	addi	a5,a5,136
 80095d4:	078e                	slli	a5,a5,0x3
 80095d6:	97ba                	add	a5,a5,a4
 80095d8:	4798                	lw	a4,8(a5)
 80095da:	47dc                	lw	a5,12(a5)
 80095dc:	f6e42c23          	sw	a4,-136(s0)
 80095e0:	f6f42e23          	sw	a5,-132(s0)
	ts_all[3]=node.trx_stamps_subfrm0_ping[j][j];
 80095e4:	f1e44683          	lbu	a3,-226(s0)
 80095e8:	f1e44783          	lbu	a5,-226(s0)
 80095ec:	0812a737          	lui	a4,0x812a
 80095f0:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 80095f4:	0686                	slli	a3,a3,0x1
 80095f6:	97b6                	add	a5,a5,a3
 80095f8:	08878793          	addi	a5,a5,136
 80095fc:	078e                	slli	a5,a5,0x3
 80095fe:	97ba                	add	a5,a5,a4
 8009600:	4798                	lw	a4,8(a5)
 8009602:	47dc                	lw	a5,12(a5)
 8009604:	f8e42023          	sw	a4,-128(s0)
 8009608:	f8f42223          	sw	a5,-124(s0)
	ts_all[4]=node.trx_stamps_subfrm1_ping[i][i];
 800960c:	f1f44683          	lbu	a3,-225(s0)
 8009610:	f1f44783          	lbu	a5,-225(s0)
 8009614:	0812a737          	lui	a4,0x812a
 8009618:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 800961c:	0686                	slli	a3,a3,0x1
 800961e:	97b6                	add	a5,a5,a3
 8009620:	08c78793          	addi	a5,a5,140
 8009624:	078e                	slli	a5,a5,0x3
 8009626:	97ba                	add	a5,a5,a4
 8009628:	4798                	lw	a4,8(a5)
 800962a:	47dc                	lw	a5,12(a5)
 800962c:	f8e42423          	sw	a4,-120(s0)
 8009630:	f8f42623          	sw	a5,-116(s0)
	ts_all[5]=node.trx_stamps_subfrm1_ping[i][j];
 8009634:	f1f44683          	lbu	a3,-225(s0)
 8009638:	f1e44783          	lbu	a5,-226(s0)
 800963c:	0812a737          	lui	a4,0x812a
 8009640:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 8009644:	0686                	slli	a3,a3,0x1
 8009646:	97b6                	add	a5,a5,a3
 8009648:	08c78793          	addi	a5,a5,140
 800964c:	078e                	slli	a5,a5,0x3
 800964e:	97ba                	add	a5,a5,a4
 8009650:	4798                	lw	a4,8(a5)
 8009652:	47dc                	lw	a5,12(a5)
 8009654:	f8e42823          	sw	a4,-112(s0)
 8009658:	f8f42a23          	sw	a5,-108(s0)
	ts_all[6]=node.trx_stamps_subfrm1_ping[j][i];
 800965c:	f1e44683          	lbu	a3,-226(s0)
 8009660:	f1f44783          	lbu	a5,-225(s0)
 8009664:	0812a737          	lui	a4,0x812a
 8009668:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 800966c:	0686                	slli	a3,a3,0x1
 800966e:	97b6                	add	a5,a5,a3
 8009670:	08c78793          	addi	a5,a5,140
 8009674:	078e                	slli	a5,a5,0x3
 8009676:	97ba                	add	a5,a5,a4
 8009678:	4798                	lw	a4,8(a5)
 800967a:	47dc                	lw	a5,12(a5)
 800967c:	f8e42c23          	sw	a4,-104(s0)
 8009680:	f8f42e23          	sw	a5,-100(s0)
	ts_all[7]=node.trx_stamps_subfrm1_ping[j][j];
 8009684:	f1e44683          	lbu	a3,-226(s0)
 8009688:	f1e44783          	lbu	a5,-226(s0)
 800968c:	0812a737          	lui	a4,0x812a
 8009690:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 8009694:	0686                	slli	a3,a3,0x1
 8009696:	97b6                	add	a5,a5,a3
 8009698:	08c78793          	addi	a5,a5,140
 800969c:	078e                	slli	a5,a5,0x3
 800969e:	97ba                	add	a5,a5,a4
 80096a0:	4798                	lw	a4,8(a5)
 80096a2:	47dc                	lw	a5,12(a5)
 80096a4:	fae42023          	sw	a4,-96(s0)
 80096a8:	faf42223          	sw	a5,-92(s0)
	ts_all[8]=node.trx_stamps_subfrm2_ping[i][i];
 80096ac:	f1f44683          	lbu	a3,-225(s0)
 80096b0:	f1f44783          	lbu	a5,-225(s0)
 80096b4:	0812a737          	lui	a4,0x812a
 80096b8:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 80096bc:	0686                	slli	a3,a3,0x1
 80096be:	97b6                	add	a5,a5,a3
 80096c0:	09078793          	addi	a5,a5,144
 80096c4:	078e                	slli	a5,a5,0x3
 80096c6:	97ba                	add	a5,a5,a4
 80096c8:	4798                	lw	a4,8(a5)
 80096ca:	47dc                	lw	a5,12(a5)
 80096cc:	fae42423          	sw	a4,-88(s0)
 80096d0:	faf42623          	sw	a5,-84(s0)
	ts_all[9]=node.trx_stamps_subfrm2_ping[i][j];
 80096d4:	f1f44683          	lbu	a3,-225(s0)
 80096d8:	f1e44783          	lbu	a5,-226(s0)
 80096dc:	0812a737          	lui	a4,0x812a
 80096e0:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 80096e4:	0686                	slli	a3,a3,0x1
 80096e6:	97b6                	add	a5,a5,a3
 80096e8:	09078793          	addi	a5,a5,144
 80096ec:	078e                	slli	a5,a5,0x3
 80096ee:	97ba                	add	a5,a5,a4
 80096f0:	4798                	lw	a4,8(a5)
 80096f2:	47dc                	lw	a5,12(a5)
 80096f4:	fae42823          	sw	a4,-80(s0)
 80096f8:	faf42a23          	sw	a5,-76(s0)
	ts_all[10]=node.trx_stamps_subfrm2_ping[j][i];
 80096fc:	f1e44683          	lbu	a3,-226(s0)
 8009700:	f1f44783          	lbu	a5,-225(s0)
 8009704:	0812a737          	lui	a4,0x812a
 8009708:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 800970c:	0686                	slli	a3,a3,0x1
 800970e:	97b6                	add	a5,a5,a3
 8009710:	09078793          	addi	a5,a5,144
 8009714:	078e                	slli	a5,a5,0x3
 8009716:	97ba                	add	a5,a5,a4
 8009718:	4798                	lw	a4,8(a5)
 800971a:	47dc                	lw	a5,12(a5)
 800971c:	fae42c23          	sw	a4,-72(s0)
 8009720:	faf42e23          	sw	a5,-68(s0)
	ts_all[11]=node.trx_stamps_subfrm2_ping[j][j];
 8009724:	f1e44683          	lbu	a3,-226(s0)
 8009728:	f1e44783          	lbu	a5,-226(s0)
 800972c:	0812a737          	lui	a4,0x812a
 8009730:	bd870713          	addi	a4,a4,-1064 # 8129bd8 <node>
 8009734:	0686                	slli	a3,a3,0x1
 8009736:	97b6                	add	a5,a5,a3
 8009738:	09078793          	addi	a5,a5,144
 800973c:	078e                	slli	a5,a5,0x3
 800973e:	97ba                	add	a5,a5,a4
 8009740:	4798                	lw	a4,8(a5)
 8009742:	47dc                	lw	a5,12(a5)
 8009744:	fce42023          	sw	a4,-64(s0)
 8009748:	fcf42223          	sw	a5,-60(s0)

//	ts_error_cnt = check_ts_error(ts_all);
//	comm_error_cnt = check_comm_error(ts_all);

	tof[0]=tof_fill_and_compute(ts_all,1,3,4,2,5,7);  //123
 800974c:	f6840513          	addi	a0,s0,-152
 8009750:	481d                	li	a6,7
 8009752:	4795                	li	a5,5
 8009754:	4709                	li	a4,2
 8009756:	4691                	li	a3,4
 8009758:	460d                	li	a2,3
 800975a:	4585                	li	a1,1
 800975c:	c77ff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 8009760:	22a507d3          	fmv.d	fa5,fa0
 8009764:	0812a7b7          	lui	a5,0x812a
 8009768:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 800976c:	a39c                	fsd	fa5,0(a5)
	tof[1]=tof_fill_and_compute(ts_all,1,3,8,6,9,11); //145
 800976e:	f6840513          	addi	a0,s0,-152
 8009772:	482d                	li	a6,11
 8009774:	47a5                	li	a5,9
 8009776:	4719                	li	a4,6
 8009778:	46a1                	li	a3,8
 800977a:	460d                	li	a2,3
 800977c:	4585                	li	a1,1
 800977e:	c55ff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 8009782:	22a507d3          	fmv.d	fa5,fa0
 8009786:	0812a7b7          	lui	a5,0x812a
 800978a:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 800978e:	a79c                	fsd	fa5,8(a5)
	tof[2]=tof_fill_and_compute(ts_all,5,7,8,6,9,11); //345
 8009790:	f6840513          	addi	a0,s0,-152
 8009794:	482d                	li	a6,11
 8009796:	47a5                	li	a5,9
 8009798:	4719                	li	a4,6
 800979a:	46a1                	li	a3,8
 800979c:	461d                	li	a2,7
 800979e:	4595                	li	a1,5
 80097a0:	c33ff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 80097a4:	22a507d3          	fmv.d	fa5,fa0
 80097a8:	0812a7b7          	lui	a5,0x812a
 80097ac:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 80097b0:	ab9c                	fsd	fa5,16(a5)
	tof[3]=tof_fill_and_compute(ts_all,4,2,5,7,8,6);  //234
 80097b2:	f6840513          	addi	a0,s0,-152
 80097b6:	4819                	li	a6,6
 80097b8:	47a1                	li	a5,8
 80097ba:	471d                	li	a4,7
 80097bc:	4695                	li	a3,5
 80097be:	4609                	li	a2,2
 80097c0:	4591                	li	a1,4
 80097c2:	c11ff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 80097c6:	22a507d3          	fmv.d	fa5,fa0
 80097ca:	0812a7b7          	lui	a5,0x812a
 80097ce:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 80097d2:	af9c                	fsd	fa5,24(a5)
	tof[4]=tof_fill_and_compute(ts_all,1,3,8,6,5,7);  //143
 80097d4:	f6840513          	addi	a0,s0,-152
 80097d8:	481d                	li	a6,7
 80097da:	4795                	li	a5,5
 80097dc:	4719                	li	a4,6
 80097de:	46a1                	li	a3,8
 80097e0:	460d                	li	a2,3
 80097e2:	4585                	li	a1,1
 80097e4:	befff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 80097e8:	22a507d3          	fmv.d	fa5,fa0
 80097ec:	0812a7b7          	lui	a5,0x812a
 80097f0:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 80097f4:	b39c                	fsd	fa5,32(a5)
	tof[5]=tof_fill_and_compute(ts_all,4,2,9,11,8,6); //254
 80097f6:	f6840513          	addi	a0,s0,-152
 80097fa:	4819                	li	a6,6
 80097fc:	47a1                	li	a5,8
 80097fe:	472d                	li	a4,11
 8009800:	46a5                	li	a3,9
 8009802:	4609                	li	a2,2
 8009804:	4591                	li	a1,4
 8009806:	bcdff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 800980a:	22a507d3          	fmv.d	fa5,fa0
 800980e:	0812a7b7          	lui	a5,0x812a
 8009812:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 8009816:	b79c                	fsd	fa5,40(a5)
	tof[6]=tof_fill_and_compute(ts_all,1,3,4,2,9,11); //125
 8009818:	f6840513          	addi	a0,s0,-152
 800981c:	482d                	li	a6,11
 800981e:	47a5                	li	a5,9
 8009820:	4709                	li	a4,2
 8009822:	4691                	li	a3,4
 8009824:	460d                	li	a2,3
 8009826:	4585                	li	a1,1
 8009828:	babff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 800982c:	22a507d3          	fmv.d	fa5,fa0
 8009830:	0812a7b7          	lui	a5,0x812a
 8009834:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 8009838:	bb9c                	fsd	fa5,48(a5)
	tof[7]=tof_fill_and_compute(ts_all,9,11,4,2,5,7); //523
 800983a:	f6840513          	addi	a0,s0,-152
 800983e:	481d                	li	a6,7
 8009840:	4795                	li	a5,5
 8009842:	4709                	li	a4,2
 8009844:	4691                	li	a3,4
 8009846:	462d                	li	a2,11
 8009848:	45a5                	li	a1,9
 800984a:	b89ff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 800984e:	22a507d3          	fmv.d	fa5,fa0
 8009852:	0812a7b7          	lui	a5,0x812a
 8009856:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 800985a:	bf9c                	fsd	fa5,56(a5)
	tof[8]=tof_fill_and_compute(ts_all,8,6,1,3,4,2);  //412
 800985c:	f6840513          	addi	a0,s0,-152
 8009860:	4809                	li	a6,2
 8009862:	4791                	li	a5,4
 8009864:	470d                	li	a4,3
 8009866:	4685                	li	a3,1
 8009868:	4619                	li	a2,6
 800986a:	45a1                	li	a1,8
 800986c:	b67ff0ef          	jal	ra,80093d2 <tof_fill_and_compute>
 8009870:	22a507d3          	fmv.d	fa5,fa0
 8009874:	0812a7b7          	lui	a5,0x812a
 8009878:	53878793          	addi	a5,a5,1336 # 812a538 <tof>
 800987c:	a3bc                	fsd	fa5,64(a5)

	// tof
	double valid_tof[9];
	valid_count = 0;
 800987e:	081197b7          	lui	a5,0x8119
 8009882:	7207a823          	sw	zero,1840(a5) # 8119730 <valid_count>
	for (int idx = 0; idx < 9; idx++) {
 8009886:	fe042423          	sw	zero,-24(s0)
 800988a:	a89d                	j	8009900 <tof_two_nodes_compute_new+0x3d0>
		if (tof[idx] > 0 && tof[idx] < TOF_UPPER_BOUND) {
 800988c:	0812a7b7          	lui	a5,0x812a
 8009890:	53878713          	addi	a4,a5,1336 # 812a538 <tof>
 8009894:	fe842783          	lw	a5,-24(s0)
 8009898:	078e                	slli	a5,a5,0x3
 800989a:	97ba                	add	a5,a5,a4
 800989c:	239c                	fld	fa5,0(a5)
 800989e:	d2000753          	fcvt.d.w	fa4,zero
 80098a2:	a2f717d3          	flt.d	a5,fa4,fa5
 80098a6:	cba1                	beqz	a5,80098f6 <tof_two_nodes_compute_new+0x3c6>
 80098a8:	0812a7b7          	lui	a5,0x812a
 80098ac:	53878713          	addi	a4,a5,1336 # 812a538 <tof>
 80098b0:	fe842783          	lw	a5,-24(s0)
 80098b4:	078e                	slli	a5,a5,0x3
 80098b6:	97ba                	add	a5,a5,a4
 80098b8:	2398                	fld	fa4,0(a5)
 80098ba:	1281b787          	fld	fa5,296(gp) # 8118748 <__global_pointer$+0x128>
 80098be:	a2f717d3          	flt.d	a5,fa4,fa5
 80098c2:	cb95                	beqz	a5,80098f6 <tof_two_nodes_compute_new+0x3c6>
			valid_tof[valid_count++] = tof[idx];
 80098c4:	081197b7          	lui	a5,0x8119
 80098c8:	7307a783          	lw	a5,1840(a5) # 8119730 <valid_count>
 80098cc:	00178693          	addi	a3,a5,1
 80098d0:	08119737          	lui	a4,0x8119
 80098d4:	72d72823          	sw	a3,1840(a4) # 8119730 <valid_count>
 80098d8:	0812a737          	lui	a4,0x812a
 80098dc:	53870693          	addi	a3,a4,1336 # 812a538 <tof>
 80098e0:	fe842703          	lw	a4,-24(s0)
 80098e4:	070e                	slli	a4,a4,0x3
 80098e6:	9736                	add	a4,a4,a3
 80098e8:	231c                	fld	fa5,0(a4)
 80098ea:	078e                	slli	a5,a5,0x3
 80098ec:	ff040713          	addi	a4,s0,-16
 80098f0:	97ba                	add	a5,a5,a4
 80098f2:	f2f7b827          	fsd	fa5,-208(a5)
	for (int idx = 0; idx < 9; idx++) {
 80098f6:	fe842783          	lw	a5,-24(s0)
 80098fa:	0785                	addi	a5,a5,1
 80098fc:	fef42423          	sw	a5,-24(s0)
 8009900:	fe842703          	lw	a4,-24(s0)
 8009904:	47a1                	li	a5,8
 8009906:	f8e7d3e3          	bge	a5,a4,800988c <tof_two_nodes_compute_new+0x35c>
		}
	}
	double median_tof = 0;
 800990a:	fe042023          	sw	zero,-32(s0)
 800990e:	fe042223          	sw	zero,-28(s0)
	if (valid_count == 0) {
 8009912:	081197b7          	lui	a5,0x8119
 8009916:	7307a783          	lw	a5,1840(a5) # 8119730 <valid_count>
 800991a:	e791                	bnez	a5,8009926 <tof_two_nodes_compute_new+0x3f6>
		median_tof = 0;
 800991c:	fe042023          	sw	zero,-32(s0)
 8009920:	fe042223          	sw	zero,-28(s0)
 8009924:	a0d5                	j	8009a08 <tof_two_nodes_compute_new+0x4d8>
	} else {
		// 
		for (int i = 0; i < valid_count - 1; i++) {
 8009926:	fc042e23          	sw	zero,-36(s0)
 800992a:	a075                	j	80099d6 <tof_two_nodes_compute_new+0x4a6>
			for (int j = 0; j < valid_count - 1 - i; j++) {
 800992c:	fc042c23          	sw	zero,-40(s0)
 8009930:	a041                	j	80099b0 <tof_two_nodes_compute_new+0x480>
				if (valid_tof[j] > valid_tof[j + 1]) {
 8009932:	fd842783          	lw	a5,-40(s0)
 8009936:	078e                	slli	a5,a5,0x3
 8009938:	ff040713          	addi	a4,s0,-16
 800993c:	97ba                	add	a5,a5,a4
 800993e:	f307b707          	fld	fa4,-208(a5)
 8009942:	fd842783          	lw	a5,-40(s0)
 8009946:	0785                	addi	a5,a5,1
 8009948:	078e                	slli	a5,a5,0x3
 800994a:	ff040713          	addi	a4,s0,-16
 800994e:	97ba                	add	a5,a5,a4
 8009950:	f307b787          	fld	fa5,-208(a5)
 8009954:	a2e797d3          	flt.d	a5,fa5,fa4
 8009958:	c7b9                	beqz	a5,80099a6 <tof_two_nodes_compute_new+0x476>
					double tmp = valid_tof[j];
 800995a:	fd842783          	lw	a5,-40(s0)
 800995e:	078e                	slli	a5,a5,0x3
 8009960:	ff040713          	addi	a4,s0,-16
 8009964:	97ba                	add	a5,a5,a4
 8009966:	f307b787          	fld	fa5,-208(a5)
 800996a:	fcf43427          	fsd	fa5,-56(s0)
					valid_tof[j] = valid_tof[j + 1];
 800996e:	fd842783          	lw	a5,-40(s0)
 8009972:	0785                	addi	a5,a5,1
 8009974:	078e                	slli	a5,a5,0x3
 8009976:	ff040713          	addi	a4,s0,-16
 800997a:	97ba                	add	a5,a5,a4
 800997c:	f307b787          	fld	fa5,-208(a5)
 8009980:	fd842783          	lw	a5,-40(s0)
 8009984:	078e                	slli	a5,a5,0x3
 8009986:	ff040713          	addi	a4,s0,-16
 800998a:	97ba                	add	a5,a5,a4
 800998c:	f2f7b827          	fsd	fa5,-208(a5)
					valid_tof[j + 1] = tmp;
 8009990:	fd842783          	lw	a5,-40(s0)
 8009994:	0785                	addi	a5,a5,1
 8009996:	078e                	slli	a5,a5,0x3
 8009998:	ff040713          	addi	a4,s0,-16
 800999c:	97ba                	add	a5,a5,a4
 800999e:	fc843787          	fld	fa5,-56(s0)
 80099a2:	f2f7b827          	fsd	fa5,-208(a5)
			for (int j = 0; j < valid_count - 1 - i; j++) {
 80099a6:	fd842783          	lw	a5,-40(s0)
 80099aa:	0785                	addi	a5,a5,1
 80099ac:	fcf42c23          	sw	a5,-40(s0)
 80099b0:	081197b7          	lui	a5,0x8119
 80099b4:	7307a783          	lw	a5,1840(a5) # 8119730 <valid_count>
 80099b8:	fff78713          	addi	a4,a5,-1
 80099bc:	fdc42783          	lw	a5,-36(s0)
 80099c0:	40f707b3          	sub	a5,a4,a5
 80099c4:	fd842703          	lw	a4,-40(s0)
 80099c8:	f6f745e3          	blt	a4,a5,8009932 <tof_two_nodes_compute_new+0x402>
		for (int i = 0; i < valid_count - 1; i++) {
 80099cc:	fdc42783          	lw	a5,-36(s0)
 80099d0:	0785                	addi	a5,a5,1
 80099d2:	fcf42e23          	sw	a5,-36(s0)
 80099d6:	081197b7          	lui	a5,0x8119
 80099da:	7307a783          	lw	a5,1840(a5) # 8119730 <valid_count>
 80099de:	17fd                	addi	a5,a5,-1
 80099e0:	fdc42703          	lw	a4,-36(s0)
 80099e4:	f4f744e3          	blt	a4,a5,800992c <tof_two_nodes_compute_new+0x3fc>
				}
			}
		}
		median_tof = valid_tof[valid_count / 2];
 80099e8:	081197b7          	lui	a5,0x8119
 80099ec:	7307a783          	lw	a5,1840(a5) # 8119730 <valid_count>
 80099f0:	01f7d713          	srli	a4,a5,0x1f
 80099f4:	97ba                	add	a5,a5,a4
 80099f6:	8785                	srai	a5,a5,0x1
 80099f8:	078e                	slli	a5,a5,0x3
 80099fa:	ff040713          	addi	a4,s0,-16
 80099fe:	97ba                	add	a5,a5,a4
 8009a00:	f307b787          	fld	fa5,-208(a5)
 8009a04:	fef43027          	fsd	fa5,-32(s0)
	}

	tof_temp = median_tof;
 8009a08:	fe043787          	fld	fa5,-32(s0)
 8009a0c:	fcf43827          	fsd	fa5,-48(s0)
	tof_double_cm = tof_temp;
 8009a10:	081197b7          	lui	a5,0x8119
 8009a14:	fd043787          	fld	fa5,-48(s0)
 8009a18:	70f7b827          	fsd	fa5,1808(a5) # 8119710 <tof_double_cm>

	check_valid=1;
 8009a1c:	081197b7          	lui	a5,0x8119
 8009a20:	4705                	li	a4,1
 8009a22:	6ce78d23          	sb	a4,1754(a5) # 81196da <check_valid>
	tof_int = (tof_temp * 100 - tof_bias) > 0 ? (tof_temp * 100 - tof_bias) : 0;
 8009a26:	fd043707          	fld	fa4,-48(s0)
 8009a2a:	1301b787          	fld	fa5,304(gp) # 8118750 <__global_pointer$+0x130>
 8009a2e:	12f77753          	fmul.d	fa4,fa4,fa5
 8009a32:	1381b787          	fld	fa5,312(gp) # 8118758 <__global_pointer$+0x138>
 8009a36:	0af777d3          	fsub.d	fa5,fa4,fa5
 8009a3a:	d2000753          	fcvt.d.w	fa4,zero
 8009a3e:	a2f717d3          	flt.d	a5,fa4,fa5
 8009a42:	cf91                	beqz	a5,8009a5e <tof_two_nodes_compute_new+0x52e>
 8009a44:	fd043707          	fld	fa4,-48(s0)
 8009a48:	1301b787          	fld	fa5,304(gp) # 8118750 <__global_pointer$+0x130>
 8009a4c:	12f77753          	fmul.d	fa4,fa4,fa5
 8009a50:	1381b787          	fld	fa5,312(gp) # 8118758 <__global_pointer$+0x138>
 8009a54:	0af777d3          	fsub.d	fa5,fa4,fa5
 8009a58:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8009a5c:	a011                	j	8009a60 <tof_two_nodes_compute_new+0x530>
 8009a5e:	4781                	li	a5,0
 8009a60:	fef42623          	sw	a5,-20(s0)
	if(tof_int > TOF_UPPER_BOUND * 100)
 8009a64:	fec42703          	lw	a4,-20(s0)
 8009a68:	000f47b7          	lui	a5,0xf4
 8009a6c:	24078793          	addi	a5,a5,576 # f4240 <__HEAP_SIZE+0xf3a40>
 8009a70:	00e7f463          	bgeu	a5,a4,8009a78 <tof_two_nodes_compute_new+0x548>
	{
		tof_int=0;
 8009a74:	fe042623          	sw	zero,-20(s0)
	}
	if(tof_int==0)
 8009a78:	fec42783          	lw	a5,-20(s0)
 8009a7c:	e789                	bnez	a5,8009a86 <tof_two_nodes_compute_new+0x556>
	{
		check_valid=0;
 8009a7e:	081197b7          	lui	a5,0x8119
 8009a82:	6c078d23          	sb	zero,1754(a5) # 81196da <check_valid>
	}

	tof_double_cm = 1.0*tof_int/100.0;
 8009a86:	fec42783          	lw	a5,-20(s0)
 8009a8a:	d2178753          	fcvt.d.wu	fa4,a5
 8009a8e:	1301b787          	fld	fa5,304(gp) # 8118750 <__global_pointer$+0x130>
 8009a92:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8009a96:	081197b7          	lui	a5,0x8119
 8009a9a:	70f7b827          	fsd	fa5,1808(a5) # 8119710 <tof_double_cm>

	return tof_int;
 8009a9e:	fec42783          	lw	a5,-20(s0)
}
 8009aa2:	853e                	mv	a0,a5
 8009aa4:	50be                	lw	ra,236(sp)
 8009aa6:	542e                	lw	s0,232(sp)
 8009aa8:	616d                	addi	sp,sp,240
 8009aaa:	8082                	ret

08009aac <task_processRanging>:


void task_processRanging(void* pvParameters)
{
 8009aac:	7151                	addi	sp,sp,-240
 8009aae:	d786                	sw	ra,236(sp)
 8009ab0:	d5a2                	sw	s0,232(sp)
 8009ab2:	d3ca                	sw	s2,228(sp)
 8009ab4:	d1ce                	sw	s3,224(sp)
 8009ab6:	cfd2                	sw	s4,220(sp)
 8009ab8:	cdd6                	sw	s5,216(sp)
 8009aba:	cbda                	sw	s6,212(sp)
 8009abc:	c9de                	sw	s7,208(sp)
 8009abe:	c7e2                	sw	s8,204(sp)
 8009ac0:	c5e6                	sw	s9,200(sp)
 8009ac2:	c3ea                	sw	s10,196(sp)
 8009ac4:	c1ee                	sw	s11,192(sp)
 8009ac6:	1980                	addi	s0,sp,240
 8009ac8:	f6a42623          	sw	a0,-148(s0)
	
    printf("Enter to task_processRanging.\r\n");
 8009acc:	e6418513          	addi	a0,gp,-412 # 8118484 <_global_impure_ptr+0x464>
 8009ad0:	5310c0ef          	jal	ra,8016800 <puts>

    while (1)
    {
        ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
 8009ad4:	55fd                	li	a1,-1
 8009ad6:	567d                	li	a2,-1
 8009ad8:	4505                	li	a0,1
 8009ada:	9bbfa0ef          	jal	ra,8004494 <ulTaskNotifyTake>
    	uint32_t txPoint_buff = 0;
 8009ade:	fc042623          	sw	zero,-52(s0)
    	// 

    	thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 8009ae2:	4525                	li	a0,9
 8009ae4:	bebf70ef          	jal	ra,80016ce <pvPortMalloc>
 8009ae8:	87aa                	mv	a5,a0
 8009aea:	f6f42e23          	sw	a5,-132(s0)
    	ptMsg->msg_id      = 1;
 8009aee:	f7c42783          	lw	a5,-132(s0)
 8009af2:	4705                	li	a4,1
 8009af4:	00e78123          	sb	a4,2(a5)
    	ptMsg->msg_type    = 0x41;
 8009af8:	f7c42783          	lw	a5,-132(s0)
 8009afc:	04100713          	li	a4,65
 8009b00:	00e78023          	sb	a4,0(a5)
    	ptMsg->msg_status  = 1;
 8009b04:	f7c42783          	lw	a5,-132(s0)
 8009b08:	4705                	li	a4,1
 8009b0a:	00e780a3          	sb	a4,1(a5)
    	ptMsg->msg_ptr     = debug_ranging_buf3;
 8009b0e:	f7c42783          	lw	a5,-132(s0)
 8009b12:	08126737          	lui	a4,0x8126
 8009b16:	8b070713          	addi	a4,a4,-1872 # 81258b0 <debug_ranging_buf3>
 8009b1a:	0ff77593          	zext.b	a1,a4
 8009b1e:	0057c683          	lbu	a3,5(a5)
 8009b22:	8a81                	andi	a3,a3,0
 8009b24:	8636                	mv	a2,a3
 8009b26:	86ae                	mv	a3,a1
 8009b28:	8ed1                	or	a3,a3,a2
 8009b2a:	00d782a3          	sb	a3,5(a5)
 8009b2e:	00875693          	srli	a3,a4,0x8
 8009b32:	0ff6f593          	zext.b	a1,a3
 8009b36:	0067c683          	lbu	a3,6(a5)
 8009b3a:	8a81                	andi	a3,a3,0
 8009b3c:	8636                	mv	a2,a3
 8009b3e:	86ae                	mv	a3,a1
 8009b40:	8ed1                	or	a3,a3,a2
 8009b42:	00d78323          	sb	a3,6(a5)
 8009b46:	01075693          	srli	a3,a4,0x10
 8009b4a:	0ff6f593          	zext.b	a1,a3
 8009b4e:	0077c683          	lbu	a3,7(a5)
 8009b52:	8a81                	andi	a3,a3,0
 8009b54:	8636                	mv	a2,a3
 8009b56:	86ae                	mv	a3,a1
 8009b58:	8ed1                	or	a3,a3,a2
 8009b5a:	00d783a3          	sb	a3,7(a5)
 8009b5e:	01875613          	srli	a2,a4,0x18
 8009b62:	0087c703          	lbu	a4,8(a5)
 8009b66:	8b01                	andi	a4,a4,0
 8009b68:	86ba                	mv	a3,a4
 8009b6a:	8732                	mv	a4,a2
 8009b6c:	8f55                	or	a4,a4,a3
 8009b6e:	00e78423          	sb	a4,8(a5)

    	AGC_idx=0;
 8009b72:	081197b7          	lui	a5,0x8119
 8009b76:	6e07a223          	sw	zero,1764(a5) # 81196e4 <AGC_idx>

		tof_int_cm=tof_two_nodes_compute_new(0, 1, 1);
 8009b7a:	4605                	li	a2,1
 8009b7c:	4585                	li	a1,1
 8009b7e:	4501                	li	a0,0
 8009b80:	9b1ff0ef          	jal	ra,8009530 <tof_two_nodes_compute_new>
 8009b84:	872a                	mv	a4,a0
 8009b86:	081197b7          	lui	a5,0x8119
 8009b8a:	70e7a423          	sw	a4,1800(a5) # 8119708 <tof_int_cm>

		double phi21 = cal_pdoa(CIR_data0, CIR_data1);
 8009b8e:	0812a7b7          	lui	a5,0x812a
 8009b92:	13478593          	addi	a1,a5,308 # 812a134 <CIR_data1>
 8009b96:	0812a7b7          	lui	a5,0x812a
 8009b9a:	08078513          	addi	a0,a5,128 # 812a080 <CIR_data0>
 8009b9e:	409070ef          	jal	ra,80117a6 <cal_pdoa>
 8009ba2:	faa43c27          	fsd	fa0,-72(s0)
		double phi31 = cal_pdoa(CIR_data0, CIR_data2);
 8009ba6:	0812a7b7          	lui	a5,0x812a
 8009baa:	1e878593          	addi	a1,a5,488 # 812a1e8 <CIR_data2>
 8009bae:	0812a7b7          	lui	a5,0x812a
 8009bb2:	08078513          	addi	a0,a5,128 # 812a080 <CIR_data0>
 8009bb6:	3f1070ef          	jal	ra,80117a6 <cal_pdoa>
 8009bba:	faa43827          	fsd	fa0,-80(s0)
		double phi32 = cal_pdoa(CIR_data1, CIR_data2);
 8009bbe:	0812a7b7          	lui	a5,0x812a
 8009bc2:	1e878593          	addi	a1,a5,488 # 812a1e8 <CIR_data2>
 8009bc6:	0812a7b7          	lui	a5,0x812a
 8009bca:	13478513          	addi	a0,a5,308 # 812a134 <CIR_data1>
 8009bce:	3d9070ef          	jal	ra,80117a6 <cal_pdoa>
 8009bd2:	faa43427          	fsd	fa0,-88(s0)
		//PDOA10Hz

//		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff], " tof_int between %d and %d = %d cm, valid_cnt = %d \r\n" , 1-node.dev_id,node.dev_id, tof_int_cm,valid_count);

		//TODO: RSSI
		int32_t rssi=10;
 8009bd6:	47a9                	li	a5,10
 8009bd8:	faf42223          	sw	a5,-92(s0)
		
		// PDOAAOA
		double azimuth = aoa_compute_from_pdoa(phi21, phi31, phi32, &uwb_config);
 8009bdc:	081007b7          	lui	a5,0x8100
 8009be0:	00078513          	mv	a0,a5
 8009be4:	fa843607          	fld	fa2,-88(s0)
 8009be8:	fb043587          	fld	fa1,-80(s0)
 8009bec:	fb843507          	fld	fa0,-72(s0)
 8009bf0:	5db070ef          	jal	ra,80119ca <aoa_compute_from_pdoa>
 8009bf4:	f8a43c27          	fsd	fa0,-104(s0)

		AOA_index++;
 8009bf8:	081197b7          	lui	a5,0x8119
 8009bfc:	6f87a783          	lw	a5,1784(a5) # 81196f8 <AOA_index>
 8009c00:	00178713          	addi	a4,a5,1
 8009c04:	081197b7          	lui	a5,0x8119
 8009c08:	6ee7ac23          	sw	a4,1784(a5) # 81196f8 <AOA_index>
//		// TAG   AOA  PDOA1 PDOA2

		int32_t azimuth_integer=(int32_t)azimuth;
 8009c0c:	f9843787          	fld	fa5,-104(s0)
 8009c10:	c20797d3          	fcvt.w.d	a5,fa5,rtz
 8009c14:	f8f42a23          	sw	a5,-108(s0)
		int32_t azimuth_decimal=abs(((int32_t)(azimuth*100))%100);
 8009c18:	f9843707          	fld	fa4,-104(s0)
 8009c1c:	1301b787          	fld	fa5,304(gp) # 8118750 <__global_pointer$+0x130>
 8009c20:	12f777d3          	fmul.d	fa5,fa4,fa5
 8009c24:	c2079753          	fcvt.w.d	a4,fa5,rtz
 8009c28:	51eb87b7          	lui	a5,0x51eb8
 8009c2c:	51f78793          	addi	a5,a5,1311 # 51eb851f <_data_lma+0x31e80727>
 8009c30:	02f706b3          	mul	a3,a4,a5
 8009c34:	02f717b3          	mulh	a5,a4,a5
 8009c38:	f2f42623          	sw	a5,-212(s0)
 8009c3c:	f2d42423          	sw	a3,-216(s0)
 8009c40:	f2c42783          	lw	a5,-212(s0)
 8009c44:	4057d693          	srai	a3,a5,0x5
 8009c48:	41f75793          	srai	a5,a4,0x1f
 8009c4c:	40f687b3          	sub	a5,a3,a5
 8009c50:	06400693          	li	a3,100
 8009c54:	02d787b3          	mul	a5,a5,a3
 8009c58:	40f707b3          	sub	a5,a4,a5
 8009c5c:	40f00733          	neg	a4,a5
 8009c60:	0ae7e7b3          	max	a5,a5,a4
 8009c64:	f8f42823          	sw	a5,-112(s0)

		#ifdef SWITCH_OUTPUT_CIR
			if(azimuth_decimal<10)
 8009c68:	f9042703          	lw	a4,-112(s0)
 8009c6c:	47a5                	li	a5,9
 8009c6e:	20e7c363          	blt	a5,a4,8009e74 <task_processRanging+0x3c8>
			{
				//pdoaphi12phi13pi/6434
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009c72:	fcc42703          	lw	a4,-52(s0)
 8009c76:	081267b7          	lui	a5,0x8126
 8009c7a:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009c7e:	00f70533          	add	a0,a4,a5
 8009c82:	081197b7          	lui	a5,0x8119
 8009c86:	6f87a603          	lw	a2,1784(a5) # 81196f8 <AOA_index>
 8009c8a:	081197b7          	lui	a5,0x8119
 8009c8e:	7087a683          	lw	a3,1800(a5) # 8119708 <tof_int_cm>
					"TAG %7d %6d %3d.0%1d %4d %5d %5d",
					AOA_index,tof_int_cm,azimuth_integer,azimuth_decimal,rssi,(int32_t)(-PDOA_scale*phi21),(int32_t)(-PDOA_scale*phi31));
 8009c92:	fb843707          	fld	fa4,-72(s0)
 8009c96:	1401b787          	fld	fa5,320(gp) # 8118760 <__global_pointer$+0x140>
 8009c9a:	12f777d3          	fmul.d	fa5,fa4,fa5
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009c9e:	c2079753          	fcvt.w.d	a4,fa5,rtz
					AOA_index,tof_int_cm,azimuth_integer,azimuth_decimal,rssi,(int32_t)(-PDOA_scale*phi21),(int32_t)(-PDOA_scale*phi31));
 8009ca2:	fb043707          	fld	fa4,-80(s0)
 8009ca6:	1401b787          	fld	fa5,320(gp) # 8118760 <__global_pointer$+0x140>
 8009caa:	12f777d3          	fmul.d	fa5,fa4,fa5
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009cae:	c20797d3          	fcvt.w.d	a5,fa5,rtz
 8009cb2:	c03e                	sw	a5,0(sp)
 8009cb4:	88ba                	mv	a7,a4
 8009cb6:	fa442803          	lw	a6,-92(s0)
 8009cba:	f9042783          	lw	a5,-112(s0)
 8009cbe:	f9442703          	lw	a4,-108(s0)
 8009cc2:	e8418593          	addi	a1,gp,-380 # 81184a4 <_global_impure_ptr+0x484>
 8009cc6:	3750c0ef          	jal	ra,801683a <siprintf>
 8009cca:	87aa                	mv	a5,a0
 8009ccc:	873e                	mv	a4,a5
 8009cce:	fcc42783          	lw	a5,-52(s0)
 8009cd2:	97ba                	add	a5,a5,a4
 8009cd4:	fcf42623          	sw	a5,-52(s0)

				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"CIR0: ");
 8009cd8:	fcc42703          	lw	a4,-52(s0)
 8009cdc:	081267b7          	lui	a5,0x8126
 8009ce0:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009ce4:	973e                	add	a4,a4,a5
 8009ce6:	ea818593          	addi	a1,gp,-344 # 81184c8 <_global_impure_ptr+0x4a8>
 8009cea:	853a                	mv	a0,a4
 8009cec:	34f0c0ef          	jal	ra,801683a <siprintf>
 8009cf0:	87aa                	mv	a5,a0
 8009cf2:	873e                	mv	a4,a5
 8009cf4:	fcc42783          	lw	a5,-52(s0)
 8009cf8:	97ba                	add	a5,a5,a4
 8009cfa:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009cfe:	fc0405a3          	sb	zero,-53(s0)
 8009d02:	a0a1                	j	8009d4a <task_processRanging+0x29e>
				{
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009d04:	fcc42703          	lw	a4,-52(s0)
 8009d08:	081267b7          	lui	a5,0x8126
 8009d0c:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009d10:	00f706b3          	add	a3,a4,a5
 8009d14:	fcb44783          	lbu	a5,-53(s0)
 8009d18:	0812a737          	lui	a4,0x812a
 8009d1c:	08070713          	addi	a4,a4,128 # 812a080 <CIR_data0>
 8009d20:	078a                	slli	a5,a5,0x2
 8009d22:	97ba                	add	a5,a5,a4
 8009d24:	439c                	lw	a5,0(a5)
 8009d26:	863e                	mv	a2,a5
 8009d28:	eb018593          	addi	a1,gp,-336 # 81184d0 <_global_impure_ptr+0x4b0>
 8009d2c:	8536                	mv	a0,a3
 8009d2e:	30d0c0ef          	jal	ra,801683a <siprintf>
 8009d32:	87aa                	mv	a5,a0
 8009d34:	873e                	mv	a4,a5
 8009d36:	fcc42783          	lw	a5,-52(s0)
 8009d3a:	97ba                	add	a5,a5,a4
 8009d3c:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009d40:	fcb44783          	lbu	a5,-53(s0)
 8009d44:	0785                	addi	a5,a5,1
 8009d46:	fcf405a3          	sb	a5,-53(s0)
 8009d4a:	fcb44703          	lbu	a4,-53(s0)
 8009d4e:	47b9                	li	a5,14
 8009d50:	fae7fae3          	bgeu	a5,a4,8009d04 <task_processRanging+0x258>
										"%5d ",CIR_data0[0][cir_idx]);
				}
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"CIR1: ");
 8009d54:	fcc42703          	lw	a4,-52(s0)
 8009d58:	081267b7          	lui	a5,0x8126
 8009d5c:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009d60:	973e                	add	a4,a4,a5
 8009d62:	eb818593          	addi	a1,gp,-328 # 81184d8 <_global_impure_ptr+0x4b8>
 8009d66:	853a                	mv	a0,a4
 8009d68:	2d30c0ef          	jal	ra,801683a <siprintf>
 8009d6c:	87aa                	mv	a5,a0
 8009d6e:	873e                	mv	a4,a5
 8009d70:	fcc42783          	lw	a5,-52(s0)
 8009d74:	97ba                	add	a5,a5,a4
 8009d76:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009d7a:	fc040523          	sb	zero,-54(s0)
 8009d7e:	a0a1                	j	8009dc6 <task_processRanging+0x31a>
				{
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009d80:	fcc42703          	lw	a4,-52(s0)
 8009d84:	081267b7          	lui	a5,0x8126
 8009d88:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009d8c:	00f706b3          	add	a3,a4,a5
 8009d90:	fca44783          	lbu	a5,-54(s0)
 8009d94:	0812a737          	lui	a4,0x812a
 8009d98:	13470713          	addi	a4,a4,308 # 812a134 <CIR_data1>
 8009d9c:	078a                	slli	a5,a5,0x2
 8009d9e:	97ba                	add	a5,a5,a4
 8009da0:	439c                	lw	a5,0(a5)
 8009da2:	863e                	mv	a2,a5
 8009da4:	eb018593          	addi	a1,gp,-336 # 81184d0 <_global_impure_ptr+0x4b0>
 8009da8:	8536                	mv	a0,a3
 8009daa:	2910c0ef          	jal	ra,801683a <siprintf>
 8009dae:	87aa                	mv	a5,a0
 8009db0:	873e                	mv	a4,a5
 8009db2:	fcc42783          	lw	a5,-52(s0)
 8009db6:	97ba                	add	a5,a5,a4
 8009db8:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009dbc:	fca44783          	lbu	a5,-54(s0)
 8009dc0:	0785                	addi	a5,a5,1
 8009dc2:	fcf40523          	sb	a5,-54(s0)
 8009dc6:	fca44703          	lbu	a4,-54(s0)
 8009dca:	47b9                	li	a5,14
 8009dcc:	fae7fae3          	bgeu	a5,a4,8009d80 <task_processRanging+0x2d4>
										"%5d ",CIR_data1[0][cir_idx]);
				}
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"CIR2: ");
 8009dd0:	fcc42703          	lw	a4,-52(s0)
 8009dd4:	081267b7          	lui	a5,0x8126
 8009dd8:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009ddc:	973e                	add	a4,a4,a5
 8009dde:	ec018593          	addi	a1,gp,-320 # 81184e0 <_global_impure_ptr+0x4c0>
 8009de2:	853a                	mv	a0,a4
 8009de4:	2570c0ef          	jal	ra,801683a <siprintf>
 8009de8:	87aa                	mv	a5,a0
 8009dea:	873e                	mv	a4,a5
 8009dec:	fcc42783          	lw	a5,-52(s0)
 8009df0:	97ba                	add	a5,a5,a4
 8009df2:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009df6:	fc0404a3          	sb	zero,-55(s0)
 8009dfa:	a0a1                	j	8009e42 <task_processRanging+0x396>
				{
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009dfc:	fcc42703          	lw	a4,-52(s0)
 8009e00:	081267b7          	lui	a5,0x8126
 8009e04:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009e08:	00f706b3          	add	a3,a4,a5
 8009e0c:	fc944783          	lbu	a5,-55(s0)
 8009e10:	0812a737          	lui	a4,0x812a
 8009e14:	1e870713          	addi	a4,a4,488 # 812a1e8 <CIR_data2>
 8009e18:	078a                	slli	a5,a5,0x2
 8009e1a:	97ba                	add	a5,a5,a4
 8009e1c:	439c                	lw	a5,0(a5)
 8009e1e:	863e                	mv	a2,a5
 8009e20:	eb018593          	addi	a1,gp,-336 # 81184d0 <_global_impure_ptr+0x4b0>
 8009e24:	8536                	mv	a0,a3
 8009e26:	2150c0ef          	jal	ra,801683a <siprintf>
 8009e2a:	87aa                	mv	a5,a0
 8009e2c:	873e                	mv	a4,a5
 8009e2e:	fcc42783          	lw	a5,-52(s0)
 8009e32:	97ba                	add	a5,a5,a4
 8009e34:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009e38:	fc944783          	lbu	a5,-55(s0)
 8009e3c:	0785                	addi	a5,a5,1
 8009e3e:	fcf404a3          	sb	a5,-55(s0)
 8009e42:	fc944703          	lbu	a4,-55(s0)
 8009e46:	47b9                	li	a5,14
 8009e48:	fae7fae3          	bgeu	a5,a4,8009dfc <task_processRanging+0x350>
										"%5d ",CIR_data2[0][cir_idx]);
				}
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"\n");
 8009e4c:	fcc42703          	lw	a4,-52(s0)
 8009e50:	081267b7          	lui	a5,0x8126
 8009e54:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009e58:	973e                	add	a4,a4,a5
 8009e5a:	ec818593          	addi	a1,gp,-312 # 81184e8 <_global_impure_ptr+0x4c8>
 8009e5e:	853a                	mv	a0,a4
 8009e60:	1db0c0ef          	jal	ra,801683a <siprintf>
 8009e64:	87aa                	mv	a5,a0
 8009e66:	873e                	mv	a4,a5
 8009e68:	fcc42783          	lw	a5,-52(s0)
 8009e6c:	97ba                	add	a5,a5,a4
 8009e6e:	fcf42623          	sw	a5,-52(s0)
 8009e72:	a409                	j	800a074 <task_processRanging+0x5c8>
			}
			else
			{
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009e74:	fcc42703          	lw	a4,-52(s0)
 8009e78:	081267b7          	lui	a5,0x8126
 8009e7c:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009e80:	00f70533          	add	a0,a4,a5
 8009e84:	081197b7          	lui	a5,0x8119
 8009e88:	6f87a603          	lw	a2,1784(a5) # 81196f8 <AOA_index>
 8009e8c:	081197b7          	lui	a5,0x8119
 8009e90:	7087a683          	lw	a3,1800(a5) # 8119708 <tof_int_cm>
					"TAG %7d %6d %3d.%2d %4d %5d %5d",
					AOA_index,tof_int_cm,azimuth_integer,azimuth_decimal,rssi,(int32_t)(-PDOA_scale*phi21),(int32_t)(-PDOA_scale*phi31));
 8009e94:	fb843707          	fld	fa4,-72(s0)
 8009e98:	1401b787          	fld	fa5,320(gp) # 8118760 <__global_pointer$+0x140>
 8009e9c:	12f777d3          	fmul.d	fa5,fa4,fa5
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009ea0:	c2079753          	fcvt.w.d	a4,fa5,rtz
					AOA_index,tof_int_cm,azimuth_integer,azimuth_decimal,rssi,(int32_t)(-PDOA_scale*phi21),(int32_t)(-PDOA_scale*phi31));
 8009ea4:	fb043707          	fld	fa4,-80(s0)
 8009ea8:	1401b787          	fld	fa5,320(gp) # 8118760 <__global_pointer$+0x140>
 8009eac:	12f777d3          	fmul.d	fa5,fa4,fa5
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009eb0:	c20797d3          	fcvt.w.d	a5,fa5,rtz
 8009eb4:	c03e                	sw	a5,0(sp)
 8009eb6:	88ba                	mv	a7,a4
 8009eb8:	fa442803          	lw	a6,-92(s0)
 8009ebc:	f9042783          	lw	a5,-112(s0)
 8009ec0:	f9442703          	lw	a4,-108(s0)
 8009ec4:	ecc18593          	addi	a1,gp,-308 # 81184ec <_global_impure_ptr+0x4cc>
 8009ec8:	1730c0ef          	jal	ra,801683a <siprintf>
 8009ecc:	87aa                	mv	a5,a0
 8009ece:	873e                	mv	a4,a5
 8009ed0:	fcc42783          	lw	a5,-52(s0)
 8009ed4:	97ba                	add	a5,a5,a4
 8009ed6:	fcf42623          	sw	a5,-52(s0)
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"CIR0: ");
 8009eda:	fcc42703          	lw	a4,-52(s0)
 8009ede:	081267b7          	lui	a5,0x8126
 8009ee2:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009ee6:	973e                	add	a4,a4,a5
 8009ee8:	ea818593          	addi	a1,gp,-344 # 81184c8 <_global_impure_ptr+0x4a8>
 8009eec:	853a                	mv	a0,a4
 8009eee:	14d0c0ef          	jal	ra,801683a <siprintf>
 8009ef2:	87aa                	mv	a5,a0
 8009ef4:	873e                	mv	a4,a5
 8009ef6:	fcc42783          	lw	a5,-52(s0)
 8009efa:	97ba                	add	a5,a5,a4
 8009efc:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009f00:	fc040423          	sb	zero,-56(s0)
 8009f04:	a0a1                	j	8009f4c <task_processRanging+0x4a0>
				{
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009f06:	fcc42703          	lw	a4,-52(s0)
 8009f0a:	081267b7          	lui	a5,0x8126
 8009f0e:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009f12:	00f706b3          	add	a3,a4,a5
 8009f16:	fc844783          	lbu	a5,-56(s0)
 8009f1a:	0812a737          	lui	a4,0x812a
 8009f1e:	08070713          	addi	a4,a4,128 # 812a080 <CIR_data0>
 8009f22:	078a                	slli	a5,a5,0x2
 8009f24:	97ba                	add	a5,a5,a4
 8009f26:	439c                	lw	a5,0(a5)
 8009f28:	863e                	mv	a2,a5
 8009f2a:	eb018593          	addi	a1,gp,-336 # 81184d0 <_global_impure_ptr+0x4b0>
 8009f2e:	8536                	mv	a0,a3
 8009f30:	10b0c0ef          	jal	ra,801683a <siprintf>
 8009f34:	87aa                	mv	a5,a0
 8009f36:	873e                	mv	a4,a5
 8009f38:	fcc42783          	lw	a5,-52(s0)
 8009f3c:	97ba                	add	a5,a5,a4
 8009f3e:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009f42:	fc844783          	lbu	a5,-56(s0)
 8009f46:	0785                	addi	a5,a5,1
 8009f48:	fcf40423          	sb	a5,-56(s0)
 8009f4c:	fc844703          	lbu	a4,-56(s0)
 8009f50:	47b9                	li	a5,14
 8009f52:	fae7fae3          	bgeu	a5,a4,8009f06 <task_processRanging+0x45a>
										"%5d ",CIR_data0[0][cir_idx]);
				}
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"CIR1: ");
 8009f56:	fcc42703          	lw	a4,-52(s0)
 8009f5a:	081267b7          	lui	a5,0x8126
 8009f5e:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009f62:	973e                	add	a4,a4,a5
 8009f64:	eb818593          	addi	a1,gp,-328 # 81184d8 <_global_impure_ptr+0x4b8>
 8009f68:	853a                	mv	a0,a4
 8009f6a:	0d10c0ef          	jal	ra,801683a <siprintf>
 8009f6e:	87aa                	mv	a5,a0
 8009f70:	873e                	mv	a4,a5
 8009f72:	fcc42783          	lw	a5,-52(s0)
 8009f76:	97ba                	add	a5,a5,a4
 8009f78:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009f7c:	fc0403a3          	sb	zero,-57(s0)
 8009f80:	a0a1                	j	8009fc8 <task_processRanging+0x51c>
				{
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009f82:	fcc42703          	lw	a4,-52(s0)
 8009f86:	081267b7          	lui	a5,0x8126
 8009f8a:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009f8e:	00f706b3          	add	a3,a4,a5
 8009f92:	fc744783          	lbu	a5,-57(s0)
 8009f96:	0812a737          	lui	a4,0x812a
 8009f9a:	13470713          	addi	a4,a4,308 # 812a134 <CIR_data1>
 8009f9e:	078a                	slli	a5,a5,0x2
 8009fa0:	97ba                	add	a5,a5,a4
 8009fa2:	439c                	lw	a5,0(a5)
 8009fa4:	863e                	mv	a2,a5
 8009fa6:	eb018593          	addi	a1,gp,-336 # 81184d0 <_global_impure_ptr+0x4b0>
 8009faa:	8536                	mv	a0,a3
 8009fac:	08f0c0ef          	jal	ra,801683a <siprintf>
 8009fb0:	87aa                	mv	a5,a0
 8009fb2:	873e                	mv	a4,a5
 8009fb4:	fcc42783          	lw	a5,-52(s0)
 8009fb8:	97ba                	add	a5,a5,a4
 8009fba:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009fbe:	fc744783          	lbu	a5,-57(s0)
 8009fc2:	0785                	addi	a5,a5,1
 8009fc4:	fcf403a3          	sb	a5,-57(s0)
 8009fc8:	fc744703          	lbu	a4,-57(s0)
 8009fcc:	47b9                	li	a5,14
 8009fce:	fae7fae3          	bgeu	a5,a4,8009f82 <task_processRanging+0x4d6>
										"%5d ",CIR_data1[0][cir_idx]);
				}
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"CIR2: ");
 8009fd2:	fcc42703          	lw	a4,-52(s0)
 8009fd6:	081267b7          	lui	a5,0x8126
 8009fda:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 8009fde:	973e                	add	a4,a4,a5
 8009fe0:	ec018593          	addi	a1,gp,-320 # 81184e0 <_global_impure_ptr+0x4c0>
 8009fe4:	853a                	mv	a0,a4
 8009fe6:	0550c0ef          	jal	ra,801683a <siprintf>
 8009fea:	87aa                	mv	a5,a0
 8009fec:	873e                	mv	a4,a5
 8009fee:	fcc42783          	lw	a5,-52(s0)
 8009ff2:	97ba                	add	a5,a5,a4
 8009ff4:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 8009ff8:	fc040323          	sb	zero,-58(s0)
 8009ffc:	a0a1                	j	800a044 <task_processRanging+0x598>
				{
					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 8009ffe:	fcc42703          	lw	a4,-52(s0)
 800a002:	081267b7          	lui	a5,0x8126
 800a006:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a00a:	00f706b3          	add	a3,a4,a5
 800a00e:	fc644783          	lbu	a5,-58(s0)
 800a012:	0812a737          	lui	a4,0x812a
 800a016:	1e870713          	addi	a4,a4,488 # 812a1e8 <CIR_data2>
 800a01a:	078a                	slli	a5,a5,0x2
 800a01c:	97ba                	add	a5,a5,a4
 800a01e:	439c                	lw	a5,0(a5)
 800a020:	863e                	mv	a2,a5
 800a022:	eb018593          	addi	a1,gp,-336 # 81184d0 <_global_impure_ptr+0x4b0>
 800a026:	8536                	mv	a0,a3
 800a028:	0130c0ef          	jal	ra,801683a <siprintf>
 800a02c:	87aa                	mv	a5,a0
 800a02e:	873e                	mv	a4,a5
 800a030:	fcc42783          	lw	a5,-52(s0)
 800a034:	97ba                	add	a5,a5,a4
 800a036:	fcf42623          	sw	a5,-52(s0)
				for (uint8_t cir_idx=0;cir_idx<CIR_FOR_PDOA_LENGTH;cir_idx++)
 800a03a:	fc644783          	lbu	a5,-58(s0)
 800a03e:	0785                	addi	a5,a5,1
 800a040:	fcf40323          	sb	a5,-58(s0)
 800a044:	fc644703          	lbu	a4,-58(s0)
 800a048:	47b9                	li	a5,14
 800a04a:	fae7fae3          	bgeu	a5,a4,8009ffe <task_processRanging+0x552>
										"%5d ",CIR_data2[0][cir_idx]);
				}
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],"\n");
 800a04e:	fcc42703          	lw	a4,-52(s0)
 800a052:	081267b7          	lui	a5,0x8126
 800a056:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a05a:	973e                	add	a4,a4,a5
 800a05c:	ec818593          	addi	a1,gp,-312 # 81184e8 <_global_impure_ptr+0x4c8>
 800a060:	853a                	mv	a0,a4
 800a062:	7d80c0ef          	jal	ra,801683a <siprintf>
 800a066:	87aa                	mv	a5,a0
 800a068:	873e                	mv	a4,a5
 800a06a:	fcc42783          	lw	a5,-52(s0)
 800a06e:	97ba                	add	a5,a5,a4
 800a070:	fcf42623          	sw	a5,-52(s0)
			}
		#endif


		// 
		uint8_t ts_output=0;
 800a074:	f80407a3          	sb	zero,-113(s0)
		uint8_t tof_output=0;
 800a078:	f8040723          	sb	zero,-114(s0)
		uint8_t rx_info_output=0;
 800a07c:	f80406a3          	sb	zero,-115(s0)

		if(ts_output)
 800a080:	f8f44783          	lbu	a5,-113(s0)
 800a084:	48078d63          	beqz	a5,800a51e <task_processRanging+0xa72>
		{
			uint32_t ts_hi,ts_lo;

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[0][0] >> 32);
 800a088:	0812a7b7          	lui	a5,0x812a
 800a08c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a090:	4487a703          	lw	a4,1096(a5)
 800a094:	44c7a783          	lw	a5,1100(a5)
 800a098:	0007d913          	srli	s2,a5,0x0
 800a09c:	4981                	li	s3,0
 800a09e:	f9242423          	sw	s2,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[0][0]);
 800a0a2:	0812a7b7          	lui	a5,0x812a
 800a0a6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a0aa:	4487a703          	lw	a4,1096(a5)
 800a0ae:	44c7a783          	lw	a5,1100(a5)
 800a0b2:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a0b6:	fcc42703          	lw	a4,-52(s0)
 800a0ba:	081267b7          	lui	a5,0x8126
 800a0be:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a0c2:	973e                	add	a4,a4,a5
 800a0c4:	f8442683          	lw	a3,-124(s0)
 800a0c8:	f8842603          	lw	a2,-120(s0)
 800a0cc:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a0d0:	853a                	mv	a0,a4
 800a0d2:	7680c0ef          	jal	ra,801683a <siprintf>
 800a0d6:	87aa                	mv	a5,a0
 800a0d8:	873e                	mv	a4,a5
 800a0da:	fcc42783          	lw	a5,-52(s0)
 800a0de:	97ba                	add	a5,a5,a4
 800a0e0:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[0][1] >> 32);
 800a0e4:	0812a7b7          	lui	a5,0x812a
 800a0e8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a0ec:	4507a703          	lw	a4,1104(a5)
 800a0f0:	4547a783          	lw	a5,1108(a5)
 800a0f4:	0007da13          	srli	s4,a5,0x0
 800a0f8:	4a81                	li	s5,0
 800a0fa:	f9442423          	sw	s4,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[0][1]);
 800a0fe:	0812a7b7          	lui	a5,0x812a
 800a102:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a106:	4507a703          	lw	a4,1104(a5)
 800a10a:	4547a783          	lw	a5,1108(a5)
 800a10e:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a112:	fcc42703          	lw	a4,-52(s0)
 800a116:	081267b7          	lui	a5,0x8126
 800a11a:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a11e:	973e                	add	a4,a4,a5
 800a120:	f8442683          	lw	a3,-124(s0)
 800a124:	f8842603          	lw	a2,-120(s0)
 800a128:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a12c:	853a                	mv	a0,a4
 800a12e:	70c0c0ef          	jal	ra,801683a <siprintf>
 800a132:	87aa                	mv	a5,a0
 800a134:	873e                	mv	a4,a5
 800a136:	fcc42783          	lw	a5,-52(s0)
 800a13a:	97ba                	add	a5,a5,a4
 800a13c:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[1][0] >> 32);
 800a140:	0812a7b7          	lui	a5,0x812a
 800a144:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a148:	4587a703          	lw	a4,1112(a5)
 800a14c:	45c7a783          	lw	a5,1116(a5)
 800a150:	0007db13          	srli	s6,a5,0x0
 800a154:	4b81                	li	s7,0
 800a156:	f9642423          	sw	s6,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[1][0]);
 800a15a:	0812a7b7          	lui	a5,0x812a
 800a15e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a162:	4587a703          	lw	a4,1112(a5)
 800a166:	45c7a783          	lw	a5,1116(a5)
 800a16a:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a16e:	fcc42703          	lw	a4,-52(s0)
 800a172:	081267b7          	lui	a5,0x8126
 800a176:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a17a:	973e                	add	a4,a4,a5
 800a17c:	f8442683          	lw	a3,-124(s0)
 800a180:	f8842603          	lw	a2,-120(s0)
 800a184:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a188:	853a                	mv	a0,a4
 800a18a:	6b00c0ef          	jal	ra,801683a <siprintf>
 800a18e:	87aa                	mv	a5,a0
 800a190:	873e                	mv	a4,a5
 800a192:	fcc42783          	lw	a5,-52(s0)
 800a196:	97ba                	add	a5,a5,a4
 800a198:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm0_ping[1][1] >> 32);
 800a19c:	0812a7b7          	lui	a5,0x812a
 800a1a0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a1a4:	4607a703          	lw	a4,1120(a5)
 800a1a8:	4647a783          	lw	a5,1124(a5)
 800a1ac:	0007dc13          	srli	s8,a5,0x0
 800a1b0:	4c81                	li	s9,0
 800a1b2:	f9842423          	sw	s8,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm0_ping[1][1]);
 800a1b6:	0812a7b7          	lui	a5,0x812a
 800a1ba:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a1be:	4607a703          	lw	a4,1120(a5)
 800a1c2:	4647a783          	lw	a5,1124(a5)
 800a1c6:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a1ca:	fcc42703          	lw	a4,-52(s0)
 800a1ce:	081267b7          	lui	a5,0x8126
 800a1d2:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a1d6:	973e                	add	a4,a4,a5
 800a1d8:	f8442683          	lw	a3,-124(s0)
 800a1dc:	f8842603          	lw	a2,-120(s0)
 800a1e0:	ef818593          	addi	a1,gp,-264 # 8118518 <_global_impure_ptr+0x4f8>
 800a1e4:	853a                	mv	a0,a4
 800a1e6:	6540c0ef          	jal	ra,801683a <siprintf>
 800a1ea:	87aa                	mv	a5,a0
 800a1ec:	873e                	mv	a4,a5
 800a1ee:	fcc42783          	lw	a5,-52(s0)
 800a1f2:	97ba                	add	a5,a5,a4
 800a1f4:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u | \r\n",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[0][0] >> 32);
 800a1f8:	0812a7b7          	lui	a5,0x812a
 800a1fc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a200:	4687a703          	lw	a4,1128(a5)
 800a204:	46c7a783          	lw	a5,1132(a5)
 800a208:	0007dd13          	srli	s10,a5,0x0
 800a20c:	4d81                	li	s11,0
 800a20e:	f9a42423          	sw	s10,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[0][0]);
 800a212:	0812a7b7          	lui	a5,0x812a
 800a216:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a21a:	4687a703          	lw	a4,1128(a5)
 800a21e:	46c7a783          	lw	a5,1132(a5)
 800a222:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a226:	fcc42703          	lw	a4,-52(s0)
 800a22a:	081267b7          	lui	a5,0x8126
 800a22e:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a232:	973e                	add	a4,a4,a5
 800a234:	f8442683          	lw	a3,-124(s0)
 800a238:	f8842603          	lw	a2,-120(s0)
 800a23c:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a240:	853a                	mv	a0,a4
 800a242:	5f80c0ef          	jal	ra,801683a <siprintf>
 800a246:	87aa                	mv	a5,a0
 800a248:	873e                	mv	a4,a5
 800a24a:	fcc42783          	lw	a5,-52(s0)
 800a24e:	97ba                	add	a5,a5,a4
 800a250:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);
			
			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[0][1] >> 32);
 800a254:	0812a7b7          	lui	a5,0x812a
 800a258:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a25c:	4707a703          	lw	a4,1136(a5)
 800a260:	4747a783          	lw	a5,1140(a5)
 800a264:	0007d793          	srli	a5,a5,0x0
 800a268:	f6f42023          	sw	a5,-160(s0)
 800a26c:	f6042223          	sw	zero,-156(s0)
 800a270:	f6042783          	lw	a5,-160(s0)
 800a274:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[0][1]);
 800a278:	0812a7b7          	lui	a5,0x812a
 800a27c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a280:	4707a703          	lw	a4,1136(a5)
 800a284:	4747a783          	lw	a5,1140(a5)
 800a288:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a28c:	fcc42703          	lw	a4,-52(s0)
 800a290:	081267b7          	lui	a5,0x8126
 800a294:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a298:	973e                	add	a4,a4,a5
 800a29a:	f8442683          	lw	a3,-124(s0)
 800a29e:	f8842603          	lw	a2,-120(s0)
 800a2a2:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a2a6:	853a                	mv	a0,a4
 800a2a8:	5920c0ef          	jal	ra,801683a <siprintf>
 800a2ac:	87aa                	mv	a5,a0
 800a2ae:	873e                	mv	a4,a5
 800a2b0:	fcc42783          	lw	a5,-52(s0)
 800a2b4:	97ba                	add	a5,a5,a4
 800a2b6:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[1][0] >> 32);
 800a2ba:	0812a7b7          	lui	a5,0x812a
 800a2be:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a2c2:	4787a703          	lw	a4,1144(a5)
 800a2c6:	47c7a783          	lw	a5,1148(a5)
 800a2ca:	0007d793          	srli	a5,a5,0x0
 800a2ce:	f4f42c23          	sw	a5,-168(s0)
 800a2d2:	f4042e23          	sw	zero,-164(s0)
 800a2d6:	f5842783          	lw	a5,-168(s0)
 800a2da:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[1][0]);
 800a2de:	0812a7b7          	lui	a5,0x812a
 800a2e2:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a2e6:	4787a703          	lw	a4,1144(a5)
 800a2ea:	47c7a783          	lw	a5,1148(a5)
 800a2ee:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a2f2:	fcc42703          	lw	a4,-52(s0)
 800a2f6:	081267b7          	lui	a5,0x8126
 800a2fa:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a2fe:	973e                	add	a4,a4,a5
 800a300:	f8442683          	lw	a3,-124(s0)
 800a304:	f8842603          	lw	a2,-120(s0)
 800a308:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a30c:	853a                	mv	a0,a4
 800a30e:	52c0c0ef          	jal	ra,801683a <siprintf>
 800a312:	87aa                	mv	a5,a0
 800a314:	873e                	mv	a4,a5
 800a316:	fcc42783          	lw	a5,-52(s0)
 800a31a:	97ba                	add	a5,a5,a4
 800a31c:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm1_ping[1][1] >> 32);
 800a320:	0812a7b7          	lui	a5,0x812a
 800a324:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a328:	4807a703          	lw	a4,1152(a5)
 800a32c:	4847a783          	lw	a5,1156(a5)
 800a330:	0007d793          	srli	a5,a5,0x0
 800a334:	f4f42823          	sw	a5,-176(s0)
 800a338:	f4042a23          	sw	zero,-172(s0)
 800a33c:	f5042783          	lw	a5,-176(s0)
 800a340:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm1_ping[1][1]);
 800a344:	0812a7b7          	lui	a5,0x812a
 800a348:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a34c:	4807a703          	lw	a4,1152(a5)
 800a350:	4847a783          	lw	a5,1156(a5)
 800a354:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a358:	fcc42703          	lw	a4,-52(s0)
 800a35c:	081267b7          	lui	a5,0x8126
 800a360:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a364:	973e                	add	a4,a4,a5
 800a366:	f8442683          	lw	a3,-124(s0)
 800a36a:	f8842603          	lw	a2,-120(s0)
 800a36e:	f0818593          	addi	a1,gp,-248 # 8118528 <_global_impure_ptr+0x508>
 800a372:	853a                	mv	a0,a4
 800a374:	4c60c0ef          	jal	ra,801683a <siprintf>
 800a378:	87aa                	mv	a5,a0
 800a37a:	873e                	mv	a4,a5
 800a37c:	fcc42783          	lw	a5,-52(s0)
 800a380:	97ba                	add	a5,a5,a4
 800a382:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |\r\n",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[0][0] >> 32);
 800a386:	0812a7b7          	lui	a5,0x812a
 800a38a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a38e:	4887a703          	lw	a4,1160(a5)
 800a392:	48c7a783          	lw	a5,1164(a5)
 800a396:	0007d793          	srli	a5,a5,0x0
 800a39a:	f4f42423          	sw	a5,-184(s0)
 800a39e:	f4042623          	sw	zero,-180(s0)
 800a3a2:	f4842783          	lw	a5,-184(s0)
 800a3a6:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[0][0]);
 800a3aa:	0812a7b7          	lui	a5,0x812a
 800a3ae:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a3b2:	4887a703          	lw	a4,1160(a5)
 800a3b6:	48c7a783          	lw	a5,1164(a5)
 800a3ba:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a3be:	fcc42703          	lw	a4,-52(s0)
 800a3c2:	081267b7          	lui	a5,0x8126
 800a3c6:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a3ca:	973e                	add	a4,a4,a5
 800a3cc:	f8442683          	lw	a3,-124(s0)
 800a3d0:	f8842603          	lw	a2,-120(s0)
 800a3d4:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a3d8:	853a                	mv	a0,a4
 800a3da:	4600c0ef          	jal	ra,801683a <siprintf>
 800a3de:	87aa                	mv	a5,a0
 800a3e0:	873e                	mv	a4,a5
 800a3e2:	fcc42783          	lw	a5,-52(s0)
 800a3e6:	97ba                	add	a5,a5,a4
 800a3e8:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);
			
			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[0][1] >> 32);
 800a3ec:	0812a7b7          	lui	a5,0x812a
 800a3f0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a3f4:	4907a703          	lw	a4,1168(a5)
 800a3f8:	4947a783          	lw	a5,1172(a5)
 800a3fc:	0007d793          	srli	a5,a5,0x0
 800a400:	f4f42023          	sw	a5,-192(s0)
 800a404:	f4042223          	sw	zero,-188(s0)
 800a408:	f4042783          	lw	a5,-192(s0)
 800a40c:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[0][1]);
 800a410:	0812a7b7          	lui	a5,0x812a
 800a414:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a418:	4907a703          	lw	a4,1168(a5)
 800a41c:	4947a783          	lw	a5,1172(a5)
 800a420:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a424:	fcc42703          	lw	a4,-52(s0)
 800a428:	081267b7          	lui	a5,0x8126
 800a42c:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a430:	973e                	add	a4,a4,a5
 800a432:	f8442683          	lw	a3,-124(s0)
 800a436:	f8842603          	lw	a2,-120(s0)
 800a43a:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a43e:	853a                	mv	a0,a4
 800a440:	3fa0c0ef          	jal	ra,801683a <siprintf>
 800a444:	87aa                	mv	a5,a0
 800a446:	873e                	mv	a4,a5
 800a448:	fcc42783          	lw	a5,-52(s0)
 800a44c:	97ba                	add	a5,a5,a4
 800a44e:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[1][0] >> 32);
 800a452:	0812a7b7          	lui	a5,0x812a
 800a456:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a45a:	4987a703          	lw	a4,1176(a5)
 800a45e:	49c7a783          	lw	a5,1180(a5)
 800a462:	0007d793          	srli	a5,a5,0x0
 800a466:	f2f42c23          	sw	a5,-200(s0)
 800a46a:	f2042e23          	sw	zero,-196(s0)
 800a46e:	f3842783          	lw	a5,-200(s0)
 800a472:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[1][0]);
 800a476:	0812a7b7          	lui	a5,0x812a
 800a47a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a47e:	4987a703          	lw	a4,1176(a5)
 800a482:	49c7a783          	lw	a5,1180(a5)
 800a486:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a48a:	fcc42703          	lw	a4,-52(s0)
 800a48e:	081267b7          	lui	a5,0x8126
 800a492:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a496:	973e                	add	a4,a4,a5
 800a498:	f8442683          	lw	a3,-124(s0)
 800a49c:	f8842603          	lw	a2,-120(s0)
 800a4a0:	eec18593          	addi	a1,gp,-276 # 811850c <_global_impure_ptr+0x4ec>
 800a4a4:	853a                	mv	a0,a4
 800a4a6:	3940c0ef          	jal	ra,801683a <siprintf>
 800a4aa:	87aa                	mv	a5,a0
 800a4ac:	873e                	mv	a4,a5
 800a4ae:	fcc42783          	lw	a5,-52(s0)
 800a4b2:	97ba                	add	a5,a5,a4
 800a4b4:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u |",
			ts_hi, ts_lo);

			ts_hi = (uint32_t)(node.trx_stamps_subfrm2_ping[1][1] >> 32);
 800a4b8:	0812a7b7          	lui	a5,0x812a
 800a4bc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a4c0:	4a07a703          	lw	a4,1184(a5)
 800a4c4:	4a47a783          	lw	a5,1188(a5)
 800a4c8:	0007d793          	srli	a5,a5,0x0
 800a4cc:	f2f42823          	sw	a5,-208(s0)
 800a4d0:	f2042a23          	sw	zero,-204(s0)
 800a4d4:	f3042783          	lw	a5,-208(s0)
 800a4d8:	f8f42423          	sw	a5,-120(s0)
			ts_lo = (uint32_t)(node.trx_stamps_subfrm2_ping[1][1]);
 800a4dc:	0812a7b7          	lui	a5,0x812a
 800a4e0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a4e4:	4a07a703          	lw	a4,1184(a5)
 800a4e8:	4a47a783          	lw	a5,1188(a5)
 800a4ec:	f8e42223          	sw	a4,-124(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a4f0:	fcc42703          	lw	a4,-52(s0)
 800a4f4:	081267b7          	lui	a5,0x8126
 800a4f8:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a4fc:	973e                	add	a4,a4,a5
 800a4fe:	f8442683          	lw	a3,-124(s0)
 800a502:	f8842603          	lw	a2,-120(s0)
 800a506:	ef818593          	addi	a1,gp,-264 # 8118518 <_global_impure_ptr+0x4f8>
 800a50a:	853a                	mv	a0,a4
 800a50c:	32e0c0ef          	jal	ra,801683a <siprintf>
 800a510:	87aa                	mv	a5,a0
 800a512:	873e                	mv	a4,a5
 800a514:	fcc42783          	lw	a5,-52(s0)
 800a518:	97ba                	add	a5,a5,a4
 800a51a:	fcf42623          	sw	a5,-52(s0)
			"%3u %10u | \r\n",
			ts_hi, ts_lo);
		}
		memset(node.trx_stamps_subfrm0_ping, 0, sizeof(node.trx_stamps_subfrm0_ping));
 800a51e:	02000613          	li	a2,32
 800a522:	4581                	li	a1,0
 800a524:	0812a7b7          	lui	a5,0x812a
 800a528:	02078513          	addi	a0,a5,32 # 812a020 <node+0x448>
 800a52c:	7990b0ef          	jal	ra,80164c4 <memset>
		memset(node.trx_stamps_subfrm1_ping, 0, sizeof(node.trx_stamps_subfrm1_ping));
 800a530:	02000613          	li	a2,32
 800a534:	4581                	li	a1,0
 800a536:	0812a7b7          	lui	a5,0x812a
 800a53a:	04078513          	addi	a0,a5,64 # 812a040 <node+0x468>
 800a53e:	7870b0ef          	jal	ra,80164c4 <memset>
		memset(node.trx_stamps_subfrm2_ping, 0, sizeof(node.trx_stamps_subfrm2_ping));
 800a542:	02000613          	li	a2,32
 800a546:	4581                	li	a1,0
 800a548:	0812a7b7          	lui	a5,0x812a
 800a54c:	06078513          	addi	a0,a5,96 # 812a060 <node+0x488>
 800a550:	7750b0ef          	jal	ra,80164c4 <memset>
		memset(thmts_tx_frame_rx_stamp,0,sizeof(thmts_tx_frame_rx_stamp));
 800a554:	4661                	li	a2,24
 800a556:	4581                	li	a1,0
 800a558:	0812a7b7          	lui	a5,0x812a
 800a55c:	52078513          	addi	a0,a5,1312 # 812a520 <thmts_tx_frame_rx_stamp>
 800a560:	7650b0ef          	jal	ra,80164c4 <memset>


		if(tof_output==1)
 800a564:	f8e44703          	lbu	a4,-114(s0)
 800a568:	4785                	li	a5,1
 800a56a:	0af71d63          	bne	a4,a5,800a624 <task_processRanging+0xb78>
		{
			uint32_t tof_temp=0;
 800a56e:	f8042023          	sw	zero,-128(s0)
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a572:	fcc42703          	lw	a4,-52(s0)
 800a576:	081267b7          	lui	a5,0x8126
 800a57a:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a57e:	973e                	add	a4,a4,a5
 800a580:	f1818593          	addi	a1,gp,-232 # 8118538 <_global_impure_ptr+0x518>
 800a584:	853a                	mv	a0,a4
 800a586:	2b40c0ef          	jal	ra,801683a <siprintf>
 800a58a:	87aa                	mv	a5,a0
 800a58c:	873e                	mv	a4,a5
 800a58e:	fcc42783          	lw	a5,-52(s0)
 800a592:	97ba                	add	a5,a5,a4
 800a594:	fcf42623          	sw	a5,-52(s0)
			"tof: ");
			for (int i = 0; i < 9; i++)
 800a598:	fc042023          	sw	zero,-64(s0)
 800a59c:	a8a1                	j	800a5f4 <task_processRanging+0xb48>
			{
				tof_temp=tof[i]*100;
 800a59e:	0812a7b7          	lui	a5,0x812a
 800a5a2:	53878713          	addi	a4,a5,1336 # 812a538 <tof>
 800a5a6:	fc042783          	lw	a5,-64(s0)
 800a5aa:	078e                	slli	a5,a5,0x3
 800a5ac:	97ba                	add	a5,a5,a4
 800a5ae:	2398                	fld	fa4,0(a5)
 800a5b0:	1301b787          	fld	fa5,304(gp) # 8118750 <__global_pointer$+0x130>
 800a5b4:	12f777d3          	fmul.d	fa5,fa4,fa5
 800a5b8:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 800a5bc:	f8f42023          	sw	a5,-128(s0)
				txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a5c0:	fcc42703          	lw	a4,-52(s0)
 800a5c4:	081267b7          	lui	a5,0x8126
 800a5c8:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a5cc:	973e                	add	a4,a4,a5
 800a5ce:	f8042603          	lw	a2,-128(s0)
 800a5d2:	f2018593          	addi	a1,gp,-224 # 8118540 <_global_impure_ptr+0x520>
 800a5d6:	853a                	mv	a0,a4
 800a5d8:	2620c0ef          	jal	ra,801683a <siprintf>
 800a5dc:	87aa                	mv	a5,a0
 800a5de:	873e                	mv	a4,a5
 800a5e0:	fcc42783          	lw	a5,-52(s0)
 800a5e4:	97ba                	add	a5,a5,a4
 800a5e6:	fcf42623          	sw	a5,-52(s0)
			for (int i = 0; i < 9; i++)
 800a5ea:	fc042783          	lw	a5,-64(s0)
 800a5ee:	0785                	addi	a5,a5,1
 800a5f0:	fcf42023          	sw	a5,-64(s0)
 800a5f4:	fc042703          	lw	a4,-64(s0)
 800a5f8:	47a1                	li	a5,8
 800a5fa:	fae7d2e3          	bge	a5,a4,800a59e <task_processRanging+0xaf2>
				"%9d |",
				tof_temp);
			}
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff],
 800a5fe:	fcc42703          	lw	a4,-52(s0)
 800a602:	081267b7          	lui	a5,0x8126
 800a606:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a60a:	973e                	add	a4,a4,a5
 800a60c:	f2818593          	addi	a1,gp,-216 # 8118548 <_global_impure_ptr+0x528>
 800a610:	853a                	mv	a0,a4
 800a612:	2280c0ef          	jal	ra,801683a <siprintf>
 800a616:	87aa                	mv	a5,a0
 800a618:	873e                	mv	a4,a5
 800a61a:	fcc42783          	lw	a5,-52(s0)
 800a61e:	97ba                	add	a5,a5,a4
 800a620:	fcf42623          	sw	a5,-52(s0)
			"\r\n");
		}


		if(rx_info_output==1)
 800a624:	f8d44703          	lbu	a4,-115(s0)
 800a628:	4785                	li	a5,1
 800a62a:	0af71563          	bne	a4,a5,800a6d4 <task_processRanging+0xc28>
		{
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff], "total rx = %d, ok = %d , timeout = %d , phr error = %d , crc error = %d\r\n",
 800a62e:	fcc42703          	lw	a4,-52(s0)
 800a632:	081267b7          	lui	a5,0x8126
 800a636:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a63a:	00f70533          	add	a0,a4,a5
 800a63e:	081197b7          	lui	a5,0x8119
 800a642:	7187a603          	lw	a2,1816(a5) # 8119718 <rx_cnt>
 800a646:	081197b7          	lui	a5,0x8119
 800a64a:	72c7a683          	lw	a3,1836(a5) # 811972c <crc_ok_cnt>
 800a64e:	081197b7          	lui	a5,0x8119
 800a652:	7207a583          	lw	a1,1824(a5) # 8119720 <rx_timeout_cnt>
 800a656:	081197b7          	lui	a5,0x8119
 800a65a:	7247a883          	lw	a7,1828(a5) # 8119724 <rx_phr_error_cnt>
 800a65e:	081197b7          	lui	a5,0x8119
 800a662:	7287a703          	lw	a4,1832(a5) # 8119728 <rx_ok_cnt>
 800a666:	081197b7          	lui	a5,0x8119
 800a66a:	72c7a783          	lw	a5,1836(a5) # 811972c <crc_ok_cnt>
 800a66e:	40f707b3          	sub	a5,a4,a5
 800a672:	883e                	mv	a6,a5
 800a674:	87c6                	mv	a5,a7
 800a676:	872e                	mv	a4,a1
 800a678:	f2c18593          	addi	a1,gp,-212 # 811854c <_global_impure_ptr+0x52c>
 800a67c:	1be0c0ef          	jal	ra,801683a <siprintf>
 800a680:	87aa                	mv	a5,a0
 800a682:	873e                	mv	a4,a5
 800a684:	fcc42783          	lw	a5,-52(s0)
 800a688:	97ba                	add	a5,a5,a4
 800a68a:	fcf42623          	sw	a5,-52(s0)
					rx_cnt,
					crc_ok_cnt,
					rx_timeout_cnt,
					rx_phr_error_cnt,
					rx_ok_cnt - crc_ok_cnt);
			txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf3[txPoint_buff], "AGC_num = %d | %d | %d\r\n", AGC_result[0],AGC_result[1],AGC_result[2]);
 800a68e:	fcc42703          	lw	a4,-52(s0)
 800a692:	081267b7          	lui	a5,0x8126
 800a696:	8b078793          	addi	a5,a5,-1872 # 81258b0 <debug_ranging_buf3>
 800a69a:	00f70533          	add	a0,a4,a5
 800a69e:	081297b7          	lui	a5,0x8129
 800a6a2:	46478793          	addi	a5,a5,1124 # 8129464 <AGC_result>
 800a6a6:	4390                	lw	a2,0(a5)
 800a6a8:	081297b7          	lui	a5,0x8129
 800a6ac:	46478793          	addi	a5,a5,1124 # 8129464 <AGC_result>
 800a6b0:	43d4                	lw	a3,4(a5)
 800a6b2:	081297b7          	lui	a5,0x8129
 800a6b6:	46478793          	addi	a5,a5,1124 # 8129464 <AGC_result>
 800a6ba:	479c                	lw	a5,8(a5)
 800a6bc:	873e                	mv	a4,a5
 800a6be:	f7818593          	addi	a1,gp,-136 # 8118598 <_global_impure_ptr+0x578>
 800a6c2:	1780c0ef          	jal	ra,801683a <siprintf>
 800a6c6:	87aa                	mv	a5,a0
 800a6c8:	873e                	mv	a4,a5
 800a6ca:	fcc42783          	lw	a5,-52(s0)
 800a6ce:	97ba                	add	a5,a5,a4
 800a6d0:	fcf42623          	sw	a5,-52(s0)
		}



		memset(poll1_tx_stamp_t, 0, sizeof(poll1_tx_stamp_t));
 800a6d4:	08000613          	li	a2,128
 800a6d8:	4581                	li	a1,0
 800a6da:	0812a7b7          	lui	a5,0x812a
 800a6de:	2a078513          	addi	a0,a5,672 # 812a2a0 <poll1_tx_stamp_t>
 800a6e2:	5e30b0ef          	jal	ra,80164c4 <memset>
		memset(poll1_rx_stamp_t, 0, sizeof(poll1_rx_stamp_t));
 800a6e6:	08000613          	li	a2,128
 800a6ea:	4581                	li	a1,0
 800a6ec:	0812a7b7          	lui	a5,0x812a
 800a6f0:	32078513          	addi	a0,a5,800 # 812a320 <poll1_rx_stamp_t>
 800a6f4:	5d10b0ef          	jal	ra,80164c4 <memset>
		memset(resp_rx_stamp_t, 0, sizeof(resp_rx_stamp_t));
 800a6f8:	08000613          	li	a2,128
 800a6fc:	4581                	li	a1,0
 800a6fe:	0812a7b7          	lui	a5,0x812a
 800a702:	3a078513          	addi	a0,a5,928 # 812a3a0 <resp_rx_stamp_t>
 800a706:	5bf0b0ef          	jal	ra,80164c4 <memset>
		memset(poll2_tx_stamp_t, 0, sizeof(poll2_tx_stamp_t));
 800a70a:	08000613          	li	a2,128
 800a70e:	4581                	li	a1,0
 800a710:	0812a7b7          	lui	a5,0x812a
 800a714:	42078513          	addi	a0,a5,1056 # 812a420 <poll2_tx_stamp_t>
 800a718:	5ad0b0ef          	jal	ra,80164c4 <memset>
		memset(poll2_rx_stamp_t, 0, sizeof(poll2_rx_stamp_t));
 800a71c:	08000613          	li	a2,128
 800a720:	4581                	li	a1,0
 800a722:	0812a7b7          	lui	a5,0x812a
 800a726:	4a078513          	addi	a0,a5,1184 # 812a4a0 <poll2_rx_stamp_t>
 800a72a:	59b0b0ef          	jal	ra,80164c4 <memset>

		memset(tof, 0, sizeof(tof));
 800a72e:	04800613          	li	a2,72
 800a732:	4581                	li	a1,0
 800a734:	0812a7b7          	lui	a5,0x812a
 800a738:	53878513          	addi	a0,a5,1336 # 812a538 <tof>
 800a73c:	5890b0ef          	jal	ra,80164c4 <memset>
		tof_int_cm=0;
 800a740:	081197b7          	lui	a5,0x8119
 800a744:	7007a423          	sw	zero,1800(a5) # 8119708 <tof_int_cm>
		
		resp_tx_stamp_t = 0;
 800a748:	081197b7          	lui	a5,0x8119
 800a74c:	4681                	li	a3,0
 800a74e:	4701                	li	a4,0
 800a750:	70d7a023          	sw	a3,1792(a5) # 8119700 <resp_tx_stamp_t>
 800a754:	70e7a223          	sw	a4,1796(a5)
		tof_int=0;
 800a758:	081197b7          	lui	a5,0x8119
 800a75c:	6e07ae23          	sw	zero,1788(a5) # 81196fc <tof_int>
		if(txPoint_buff > 0 )
 800a760:	fcc42783          	lw	a5,-52(s0)
 800a764:	cbb1                	beqz	a5,800a7b8 <task_processRanging+0xd0c>
		{
			ptMsg->msg_length  = txPoint_buff;
 800a766:	f7c42783          	lw	a5,-132(s0)
 800a76a:	fcc42703          	lw	a4,-52(s0)
 800a76e:	08074733          	zext.h	a4,a4
 800a772:	0ff77593          	zext.b	a1,a4
 800a776:	0037c683          	lbu	a3,3(a5)
 800a77a:	8a81                	andi	a3,a3,0
 800a77c:	8636                	mv	a2,a3
 800a77e:	86ae                	mv	a3,a1
 800a780:	8ed1                	or	a3,a3,a2
 800a782:	00d781a3          	sb	a3,3(a5)
 800a786:	8321                	srli	a4,a4,0x8
 800a788:	08074633          	zext.h	a2,a4
 800a78c:	0047c703          	lbu	a4,4(a5)
 800a790:	8b01                	andi	a4,a4,0
 800a792:	86ba                	mv	a3,a4
 800a794:	8732                	mv	a4,a2
 800a796:	8f55                	or	a4,a4,a3
 800a798:	00e78223          	sb	a4,4(a5)
			xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800a79c:	081197b7          	lui	a5,0x8119
 800a7a0:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800a7a4:	f7c40593          	addi	a1,s0,-132
 800a7a8:	4701                	li	a4,0
 800a7aa:	567d                	li	a2,-1
 800a7ac:	56fd                	li	a3,-1
 800a7ae:	853e                	mv	a0,a5
 800a7b0:	f4cf70ef          	jal	ra,8001efc <xQueueGenericSend>
 800a7b4:	b20ff06f          	j	8009ad4 <task_processRanging+0x28>
		}
		else
		{
			vPortFree(ptMsg);
 800a7b8:	f7c42783          	lw	a5,-132(s0)
 800a7bc:	853e                	mv	a0,a5
 800a7be:	93af70ef          	jal	ra,80018f8 <vPortFree>
    {
 800a7c2:	b12ff06f          	j	8009ad4 <task_processRanging+0x28>

0800a7c6 <vApplicationMallocFailedHook>:
    so no further action is required. */
}
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook(void)
{
 800a7c6:	1141                	addi	sp,sp,-16
 800a7c8:	c606                	sw	ra,12(sp)
 800a7ca:	c422                	sw	s0,8(sp)
 800a7cc:	0800                	addi	s0,sp,16
    Called if a call to pvPortMalloc() fails because there is insufficient
    free memory available in the FreeRTOS heap.  pvPortMalloc() is called
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
    printf("malloc failed\n");
 800a7ce:	f9418513          	addi	a0,gp,-108 # 81185b4 <_global_impure_ptr+0x594>
 800a7d2:	02e0c0ef          	jal	ra,8016800 <puts>
    while (1);
 800a7d6:	a001                	j	800a7d6 <vApplicationMallocFailedHook+0x10>

0800a7d8 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook(TaskHandle_t xTask, char* pcTaskName)
{
 800a7d8:	1101                	addi	sp,sp,-32
 800a7da:	ce06                	sw	ra,28(sp)
 800a7dc:	cc22                	sw	s0,24(sp)
 800a7de:	1000                	addi	s0,sp,32
 800a7e0:	fea42623          	sw	a0,-20(s0)
 800a7e4:	feb42423          	sw	a1,-24(s0)
    /* Run time stack overflow checking is performed if
    configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected.  pxCurrentTCB can be
    inspected in the debugger if the task name passed into this function is
    corrupt. */
    printf("Stack Overflow\n");
 800a7e8:	fa418513          	addi	a0,gp,-92 # 81185c4 <_global_impure_ptr+0x5a4>
 800a7ec:	0140c0ef          	jal	ra,8016800 <puts>
    while (1);
 800a7f0:	a001                	j	800a7f0 <vApplicationStackOverflowHook+0x18>

0800a7f2 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

extern UBaseType_t uxCriticalNesting;
void vApplicationIdleHook(void)
{
 800a7f2:	1141                	addi	sp,sp,-16
 800a7f4:	c622                	sw	s0,12(sp)
 800a7f6:	0800                	addi	s0,sp,16
    remains unallocated. */
    /* By now, the kernel has allocated everything it is going to, so
    if there is a lot of heap remaining unallocated then
    the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
    reduced accordingly. */
}
 800a7f8:	0001                	nop
 800a7fa:	4432                	lw	s0,12(sp)
 800a7fc:	0141                	addi	sp,sp,16
 800a7fe:	8082                	ret

0800a800 <start_UWB_TR>:


uint8_t rx_flag=0;//

void start_UWB_TR()
{
 800a800:	7179                	addi	sp,sp,-48
 800a802:	d606                	sw	ra,44(sp)
 800a804:	d422                	sw	s0,40(sp)
 800a806:	1800                	addi	s0,sp,48

	uint32_t txPoint_buff = 0;
 800a808:	fe042623          	sw	zero,-20(s0)
	// 

	thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800a80c:	4525                	li	a0,9
 800a80e:	ec1f60ef          	jal	ra,80016ce <pvPortMalloc>
 800a812:	87aa                	mv	a5,a0
 800a814:	fef42023          	sw	a5,-32(s0)
	ptMsg->msg_id      = 1;
 800a818:	fe042783          	lw	a5,-32(s0)
 800a81c:	4705                	li	a4,1
 800a81e:	00e78123          	sb	a4,2(a5)
	ptMsg->msg_type    = 0x41;
 800a822:	fe042783          	lw	a5,-32(s0)
 800a826:	04100713          	li	a4,65
 800a82a:	00e78023          	sb	a4,0(a5)
	ptMsg->msg_status  = 1;
 800a82e:	fe042783          	lw	a5,-32(s0)
 800a832:	4705                	li	a4,1
 800a834:	00e780a3          	sb	a4,1(a5)
	ptMsg->msg_ptr     = debug_ranging_buf2;
 800a838:	fe042783          	lw	a5,-32(s0)
 800a83c:	08125737          	lui	a4,0x8125
 800a840:	6bc70713          	addi	a4,a4,1724 # 81256bc <debug_ranging_buf2>
 800a844:	0ff77593          	zext.b	a1,a4
 800a848:	0057c683          	lbu	a3,5(a5)
 800a84c:	8a81                	andi	a3,a3,0
 800a84e:	8636                	mv	a2,a3
 800a850:	86ae                	mv	a3,a1
 800a852:	8ed1                	or	a3,a3,a2
 800a854:	00d782a3          	sb	a3,5(a5)
 800a858:	00875693          	srli	a3,a4,0x8
 800a85c:	0ff6f593          	zext.b	a1,a3
 800a860:	0067c683          	lbu	a3,6(a5)
 800a864:	8a81                	andi	a3,a3,0
 800a866:	8636                	mv	a2,a3
 800a868:	86ae                	mv	a3,a1
 800a86a:	8ed1                	or	a3,a3,a2
 800a86c:	00d78323          	sb	a3,6(a5)
 800a870:	01075693          	srli	a3,a4,0x10
 800a874:	0ff6f593          	zext.b	a1,a3
 800a878:	0077c683          	lbu	a3,7(a5)
 800a87c:	8a81                	andi	a3,a3,0
 800a87e:	8636                	mv	a2,a3
 800a880:	86ae                	mv	a3,a1
 800a882:	8ed1                	or	a3,a3,a2
 800a884:	00d783a3          	sb	a3,7(a5)
 800a888:	01875613          	srli	a2,a4,0x18
 800a88c:	0087c703          	lbu	a4,8(a5)
 800a890:	8b01                	andi	a4,a4,0
 800a892:	86ba                	mv	a3,a4
 800a894:	8732                	mv	a4,a2
 800a896:	8f55                	or	a4,a4,a3
 800a898:	00e78423          	sb	a4,8(a5)

	int32_t delta_test = 0;
 800a89c:	fe042423          	sw	zero,-24(s0)
	thmts_tx_frame.RSV = 0x0;
 800a8a0:	081297b7          	lui	a5,0x8129
 800a8a4:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800a8a8:	21e7c703          	lbu	a4,542(a5)
 800a8ac:	8b01                	andi	a4,a4,0
 800a8ae:	20e78f23          	sb	a4,542(a5)
 800a8b2:	21f7c703          	lbu	a4,543(a5)
 800a8b6:	8b01                	andi	a4,a4,0
 800a8b8:	20e78fa3          	sb	a4,543(a5)
 800a8bc:	2207c703          	lbu	a4,544(a5)
 800a8c0:	8b01                	andi	a4,a4,0
 800a8c2:	22e78023          	sb	a4,544(a5)
 800a8c6:	2217c703          	lbu	a4,545(a5)
 800a8ca:	8b01                	andi	a4,a4,0
 800a8cc:	22e780a3          	sb	a4,545(a5)

	switch (node.state)
 800a8d0:	0812a7b7          	lui	a5,0x812a
 800a8d4:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a8d8:	0087c783          	lbu	a5,8(a5)
 800a8dc:	470d                	li	a4,3
 800a8de:	28e78b63          	beq	a5,a4,800ab74 <start_UWB_TR+0x374>
 800a8e2:	470d                	li	a4,3
 800a8e4:	1ef74be3          	blt	a4,a5,800b2da <start_UWB_TR+0xada>
 800a8e8:	4709                	li	a4,2
 800a8ea:	18e78963          	beq	a5,a4,800aa7c <start_UWB_TR+0x27c>
 800a8ee:	4709                	li	a4,2
 800a8f0:	1ef745e3          	blt	a4,a5,800b2da <start_UWB_TR+0xada>
 800a8f4:	c791                	beqz	a5,800a900 <start_UWB_TR+0x100>
 800a8f6:	4705                	li	a4,1
 800a8f8:	06e78363          	beq	a5,a4,800a95e <start_UWB_TR+0x15e>
 800a8fc:	1df0006f          	j	800b2da <start_UWB_TR+0xada>
	{
		case NODE_STATE_IDLE :
			if ( node.dev_id == 0 && node.group_id == 0) //
 800a900:	0812a7b7          	lui	a5,0x812a
 800a904:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a908:	0007c783          	lbu	a5,0(a5)
 800a90c:	e3a1                	bnez	a5,800a94c <start_UWB_TR+0x14c>
 800a90e:	0812a7b7          	lui	a5,0x812a
 800a912:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a916:	0017c783          	lbu	a5,1(a5)
 800a91a:	eb8d                	bnez	a5,800a94c <start_UWB_TR+0x14c>
			{
				start_thmts_tx(&node, &thmts_phycfg, &thmts_tx_frame);
 800a91c:	081297b7          	lui	a5,0x8129
 800a920:	47078613          	addi	a2,a5,1136 # 8129470 <thmts_tx_frame>
 800a924:	081137b7          	lui	a5,0x8113
 800a928:	39478593          	addi	a1,a5,916 # 8113394 <thmts_phycfg>
 800a92c:	0812a7b7          	lui	a5,0x812a
 800a930:	bd878513          	addi	a0,a5,-1064 # 8129bd8 <node>
 800a934:	287060ef          	jal	ra,80113ba <start_thmts_tx>

				node.state = NODE_STATE_RUNNING;
 800a938:	0812a7b7          	lui	a5,0x812a
 800a93c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a940:	470d                	li	a4,3
 800a942:	00e78423          	sb	a4,8(a5)
			{
 800a946:	0001                	nop
			}
			else
			{
				node.state = NODE_STATE_CAPTURE;
			}
			break;
 800a948:	1930006f          	j	800b2da <start_UWB_TR+0xada>
				node.state = NODE_STATE_CAPTURE;
 800a94c:	0812a7b7          	lui	a5,0x812a
 800a950:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a954:	4705                	li	a4,1
 800a956:	00e78423          	sb	a4,8(a5)
			break;
 800a95a:	1810006f          	j	800b2da <start_UWB_TR+0xada>
		case NODE_STATE_CAPTURE :
			if (node.arr_adjust_flag == 0) {
 800a95e:	0812a7b7          	lui	a5,0x812a
 800a962:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a966:	4407a783          	lw	a5,1088(a5)
 800a96a:	efa1                	bnez	a5,800a9c2 <start_UWB_TR+0x1c2>
				if (node.uwb_rx_busy == 0) {
 800a96c:	0812a7b7          	lui	a5,0x812a
 800a970:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a974:	4257c783          	lbu	a5,1061(a5)
 800a978:	160790e3          	bnez	a5,800b2d8 <start_UWB_TR+0xad8>
					//BB_RX_MODULE_POWER_DOWN;
					BB_RX_MODULE_POWER_ON;
 800a97c:	4681                	li	a3,0
 800a97e:	4675                	li	a2,29
 800a980:	4589                	li	a1,2
 800a982:	00fb07b7          	lui	a5,0xfb0
 800a986:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800a98a:	797030ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
					config_thmts_bb_rx_sw_lna_on(thmts_phycfg.rf_chan_num);
 800a98e:	081137b7          	lui	a5,0x8113
 800a992:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 800a996:	0147c783          	lbu	a5,20(a5)
 800a99a:	853e                	mv	a0,a5
 800a99c:	066050ef          	jal	ra,800fa02 <config_thmts_bb_rx_sw_lna_on>
					start_thmts_bb_rx(&thmts_phycfg, 1024000); 		// 1s
 800a9a0:	000fa5b7          	lui	a1,0xfa
 800a9a4:	081137b7          	lui	a5,0x8113
 800a9a8:	39478513          	addi	a0,a5,916 # 8113394 <thmts_phycfg>
 800a9ac:	12f040ef          	jal	ra,800f2da <start_thmts_bb_rx>

					node.uwb_rx_busy = 1;
 800a9b0:	0812a7b7          	lui	a5,0x812a
 800a9b4:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a9b8:	4705                	li	a4,1
 800a9ba:	42e782a3          	sb	a4,1061(a5)
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
				node.state = NODE_STATE_CONFIRM;
				node.confirm_slot_cnt = 0;
				node.arr_adjust_flag = 3;
			}
			break;
 800a9be:	11b0006f          	j	800b2d8 <start_UWB_TR+0xad8>
			else if (node.arr_adjust_flag == 1)
 800a9c2:	0812a7b7          	lui	a5,0x812a
 800a9c6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a9ca:	4407a703          	lw	a4,1088(a5)
 800a9ce:	4785                	li	a5,1
 800a9d0:	04f71d63          	bne	a4,a5,800aa2a <start_UWB_TR+0x22a>
				delta_test = node.arr_adjust;
 800a9d4:	0812a7b7          	lui	a5,0x812a
 800a9d8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800a9dc:	4387a783          	lw	a5,1080(a5)
 800a9e0:	fef42423          	sw	a5,-24(s0)
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR*TickPerSlot - 1 + delta_test - 2);
 800a9e4:	081197b7          	lui	a5,0x8119
 800a9e8:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800a9ec:	873e                	mv	a4,a5
 800a9ee:	081197b7          	lui	a5,0x8119
 800a9f2:	6f27d783          	lhu	a5,1778(a5) # 81196f2 <TickPerSlot>
 800a9f6:	02f707b3          	mul	a5,a4,a5
 800a9fa:	fff78713          	addi	a4,a5,-1
 800a9fe:	fe842783          	lw	a5,-24(s0)
 800aa02:	97ba                	add	a5,a5,a4
 800aa04:	17f9                	addi	a5,a5,-2
 800aa06:	85be                	mv	a1,a5
 800aa08:	18007537          	lui	a0,0x18007
 800aa0c:	bedfa0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
				node.arr_adjust_flag = 2;
 800aa10:	0812a7b7          	lui	a5,0x812a
 800aa14:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa18:	4709                	li	a4,2
 800aa1a:	44e7a023          	sw	a4,1088(a5)
				timer_cnt = 0;
 800aa1e:	081197b7          	lui	a5,0x8119
 800aa22:	6c07a023          	sw	zero,1728(a5) # 81196c0 <timer_cnt>
			break;
 800aa26:	0b30006f          	j	800b2d8 <start_UWB_TR+0xad8>
			else if(node.arr_adjust_flag == 2)
 800aa2a:	0812a7b7          	lui	a5,0x812a
 800aa2e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa32:	4407a703          	lw	a4,1088(a5)
 800aa36:	4789                	li	a5,2
 800aa38:	0af710e3          	bne	a4,a5,800b2d8 <start_UWB_TR+0xad8>
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 800aa3c:	081197b7          	lui	a5,0x8119
 800aa40:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800aa44:	17fd                	addi	a5,a5,-1
 800aa46:	85be                	mv	a1,a5
 800aa48:	18007537          	lui	a0,0x18007
 800aa4c:	badfa0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
				node.state = NODE_STATE_CONFIRM;
 800aa50:	0812a7b7          	lui	a5,0x812a
 800aa54:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa58:	4709                	li	a4,2
 800aa5a:	00e78423          	sb	a4,8(a5)
				node.confirm_slot_cnt = 0;
 800aa5e:	0812a7b7          	lui	a5,0x812a
 800aa62:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa66:	00079723          	sh	zero,14(a5)
				node.arr_adjust_flag = 3;
 800aa6a:	0812a7b7          	lui	a5,0x812a
 800aa6e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa72:	470d                	li	a4,3
 800aa74:	44e7a023          	sw	a4,1088(a5)
			break;
 800aa78:	0610006f          	j	800b2d8 <start_UWB_TR+0xad8>
		case NODE_STATE_CONFIRM :
			node.confirm_slot_cnt++;
 800aa7c:	0812a7b7          	lui	a5,0x812a
 800aa80:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa84:	00e7d783          	lhu	a5,14(a5)
 800aa88:	0785                	addi	a5,a5,1
 800aa8a:	0807c733          	zext.h	a4,a5
 800aa8e:	0812a7b7          	lui	a5,0x812a
 800aa92:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aa96:	00e79723          	sh	a4,14(a5)
			if(node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800aa9a:	0812a7b7          	lui	a5,0x812a
 800aa9e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aaa2:	0027c703          	lbu	a4,2(a5)
 800aaa6:	4785                	li	a5,1
 800aaa8:	06f71763          	bne	a4,a5,800ab16 <start_UWB_TR+0x316>
			{
				if(node.confirm_slot_cnt > 60)
 800aaac:	0812a7b7          	lui	a5,0x812a
 800aab0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aab4:	00e7d703          	lhu	a4,14(a5)
 800aab8:	03c00793          	li	a5,60
 800aabc:	00e7fd63          	bgeu	a5,a4,800aad6 <start_UWB_TR+0x2d6>
				{
					init_node();
 800aac0:	6ee060ef          	jal	ra,80111ae <init_node>
					node.state = NODE_STATE_CAPTURE;
 800aac4:	0812a7b7          	lui	a5,0x812a
 800aac8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aacc:	4705                	li	a4,1
 800aace:	00e78423          	sb	a4,8(a5)
					break;
 800aad2:	0090006f          	j	800b2da <start_UWB_TR+0xada>
				}
				if(thmts_rx_frame.head.slot_id == 0 && thmts_rx_frame.head.group_id ==0 ) //				
 800aad6:	081297b7          	lui	a5,0x8129
 800aada:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800aade:	0007c783          	lbu	a5,0(a5)
 800aae2:	e385                	bnez	a5,800ab02 <start_UWB_TR+0x302>
 800aae4:	081297b7          	lui	a5,0x8129
 800aae8:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800aaec:	0037c783          	lbu	a5,3(a5)
 800aaf0:	eb89                	bnez	a5,800ab02 <start_UWB_TR+0x302>
				{
					node.state = NODE_STATE_RUNNING;
 800aaf2:	0812a7b7          	lui	a5,0x812a
 800aaf6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aafa:	470d                	li	a4,3
 800aafc:	00e78423          	sb	a4,8(a5)
 800ab00:	a819                	j	800ab16 <start_UWB_TR+0x316>
					//node.comm_frm_tx_flag=0;
				}
				else
				{
					start_thmts_rx(&node, &thmts_phycfg);
 800ab02:	081137b7          	lui	a5,0x8113
 800ab06:	39478593          	addi	a1,a5,916 # 8113394 <thmts_phycfg>
 800ab0a:	0812a7b7          	lui	a5,0x812a
 800ab0e:	bd878513          	addi	a0,a5,-1064 # 8129bd8 <node>
 800ab12:	26f060ef          	jal	ra,8011580 <start_thmts_rx>
				}
			}
///////////////////////////////////////////////////////////////////////
/// thmts_rx_framepingpong buffer
///////////////////////////////////////////////////////////////////////
			if(node.arr_adjust_flag == 4)
 800ab16:	0812a7b7          	lui	a5,0x812a
 800ab1a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ab1e:	4407a703          	lw	a4,1088(a5)
 800ab22:	4791                	li	a5,4
 800ab24:	02f71d63          	bne	a4,a5,800ab5e <start_UWB_TR+0x35e>
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1 + node.arr_adjust - 2);
 800ab28:	081197b7          	lui	a5,0x8119
 800ab2c:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800ab30:	fff78713          	addi	a4,a5,-1
 800ab34:	0812a7b7          	lui	a5,0x812a
 800ab38:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ab3c:	4387a783          	lw	a5,1080(a5)
 800ab40:	97ba                	add	a5,a5,a4
 800ab42:	17f9                	addi	a5,a5,-2
 800ab44:	85be                	mv	a1,a5
 800ab46:	18007537          	lui	a0,0x18007
 800ab4a:	aaffa0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
				node.arr_adjust_flag = 5;
 800ab4e:	0812a7b7          	lui	a5,0x812a
 800ab52:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ab56:	4715                	li	a4,5
 800ab58:	44e7a023          	sw	a4,1088(a5)
			}
			else
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
			}
			break;
 800ab5c:	afbd                	j	800b2da <start_UWB_TR+0xada>
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 800ab5e:	081197b7          	lui	a5,0x8119
 800ab62:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800ab66:	17fd                	addi	a5,a5,-1
 800ab68:	85be                	mv	a1,a5
 800ab6a:	18007537          	lui	a0,0x18007
 800ab6e:	a8bfa0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
			break;
 800ab72:	a7a5                	j	800b2da <start_UWB_TR+0xada>
		case NODE_STATE_RUNNING :
			if(node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800ab74:	0812a7b7          	lui	a5,0x812a
 800ab78:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ab7c:	0027c703          	lbu	a4,2(a5)
 800ab80:	4785                	li	a5,1
 800ab82:	02f71163          	bne	a4,a5,800aba4 <start_UWB_TR+0x3a4>
			{
				node.running_group_master_slot_cnt++;
 800ab86:	0812a7b7          	lui	a5,0x812a
 800ab8a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ab8e:	0127d783          	lhu	a5,18(a5)
 800ab92:	0785                	addi	a5,a5,1
 800ab94:	0807c733          	zext.h	a4,a5
 800ab98:	0812a7b7          	lui	a5,0x812a
 800ab9c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800aba0:	00e79923          	sh	a4,18(a5)
			}
	    	if(thmts_rx_frame.head.group_id ==0 && thmts_rx_frame.head.slot_id ==0 ) //
 800aba4:	081297b7          	lui	a5,0x8129
 800aba8:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800abac:	0037c783          	lbu	a5,3(a5)
 800abb0:	ef91                	bnez	a5,800abcc <start_UWB_TR+0x3cc>
 800abb2:	081297b7          	lui	a5,0x8129
 800abb6:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800abba:	0007c783          	lbu	a5,0(a5)
 800abbe:	e799                	bnez	a5,800abcc <start_UWB_TR+0x3cc>
	    	{
	    		node.running_group_master_slot_cnt = 0;
 800abc0:	0812a7b7          	lui	a5,0x812a
 800abc4:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800abc8:	00079923          	sh	zero,18(a5)
			{
				// memcpy(thmts_tx_frame.user_data, node.user_data, USER_DATA_LENGTH);
				// thmts_tx_frame.rx_stamp = thmts_tx_frame_rx_stamp;
				// write_thmts_bb_txbuff(&thmts_tx_frame + sizeof(thmts_uwbpacket_head_t), sizeof(thmts_uwbpacket_head_t) ,sizeof(thmts_ranging_packet_t)-sizeof(thmts_uwbpacket_head_t));
			}
			if(node.p_supfrm_desc->p_subfrm_descs[node.curr_subfrm_idx].subfrm_type != IDLE_FRAME)
 800abcc:	0812a7b7          	lui	a5,0x812a
 800abd0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800abd4:	43dc                	lw	a5,4(a5)
 800abd6:	43d8                	lw	a4,4(a5)
 800abd8:	0812a7b7          	lui	a5,0x812a
 800abdc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800abe0:	00a7c783          	lbu	a5,10(a5)
 800abe4:	86be                	mv	a3,a5
 800abe6:	478d                	li	a5,3
 800abe8:	02f687b3          	mul	a5,a3,a5
 800abec:	97ba                	add	a5,a5,a4
 800abee:	0027c703          	lbu	a4,2(a5)
 800abf2:	4791                	li	a5,4
 800abf4:	34f70463          	beq	a4,a5,800af3c <start_UWB_TR+0x73c>
			{
				if(node.curr_slot_idx == node.dev_id)
 800abf8:	0812a7b7          	lui	a5,0x812a
 800abfc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ac00:	0097c703          	lbu	a4,9(a5)
 800ac04:	0812a7b7          	lui	a5,0x812a
 800ac08:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ac0c:	0007c783          	lbu	a5,0(a5)
 800ac10:	30f71b63          	bne	a4,a5,800af26 <start_UWB_TR+0x726>
				{
					//BB_TX_MODULE_POWER_DOWN;
					BB_TX_MODULE_POWER_ON;
 800ac14:	4681                	li	a3,0
 800ac16:	02000613          	li	a2,32
 800ac1a:	4581                	li	a1,0
 800ac1c:	01fb07b7          	lui	a5,0x1fb0
 800ac20:	00478513          	addi	a0,a5,4 # 1fb0004 <__HEAP_SIZE+0x1faf804>
 800ac24:	4fd030ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
//					memcpy(thmts_tx_frame.user_data, node.user_data, USER_DATA_LENGTH);
					if(node.dev_id==0)
 800ac28:	0812a7b7          	lui	a5,0x812a
 800ac2c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ac30:	0007c783          	lbu	a5,0(a5)
 800ac34:	10079063          	bnez	a5,800ad34 <start_UWB_TR+0x534>
					{
						if(node.curr_subfrm_idx ==1 || node.curr_subfrm_idx ==2)
 800ac38:	0812a7b7          	lui	a5,0x812a
 800ac3c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ac40:	00a7c703          	lbu	a4,10(a5)
 800ac44:	4785                	li	a5,1
 800ac46:	00f70b63          	beq	a4,a5,800ac5c <start_UWB_TR+0x45c>
 800ac4a:	0812a7b7          	lui	a5,0x812a
 800ac4e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ac52:	00a7c703          	lbu	a4,10(a5)
 800ac56:	4789                	li	a5,2
 800ac58:	1af71a63          	bne	a4,a5,800ae0c <start_UWB_TR+0x60c>
						{
							thmts_tx_frame.rx_stamp = thmts_tx_frame_rx_stamp[node.curr_subfrm_idx-1];
 800ac5c:	0812a7b7          	lui	a5,0x812a
 800ac60:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ac64:	00a7c783          	lbu	a5,10(a5)
 800ac68:	17fd                	addi	a5,a5,-1
 800ac6a:	0812a737          	lui	a4,0x812a
 800ac6e:	52070713          	addi	a4,a4,1312 # 812a520 <thmts_tx_frame_rx_stamp>
 800ac72:	078e                	slli	a5,a5,0x3
 800ac74:	97ba                	add	a5,a5,a4
 800ac76:	4390                	lw	a2,0(a5)
 800ac78:	43d4                	lw	a3,4(a5)
 800ac7a:	081297b7          	lui	a5,0x8129
 800ac7e:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800ac82:	0ff67513          	zext.b	a0,a2
 800ac86:	0167c703          	lbu	a4,22(a5)
 800ac8a:	8b01                	andi	a4,a4,0
 800ac8c:	85ba                	mv	a1,a4
 800ac8e:	872a                	mv	a4,a0
 800ac90:	8f4d                	or	a4,a4,a1
 800ac92:	00e78b23          	sb	a4,22(a5)
 800ac96:	00865713          	srli	a4,a2,0x8
 800ac9a:	0ff77513          	zext.b	a0,a4
 800ac9e:	0177c703          	lbu	a4,23(a5)
 800aca2:	8b01                	andi	a4,a4,0
 800aca4:	85ba                	mv	a1,a4
 800aca6:	872a                	mv	a4,a0
 800aca8:	8f4d                	or	a4,a4,a1
 800acaa:	00e78ba3          	sb	a4,23(a5)
 800acae:	01065713          	srli	a4,a2,0x10
 800acb2:	0ff77513          	zext.b	a0,a4
 800acb6:	0187c703          	lbu	a4,24(a5)
 800acba:	8b01                	andi	a4,a4,0
 800acbc:	85ba                	mv	a1,a4
 800acbe:	872a                	mv	a4,a0
 800acc0:	8f4d                	or	a4,a4,a1
 800acc2:	00e78c23          	sb	a4,24(a5)
 800acc6:	01865513          	srli	a0,a2,0x18
 800acca:	0197c703          	lbu	a4,25(a5)
 800acce:	8b01                	andi	a4,a4,0
 800acd0:	85ba                	mv	a1,a4
 800acd2:	872a                	mv	a4,a0
 800acd4:	8f4d                	or	a4,a4,a1
 800acd6:	00e78ca3          	sb	a4,25(a5)
 800acda:	0ff6f513          	zext.b	a0,a3
 800acde:	01a7c703          	lbu	a4,26(a5)
 800ace2:	8b01                	andi	a4,a4,0
 800ace4:	85ba                	mv	a1,a4
 800ace6:	872a                	mv	a4,a0
 800ace8:	8f4d                	or	a4,a4,a1
 800acea:	00e78d23          	sb	a4,26(a5)
 800acee:	0086d713          	srli	a4,a3,0x8
 800acf2:	0ff77513          	zext.b	a0,a4
 800acf6:	01b7c703          	lbu	a4,27(a5)
 800acfa:	8b01                	andi	a4,a4,0
 800acfc:	85ba                	mv	a1,a4
 800acfe:	872a                	mv	a4,a0
 800ad00:	8f4d                	or	a4,a4,a1
 800ad02:	00e78da3          	sb	a4,27(a5)
 800ad06:	0106d713          	srli	a4,a3,0x10
 800ad0a:	0ff77513          	zext.b	a0,a4
 800ad0e:	01c7c703          	lbu	a4,28(a5)
 800ad12:	8b01                	andi	a4,a4,0
 800ad14:	85ba                	mv	a1,a4
 800ad16:	872a                	mv	a4,a0
 800ad18:	8f4d                	or	a4,a4,a1
 800ad1a:	00e78e23          	sb	a4,28(a5)
 800ad1e:	0186d613          	srli	a2,a3,0x18
 800ad22:	01d7c703          	lbu	a4,29(a5)
 800ad26:	8b01                	andi	a4,a4,0
 800ad28:	86ba                	mv	a3,a4
 800ad2a:	8732                	mv	a4,a2
 800ad2c:	8f55                	or	a4,a4,a3
 800ad2e:	00e78ea3          	sb	a4,29(a5)
 800ad32:	a8e9                	j	800ae0c <start_UWB_TR+0x60c>
						}
					}
					else
					{
						thmts_tx_frame.rx_stamp = thmts_tx_frame_rx_stamp[node.curr_subfrm_idx];
 800ad34:	0812a7b7          	lui	a5,0x812a
 800ad38:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ad3c:	00a7c783          	lbu	a5,10(a5)
 800ad40:	86be                	mv	a3,a5
 800ad42:	0812a7b7          	lui	a5,0x812a
 800ad46:	52078713          	addi	a4,a5,1312 # 812a520 <thmts_tx_frame_rx_stamp>
 800ad4a:	00369793          	slli	a5,a3,0x3
 800ad4e:	97ba                	add	a5,a5,a4
 800ad50:	4390                	lw	a2,0(a5)
 800ad52:	43d4                	lw	a3,4(a5)
 800ad54:	081297b7          	lui	a5,0x8129
 800ad58:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800ad5c:	0ff67513          	zext.b	a0,a2
 800ad60:	0167c703          	lbu	a4,22(a5)
 800ad64:	8b01                	andi	a4,a4,0
 800ad66:	85ba                	mv	a1,a4
 800ad68:	872a                	mv	a4,a0
 800ad6a:	8f4d                	or	a4,a4,a1
 800ad6c:	00e78b23          	sb	a4,22(a5)
 800ad70:	00865713          	srli	a4,a2,0x8
 800ad74:	0ff77513          	zext.b	a0,a4
 800ad78:	0177c703          	lbu	a4,23(a5)
 800ad7c:	8b01                	andi	a4,a4,0
 800ad7e:	85ba                	mv	a1,a4
 800ad80:	872a                	mv	a4,a0
 800ad82:	8f4d                	or	a4,a4,a1
 800ad84:	00e78ba3          	sb	a4,23(a5)
 800ad88:	01065713          	srli	a4,a2,0x10
 800ad8c:	0ff77513          	zext.b	a0,a4
 800ad90:	0187c703          	lbu	a4,24(a5)
 800ad94:	8b01                	andi	a4,a4,0
 800ad96:	85ba                	mv	a1,a4
 800ad98:	872a                	mv	a4,a0
 800ad9a:	8f4d                	or	a4,a4,a1
 800ad9c:	00e78c23          	sb	a4,24(a5)
 800ada0:	01865513          	srli	a0,a2,0x18
 800ada4:	0197c703          	lbu	a4,25(a5)
 800ada8:	8b01                	andi	a4,a4,0
 800adaa:	85ba                	mv	a1,a4
 800adac:	872a                	mv	a4,a0
 800adae:	8f4d                	or	a4,a4,a1
 800adb0:	00e78ca3          	sb	a4,25(a5)
 800adb4:	0ff6f513          	zext.b	a0,a3
 800adb8:	01a7c703          	lbu	a4,26(a5)
 800adbc:	8b01                	andi	a4,a4,0
 800adbe:	85ba                	mv	a1,a4
 800adc0:	872a                	mv	a4,a0
 800adc2:	8f4d                	or	a4,a4,a1
 800adc4:	00e78d23          	sb	a4,26(a5)
 800adc8:	0086d713          	srli	a4,a3,0x8
 800adcc:	0ff77513          	zext.b	a0,a4
 800add0:	01b7c703          	lbu	a4,27(a5)
 800add4:	8b01                	andi	a4,a4,0
 800add6:	85ba                	mv	a1,a4
 800add8:	872a                	mv	a4,a0
 800adda:	8f4d                	or	a4,a4,a1
 800addc:	00e78da3          	sb	a4,27(a5)
 800ade0:	0106d713          	srli	a4,a3,0x10
 800ade4:	0ff77513          	zext.b	a0,a4
 800ade8:	01c7c703          	lbu	a4,28(a5)
 800adec:	8b01                	andi	a4,a4,0
 800adee:	85ba                	mv	a1,a4
 800adf0:	872a                	mv	a4,a0
 800adf2:	8f4d                	or	a4,a4,a1
 800adf4:	00e78e23          	sb	a4,28(a5)
 800adf8:	0186d613          	srli	a2,a3,0x18
 800adfc:	01d7c703          	lbu	a4,29(a5)
 800ae00:	8b01                	andi	a4,a4,0
 800ae02:	86ba                	mv	a3,a4
 800ae04:	8732                	mv	a4,a2
 800ae06:	8f55                	or	a4,a4,a3
 800ae08:	00e78ea3          	sb	a4,29(a5)
					}
					thmts_tx_frame.master_pps_time = pps_adjust.master_pps_time_last;
 800ae0c:	081217b7          	lui	a5,0x8121
 800ae10:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800ae14:	0717c703          	lbu	a4,113(a5)
 800ae18:	0727c583          	lbu	a1,114(a5)
 800ae1c:	05a2                	slli	a1,a1,0x8
 800ae1e:	8f4d                	or	a4,a4,a1
 800ae20:	0737c583          	lbu	a1,115(a5)
 800ae24:	05c2                	slli	a1,a1,0x10
 800ae26:	8f4d                	or	a4,a4,a1
 800ae28:	0747c583          	lbu	a1,116(a5)
 800ae2c:	05e2                	slli	a1,a1,0x18
 800ae2e:	8f4d                	or	a4,a4,a1
 800ae30:	863a                	mv	a2,a4
 800ae32:	0757c703          	lbu	a4,117(a5)
 800ae36:	0767c583          	lbu	a1,118(a5)
 800ae3a:	05a2                	slli	a1,a1,0x8
 800ae3c:	8f4d                	or	a4,a4,a1
 800ae3e:	0777c583          	lbu	a1,119(a5)
 800ae42:	05c2                	slli	a1,a1,0x10
 800ae44:	8f4d                	or	a4,a4,a1
 800ae46:	0787c783          	lbu	a5,120(a5)
 800ae4a:	07e2                	slli	a5,a5,0x18
 800ae4c:	8fd9                	or	a5,a5,a4
 800ae4e:	86be                	mv	a3,a5
 800ae50:	081297b7          	lui	a5,0x8129
 800ae54:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800ae58:	0ff67513          	zext.b	a0,a2
 800ae5c:	00c7c703          	lbu	a4,12(a5)
 800ae60:	8b01                	andi	a4,a4,0
 800ae62:	85ba                	mv	a1,a4
 800ae64:	872a                	mv	a4,a0
 800ae66:	8f4d                	or	a4,a4,a1
 800ae68:	00e78623          	sb	a4,12(a5)
 800ae6c:	00865713          	srli	a4,a2,0x8
 800ae70:	0ff77513          	zext.b	a0,a4
 800ae74:	00d7c703          	lbu	a4,13(a5)
 800ae78:	8b01                	andi	a4,a4,0
 800ae7a:	85ba                	mv	a1,a4
 800ae7c:	872a                	mv	a4,a0
 800ae7e:	8f4d                	or	a4,a4,a1
 800ae80:	00e786a3          	sb	a4,13(a5)
 800ae84:	01065713          	srli	a4,a2,0x10
 800ae88:	0ff77513          	zext.b	a0,a4
 800ae8c:	00e7c703          	lbu	a4,14(a5)
 800ae90:	8b01                	andi	a4,a4,0
 800ae92:	85ba                	mv	a1,a4
 800ae94:	872a                	mv	a4,a0
 800ae96:	8f4d                	or	a4,a4,a1
 800ae98:	00e78723          	sb	a4,14(a5)
 800ae9c:	01865513          	srli	a0,a2,0x18
 800aea0:	00f7c703          	lbu	a4,15(a5)
 800aea4:	8b01                	andi	a4,a4,0
 800aea6:	85ba                	mv	a1,a4
 800aea8:	872a                	mv	a4,a0
 800aeaa:	8f4d                	or	a4,a4,a1
 800aeac:	00e787a3          	sb	a4,15(a5)
 800aeb0:	0ff6f513          	zext.b	a0,a3
 800aeb4:	0107c703          	lbu	a4,16(a5)
 800aeb8:	8b01                	andi	a4,a4,0
 800aeba:	85ba                	mv	a1,a4
 800aebc:	872a                	mv	a4,a0
 800aebe:	8f4d                	or	a4,a4,a1
 800aec0:	00e78823          	sb	a4,16(a5)
 800aec4:	0086d713          	srli	a4,a3,0x8
 800aec8:	0ff77513          	zext.b	a0,a4
 800aecc:	0117c703          	lbu	a4,17(a5)
 800aed0:	8b01                	andi	a4,a4,0
 800aed2:	85ba                	mv	a1,a4
 800aed4:	872a                	mv	a4,a0
 800aed6:	8f4d                	or	a4,a4,a1
 800aed8:	00e788a3          	sb	a4,17(a5)
 800aedc:	0106d713          	srli	a4,a3,0x10
 800aee0:	0ff77513          	zext.b	a0,a4
 800aee4:	0127c703          	lbu	a4,18(a5)
 800aee8:	8b01                	andi	a4,a4,0
 800aeea:	85ba                	mv	a1,a4
 800aeec:	872a                	mv	a4,a0
 800aeee:	8f4d                	or	a4,a4,a1
 800aef0:	00e78923          	sb	a4,18(a5)
 800aef4:	0186d613          	srli	a2,a3,0x18
 800aef8:	0137c703          	lbu	a4,19(a5)
 800aefc:	8b01                	andi	a4,a4,0
 800aefe:	86ba                	mv	a3,a4
 800af00:	8732                	mv	a4,a2
 800af02:	8f55                	or	a4,a4,a3
 800af04:	00e789a3          	sb	a4,19(a5)
//					write_thmts_bb_txbuff(&thmts_tx_frame + sizeof(thmts_uwbpacket_head_t), sizeof(thmts_uwbpacket_head_t) ,sizeof(thmts_ranging_packet_t)-sizeof(thmts_uwbpacket_head_t));
					start_thmts_tx(&node, &thmts_phycfg, &thmts_tx_frame);
 800af08:	081297b7          	lui	a5,0x8129
 800af0c:	47078613          	addi	a2,a5,1136 # 8129470 <thmts_tx_frame>
 800af10:	081137b7          	lui	a5,0x8113
 800af14:	39478593          	addi	a1,a5,916 # 8113394 <thmts_phycfg>
 800af18:	0812a7b7          	lui	a5,0x812a
 800af1c:	bd878513          	addi	a0,a5,-1064 # 8129bd8 <node>
 800af20:	49a060ef          	jal	ra,80113ba <start_thmts_tx>
 800af24:	ae15                	j	800b258 <start_UWB_TR+0xa58>
//				);

				}
				else
				{
					start_thmts_rx(&node, &thmts_phycfg);
 800af26:	081137b7          	lui	a5,0x8113
 800af2a:	39478593          	addi	a1,a5,916 # 8113394 <thmts_phycfg>
 800af2e:	0812a7b7          	lui	a5,0x812a
 800af32:	bd878513          	addi	a0,a5,-1064 # 8129bd8 <node>
 800af36:	64a060ef          	jal	ra,8011580 <start_thmts_rx>
 800af3a:	ae39                	j	800b258 <start_UWB_TR+0xa58>
				}
			}
			else
			{
				if (node.curr_subfrm_idx == 3 && node.curr_slot_idx == 0)
 800af3c:	0812a7b7          	lui	a5,0x812a
 800af40:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800af44:	00a7c703          	lbu	a4,10(a5)
 800af48:	478d                	li	a5,3
 800af4a:	30f71763          	bne	a4,a5,800b258 <start_UWB_TR+0xa58>
 800af4e:	0812a7b7          	lui	a5,0x812a
 800af52:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800af56:	0097c783          	lbu	a5,9(a5)
 800af5a:	2e079f63          	bnez	a5,800b258 <start_UWB_TR+0xa58>
				{
					node.user_data_frm_cnt++;
 800af5e:	0812a7b7          	lui	a5,0x812a
 800af62:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800af66:	41c7a783          	lw	a5,1052(a5)
 800af6a:	00178713          	addi	a4,a5,1
 800af6e:	0812a7b7          	lui	a5,0x812a
 800af72:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800af76:	40e7ae23          	sw	a4,1052(a5)
					if(node.user_data_rx_valid == 0){
 800af7a:	0812a7b7          	lui	a5,0x812a
 800af7e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800af82:	4167c783          	lbu	a5,1046(a5)
 800af86:	ef99                	bnez	a5,800afa4 <start_UWB_TR+0x7a4>
						node.user_data_invalid_frm_cnt++;
 800af88:	0812a7b7          	lui	a5,0x812a
 800af8c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800af90:	4207a783          	lw	a5,1056(a5)
 800af94:	00178713          	addi	a4,a5,1
 800af98:	0812a7b7          	lui	a5,0x812a
 800af9c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800afa0:	42e7a023          	sw	a4,1056(a5)
					}
					int FER = node.user_data_invalid_frm_cnt * 100 / node.user_data_frm_cnt;
 800afa4:	0812a7b7          	lui	a5,0x812a
 800afa8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800afac:	4207a703          	lw	a4,1056(a5)
 800afb0:	06400793          	li	a5,100
 800afb4:	02f70733          	mul	a4,a4,a5
 800afb8:	0812a7b7          	lui	a5,0x812a
 800afbc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800afc0:	41c7a783          	lw	a5,1052(a5)
 800afc4:	02f757b3          	divu	a5,a4,a5
 800afc8:	fef42223          	sw	a5,-28(s0)
//					txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf2[txPoint_buff], "frame cnt =%d , user_data_rx_valid = %d , user_data_frm_cnt = %d , user_data_invalid_frm_cnt = %d, FER = %d%% \r\n",
//							node.user_data_cnt, node.user_data_rx_valid, node.user_data_frm_cnt, node.user_data_invalid_frm_cnt, FER);

					if (SWITCH_THMTS_RANGE_AND_DATA_T)
 800afcc:	081197b7          	lui	a5,0x8119
 800afd0:	73f7c783          	lbu	a5,1855(a5) # 811973f <SWITCH_THMTS_RANGE_AND_DATA_T>
 800afd4:	24078663          	beqz	a5,800b220 <start_UWB_TR+0xa20>
					{
						thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800afd8:	4525                	li	a0,9
 800afda:	ef4f60ef          	jal	ra,80016ce <pvPortMalloc>
 800afde:	87aa                	mv	a5,a0
 800afe0:	fcf42e23          	sw	a5,-36(s0)
						ptMsg->msg_id      = 1;
 800afe4:	fdc42783          	lw	a5,-36(s0)
 800afe8:	4705                	li	a4,1
 800afea:	00e78123          	sb	a4,2(a5)
						ptMsg->msg_type    = TYPE_THMTS_RANGE_AND_DATA_T;   // SLOT info
 800afee:	fdc42783          	lw	a5,-36(s0)
 800aff2:	f9500713          	li	a4,-107
 800aff6:	00e78023          	sb	a4,0(a5)
						ptMsg->msg_status  = 1;
 800affa:	fdc42783          	lw	a5,-36(s0)
 800affe:	4705                	li	a4,1
 800b000:	00e780a3          	sb	a4,1(a5)
						ptMsg->msg_length  = sizeof(thmts_range_and_data_t);
 800b004:	fdc42783          	lw	a5,-36(s0)
 800b008:	0037c703          	lbu	a4,3(a5)
 800b00c:	8b01                	andi	a4,a4,0
 800b00e:	00e76713          	ori	a4,a4,14
 800b012:	00e781a3          	sb	a4,3(a5)
 800b016:	0047c703          	lbu	a4,4(a5)
 800b01a:	8b01                	andi	a4,a4,0
 800b01c:	00276713          	ori	a4,a4,2
 800b020:	00e78223          	sb	a4,4(a5)

						memcpy(range_and_data_info.data,node.user_data_rx,USER_DATA_LENGTH*sizeof(node.user_data[0]));
 800b024:	0812a7b7          	lui	a5,0x812a
 800b028:	7dc78713          	addi	a4,a5,2012 # 812a7dc <range_and_data_info>
 800b02c:	0812a7b7          	lui	a5,0x812a
 800b030:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b034:	0739                	addi	a4,a4,14
 800b036:	21678793          	addi	a5,a5,534
 800b03a:	20000693          	li	a3,512
 800b03e:	8636                	mv	a2,a3
 800b040:	85be                	mv	a1,a5
 800b042:	853a                	mv	a0,a4
 800b044:	3a40b0ef          	jal	ra,80163e8 <memcpy>
						range_and_data_info.data_valid = node.user_data_rx_valid;
 800b048:	0812a7b7          	lui	a5,0x812a
 800b04c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b050:	4167c703          	lbu	a4,1046(a5)
 800b054:	0812a7b7          	lui	a5,0x812a
 800b058:	7dc78793          	addi	a5,a5,2012 # 812a7dc <range_and_data_info>
 800b05c:	00e782a3          	sb	a4,5(a5)
						range_and_data_info.frame_cnt = node.user_data_cnt;
 800b060:	0812a7b7          	lui	a5,0x812a
 800b064:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b068:	4187a703          	lw	a4,1048(a5)
 800b06c:	0812a7b7          	lui	a5,0x812a
 800b070:	7dc78793          	addi	a5,a5,2012 # 812a7dc <range_and_data_info>
 800b074:	0ff77593          	zext.b	a1,a4
 800b078:	0007c683          	lbu	a3,0(a5)
 800b07c:	8a81                	andi	a3,a3,0
 800b07e:	8636                	mv	a2,a3
 800b080:	86ae                	mv	a3,a1
 800b082:	8ed1                	or	a3,a3,a2
 800b084:	00d78023          	sb	a3,0(a5)
 800b088:	00875693          	srli	a3,a4,0x8
 800b08c:	0ff6f593          	zext.b	a1,a3
 800b090:	0017c683          	lbu	a3,1(a5)
 800b094:	8a81                	andi	a3,a3,0
 800b096:	8636                	mv	a2,a3
 800b098:	86ae                	mv	a3,a1
 800b09a:	8ed1                	or	a3,a3,a2
 800b09c:	00d780a3          	sb	a3,1(a5)
 800b0a0:	01075693          	srli	a3,a4,0x10
 800b0a4:	0ff6f593          	zext.b	a1,a3
 800b0a8:	0027c683          	lbu	a3,2(a5)
 800b0ac:	8a81                	andi	a3,a3,0
 800b0ae:	8636                	mv	a2,a3
 800b0b0:	86ae                	mv	a3,a1
 800b0b2:	8ed1                	or	a3,a3,a2
 800b0b4:	00d78123          	sb	a3,2(a5)
 800b0b8:	01875613          	srli	a2,a4,0x18
 800b0bc:	0037c703          	lbu	a4,3(a5)
 800b0c0:	8b01                	andi	a4,a4,0
 800b0c2:	86ba                	mv	a3,a4
 800b0c4:	8732                	mv	a4,a2
 800b0c6:	8f55                	or	a4,a4,a3
 800b0c8:	00e781a3          	sb	a4,3(a5)
						range_and_data_info.tof_valid = check_valid;
 800b0cc:	081197b7          	lui	a5,0x8119
 800b0d0:	6da7c703          	lbu	a4,1754(a5) # 81196da <check_valid>
 800b0d4:	0812a7b7          	lui	a5,0x812a
 800b0d8:	7dc78793          	addi	a5,a5,2012 # 812a7dc <range_and_data_info>
 800b0dc:	00e78223          	sb	a4,4(a5)
						range_and_data_info.tof_value = tof_double_cm;
 800b0e0:	081197b7          	lui	a5,0x8119
 800b0e4:	7107a603          	lw	a2,1808(a5) # 8119710 <tof_double_cm>
 800b0e8:	7147a683          	lw	a3,1812(a5)
 800b0ec:	0812a7b7          	lui	a5,0x812a
 800b0f0:	7dc78793          	addi	a5,a5,2012 # 812a7dc <range_and_data_info>
 800b0f4:	0ff67513          	zext.b	a0,a2
 800b0f8:	0067c703          	lbu	a4,6(a5)
 800b0fc:	8b01                	andi	a4,a4,0
 800b0fe:	85ba                	mv	a1,a4
 800b100:	872a                	mv	a4,a0
 800b102:	8f4d                	or	a4,a4,a1
 800b104:	00e78323          	sb	a4,6(a5)
 800b108:	00865713          	srli	a4,a2,0x8
 800b10c:	0ff77513          	zext.b	a0,a4
 800b110:	0077c703          	lbu	a4,7(a5)
 800b114:	8b01                	andi	a4,a4,0
 800b116:	85ba                	mv	a1,a4
 800b118:	872a                	mv	a4,a0
 800b11a:	8f4d                	or	a4,a4,a1
 800b11c:	00e783a3          	sb	a4,7(a5)
 800b120:	01065713          	srli	a4,a2,0x10
 800b124:	0ff77513          	zext.b	a0,a4
 800b128:	0087c703          	lbu	a4,8(a5)
 800b12c:	8b01                	andi	a4,a4,0
 800b12e:	85ba                	mv	a1,a4
 800b130:	872a                	mv	a4,a0
 800b132:	8f4d                	or	a4,a4,a1
 800b134:	00e78423          	sb	a4,8(a5)
 800b138:	01865513          	srli	a0,a2,0x18
 800b13c:	0097c703          	lbu	a4,9(a5)
 800b140:	8b01                	andi	a4,a4,0
 800b142:	85ba                	mv	a1,a4
 800b144:	872a                	mv	a4,a0
 800b146:	8f4d                	or	a4,a4,a1
 800b148:	00e784a3          	sb	a4,9(a5)
 800b14c:	0ff6f513          	zext.b	a0,a3
 800b150:	00a7c703          	lbu	a4,10(a5)
 800b154:	8b01                	andi	a4,a4,0
 800b156:	85ba                	mv	a1,a4
 800b158:	872a                	mv	a4,a0
 800b15a:	8f4d                	or	a4,a4,a1
 800b15c:	00e78523          	sb	a4,10(a5)
 800b160:	0086d713          	srli	a4,a3,0x8
 800b164:	0ff77513          	zext.b	a0,a4
 800b168:	00b7c703          	lbu	a4,11(a5)
 800b16c:	8b01                	andi	a4,a4,0
 800b16e:	85ba                	mv	a1,a4
 800b170:	872a                	mv	a4,a0
 800b172:	8f4d                	or	a4,a4,a1
 800b174:	00e785a3          	sb	a4,11(a5)
 800b178:	0106d713          	srli	a4,a3,0x10
 800b17c:	0ff77513          	zext.b	a0,a4
 800b180:	00c7c703          	lbu	a4,12(a5)
 800b184:	8b01                	andi	a4,a4,0
 800b186:	85ba                	mv	a1,a4
 800b188:	872a                	mv	a4,a0
 800b18a:	8f4d                	or	a4,a4,a1
 800b18c:	00e78623          	sb	a4,12(a5)
 800b190:	0186d613          	srli	a2,a3,0x18
 800b194:	00d7c703          	lbu	a4,13(a5)
 800b198:	8b01                	andi	a4,a4,0
 800b19a:	86ba                	mv	a3,a4
 800b19c:	8732                	mv	a4,a2
 800b19e:	8f55                	or	a4,a4,a3
 800b1a0:	00e786a3          	sb	a4,13(a5)

						ptMsg->msg_ptr     = &range_and_data_info;
 800b1a4:	fdc42783          	lw	a5,-36(s0)
 800b1a8:	0812a737          	lui	a4,0x812a
 800b1ac:	7dc70713          	addi	a4,a4,2012 # 812a7dc <range_and_data_info>
 800b1b0:	0ff77593          	zext.b	a1,a4
 800b1b4:	0057c683          	lbu	a3,5(a5)
 800b1b8:	8a81                	andi	a3,a3,0
 800b1ba:	8636                	mv	a2,a3
 800b1bc:	86ae                	mv	a3,a1
 800b1be:	8ed1                	or	a3,a3,a2
 800b1c0:	00d782a3          	sb	a3,5(a5)
 800b1c4:	00875693          	srli	a3,a4,0x8
 800b1c8:	0ff6f593          	zext.b	a1,a3
 800b1cc:	0067c683          	lbu	a3,6(a5)
 800b1d0:	8a81                	andi	a3,a3,0
 800b1d2:	8636                	mv	a2,a3
 800b1d4:	86ae                	mv	a3,a1
 800b1d6:	8ed1                	or	a3,a3,a2
 800b1d8:	00d78323          	sb	a3,6(a5)
 800b1dc:	01075693          	srli	a3,a4,0x10
 800b1e0:	0ff6f593          	zext.b	a1,a3
 800b1e4:	0077c683          	lbu	a3,7(a5)
 800b1e8:	8a81                	andi	a3,a3,0
 800b1ea:	8636                	mv	a2,a3
 800b1ec:	86ae                	mv	a3,a1
 800b1ee:	8ed1                	or	a3,a3,a2
 800b1f0:	00d783a3          	sb	a3,7(a5)
 800b1f4:	01875613          	srli	a2,a4,0x18
 800b1f8:	0087c703          	lbu	a4,8(a5)
 800b1fc:	8b01                	andi	a4,a4,0
 800b1fe:	86ba                	mv	a3,a4
 800b200:	8732                	mv	a4,a2
 800b202:	8f55                	or	a4,a4,a3
 800b204:	00e78423          	sb	a4,8(a5)
						xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800b208:	081197b7          	lui	a5,0x8119
 800b20c:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800b210:	fdc40593          	addi	a1,s0,-36
 800b214:	4701                	li	a4,0
 800b216:	567d                	li	a2,-1
 800b218:	56fd                	li	a3,-1
 800b21a:	853e                	mv	a0,a5
 800b21c:	ce1f60ef          	jal	ra,8001efc <xQueueGenericSend>
					}
					node.user_data_rx_valid = 0;
 800b220:	0812a7b7          	lui	a5,0x812a
 800b224:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b228:	40078b23          	sb	zero,1046(a5)
					if(node.user_data_frm_cnt == 100)
 800b22c:	0812a7b7          	lui	a5,0x812a
 800b230:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b234:	41c7a703          	lw	a4,1052(a5)
 800b238:	06400793          	li	a5,100
 800b23c:	00f71e63          	bne	a4,a5,800b258 <start_UWB_TR+0xa58>
					{
						node.user_data_frm_cnt = 0;
 800b240:	0812a7b7          	lui	a5,0x812a
 800b244:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b248:	4007ae23          	sw	zero,1052(a5)
						node.user_data_invalid_frm_cnt = 0;
 800b24c:	0812a7b7          	lui	a5,0x812a
 800b250:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b254:	4207a023          	sw	zero,1056(a5)
					}
				}
			}


			if(node.running_group_master_slot_cnt > 60) //
 800b258:	0812a7b7          	lui	a5,0x812a
 800b25c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b260:	0127d703          	lhu	a4,18(a5)
 800b264:	03c00793          	li	a5,60
 800b268:	00e7f963          	bgeu	a5,a4,800b27a <start_UWB_TR+0xa7a>
			{
				node.state = NODE_STATE_CONFIRM;
 800b26c:	0812a7b7          	lui	a5,0x812a
 800b270:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b274:	4709                	li	a4,2
 800b276:	00e78423          	sb	a4,8(a5)
			}

			///////////////////////////////////////
			///  0
			if(node.arr_adjust_flag == 4)
 800b27a:	0812a7b7          	lui	a5,0x812a
 800b27e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b282:	4407a703          	lw	a4,1088(a5)
 800b286:	4791                	li	a5,4
 800b288:	02f71d63          	bne	a4,a5,800b2c2 <start_UWB_TR+0xac2>
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1 + node.arr_adjust - 2);
 800b28c:	081197b7          	lui	a5,0x8119
 800b290:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800b294:	fff78713          	addi	a4,a5,-1
 800b298:	0812a7b7          	lui	a5,0x812a
 800b29c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b2a0:	4387a783          	lw	a5,1080(a5)
 800b2a4:	97ba                	add	a5,a5,a4
 800b2a6:	17f9                	addi	a5,a5,-2
 800b2a8:	85be                	mv	a1,a5
 800b2aa:	18007537          	lui	a0,0x18007
 800b2ae:	b4afa0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
				node.arr_adjust_flag = 5;
 800b2b2:	0812a7b7          	lui	a5,0x812a
 800b2b6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b2ba:	4715                	li	a4,5
 800b2bc:	44e7a023          	sw	a4,1088(a5)
			}
			else
			{
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
			}
			break;
 800b2c0:	a829                	j	800b2da <start_UWB_TR+0xada>
				Basic_Timer_AutoReloadValueConfig(BASIC_TIMER0 , TIMER_AAR - 1);
 800b2c2:	081197b7          	lui	a5,0x8119
 800b2c6:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800b2ca:	17fd                	addi	a5,a5,-1
 800b2cc:	85be                	mv	a1,a5
 800b2ce:	18007537          	lui	a0,0x18007
 800b2d2:	b26fa0ef          	jal	ra,80055f8 <Basic_Timer_AutoReloadValueConfig>
			break;
 800b2d6:	a011                	j	800b2da <start_UWB_TR+0xada>
			break;
 800b2d8:	0001                	nop
		default	: ;
	}

	if(node.p_supfrm_desc->p_subfrm_descs[node.curr_subfrm_idx].subfrm_type != IDLE_FRAME)
 800b2da:	0812a7b7          	lui	a5,0x812a
 800b2de:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b2e2:	43dc                	lw	a5,4(a5)
 800b2e4:	43d8                	lw	a4,4(a5)
 800b2e6:	0812a7b7          	lui	a5,0x812a
 800b2ea:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b2ee:	00a7c783          	lbu	a5,10(a5)
 800b2f2:	86be                	mv	a3,a5
 800b2f4:	478d                	li	a5,3
 800b2f6:	02f687b3          	mul	a5,a3,a5
 800b2fa:	97ba                	add	a5,a5,a4
 800b2fc:	0027c703          	lbu	a4,2(a5)
 800b300:	4791                	li	a5,4
 800b302:	04f70d63          	beq	a4,a5,800b35c <start_UWB_TR+0xb5c>
	{
		if(node.curr_slot_idx==2 || node.curr_slot_idx==3)
 800b306:	0812a7b7          	lui	a5,0x812a
 800b30a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b30e:	0097c703          	lbu	a4,9(a5)
 800b312:	4789                	li	a5,2
 800b314:	00f70b63          	beq	a4,a5,800b32a <start_UWB_TR+0xb2a>
 800b318:	0812a7b7          	lui	a5,0x812a
 800b31c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b320:	0097c703          	lbu	a4,9(a5)
 800b324:	478d                	li	a5,3
 800b326:	00f71763          	bne	a4,a5,800b334 <start_UWB_TR+0xb34>
		{
			rx_flag=0;
 800b32a:	081197b7          	lui	a5,0x8119
 800b32e:	6c078da3          	sb	zero,1755(a5) # 81196db <rx_flag>
 800b332:	a80d                	j	800b364 <start_UWB_TR+0xb64>
		}
		else if(node.curr_slot_idx != node.dev_id)
 800b334:	0812a7b7          	lui	a5,0x812a
 800b338:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b33c:	0097c703          	lbu	a4,9(a5)
 800b340:	0812a7b7          	lui	a5,0x812a
 800b344:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b348:	0007c783          	lbu	a5,0(a5)
 800b34c:	00f70c63          	beq	a4,a5,800b364 <start_UWB_TR+0xb64>
		{
			rx_flag=1;
 800b350:	081197b7          	lui	a5,0x8119
 800b354:	4705                	li	a4,1
 800b356:	6ce78da3          	sb	a4,1755(a5) # 81196db <rx_flag>
 800b35a:	a029                	j	800b364 <start_UWB_TR+0xb64>
		}
	}
	else
	{
		rx_flag=0;
 800b35c:	081197b7          	lui	a5,0x8119
 800b360:	6c078da3          	sb	zero,1755(a5) # 81196db <rx_flag>
	}



	// slot_id
	node.curr_slot_idx++;
 800b364:	0812a7b7          	lui	a5,0x812a
 800b368:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b36c:	0097c783          	lbu	a5,9(a5)
 800b370:	0785                	addi	a5,a5,1
 800b372:	0ff7f713          	zext.b	a4,a5
 800b376:	0812a7b7          	lui	a5,0x812a
 800b37a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b37e:	00e784a3          	sb	a4,9(a5)
	if (node.curr_slot_idx == node.p_supfrm_desc->p_subfrm_descs[node.curr_subfrm_idx].total_slot_num) {
 800b382:	0812a7b7          	lui	a5,0x812a
 800b386:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b38a:	0097c703          	lbu	a4,9(a5)
 800b38e:	0812a7b7          	lui	a5,0x812a
 800b392:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b396:	43dc                	lw	a5,4(a5)
 800b398:	43d4                	lw	a3,4(a5)
 800b39a:	0812a7b7          	lui	a5,0x812a
 800b39e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b3a2:	00a7c783          	lbu	a5,10(a5)
 800b3a6:	863e                	mv	a2,a5
 800b3a8:	478d                	li	a5,3
 800b3aa:	02f607b3          	mul	a5,a2,a5
 800b3ae:	97b6                	add	a5,a5,a3
 800b3b0:	0007c783          	lbu	a5,0(a5)
 800b3b4:	0cf71d63          	bne	a4,a5,800b48e <start_UWB_TR+0xc8e>
		node.curr_slot_idx = 0;
 800b3b8:	0812a7b7          	lui	a5,0x812a
 800b3bc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b3c0:	000784a3          	sb	zero,9(a5)
		node.curr_subfrm_idx++;
 800b3c4:	0812a7b7          	lui	a5,0x812a
 800b3c8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b3cc:	00a7c783          	lbu	a5,10(a5)
 800b3d0:	0785                	addi	a5,a5,1
 800b3d2:	0ff7f713          	zext.b	a4,a5
 800b3d6:	0812a7b7          	lui	a5,0x812a
 800b3da:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b3de:	00e78523          	sb	a4,10(a5)
		if (node.curr_subfrm_idx == node.p_supfrm_desc->total_subfrm_num) {
 800b3e2:	0812a7b7          	lui	a5,0x812a
 800b3e6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b3ea:	00a7c703          	lbu	a4,10(a5)
 800b3ee:	0812a7b7          	lui	a5,0x812a
 800b3f2:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b3f6:	43dc                	lw	a5,4(a5)
 800b3f8:	0017c783          	lbu	a5,1(a5)
 800b3fc:	08f71963          	bne	a4,a5,800b48e <start_UWB_TR+0xc8e>
			node.curr_subfrm_idx = 0;
 800b400:	0812a7b7          	lui	a5,0x812a
 800b404:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b408:	00078523          	sb	zero,10(a5)
			node.curr_frm_idx++;
 800b40c:	0812a7b7          	lui	a5,0x812a
 800b410:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b414:	00b7c783          	lbu	a5,11(a5)
 800b418:	0785                	addi	a5,a5,1
 800b41a:	0ff7f713          	zext.b	a4,a5
 800b41e:	0812a7b7          	lui	a5,0x812a
 800b422:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b426:	00e785a3          	sb	a4,11(a5)
			node.curr_user_data_frm_idx++;
 800b42a:	0812a7b7          	lui	a5,0x812a
 800b42e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b432:	00c7c783          	lbu	a5,12(a5)
 800b436:	0785                	addi	a5,a5,1
 800b438:	0ff7f713          	zext.b	a4,a5
 800b43c:	0812a7b7          	lui	a5,0x812a
 800b440:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b444:	00e78623          	sb	a4,12(a5)
			node.user_data_cnt++;
 800b448:	0812a7b7          	lui	a5,0x812a
 800b44c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b450:	4187a783          	lw	a5,1048(a5)
 800b454:	00178713          	addi	a4,a5,1
 800b458:	0812a7b7          	lui	a5,0x812a
 800b45c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b460:	40e7ac23          	sw	a4,1048(a5)
			if (node.curr_frm_idx == node.p_supfrm_desc->total_frm_num) {
 800b464:	0812a7b7          	lui	a5,0x812a
 800b468:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b46c:	00b7c703          	lbu	a4,11(a5)
 800b470:	0812a7b7          	lui	a5,0x812a
 800b474:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b478:	43dc                	lw	a5,4(a5)
 800b47a:	0007c783          	lbu	a5,0(a5)
 800b47e:	00f71863          	bne	a4,a5,800b48e <start_UWB_TR+0xc8e>
				node.curr_frm_idx = 0;
 800b482:	0812a7b7          	lui	a5,0x812a
 800b486:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b48a:	000785a3          	sb	zero,11(a5)
			}
		}
	}

	if(txPoint_buff > 0 )
 800b48e:	fec42783          	lw	a5,-20(s0)
 800b492:	cba9                	beqz	a5,800b4e4 <start_UWB_TR+0xce4>
	{
		ptMsg->msg_length  = txPoint_buff;
 800b494:	fe042783          	lw	a5,-32(s0)
 800b498:	fec42703          	lw	a4,-20(s0)
 800b49c:	08074733          	zext.h	a4,a4
 800b4a0:	0ff77593          	zext.b	a1,a4
 800b4a4:	0037c683          	lbu	a3,3(a5)
 800b4a8:	8a81                	andi	a3,a3,0
 800b4aa:	8636                	mv	a2,a3
 800b4ac:	86ae                	mv	a3,a1
 800b4ae:	8ed1                	or	a3,a3,a2
 800b4b0:	00d781a3          	sb	a3,3(a5)
 800b4b4:	8321                	srli	a4,a4,0x8
 800b4b6:	08074633          	zext.h	a2,a4
 800b4ba:	0047c703          	lbu	a4,4(a5)
 800b4be:	8b01                	andi	a4,a4,0
 800b4c0:	86ba                	mv	a3,a4
 800b4c2:	8732                	mv	a4,a2
 800b4c4:	8f55                	or	a4,a4,a3
 800b4c6:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800b4ca:	081197b7          	lui	a5,0x8119
 800b4ce:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800b4d2:	fe040593          	addi	a1,s0,-32
 800b4d6:	4701                	li	a4,0
 800b4d8:	567d                	li	a2,-1
 800b4da:	56fd                	li	a3,-1
 800b4dc:	853e                	mv	a0,a5
 800b4de:	a1ff60ef          	jal	ra,8001efc <xQueueGenericSend>
	else
	{
		vPortFree(ptMsg);
	}

}
 800b4e2:	a031                	j	800b4ee <start_UWB_TR+0xcee>
		vPortFree(ptMsg);
 800b4e4:	fe042783          	lw	a5,-32(s0)
 800b4e8:	853e                	mv	a0,a5
 800b4ea:	c0ef60ef          	jal	ra,80018f8 <vPortFree>
}
 800b4ee:	0001                	nop
 800b4f0:	50b2                	lw	ra,44(sp)
 800b4f2:	5422                	lw	s0,40(sp)
 800b4f4:	6145                	addi	sp,sp,48
 800b4f6:	8082                	ret

0800b4f8 <processUwbTx>:


void processUwbTx()
{
 800b4f8:	1101                	addi	sp,sp,-32
 800b4fa:	ce06                	sw	ra,28(sp)
 800b4fc:	cc22                	sw	s0,24(sp)
 800b4fe:	1000                	addi	s0,sp,32
	tx_complete = 0;
 800b500:	081197b7          	lui	a5,0x8119
 800b504:	6c078223          	sb	zero,1732(a5) # 81196c4 <tx_complete>

	RF_TX_POWER_DOWN;
 800b508:	4685                	li	a3,1
 800b50a:	4605                	li	a2,1
 800b50c:	4599                	li	a1,6
 800b50e:	00fe0537          	lui	a0,0xfe0
 800b512:	40e030ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

	PA_LNA_DISABLE;         //PALNA
 800b516:	0e500693          	li	a3,229
 800b51a:	4621                	li	a2,8
 800b51c:	45c1                	li	a1,16
 800b51e:	00fe0537          	lui	a0,0xfe0
 800b522:	3fe030ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

	clean_thmts_bb_tx();
 800b526:	4f9030ef          	jal	ra,800f21e <clean_thmts_bb_tx>

	BB_TX_MODULE_POWER_DOWN;
 800b52a:	56fd                	li	a3,-1
 800b52c:	02000613          	li	a2,32
 800b530:	4581                	li	a1,0
 800b532:	01fb07b7          	lui	a5,0x1fb0
 800b536:	00478513          	addi	a0,a5,4 # 1fb0004 <__HEAP_SIZE+0x1faf804>
 800b53a:	3e6030ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	//
	node.uwb_tx_busy = 0;
 800b53e:	0812a7b7          	lui	a5,0x812a
 800b542:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b546:	42078223          	sb	zero,1060(a5)

	switch (node.curr_subfrm_idx)
 800b54a:	0812a7b7          	lui	a5,0x812a
 800b54e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b552:	00a7c783          	lbu	a5,10(a5)
 800b556:	4709                	li	a4,2
 800b558:	10e78663          	beq	a5,a4,800b664 <processUwbTx+0x16c>
 800b55c:	4709                	li	a4,2
 800b55e:	18f74163          	blt	a4,a5,800b6e0 <processUwbTx+0x1e8>
 800b562:	c789                	beqz	a5,800b56c <processUwbTx+0x74>
 800b564:	4705                	li	a4,1
 800b566:	08e78163          	beq	a5,a4,800b5e8 <processUwbTx+0xf0>
		{
			node.trx_stamps_subfrm2_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
			break;
		}
		default:
			break;
 800b56a:	aa9d                	j	800b6e0 <processUwbTx+0x1e8>
			node.trx_stamps_subfrm0_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
 800b56c:	0812a7b7          	lui	a5,0x812a
 800b570:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b574:	0007c783          	lbu	a5,0(a5)
 800b578:	883e                	mv	a6,a5
 800b57a:	0812a7b7          	lui	a5,0x812a
 800b57e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b582:	0007c783          	lbu	a5,0(a5)
 800b586:	853e                	mv	a0,a5
 800b588:	081297b7          	lui	a5,0x8129
 800b58c:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800b590:	0047c703          	lbu	a4,4(a5)
 800b594:	0057c583          	lbu	a1,5(a5)
 800b598:	05a2                	slli	a1,a1,0x8
 800b59a:	8f4d                	or	a4,a4,a1
 800b59c:	0067c583          	lbu	a1,6(a5)
 800b5a0:	05c2                	slli	a1,a1,0x10
 800b5a2:	8f4d                	or	a4,a4,a1
 800b5a4:	0077c583          	lbu	a1,7(a5)
 800b5a8:	05e2                	slli	a1,a1,0x18
 800b5aa:	8f4d                	or	a4,a4,a1
 800b5ac:	863a                	mv	a2,a4
 800b5ae:	0087c703          	lbu	a4,8(a5)
 800b5b2:	0097c583          	lbu	a1,9(a5)
 800b5b6:	05a2                	slli	a1,a1,0x8
 800b5b8:	8f4d                	or	a4,a4,a1
 800b5ba:	00a7c583          	lbu	a1,10(a5)
 800b5be:	05c2                	slli	a1,a1,0x10
 800b5c0:	8f4d                	or	a4,a4,a1
 800b5c2:	00b7c783          	lbu	a5,11(a5)
 800b5c6:	07e2                	slli	a5,a5,0x18
 800b5c8:	8fd9                	or	a5,a5,a4
 800b5ca:	86be                	mv	a3,a5
 800b5cc:	0812a7b7          	lui	a5,0x812a
 800b5d0:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800b5d4:	00181793          	slli	a5,a6,0x1
 800b5d8:	97aa                	add	a5,a5,a0
 800b5da:	08878793          	addi	a5,a5,136
 800b5de:	078e                	slli	a5,a5,0x3
 800b5e0:	97ba                	add	a5,a5,a4
 800b5e2:	c790                	sw	a2,8(a5)
 800b5e4:	c7d4                	sw	a3,12(a5)
			break;
 800b5e6:	a8f5                	j	800b6e2 <processUwbTx+0x1ea>
			node.trx_stamps_subfrm1_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
 800b5e8:	0812a7b7          	lui	a5,0x812a
 800b5ec:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b5f0:	0007c783          	lbu	a5,0(a5)
 800b5f4:	883e                	mv	a6,a5
 800b5f6:	0812a7b7          	lui	a5,0x812a
 800b5fa:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b5fe:	0007c783          	lbu	a5,0(a5)
 800b602:	853e                	mv	a0,a5
 800b604:	081297b7          	lui	a5,0x8129
 800b608:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800b60c:	0047c703          	lbu	a4,4(a5)
 800b610:	0057c583          	lbu	a1,5(a5)
 800b614:	05a2                	slli	a1,a1,0x8
 800b616:	8f4d                	or	a4,a4,a1
 800b618:	0067c583          	lbu	a1,6(a5)
 800b61c:	05c2                	slli	a1,a1,0x10
 800b61e:	8f4d                	or	a4,a4,a1
 800b620:	0077c583          	lbu	a1,7(a5)
 800b624:	05e2                	slli	a1,a1,0x18
 800b626:	8f4d                	or	a4,a4,a1
 800b628:	863a                	mv	a2,a4
 800b62a:	0087c703          	lbu	a4,8(a5)
 800b62e:	0097c583          	lbu	a1,9(a5)
 800b632:	05a2                	slli	a1,a1,0x8
 800b634:	8f4d                	or	a4,a4,a1
 800b636:	00a7c583          	lbu	a1,10(a5)
 800b63a:	05c2                	slli	a1,a1,0x10
 800b63c:	8f4d                	or	a4,a4,a1
 800b63e:	00b7c783          	lbu	a5,11(a5)
 800b642:	07e2                	slli	a5,a5,0x18
 800b644:	8fd9                	or	a5,a5,a4
 800b646:	86be                	mv	a3,a5
 800b648:	0812a7b7          	lui	a5,0x812a
 800b64c:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800b650:	00181793          	slli	a5,a6,0x1
 800b654:	97aa                	add	a5,a5,a0
 800b656:	08c78793          	addi	a5,a5,140
 800b65a:	078e                	slli	a5,a5,0x3
 800b65c:	97ba                	add	a5,a5,a4
 800b65e:	c790                	sw	a2,8(a5)
 800b660:	c7d4                	sw	a3,12(a5)
			break;
 800b662:	a041                	j	800b6e2 <processUwbTx+0x1ea>
			node.trx_stamps_subfrm2_ping[node.dev_id][node.dev_id] = thmts_tx_frame.head.tx_stamp;
 800b664:	0812a7b7          	lui	a5,0x812a
 800b668:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b66c:	0007c783          	lbu	a5,0(a5)
 800b670:	883e                	mv	a6,a5
 800b672:	0812a7b7          	lui	a5,0x812a
 800b676:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b67a:	0007c783          	lbu	a5,0(a5)
 800b67e:	853e                	mv	a0,a5
 800b680:	081297b7          	lui	a5,0x8129
 800b684:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800b688:	0047c703          	lbu	a4,4(a5)
 800b68c:	0057c583          	lbu	a1,5(a5)
 800b690:	05a2                	slli	a1,a1,0x8
 800b692:	8f4d                	or	a4,a4,a1
 800b694:	0067c583          	lbu	a1,6(a5)
 800b698:	05c2                	slli	a1,a1,0x10
 800b69a:	8f4d                	or	a4,a4,a1
 800b69c:	0077c583          	lbu	a1,7(a5)
 800b6a0:	05e2                	slli	a1,a1,0x18
 800b6a2:	8f4d                	or	a4,a4,a1
 800b6a4:	863a                	mv	a2,a4
 800b6a6:	0087c703          	lbu	a4,8(a5)
 800b6aa:	0097c583          	lbu	a1,9(a5)
 800b6ae:	05a2                	slli	a1,a1,0x8
 800b6b0:	8f4d                	or	a4,a4,a1
 800b6b2:	00a7c583          	lbu	a1,10(a5)
 800b6b6:	05c2                	slli	a1,a1,0x10
 800b6b8:	8f4d                	or	a4,a4,a1
 800b6ba:	00b7c783          	lbu	a5,11(a5)
 800b6be:	07e2                	slli	a5,a5,0x18
 800b6c0:	8fd9                	or	a5,a5,a4
 800b6c2:	86be                	mv	a3,a5
 800b6c4:	0812a7b7          	lui	a5,0x812a
 800b6c8:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800b6cc:	00181793          	slli	a5,a6,0x1
 800b6d0:	97aa                	add	a5,a5,a0
 800b6d2:	09078793          	addi	a5,a5,144
 800b6d6:	078e                	slli	a5,a5,0x3
 800b6d8:	97ba                	add	a5,a5,a4
 800b6da:	c790                	sw	a2,8(a5)
 800b6dc:	c7d4                	sw	a3,12(a5)
			break;
 800b6de:	a011                	j	800b6e2 <processUwbTx+0x1ea>
			break;
 800b6e0:	0001                	nop
	}

	if(node.curr_subfrm_idx == 1)
 800b6e2:	0812a7b7          	lui	a5,0x812a
 800b6e6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b6ea:	00a7c703          	lbu	a4,10(a5)
 800b6ee:	4785                	li	a5,1
 800b6f0:	04f71a63          	bne	a4,a5,800b744 <processUwbTx+0x24c>
	{
		resp_tx_stamp_t = thmts_tx_frame.head.tx_stamp;
 800b6f4:	081297b7          	lui	a5,0x8129
 800b6f8:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800b6fc:	0047c703          	lbu	a4,4(a5)
 800b700:	0057c583          	lbu	a1,5(a5)
 800b704:	05a2                	slli	a1,a1,0x8
 800b706:	8f4d                	or	a4,a4,a1
 800b708:	0067c583          	lbu	a1,6(a5)
 800b70c:	05c2                	slli	a1,a1,0x10
 800b70e:	8f4d                	or	a4,a4,a1
 800b710:	0077c583          	lbu	a1,7(a5)
 800b714:	05e2                	slli	a1,a1,0x18
 800b716:	8f4d                	or	a4,a4,a1
 800b718:	863a                	mv	a2,a4
 800b71a:	0087c703          	lbu	a4,8(a5)
 800b71e:	0097c583          	lbu	a1,9(a5)
 800b722:	05a2                	slli	a1,a1,0x8
 800b724:	8f4d                	or	a4,a4,a1
 800b726:	00a7c583          	lbu	a1,10(a5)
 800b72a:	05c2                	slli	a1,a1,0x10
 800b72c:	8f4d                	or	a4,a4,a1
 800b72e:	00b7c783          	lbu	a5,11(a5)
 800b732:	07e2                	slli	a5,a5,0x18
 800b734:	8fd9                	or	a5,a5,a4
 800b736:	86be                	mv	a3,a5
 800b738:	081197b7          	lui	a5,0x8119
 800b73c:	70c7a023          	sw	a2,1792(a5) # 8119700 <resp_tx_stamp_t>
 800b740:	70d7a223          	sw	a3,1796(a5)
	}
	memset(&thmts_tx_frame,0,sizeof(thmts_tx_frame));
 800b744:	22200613          	li	a2,546
 800b748:	4581                	li	a1,0
 800b74a:	081297b7          	lui	a5,0x8129
 800b74e:	47078513          	addi	a0,a5,1136 # 8129470 <thmts_tx_frame>
 800b752:	5730a0ef          	jal	ra,80164c4 <memset>
	if(node.curr_subfrm_idx == 2)
 800b756:	0812a7b7          	lui	a5,0x812a
 800b75a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b75e:	00a7c703          	lbu	a4,10(a5)
 800b762:	4789                	li	a5,2
 800b764:	04f71d63          	bne	a4,a5,800b7be <processUwbTx+0x2c6>
	{
		for(int i = 0; i < USER_DATA_LENGTH; i++) {
 800b768:	fe042623          	sw	zero,-20(s0)
 800b76c:	a099                	j	800b7b2 <processUwbTx+0x2ba>
			node.user_data[i] = USER_DATA_LENGTH*node.user_data_cnt + i;
 800b76e:	0812a7b7          	lui	a5,0x812a
 800b772:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b776:	4187a783          	lw	a5,1048(a5)
 800b77a:	0807c7b3          	zext.h	a5,a5
 800b77e:	07a2                	slli	a5,a5,0x8
 800b780:	0807c733          	zext.h	a4,a5
 800b784:	fec42783          	lw	a5,-20(s0)
 800b788:	0807c7b3          	zext.h	a5,a5
 800b78c:	97ba                	add	a5,a5,a4
 800b78e:	0807c733          	zext.h	a4,a5
 800b792:	0812a7b7          	lui	a5,0x812a
 800b796:	bd878693          	addi	a3,a5,-1064 # 8129bd8 <node>
 800b79a:	fec42783          	lw	a5,-20(s0)
 800b79e:	07a1                	addi	a5,a5,8
 800b7a0:	0786                	slli	a5,a5,0x1
 800b7a2:	97b6                	add	a5,a5,a3
 800b7a4:	00e79323          	sh	a4,6(a5)
		for(int i = 0; i < USER_DATA_LENGTH; i++) {
 800b7a8:	fec42783          	lw	a5,-20(s0)
 800b7ac:	0785                	addi	a5,a5,1
 800b7ae:	fef42623          	sw	a5,-20(s0)
 800b7b2:	fec42703          	lw	a4,-20(s0)
 800b7b6:	0ff00793          	li	a5,255
 800b7ba:	fae7dae3          	bge	a5,a4,800b76e <processUwbTx+0x276>
		}
	}
	memcpy(thmts_tx_frame.user_data, node.user_data, USER_DATA_LENGTH*sizeof(node.user_data[0]));
 800b7be:	20000613          	li	a2,512
 800b7c2:	0812a7b7          	lui	a5,0x812a
 800b7c6:	bee78593          	addi	a1,a5,-1042 # 8129bee <node+0x16>
 800b7ca:	081297b7          	lui	a5,0x8129
 800b7ce:	48e78513          	addi	a0,a5,1166 # 812948e <thmts_tx_frame+0x1e>
 800b7d2:	4170a0ef          	jal	ra,80163e8 <memcpy>




	if (SWITCH_THMTS_TX_SLOT_INFO_T)
 800b7d6:	081197b7          	lui	a5,0x8119
 800b7da:	7387c783          	lbu	a5,1848(a5) # 8119738 <SWITCH_THMTS_TX_SLOT_INFO_T>
 800b7de:	c7e9                	beqz	a5,800b8a8 <processUwbTx+0x3b0>
	{
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800b7e0:	4525                	li	a0,9
 800b7e2:	eedf50ef          	jal	ra,80016ce <pvPortMalloc>
 800b7e6:	87aa                	mv	a5,a0
 800b7e8:	fef42423          	sw	a5,-24(s0)
		ptMsg->msg_id      = 1;
 800b7ec:	fe842783          	lw	a5,-24(s0)
 800b7f0:	4705                	li	a4,1
 800b7f2:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = TYPE_THMTS_TX_SLOT_INFO_T;   // SLOT info
 800b7f6:	fe842783          	lw	a5,-24(s0)
 800b7fa:	f9100713          	li	a4,-111
 800b7fe:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800b802:	fe842783          	lw	a5,-24(s0)
 800b806:	4705                	li	a4,1
 800b808:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_length  = sizeof(thmts_tx_slot_info_t);
 800b80c:	fe842783          	lw	a5,-24(s0)
 800b810:	0037c703          	lbu	a4,3(a5)
 800b814:	8b01                	andi	a4,a4,0
 800b816:	02c76713          	ori	a4,a4,44
 800b81a:	00e781a3          	sb	a4,3(a5)
 800b81e:	0047c703          	lbu	a4,4(a5)
 800b822:	8b01                	andi	a4,a4,0
 800b824:	00276713          	ori	a4,a4,2
 800b828:	00e78223          	sb	a4,4(a5)

		ptMsg->msg_ptr     = &TX_slot_info;
 800b82c:	fe842783          	lw	a5,-24(s0)
 800b830:	0812a737          	lui	a4,0x812a
 800b834:	5b070713          	addi	a4,a4,1456 # 812a5b0 <TX_slot_info>
 800b838:	0ff77593          	zext.b	a1,a4
 800b83c:	0057c683          	lbu	a3,5(a5)
 800b840:	8a81                	andi	a3,a3,0
 800b842:	8636                	mv	a2,a3
 800b844:	86ae                	mv	a3,a1
 800b846:	8ed1                	or	a3,a3,a2
 800b848:	00d782a3          	sb	a3,5(a5)
 800b84c:	00875693          	srli	a3,a4,0x8
 800b850:	0ff6f593          	zext.b	a1,a3
 800b854:	0067c683          	lbu	a3,6(a5)
 800b858:	8a81                	andi	a3,a3,0
 800b85a:	8636                	mv	a2,a3
 800b85c:	86ae                	mv	a3,a1
 800b85e:	8ed1                	or	a3,a3,a2
 800b860:	00d78323          	sb	a3,6(a5)
 800b864:	01075693          	srli	a3,a4,0x10
 800b868:	0ff6f593          	zext.b	a1,a3
 800b86c:	0077c683          	lbu	a3,7(a5)
 800b870:	8a81                	andi	a3,a3,0
 800b872:	8636                	mv	a2,a3
 800b874:	86ae                	mv	a3,a1
 800b876:	8ed1                	or	a3,a3,a2
 800b878:	00d783a3          	sb	a3,7(a5)
 800b87c:	01875613          	srli	a2,a4,0x18
 800b880:	0087c703          	lbu	a4,8(a5)
 800b884:	8b01                	andi	a4,a4,0
 800b886:	86ba                	mv	a3,a4
 800b888:	8732                	mv	a4,a2
 800b88a:	8f55                	or	a4,a4,a3
 800b88c:	00e78423          	sb	a4,8(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800b890:	081197b7          	lui	a5,0x8119
 800b894:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800b898:	fe840593          	addi	a1,s0,-24
 800b89c:	4701                	li	a4,0
 800b89e:	567d                	li	a2,-1
 800b8a0:	56fd                	li	a3,-1
 800b8a2:	853e                	mv	a0,a5
 800b8a4:	e58f60ef          	jal	ra,8001efc <xQueueGenericSend>
	}
}
 800b8a8:	0001                	nop
 800b8aa:	40f2                	lw	ra,28(sp)
 800b8ac:	4462                	lw	s0,24(sp)
 800b8ae:	6105                	addi	sp,sp,32
 800b8b0:	8082                	ret

0800b8b2 <processUwbRx>:




void processUwbRx()
{
 800b8b2:	d2010113          	addi	sp,sp,-736
 800b8b6:	2c112e23          	sw	ra,732(sp)
 800b8ba:	2c812c23          	sw	s0,728(sp)
 800b8be:	2d212a23          	sw	s2,724(sp)
 800b8c2:	2d312823          	sw	s3,720(sp)
 800b8c6:	2d412623          	sw	s4,716(sp)
 800b8ca:	2d512423          	sw	s5,712(sp)
 800b8ce:	1580                	addi	s0,sp,736
	uint32_t txPoint_buff = 0;
 800b8d0:	fc042c23          	sw	zero,-40(s0)
	uint32_t PHR_info_RX = 0;
 800b8d4:	fc042a23          	sw	zero,-44(s0)
	// 

	thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800b8d8:	4525                	li	a0,9
 800b8da:	df5f50ef          	jal	ra,80016ce <pvPortMalloc>
 800b8de:	87aa                	mv	a5,a0
 800b8e0:	faf42023          	sw	a5,-96(s0)
	ptMsg->msg_id      = 1;
 800b8e4:	fa042783          	lw	a5,-96(s0)
 800b8e8:	4705                	li	a4,1
 800b8ea:	00e78123          	sb	a4,2(a5)
	ptMsg->msg_type    = 0x41;
 800b8ee:	fa042783          	lw	a5,-96(s0)
 800b8f2:	04100713          	li	a4,65
 800b8f6:	00e78023          	sb	a4,0(a5)
	ptMsg->msg_status  = 1;
 800b8fa:	fa042783          	lw	a5,-96(s0)
 800b8fe:	4705                	li	a4,1
 800b900:	00e780a3          	sb	a4,1(a5)
	ptMsg->msg_ptr     = debug_ranging_buf;
 800b904:	fa042783          	lw	a5,-96(s0)
 800b908:	08125737          	lui	a4,0x8125
 800b90c:	4c870713          	addi	a4,a4,1224 # 81254c8 <debug_ranging_buf>
 800b910:	0ff77593          	zext.b	a1,a4
 800b914:	0057c683          	lbu	a3,5(a5)
 800b918:	8a81                	andi	a3,a3,0
 800b91a:	8636                	mv	a2,a3
 800b91c:	86ae                	mv	a3,a1
 800b91e:	8ed1                	or	a3,a3,a2
 800b920:	00d782a3          	sb	a3,5(a5)
 800b924:	00875693          	srli	a3,a4,0x8
 800b928:	0ff6f593          	zext.b	a1,a3
 800b92c:	0067c683          	lbu	a3,6(a5)
 800b930:	8a81                	andi	a3,a3,0
 800b932:	8636                	mv	a2,a3
 800b934:	86ae                	mv	a3,a1
 800b936:	8ed1                	or	a3,a3,a2
 800b938:	00d78323          	sb	a3,6(a5)
 800b93c:	01075693          	srli	a3,a4,0x10
 800b940:	0ff6f593          	zext.b	a1,a3
 800b944:	0077c683          	lbu	a3,7(a5)
 800b948:	8a81                	andi	a3,a3,0
 800b94a:	8636                	mv	a2,a3
 800b94c:	86ae                	mv	a3,a1
 800b94e:	8ed1                	or	a3,a3,a2
 800b950:	00d783a3          	sb	a3,7(a5)
 800b954:	01875613          	srli	a2,a4,0x18
 800b958:	0087c703          	lbu	a4,8(a5)
 800b95c:	8b01                	andi	a4,a4,0
 800b95e:	86ba                	mv	a3,a4
 800b960:	8732                	mv	a4,a2
 800b962:	8f55                	or	a4,a4,a3
 800b964:	00e78423          	sb	a4,8(a5)

	rx_complete = 0;
 800b968:	081197b7          	lui	a5,0x8119
 800b96c:	6c0782a3          	sb	zero,1733(a5) # 81196c5 <rx_complete>

	clean_thmts_bb_rx();
 800b970:	213030ef          	jal	ra,800f382 <clean_thmts_bb_rx>



	config_thmts_bb_rx_sw_lna_off(4);
 800b974:	4511                	li	a0,4
 800b976:	13e040ef          	jal	ra,800fab4 <config_thmts_bb_rx_sw_lna_off>
	node.uwb_rx_busy = 0;
 800b97a:	0812a7b7          	lui	a5,0x812a
 800b97e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800b982:	420782a3          	sb	zero,1061(a5)

	// 
	thmts_get_rx_content(0x00);
 800b986:	4501                	li	a0,0
 800b988:	69d030ef          	jal	ra,800f824 <thmts_get_rx_content>

	BB_RX_MODULE_POWER_DOWN;
 800b98c:	800007b7          	lui	a5,0x80000
 800b990:	fff7c693          	not	a3,a5
 800b994:	4675                	li	a2,29
 800b996:	4589                	li	a1,2
 800b998:	00fb07b7          	lui	a5,0xfb0
 800b99c:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800b9a0:	781020ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

	adjust_tick_cnt++;
 800b9a4:	081197b7          	lui	a5,0x8119
 800b9a8:	6d67d783          	lhu	a5,1750(a5) # 81196d6 <adjust_tick_cnt>
 800b9ac:	0785                	addi	a5,a5,1
 800b9ae:	0807c733          	zext.h	a4,a5
 800b9b2:	081197b7          	lui	a5,0x8119
 800b9b6:	6ce79b23          	sh	a4,1750(a5) # 81196d6 <adjust_tick_cnt>



	if(thmts_rx_content.CRC_OK == 1)
 800b9ba:	0812a7b7          	lui	a5,0x812a
 800b9be:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800b9c2:	0407c703          	lbu	a4,64(a5)
 800b9c6:	0417c683          	lbu	a3,65(a5)
 800b9ca:	06a2                	slli	a3,a3,0x8
 800b9cc:	8f55                	or	a4,a4,a3
 800b9ce:	0427c683          	lbu	a3,66(a5)
 800b9d2:	06c2                	slli	a3,a3,0x10
 800b9d4:	8f55                	or	a4,a4,a3
 800b9d6:	0437c783          	lbu	a5,67(a5)
 800b9da:	07e2                	slli	a5,a5,0x18
 800b9dc:	8fd9                	or	a5,a5,a4
 800b9de:	873e                	mv	a4,a5
 800b9e0:	4785                	li	a5,1
 800b9e2:	00f70463          	beq	a4,a5,800b9ea <processUwbRx+0x138>
 800b9e6:	7ef0006f          	j	800c9d4 <processUwbRx+0x1122>
	{


		uint32_t CRC_BB = read_thmts_bb_reg(0x02fd0024);
 800b9ea:	02fd07b7          	lui	a5,0x2fd0
 800b9ee:	02478513          	addi	a0,a5,36 # 2fd0024 <__HEAP_SIZE+0x2fcf824>
 800b9f2:	711020ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800b9f6:	fca42423          	sw	a0,-56(s0)
		uint16_t CRC_BB_HIGH16 = (uint16_t)(CRC_BB >> 16);
 800b9fa:	fc842783          	lw	a5,-56(s0)
 800b9fe:	83c1                	srli	a5,a5,0x10
 800ba00:	fcf41323          	sh	a5,-58(s0)
		uint16_t CRC_BB_LOW16  = (uint16_t)(CRC_BB & 0xFFFF);
 800ba04:	fc842783          	lw	a5,-56(s0)
 800ba08:	fcf41223          	sh	a5,-60(s0)

		uint32_t CRC_RX = 0;
 800ba0c:	f8042e23          	sw	zero,-100(s0)
		memcpy(&CRC_RX , (uint32_t *)(0x10132000 + 5 + sizeof(thmts_ranging_packet_t) - 4) , 2);
 800ba10:	f9c40713          	addi	a4,s0,-100
 800ba14:	4609                	li	a2,2
 800ba16:	101327b7          	lui	a5,0x10132
 800ba1a:	22378593          	addi	a1,a5,547 # 10132223 <_sp+0x7ff2223>
 800ba1e:	853a                	mv	a0,a4
 800ba20:	1c90a0ef          	jal	ra,80163e8 <memcpy>


		if(thmts_rx_frame.head.slot_id == 0)
 800ba24:	081297b7          	lui	a5,0x8129
 800ba28:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800ba2c:	0007c783          	lbu	a5,0(a5)
 800ba30:	eba1                	bnez	a5,800ba80 <processUwbRx+0x1ce>
		{
			node.curr_frm_idx = thmts_rx_frame.head.frm_id;
 800ba32:	081297b7          	lui	a5,0x8129
 800ba36:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800ba3a:	0027c703          	lbu	a4,2(a5)
 800ba3e:	0812a7b7          	lui	a5,0x812a
 800ba42:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ba46:	00e785a3          	sb	a4,11(a5)
			node.curr_subfrm_idx = thmts_rx_frame.head.subfrm_id;
 800ba4a:	081297b7          	lui	a5,0x8129
 800ba4e:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800ba52:	0017c703          	lbu	a4,1(a5)
 800ba56:	0812a7b7          	lui	a5,0x812a
 800ba5a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ba5e:	00e78523          	sb	a4,10(a5)
			node.curr_slot_idx = thmts_rx_frame.head.slot_id+1; //slot 15
 800ba62:	081297b7          	lui	a5,0x8129
 800ba66:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800ba6a:	0007c783          	lbu	a5,0(a5)
 800ba6e:	0785                	addi	a5,a5,1
 800ba70:	0ff7f713          	zext.b	a4,a5
 800ba74:	0812a7b7          	lui	a5,0x812a
 800ba78:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ba7c:	00e784a3          	sb	a4,9(a5)
		}


		if(node.curr_frm_idx == node.group_id) //Frame
 800ba80:	0812a7b7          	lui	a5,0x812a
 800ba84:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ba88:	00b7c703          	lbu	a4,11(a5)
 800ba8c:	0812a7b7          	lui	a5,0x812a
 800ba90:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800ba94:	0017c783          	lbu	a5,1(a5)
 800ba98:	16f71963          	bne	a4,a5,800bc0a <processUwbRx+0x358>
		{
			thmts_tx_frame.rx_stamp_bitmap |= (0x01 << thmts_rx_frame.head.slot_id);
 800ba9c:	081297b7          	lui	a5,0x8129
 800baa0:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800baa4:	0147c703          	lbu	a4,20(a5)
 800baa8:	0157c783          	lbu	a5,21(a5)
 800baac:	07a2                	slli	a5,a5,0x8
 800baae:	8fd9                	or	a5,a5,a4
 800bab0:	0807c7b3          	zext.h	a5,a5
 800bab4:	01079713          	slli	a4,a5,0x10
 800bab8:	8741                	srai	a4,a4,0x10
 800baba:	081297b7          	lui	a5,0x8129
 800babe:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800bac2:	0007c783          	lbu	a5,0(a5)
 800bac6:	86be                	mv	a3,a5
 800bac8:	4785                	li	a5,1
 800baca:	00d797b3          	sll	a5,a5,a3
 800bace:	07c2                	slli	a5,a5,0x10
 800bad0:	87c1                	srai	a5,a5,0x10
 800bad2:	8fd9                	or	a5,a5,a4
 800bad4:	07c2                	slli	a5,a5,0x10
 800bad6:	87c1                	srai	a5,a5,0x10
 800bad8:	0807c733          	zext.h	a4,a5
 800badc:	081297b7          	lui	a5,0x8129
 800bae0:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800bae4:	0ff77593          	zext.b	a1,a4
 800bae8:	0147c683          	lbu	a3,20(a5)
 800baec:	8a81                	andi	a3,a3,0
 800baee:	8636                	mv	a2,a3
 800baf0:	86ae                	mv	a3,a1
 800baf2:	8ed1                	or	a3,a3,a2
 800baf4:	00d78a23          	sb	a3,20(a5)
 800baf8:	8321                	srli	a4,a4,0x8
 800bafa:	08074633          	zext.h	a2,a4
 800bafe:	0157c703          	lbu	a4,21(a5)
 800bb02:	8b01                	andi	a4,a4,0
 800bb04:	86ba                	mv	a3,a4
 800bb06:	8732                	mv	a4,a2
 800bb08:	8f55                	or	a4,a4,a3
 800bb0a:	00e78aa3          	sb	a4,21(a5)
			thmts_tx_frame.rx_stamp = thmts_rx_content.rmark;
 800bb0e:	0812a7b7          	lui	a5,0x812a
 800bb12:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800bb16:	0307c703          	lbu	a4,48(a5)
 800bb1a:	0317c583          	lbu	a1,49(a5)
 800bb1e:	05a2                	slli	a1,a1,0x8
 800bb20:	8f4d                	or	a4,a4,a1
 800bb22:	0327c583          	lbu	a1,50(a5)
 800bb26:	05c2                	slli	a1,a1,0x10
 800bb28:	8f4d                	or	a4,a4,a1
 800bb2a:	0337c583          	lbu	a1,51(a5)
 800bb2e:	05e2                	slli	a1,a1,0x18
 800bb30:	8f4d                	or	a4,a4,a1
 800bb32:	863a                	mv	a2,a4
 800bb34:	0347c703          	lbu	a4,52(a5)
 800bb38:	0357c583          	lbu	a1,53(a5)
 800bb3c:	05a2                	slli	a1,a1,0x8
 800bb3e:	8f4d                	or	a4,a4,a1
 800bb40:	0367c583          	lbu	a1,54(a5)
 800bb44:	05c2                	slli	a1,a1,0x10
 800bb46:	8f4d                	or	a4,a4,a1
 800bb48:	0377c783          	lbu	a5,55(a5)
 800bb4c:	07e2                	slli	a5,a5,0x18
 800bb4e:	8fd9                	or	a5,a5,a4
 800bb50:	86be                	mv	a3,a5
 800bb52:	081297b7          	lui	a5,0x8129
 800bb56:	47078793          	addi	a5,a5,1136 # 8129470 <thmts_tx_frame>
 800bb5a:	0ff67513          	zext.b	a0,a2
 800bb5e:	0167c703          	lbu	a4,22(a5)
 800bb62:	8b01                	andi	a4,a4,0
 800bb64:	85ba                	mv	a1,a4
 800bb66:	872a                	mv	a4,a0
 800bb68:	8f4d                	or	a4,a4,a1
 800bb6a:	00e78b23          	sb	a4,22(a5)
 800bb6e:	00865713          	srli	a4,a2,0x8
 800bb72:	0ff77513          	zext.b	a0,a4
 800bb76:	0177c703          	lbu	a4,23(a5)
 800bb7a:	8b01                	andi	a4,a4,0
 800bb7c:	85ba                	mv	a1,a4
 800bb7e:	872a                	mv	a4,a0
 800bb80:	8f4d                	or	a4,a4,a1
 800bb82:	00e78ba3          	sb	a4,23(a5)
 800bb86:	01065713          	srli	a4,a2,0x10
 800bb8a:	0ff77513          	zext.b	a0,a4
 800bb8e:	0187c703          	lbu	a4,24(a5)
 800bb92:	8b01                	andi	a4,a4,0
 800bb94:	85ba                	mv	a1,a4
 800bb96:	872a                	mv	a4,a0
 800bb98:	8f4d                	or	a4,a4,a1
 800bb9a:	00e78c23          	sb	a4,24(a5)
 800bb9e:	01865513          	srli	a0,a2,0x18
 800bba2:	0197c703          	lbu	a4,25(a5)
 800bba6:	8b01                	andi	a4,a4,0
 800bba8:	85ba                	mv	a1,a4
 800bbaa:	872a                	mv	a4,a0
 800bbac:	8f4d                	or	a4,a4,a1
 800bbae:	00e78ca3          	sb	a4,25(a5)
 800bbb2:	0ff6f513          	zext.b	a0,a3
 800bbb6:	01a7c703          	lbu	a4,26(a5)
 800bbba:	8b01                	andi	a4,a4,0
 800bbbc:	85ba                	mv	a1,a4
 800bbbe:	872a                	mv	a4,a0
 800bbc0:	8f4d                	or	a4,a4,a1
 800bbc2:	00e78d23          	sb	a4,26(a5)
 800bbc6:	0086d713          	srli	a4,a3,0x8
 800bbca:	0ff77513          	zext.b	a0,a4
 800bbce:	01b7c703          	lbu	a4,27(a5)
 800bbd2:	8b01                	andi	a4,a4,0
 800bbd4:	85ba                	mv	a1,a4
 800bbd6:	872a                	mv	a4,a0
 800bbd8:	8f4d                	or	a4,a4,a1
 800bbda:	00e78da3          	sb	a4,27(a5)
 800bbde:	0106d713          	srli	a4,a3,0x10
 800bbe2:	0ff77513          	zext.b	a0,a4
 800bbe6:	01c7c703          	lbu	a4,28(a5)
 800bbea:	8b01                	andi	a4,a4,0
 800bbec:	85ba                	mv	a1,a4
 800bbee:	872a                	mv	a4,a0
 800bbf0:	8f4d                	or	a4,a4,a1
 800bbf2:	00e78e23          	sb	a4,28(a5)
 800bbf6:	0186d613          	srli	a2,a3,0x18
 800bbfa:	01d7c703          	lbu	a4,29(a5)
 800bbfe:	8b01                	andi	a4,a4,0
 800bc00:	86ba                	mv	a3,a4
 800bc02:	8732                	mv	a4,a2
 800bc04:	8f55                	or	a4,a4,a3
 800bc06:	00e78ea3          	sb	a4,29(a5)
		}

		//
		uint64_t delta_ts = timestamp_minus(node.ts_curr_rmark, node.ts_into_timer);
 800bc0a:	0812a7b7          	lui	a5,0x812a
 800bc0e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bc12:	4307a703          	lw	a4,1072(a5)
 800bc16:	4347a783          	lw	a5,1076(a5)
 800bc1a:	853a                	mv	a0,a4
 800bc1c:	85be                	mv	a1,a5
 800bc1e:	0812a7b7          	lui	a5,0x812a
 800bc22:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bc26:	4287a703          	lw	a4,1064(a5)
 800bc2a:	42c7a783          	lw	a5,1068(a5)
 800bc2e:	863a                	mv	a2,a4
 800bc30:	86be                	mv	a3,a5
 800bc32:	0fe030ef          	jal	ra,800ed30 <timestamp_minus>
 800bc36:	872a                	mv	a4,a0
 800bc38:	87ae                	mv	a5,a1
 800bc3a:	fae42c23          	sw	a4,-72(s0)
 800bc3e:	faf42e23          	sw	a5,-68(s0)

		delta_ts = timestamp_minus( delta_ts, 55 * TICK_PER_10US );
 800bc42:	fb842703          	lw	a4,-72(s0)
 800bc46:	fbc42783          	lw	a5,-68(s0)
 800bc4a:	02184637          	lui	a2,0x2184
 800bc4e:	4681                	li	a3,0
 800bc50:	853a                	mv	a0,a4
 800bc52:	85be                	mv	a1,a5
 800bc54:	0dc030ef          	jal	ra,800ed30 <timestamp_minus>
 800bc58:	872a                	mv	a4,a0
 800bc5a:	87ae                	mv	a5,a1
 800bc5c:	fae42c23          	sw	a4,-72(s0)
 800bc60:	faf42e23          	sw	a5,-68(s0)
		node.arr_adjust = ( (delta_ts >> 6) >> 3 ) >> 4;
 800bc64:	fbc42783          	lw	a5,-68(s0)
 800bc68:	07ce                	slli	a5,a5,0x13
 800bc6a:	fb842703          	lw	a4,-72(s0)
 800bc6e:	00d75913          	srli	s2,a4,0xd
 800bc72:	0127e933          	or	s2,a5,s2
 800bc76:	fbc42783          	lw	a5,-68(s0)
 800bc7a:	00d7d993          	srli	s3,a5,0xd
 800bc7e:	874a                	mv	a4,s2
 800bc80:	0812a7b7          	lui	a5,0x812a
 800bc84:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bc88:	42e7ac23          	sw	a4,1080(a5)

    	thmts_rx_content.node_adjust = node.arr_adjust;
 800bc8c:	0812a7b7          	lui	a5,0x812a
 800bc90:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bc94:	4387a703          	lw	a4,1080(a5)
 800bc98:	0812a7b7          	lui	a5,0x812a
 800bc9c:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800bca0:	0ff77593          	zext.b	a1,a4
 800bca4:	0447c683          	lbu	a3,68(a5)
 800bca8:	8a81                	andi	a3,a3,0
 800bcaa:	8636                	mv	a2,a3
 800bcac:	86ae                	mv	a3,a1
 800bcae:	8ed1                	or	a3,a3,a2
 800bcb0:	04d78223          	sb	a3,68(a5)
 800bcb4:	00875693          	srli	a3,a4,0x8
 800bcb8:	0ff6f593          	zext.b	a1,a3
 800bcbc:	0457c683          	lbu	a3,69(a5)
 800bcc0:	8a81                	andi	a3,a3,0
 800bcc2:	8636                	mv	a2,a3
 800bcc4:	86ae                	mv	a3,a1
 800bcc6:	8ed1                	or	a3,a3,a2
 800bcc8:	04d782a3          	sb	a3,69(a5)
 800bccc:	01075693          	srli	a3,a4,0x10
 800bcd0:	0ff6f593          	zext.b	a1,a3
 800bcd4:	0467c683          	lbu	a3,70(a5)
 800bcd8:	8a81                	andi	a3,a3,0
 800bcda:	8636                	mv	a2,a3
 800bcdc:	86ae                	mv	a3,a1
 800bcde:	8ed1                	or	a3,a3,a2
 800bce0:	04d78323          	sb	a3,70(a5)
 800bce4:	01875613          	srli	a2,a4,0x18
 800bce8:	0477c703          	lbu	a4,71(a5)
 800bcec:	8b01                	andi	a4,a4,0
 800bcee:	86ba                	mv	a3,a4
 800bcf0:	8732                	mv	a4,a2
 800bcf2:	8f55                	or	a4,a4,a3
 800bcf4:	04e783a3          	sb	a4,71(a5)

		if( (node.arr_adjust_flag == 3) && (node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL) && (node.arr_adjust >= 40 || node.arr_adjust <= -40))
 800bcf8:	0812a7b7          	lui	a5,0x812a
 800bcfc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd00:	4407a703          	lw	a4,1088(a5)
 800bd04:	478d                	li	a5,3
 800bd06:	08f71663          	bne	a4,a5,800bd92 <processUwbRx+0x4e0>
 800bd0a:	0812a7b7          	lui	a5,0x812a
 800bd0e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd12:	0027c703          	lbu	a4,2(a5)
 800bd16:	4785                	li	a5,1
 800bd18:	06f71d63          	bne	a4,a5,800bd92 <processUwbRx+0x4e0>
 800bd1c:	0812a7b7          	lui	a5,0x812a
 800bd20:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd24:	4387a703          	lw	a4,1080(a5)
 800bd28:	02700793          	li	a5,39
 800bd2c:	00e7cc63          	blt	a5,a4,800bd44 <processUwbRx+0x492>
 800bd30:	0812a7b7          	lui	a5,0x812a
 800bd34:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd38:	4387a703          	lw	a4,1080(a5)
 800bd3c:	fd900793          	li	a5,-39
 800bd40:	04f75963          	bge	a4,a5,800bd92 <processUwbRx+0x4e0>
		{
			//rx
			//
			if((node.arr_adjust <= 1000 && node.arr_adjust >= -1000))
 800bd44:	0812a7b7          	lui	a5,0x812a
 800bd48:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd4c:	4387a703          	lw	a4,1080(a5)
 800bd50:	3e800793          	li	a5,1000
 800bd54:	02e7cf63          	blt	a5,a4,800bd92 <processUwbRx+0x4e0>
 800bd58:	0812a7b7          	lui	a5,0x812a
 800bd5c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd60:	4387a703          	lw	a4,1080(a5)
 800bd64:	c1800793          	li	a5,-1000
 800bd68:	02f74563          	blt	a4,a5,800bd92 <processUwbRx+0x4e0>
			{
				node.arr_adjust_flag = 4;
 800bd6c:	0812a7b7          	lui	a5,0x812a
 800bd70:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd74:	4711                	li	a4,4
 800bd76:	44e7a023          	sw	a4,1088(a5)
				adjust_tick_period = adjust_tick_cnt;
 800bd7a:	081197b7          	lui	a5,0x8119
 800bd7e:	6d67d703          	lhu	a4,1750(a5) # 81196d6 <adjust_tick_cnt>
 800bd82:	081197b7          	lui	a5,0x8119
 800bd86:	6ce79a23          	sh	a4,1748(a5) # 81196d4 <adjust_tick_period>
				adjust_tick_cnt = 0;
 800bd8a:	081197b7          	lui	a5,0x8119
 800bd8e:	6c079b23          	sh	zero,1750(a5) # 81196d6 <adjust_tick_cnt>

			// 10usARR
			// 4  
		}

		if ( node.state == NODE_STATE_CAPTURE)  // 
 800bd92:	0812a7b7          	lui	a5,0x812a
 800bd96:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bd9a:	0087c703          	lbu	a4,8(a5)
 800bd9e:	4785                	li	a5,1
 800bda0:	00f71963          	bne	a4,a5,800bdb2 <processUwbRx+0x500>
		{
			node.arr_adjust_flag = 1; //
 800bda4:	0812a7b7          	lui	a5,0x812a
 800bda8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bdac:	4705                	li	a4,1
 800bdae:	44e7a023          	sw	a4,1088(a5)
		}

		if (node.state == NODE_STATE_RUNNING)
 800bdb2:	0812a7b7          	lui	a5,0x812a
 800bdb6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bdba:	0087c703          	lbu	a4,8(a5)
 800bdbe:	478d                	li	a5,3
 800bdc0:	4af710e3          	bne	a4,a5,800ca60 <processUwbRx+0x11ae>
		{
			if(thmts_rx_frame.head.slot_id == 0)
 800bdc4:	081297b7          	lui	a5,0x8129
 800bdc8:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800bdcc:	0007c783          	lbu	a5,0(a5)
 800bdd0:	2c079263          	bnez	a5,800c094 <processUwbRx+0x7e2>
			{
				pps_adjust.master_pps_time_last = thmts_rx_frame.master_pps_time;
 800bdd4:	081297b7          	lui	a5,0x8129
 800bdd8:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800bddc:	00c7c703          	lbu	a4,12(a5)
 800bde0:	00d7c583          	lbu	a1,13(a5)
 800bde4:	05a2                	slli	a1,a1,0x8
 800bde6:	8f4d                	or	a4,a4,a1
 800bde8:	00e7c583          	lbu	a1,14(a5)
 800bdec:	05c2                	slli	a1,a1,0x10
 800bdee:	8f4d                	or	a4,a4,a1
 800bdf0:	00f7c583          	lbu	a1,15(a5)
 800bdf4:	05e2                	slli	a1,a1,0x18
 800bdf6:	8f4d                	or	a4,a4,a1
 800bdf8:	863a                	mv	a2,a4
 800bdfa:	0107c703          	lbu	a4,16(a5)
 800bdfe:	0117c583          	lbu	a1,17(a5)
 800be02:	05a2                	slli	a1,a1,0x8
 800be04:	8f4d                	or	a4,a4,a1
 800be06:	0127c583          	lbu	a1,18(a5)
 800be0a:	05c2                	slli	a1,a1,0x10
 800be0c:	8f4d                	or	a4,a4,a1
 800be0e:	0137c783          	lbu	a5,19(a5)
 800be12:	07e2                	slli	a5,a5,0x18
 800be14:	8fd9                	or	a5,a5,a4
 800be16:	86be                	mv	a3,a5
 800be18:	081217b7          	lui	a5,0x8121
 800be1c:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800be20:	0ff67513          	zext.b	a0,a2
 800be24:	0717c703          	lbu	a4,113(a5)
 800be28:	8b01                	andi	a4,a4,0
 800be2a:	85ba                	mv	a1,a4
 800be2c:	872a                	mv	a4,a0
 800be2e:	8f4d                	or	a4,a4,a1
 800be30:	06e788a3          	sb	a4,113(a5)
 800be34:	00865713          	srli	a4,a2,0x8
 800be38:	0ff77513          	zext.b	a0,a4
 800be3c:	0727c703          	lbu	a4,114(a5)
 800be40:	8b01                	andi	a4,a4,0
 800be42:	85ba                	mv	a1,a4
 800be44:	872a                	mv	a4,a0
 800be46:	8f4d                	or	a4,a4,a1
 800be48:	06e78923          	sb	a4,114(a5)
 800be4c:	01065713          	srli	a4,a2,0x10
 800be50:	0ff77513          	zext.b	a0,a4
 800be54:	0737c703          	lbu	a4,115(a5)
 800be58:	8b01                	andi	a4,a4,0
 800be5a:	85ba                	mv	a1,a4
 800be5c:	872a                	mv	a4,a0
 800be5e:	8f4d                	or	a4,a4,a1
 800be60:	06e789a3          	sb	a4,115(a5)
 800be64:	01865513          	srli	a0,a2,0x18
 800be68:	0747c703          	lbu	a4,116(a5)
 800be6c:	8b01                	andi	a4,a4,0
 800be6e:	85ba                	mv	a1,a4
 800be70:	872a                	mv	a4,a0
 800be72:	8f4d                	or	a4,a4,a1
 800be74:	06e78a23          	sb	a4,116(a5)
 800be78:	0ff6f513          	zext.b	a0,a3
 800be7c:	0757c703          	lbu	a4,117(a5)
 800be80:	8b01                	andi	a4,a4,0
 800be82:	85ba                	mv	a1,a4
 800be84:	872a                	mv	a4,a0
 800be86:	8f4d                	or	a4,a4,a1
 800be88:	06e78aa3          	sb	a4,117(a5)
 800be8c:	0086d713          	srli	a4,a3,0x8
 800be90:	0ff77513          	zext.b	a0,a4
 800be94:	0767c703          	lbu	a4,118(a5)
 800be98:	8b01                	andi	a4,a4,0
 800be9a:	85ba                	mv	a1,a4
 800be9c:	872a                	mv	a4,a0
 800be9e:	8f4d                	or	a4,a4,a1
 800bea0:	06e78b23          	sb	a4,118(a5)
 800bea4:	0106d713          	srli	a4,a3,0x10
 800bea8:	0ff77513          	zext.b	a0,a4
 800beac:	0777c703          	lbu	a4,119(a5)
 800beb0:	8b01                	andi	a4,a4,0
 800beb2:	85ba                	mv	a1,a4
 800beb4:	872a                	mv	a4,a0
 800beb6:	8f4d                	or	a4,a4,a1
 800beb8:	06e78ba3          	sb	a4,119(a5)
 800bebc:	0186d613          	srli	a2,a3,0x18
 800bec0:	0787c703          	lbu	a4,120(a5)
 800bec4:	8b01                	andi	a4,a4,0
 800bec6:	86ba                	mv	a3,a4
 800bec8:	8732                	mv	a4,a2
 800beca:	8f55                	or	a4,a4,a3
 800becc:	06e78c23          	sb	a4,120(a5)
				pps_adjust.tx_time_record = thmts_rx_frame.head.tx_stamp;
 800bed0:	081297b7          	lui	a5,0x8129
 800bed4:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800bed8:	0047c703          	lbu	a4,4(a5)
 800bedc:	0057c583          	lbu	a1,5(a5)
 800bee0:	05a2                	slli	a1,a1,0x8
 800bee2:	8f4d                	or	a4,a4,a1
 800bee4:	0067c583          	lbu	a1,6(a5)
 800bee8:	05c2                	slli	a1,a1,0x10
 800beea:	8f4d                	or	a4,a4,a1
 800beec:	0077c583          	lbu	a1,7(a5)
 800bef0:	05e2                	slli	a1,a1,0x18
 800bef2:	8f4d                	or	a4,a4,a1
 800bef4:	863a                	mv	a2,a4
 800bef6:	0087c703          	lbu	a4,8(a5)
 800befa:	0097c583          	lbu	a1,9(a5)
 800befe:	05a2                	slli	a1,a1,0x8
 800bf00:	8f4d                	or	a4,a4,a1
 800bf02:	00a7c583          	lbu	a1,10(a5)
 800bf06:	05c2                	slli	a1,a1,0x10
 800bf08:	8f4d                	or	a4,a4,a1
 800bf0a:	00b7c783          	lbu	a5,11(a5)
 800bf0e:	07e2                	slli	a5,a5,0x18
 800bf10:	8fd9                	or	a5,a5,a4
 800bf12:	86be                	mv	a3,a5
 800bf14:	081217b7          	lui	a5,0x8121
 800bf18:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800bf1c:	0ff67513          	zext.b	a0,a2
 800bf20:	0507c703          	lbu	a4,80(a5)
 800bf24:	8b01                	andi	a4,a4,0
 800bf26:	85ba                	mv	a1,a4
 800bf28:	872a                	mv	a4,a0
 800bf2a:	8f4d                	or	a4,a4,a1
 800bf2c:	04e78823          	sb	a4,80(a5)
 800bf30:	00865713          	srli	a4,a2,0x8
 800bf34:	0ff77513          	zext.b	a0,a4
 800bf38:	0517c703          	lbu	a4,81(a5)
 800bf3c:	8b01                	andi	a4,a4,0
 800bf3e:	85ba                	mv	a1,a4
 800bf40:	872a                	mv	a4,a0
 800bf42:	8f4d                	or	a4,a4,a1
 800bf44:	04e788a3          	sb	a4,81(a5)
 800bf48:	01065713          	srli	a4,a2,0x10
 800bf4c:	0ff77513          	zext.b	a0,a4
 800bf50:	0527c703          	lbu	a4,82(a5)
 800bf54:	8b01                	andi	a4,a4,0
 800bf56:	85ba                	mv	a1,a4
 800bf58:	872a                	mv	a4,a0
 800bf5a:	8f4d                	or	a4,a4,a1
 800bf5c:	04e78923          	sb	a4,82(a5)
 800bf60:	01865513          	srli	a0,a2,0x18
 800bf64:	0537c703          	lbu	a4,83(a5)
 800bf68:	8b01                	andi	a4,a4,0
 800bf6a:	85ba                	mv	a1,a4
 800bf6c:	872a                	mv	a4,a0
 800bf6e:	8f4d                	or	a4,a4,a1
 800bf70:	04e789a3          	sb	a4,83(a5)
 800bf74:	0ff6f513          	zext.b	a0,a3
 800bf78:	0547c703          	lbu	a4,84(a5)
 800bf7c:	8b01                	andi	a4,a4,0
 800bf7e:	85ba                	mv	a1,a4
 800bf80:	872a                	mv	a4,a0
 800bf82:	8f4d                	or	a4,a4,a1
 800bf84:	04e78a23          	sb	a4,84(a5)
 800bf88:	0086d713          	srli	a4,a3,0x8
 800bf8c:	0ff77513          	zext.b	a0,a4
 800bf90:	0557c703          	lbu	a4,85(a5)
 800bf94:	8b01                	andi	a4,a4,0
 800bf96:	85ba                	mv	a1,a4
 800bf98:	872a                	mv	a4,a0
 800bf9a:	8f4d                	or	a4,a4,a1
 800bf9c:	04e78aa3          	sb	a4,85(a5)
 800bfa0:	0106d713          	srli	a4,a3,0x10
 800bfa4:	0ff77513          	zext.b	a0,a4
 800bfa8:	0567c703          	lbu	a4,86(a5)
 800bfac:	8b01                	andi	a4,a4,0
 800bfae:	85ba                	mv	a1,a4
 800bfb0:	872a                	mv	a4,a0
 800bfb2:	8f4d                	or	a4,a4,a1
 800bfb4:	04e78b23          	sb	a4,86(a5)
 800bfb8:	0186d613          	srli	a2,a3,0x18
 800bfbc:	0577c703          	lbu	a4,87(a5)
 800bfc0:	8b01                	andi	a4,a4,0
 800bfc2:	86ba                	mv	a3,a4
 800bfc4:	8732                	mv	a4,a2
 800bfc6:	8f55                	or	a4,a4,a3
 800bfc8:	04e78ba3          	sb	a4,87(a5)
				pps_adjust.rx_time_record=node.ts_curr_rmark;
 800bfcc:	0812a7b7          	lui	a5,0x812a
 800bfd0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800bfd4:	4307a603          	lw	a2,1072(a5)
 800bfd8:	4347a683          	lw	a3,1076(a5)
 800bfdc:	081217b7          	lui	a5,0x8121
 800bfe0:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800bfe4:	0ff67513          	zext.b	a0,a2
 800bfe8:	0587c703          	lbu	a4,88(a5)
 800bfec:	8b01                	andi	a4,a4,0
 800bfee:	85ba                	mv	a1,a4
 800bff0:	872a                	mv	a4,a0
 800bff2:	8f4d                	or	a4,a4,a1
 800bff4:	04e78c23          	sb	a4,88(a5)
 800bff8:	00865713          	srli	a4,a2,0x8
 800bffc:	0ff77513          	zext.b	a0,a4
 800c000:	0597c703          	lbu	a4,89(a5)
 800c004:	8b01                	andi	a4,a4,0
 800c006:	85ba                	mv	a1,a4
 800c008:	872a                	mv	a4,a0
 800c00a:	8f4d                	or	a4,a4,a1
 800c00c:	04e78ca3          	sb	a4,89(a5)
 800c010:	01065713          	srli	a4,a2,0x10
 800c014:	0ff77513          	zext.b	a0,a4
 800c018:	05a7c703          	lbu	a4,90(a5)
 800c01c:	8b01                	andi	a4,a4,0
 800c01e:	85ba                	mv	a1,a4
 800c020:	872a                	mv	a4,a0
 800c022:	8f4d                	or	a4,a4,a1
 800c024:	04e78d23          	sb	a4,90(a5)
 800c028:	01865513          	srli	a0,a2,0x18
 800c02c:	05b7c703          	lbu	a4,91(a5)
 800c030:	8b01                	andi	a4,a4,0
 800c032:	85ba                	mv	a1,a4
 800c034:	872a                	mv	a4,a0
 800c036:	8f4d                	or	a4,a4,a1
 800c038:	04e78da3          	sb	a4,91(a5)
 800c03c:	0ff6f513          	zext.b	a0,a3
 800c040:	05c7c703          	lbu	a4,92(a5)
 800c044:	8b01                	andi	a4,a4,0
 800c046:	85ba                	mv	a1,a4
 800c048:	872a                	mv	a4,a0
 800c04a:	8f4d                	or	a4,a4,a1
 800c04c:	04e78e23          	sb	a4,92(a5)
 800c050:	0086d713          	srli	a4,a3,0x8
 800c054:	0ff77513          	zext.b	a0,a4
 800c058:	05d7c703          	lbu	a4,93(a5)
 800c05c:	8b01                	andi	a4,a4,0
 800c05e:	85ba                	mv	a1,a4
 800c060:	872a                	mv	a4,a0
 800c062:	8f4d                	or	a4,a4,a1
 800c064:	04e78ea3          	sb	a4,93(a5)
 800c068:	0106d713          	srli	a4,a3,0x10
 800c06c:	0ff77513          	zext.b	a0,a4
 800c070:	05e7c703          	lbu	a4,94(a5)
 800c074:	8b01                	andi	a4,a4,0
 800c076:	85ba                	mv	a1,a4
 800c078:	872a                	mv	a4,a0
 800c07a:	8f4d                	or	a4,a4,a1
 800c07c:	04e78f23          	sb	a4,94(a5)
 800c080:	0186d613          	srli	a2,a3,0x18
 800c084:	05f7c703          	lbu	a4,95(a5)
 800c088:	8b01                	andi	a4,a4,0
 800c08a:	86ba                	mv	a3,a4
 800c08c:	8732                	mv	a4,a2
 800c08e:	8f55                	or	a4,a4,a3
 800c090:	04e78fa3          	sb	a4,95(a5)
			}
			//
			switch (thmts_rx_frame.head.subfrm_id)
 800c094:	081297b7          	lui	a5,0x8129
 800c098:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c09c:	0017c783          	lbu	a5,1(a5)
 800c0a0:	4709                	li	a4,2
 800c0a2:	36e78663          	beq	a5,a4,800c40e <processUwbRx+0xb5c>
 800c0a6:	4709                	li	a4,2
 800c0a8:	54f74c63          	blt	a4,a5,800c600 <processUwbRx+0xd4e>
 800c0ac:	c789                	beqz	a5,800c0b6 <processUwbRx+0x804>
 800c0ae:	4705                	li	a4,1
 800c0b0:	16e78663          	beq	a5,a4,800c21c <processUwbRx+0x96a>
					node.trx_stamps_subfrm2_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
					thmts_tx_frame_rx_stamp[2] = node.ts_curr_rmark;
					break;
				}
				default:
					break;
 800c0b4:	a3b1                	j	800c600 <processUwbRx+0xd4e>
					node.trx_stamps_subfrm0_ping[thmts_rx_frame.head.slot_id][thmts_rx_frame.head.slot_id] = thmts_rx_frame.head.tx_stamp;
 800c0b6:	081297b7          	lui	a5,0x8129
 800c0ba:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c0be:	0007c783          	lbu	a5,0(a5)
 800c0c2:	883e                	mv	a6,a5
 800c0c4:	081297b7          	lui	a5,0x8129
 800c0c8:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c0cc:	0007c783          	lbu	a5,0(a5)
 800c0d0:	853e                	mv	a0,a5
 800c0d2:	081297b7          	lui	a5,0x8129
 800c0d6:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c0da:	0047c703          	lbu	a4,4(a5)
 800c0de:	0057c583          	lbu	a1,5(a5)
 800c0e2:	05a2                	slli	a1,a1,0x8
 800c0e4:	8f4d                	or	a4,a4,a1
 800c0e6:	0067c583          	lbu	a1,6(a5)
 800c0ea:	05c2                	slli	a1,a1,0x10
 800c0ec:	8f4d                	or	a4,a4,a1
 800c0ee:	0077c583          	lbu	a1,7(a5)
 800c0f2:	05e2                	slli	a1,a1,0x18
 800c0f4:	8f4d                	or	a4,a4,a1
 800c0f6:	863a                	mv	a2,a4
 800c0f8:	0087c703          	lbu	a4,8(a5)
 800c0fc:	0097c583          	lbu	a1,9(a5)
 800c100:	05a2                	slli	a1,a1,0x8
 800c102:	8f4d                	or	a4,a4,a1
 800c104:	00a7c583          	lbu	a1,10(a5)
 800c108:	05c2                	slli	a1,a1,0x10
 800c10a:	8f4d                	or	a4,a4,a1
 800c10c:	00b7c783          	lbu	a5,11(a5)
 800c110:	07e2                	slli	a5,a5,0x18
 800c112:	8fd9                	or	a5,a5,a4
 800c114:	86be                	mv	a3,a5
 800c116:	0812a7b7          	lui	a5,0x812a
 800c11a:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c11e:	00181793          	slli	a5,a6,0x1
 800c122:	97aa                	add	a5,a5,a0
 800c124:	08878793          	addi	a5,a5,136
 800c128:	078e                	slli	a5,a5,0x3
 800c12a:	97ba                	add	a5,a5,a4
 800c12c:	c790                	sw	a2,8(a5)
 800c12e:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm0_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
 800c130:	0812a7b7          	lui	a5,0x812a
 800c134:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c138:	0007c783          	lbu	a5,0(a5)
 800c13c:	853e                	mv	a0,a5
 800c13e:	081297b7          	lui	a5,0x8129
 800c142:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c146:	0007c783          	lbu	a5,0(a5)
 800c14a:	85be                	mv	a1,a5
 800c14c:	0812a7b7          	lui	a5,0x812a
 800c150:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c154:	4307a603          	lw	a2,1072(a5)
 800c158:	4347a683          	lw	a3,1076(a5)
 800c15c:	0812a7b7          	lui	a5,0x812a
 800c160:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c164:	00151793          	slli	a5,a0,0x1
 800c168:	97ae                	add	a5,a5,a1
 800c16a:	08878793          	addi	a5,a5,136
 800c16e:	078e                	slli	a5,a5,0x3
 800c170:	97ba                	add	a5,a5,a4
 800c172:	c790                	sw	a2,8(a5)
 800c174:	c7d4                	sw	a3,12(a5)
					if(node.dev_id==0)
 800c176:	0812a7b7          	lui	a5,0x812a
 800c17a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c17e:	0007c783          	lbu	a5,0(a5)
 800c182:	efb5                	bnez	a5,800c1fe <processUwbRx+0x94c>
						node.trx_stamps_subfrm0_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;	
 800c184:	081297b7          	lui	a5,0x8129
 800c188:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c18c:	0007c783          	lbu	a5,0(a5)
 800c190:	883e                	mv	a6,a5
 800c192:	0812a7b7          	lui	a5,0x812a
 800c196:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c19a:	0007c783          	lbu	a5,0(a5)
 800c19e:	853e                	mv	a0,a5
 800c1a0:	081297b7          	lui	a5,0x8129
 800c1a4:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c1a8:	0167c703          	lbu	a4,22(a5)
 800c1ac:	0177c583          	lbu	a1,23(a5)
 800c1b0:	05a2                	slli	a1,a1,0x8
 800c1b2:	8f4d                	or	a4,a4,a1
 800c1b4:	0187c583          	lbu	a1,24(a5)
 800c1b8:	05c2                	slli	a1,a1,0x10
 800c1ba:	8f4d                	or	a4,a4,a1
 800c1bc:	0197c583          	lbu	a1,25(a5)
 800c1c0:	05e2                	slli	a1,a1,0x18
 800c1c2:	8f4d                	or	a4,a4,a1
 800c1c4:	863a                	mv	a2,a4
 800c1c6:	01a7c703          	lbu	a4,26(a5)
 800c1ca:	01b7c583          	lbu	a1,27(a5)
 800c1ce:	05a2                	slli	a1,a1,0x8
 800c1d0:	8f4d                	or	a4,a4,a1
 800c1d2:	01c7c583          	lbu	a1,28(a5)
 800c1d6:	05c2                	slli	a1,a1,0x10
 800c1d8:	8f4d                	or	a4,a4,a1
 800c1da:	01d7c783          	lbu	a5,29(a5)
 800c1de:	07e2                	slli	a5,a5,0x18
 800c1e0:	8fd9                	or	a5,a5,a4
 800c1e2:	86be                	mv	a3,a5
 800c1e4:	0812a7b7          	lui	a5,0x812a
 800c1e8:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c1ec:	00181793          	slli	a5,a6,0x1
 800c1f0:	97aa                	add	a5,a5,a0
 800c1f2:	08878793          	addi	a5,a5,136
 800c1f6:	078e                	slli	a5,a5,0x3
 800c1f8:	97ba                	add	a5,a5,a4
 800c1fa:	c790                	sw	a2,8(a5)
 800c1fc:	c7d4                	sw	a3,12(a5)
					thmts_tx_frame_rx_stamp[0] = node.ts_curr_rmark;
 800c1fe:	0812a7b7          	lui	a5,0x812a
 800c202:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c206:	4307a703          	lw	a4,1072(a5)
 800c20a:	4347a783          	lw	a5,1076(a5)
 800c20e:	0812a6b7          	lui	a3,0x812a
 800c212:	52068693          	addi	a3,a3,1312 # 812a520 <thmts_tx_frame_rx_stamp>
 800c216:	c298                	sw	a4,0(a3)
 800c218:	c2dc                	sw	a5,4(a3)
					break;
 800c21a:	a6e5                	j	800c602 <processUwbRx+0xd50>
					if(node.dev_id==1)
 800c21c:	0812a7b7          	lui	a5,0x812a
 800c220:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c224:	0007c703          	lbu	a4,0(a5)
 800c228:	4785                	li	a5,1
 800c22a:	06f71f63          	bne	a4,a5,800c2a8 <processUwbRx+0x9f6>
						node.trx_stamps_subfrm0_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;
 800c22e:	081297b7          	lui	a5,0x8129
 800c232:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c236:	0007c783          	lbu	a5,0(a5)
 800c23a:	883e                	mv	a6,a5
 800c23c:	0812a7b7          	lui	a5,0x812a
 800c240:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c244:	0007c783          	lbu	a5,0(a5)
 800c248:	853e                	mv	a0,a5
 800c24a:	081297b7          	lui	a5,0x8129
 800c24e:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c252:	0167c703          	lbu	a4,22(a5)
 800c256:	0177c583          	lbu	a1,23(a5)
 800c25a:	05a2                	slli	a1,a1,0x8
 800c25c:	8f4d                	or	a4,a4,a1
 800c25e:	0187c583          	lbu	a1,24(a5)
 800c262:	05c2                	slli	a1,a1,0x10
 800c264:	8f4d                	or	a4,a4,a1
 800c266:	0197c583          	lbu	a1,25(a5)
 800c26a:	05e2                	slli	a1,a1,0x18
 800c26c:	8f4d                	or	a4,a4,a1
 800c26e:	863a                	mv	a2,a4
 800c270:	01a7c703          	lbu	a4,26(a5)
 800c274:	01b7c583          	lbu	a1,27(a5)
 800c278:	05a2                	slli	a1,a1,0x8
 800c27a:	8f4d                	or	a4,a4,a1
 800c27c:	01c7c583          	lbu	a1,28(a5)
 800c280:	05c2                	slli	a1,a1,0x10
 800c282:	8f4d                	or	a4,a4,a1
 800c284:	01d7c783          	lbu	a5,29(a5)
 800c288:	07e2                	slli	a5,a5,0x18
 800c28a:	8fd9                	or	a5,a5,a4
 800c28c:	86be                	mv	a3,a5
 800c28e:	0812a7b7          	lui	a5,0x812a
 800c292:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c296:	00181793          	slli	a5,a6,0x1
 800c29a:	97aa                	add	a5,a5,a0
 800c29c:	08878793          	addi	a5,a5,136
 800c2a0:	078e                	slli	a5,a5,0x3
 800c2a2:	97ba                	add	a5,a5,a4
 800c2a4:	c790                	sw	a2,8(a5)
 800c2a6:	c7d4                	sw	a3,12(a5)
					if(node.dev_id==0)
 800c2a8:	0812a7b7          	lui	a5,0x812a
 800c2ac:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c2b0:	0007c783          	lbu	a5,0(a5)
 800c2b4:	efb5                	bnez	a5,800c330 <processUwbRx+0xa7e>
						node.trx_stamps_subfrm1_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;	
 800c2b6:	081297b7          	lui	a5,0x8129
 800c2ba:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c2be:	0007c783          	lbu	a5,0(a5)
 800c2c2:	883e                	mv	a6,a5
 800c2c4:	0812a7b7          	lui	a5,0x812a
 800c2c8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c2cc:	0007c783          	lbu	a5,0(a5)
 800c2d0:	853e                	mv	a0,a5
 800c2d2:	081297b7          	lui	a5,0x8129
 800c2d6:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c2da:	0167c703          	lbu	a4,22(a5)
 800c2de:	0177c583          	lbu	a1,23(a5)
 800c2e2:	05a2                	slli	a1,a1,0x8
 800c2e4:	8f4d                	or	a4,a4,a1
 800c2e6:	0187c583          	lbu	a1,24(a5)
 800c2ea:	05c2                	slli	a1,a1,0x10
 800c2ec:	8f4d                	or	a4,a4,a1
 800c2ee:	0197c583          	lbu	a1,25(a5)
 800c2f2:	05e2                	slli	a1,a1,0x18
 800c2f4:	8f4d                	or	a4,a4,a1
 800c2f6:	863a                	mv	a2,a4
 800c2f8:	01a7c703          	lbu	a4,26(a5)
 800c2fc:	01b7c583          	lbu	a1,27(a5)
 800c300:	05a2                	slli	a1,a1,0x8
 800c302:	8f4d                	or	a4,a4,a1
 800c304:	01c7c583          	lbu	a1,28(a5)
 800c308:	05c2                	slli	a1,a1,0x10
 800c30a:	8f4d                	or	a4,a4,a1
 800c30c:	01d7c783          	lbu	a5,29(a5)
 800c310:	07e2                	slli	a5,a5,0x18
 800c312:	8fd9                	or	a5,a5,a4
 800c314:	86be                	mv	a3,a5
 800c316:	0812a7b7          	lui	a5,0x812a
 800c31a:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c31e:	00181793          	slli	a5,a6,0x1
 800c322:	97aa                	add	a5,a5,a0
 800c324:	08c78793          	addi	a5,a5,140
 800c328:	078e                	slli	a5,a5,0x3
 800c32a:	97ba                	add	a5,a5,a4
 800c32c:	c790                	sw	a2,8(a5)
 800c32e:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm1_ping[thmts_rx_frame.head.slot_id][thmts_rx_frame.head.slot_id] = thmts_rx_frame.head.tx_stamp;
 800c330:	081297b7          	lui	a5,0x8129
 800c334:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c338:	0007c783          	lbu	a5,0(a5)
 800c33c:	883e                	mv	a6,a5
 800c33e:	081297b7          	lui	a5,0x8129
 800c342:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c346:	0007c783          	lbu	a5,0(a5)
 800c34a:	853e                	mv	a0,a5
 800c34c:	081297b7          	lui	a5,0x8129
 800c350:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c354:	0047c703          	lbu	a4,4(a5)
 800c358:	0057c583          	lbu	a1,5(a5)
 800c35c:	05a2                	slli	a1,a1,0x8
 800c35e:	8f4d                	or	a4,a4,a1
 800c360:	0067c583          	lbu	a1,6(a5)
 800c364:	05c2                	slli	a1,a1,0x10
 800c366:	8f4d                	or	a4,a4,a1
 800c368:	0077c583          	lbu	a1,7(a5)
 800c36c:	05e2                	slli	a1,a1,0x18
 800c36e:	8f4d                	or	a4,a4,a1
 800c370:	863a                	mv	a2,a4
 800c372:	0087c703          	lbu	a4,8(a5)
 800c376:	0097c583          	lbu	a1,9(a5)
 800c37a:	05a2                	slli	a1,a1,0x8
 800c37c:	8f4d                	or	a4,a4,a1
 800c37e:	00a7c583          	lbu	a1,10(a5)
 800c382:	05c2                	slli	a1,a1,0x10
 800c384:	8f4d                	or	a4,a4,a1
 800c386:	00b7c783          	lbu	a5,11(a5)
 800c38a:	07e2                	slli	a5,a5,0x18
 800c38c:	8fd9                	or	a5,a5,a4
 800c38e:	86be                	mv	a3,a5
 800c390:	0812a7b7          	lui	a5,0x812a
 800c394:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c398:	00181793          	slli	a5,a6,0x1
 800c39c:	97aa                	add	a5,a5,a0
 800c39e:	08c78793          	addi	a5,a5,140
 800c3a2:	078e                	slli	a5,a5,0x3
 800c3a4:	97ba                	add	a5,a5,a4
 800c3a6:	c790                	sw	a2,8(a5)
 800c3a8:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm1_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
 800c3aa:	0812a7b7          	lui	a5,0x812a
 800c3ae:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c3b2:	0007c783          	lbu	a5,0(a5)
 800c3b6:	853e                	mv	a0,a5
 800c3b8:	081297b7          	lui	a5,0x8129
 800c3bc:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c3c0:	0007c783          	lbu	a5,0(a5)
 800c3c4:	85be                	mv	a1,a5
 800c3c6:	0812a7b7          	lui	a5,0x812a
 800c3ca:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c3ce:	4307a603          	lw	a2,1072(a5)
 800c3d2:	4347a683          	lw	a3,1076(a5)
 800c3d6:	0812a7b7          	lui	a5,0x812a
 800c3da:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c3de:	00151793          	slli	a5,a0,0x1
 800c3e2:	97ae                	add	a5,a5,a1
 800c3e4:	08c78793          	addi	a5,a5,140
 800c3e8:	078e                	slli	a5,a5,0x3
 800c3ea:	97ba                	add	a5,a5,a4
 800c3ec:	c790                	sw	a2,8(a5)
 800c3ee:	c7d4                	sw	a3,12(a5)
					thmts_tx_frame_rx_stamp[1] = node.ts_curr_rmark;
 800c3f0:	0812a7b7          	lui	a5,0x812a
 800c3f4:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c3f8:	4307a703          	lw	a4,1072(a5)
 800c3fc:	4347a783          	lw	a5,1076(a5)
 800c400:	0812a6b7          	lui	a3,0x812a
 800c404:	52068693          	addi	a3,a3,1312 # 812a520 <thmts_tx_frame_rx_stamp>
 800c408:	c698                	sw	a4,8(a3)
 800c40a:	c6dc                	sw	a5,12(a3)
					break;
 800c40c:	aadd                	j	800c602 <processUwbRx+0xd50>
					if(node.dev_id==1)
 800c40e:	0812a7b7          	lui	a5,0x812a
 800c412:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c416:	0007c703          	lbu	a4,0(a5)
 800c41a:	4785                	li	a5,1
 800c41c:	06f71f63          	bne	a4,a5,800c49a <processUwbRx+0xbe8>
						node.trx_stamps_subfrm1_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;
 800c420:	081297b7          	lui	a5,0x8129
 800c424:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c428:	0007c783          	lbu	a5,0(a5)
 800c42c:	883e                	mv	a6,a5
 800c42e:	0812a7b7          	lui	a5,0x812a
 800c432:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c436:	0007c783          	lbu	a5,0(a5)
 800c43a:	853e                	mv	a0,a5
 800c43c:	081297b7          	lui	a5,0x8129
 800c440:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c444:	0167c703          	lbu	a4,22(a5)
 800c448:	0177c583          	lbu	a1,23(a5)
 800c44c:	05a2                	slli	a1,a1,0x8
 800c44e:	8f4d                	or	a4,a4,a1
 800c450:	0187c583          	lbu	a1,24(a5)
 800c454:	05c2                	slli	a1,a1,0x10
 800c456:	8f4d                	or	a4,a4,a1
 800c458:	0197c583          	lbu	a1,25(a5)
 800c45c:	05e2                	slli	a1,a1,0x18
 800c45e:	8f4d                	or	a4,a4,a1
 800c460:	863a                	mv	a2,a4
 800c462:	01a7c703          	lbu	a4,26(a5)
 800c466:	01b7c583          	lbu	a1,27(a5)
 800c46a:	05a2                	slli	a1,a1,0x8
 800c46c:	8f4d                	or	a4,a4,a1
 800c46e:	01c7c583          	lbu	a1,28(a5)
 800c472:	05c2                	slli	a1,a1,0x10
 800c474:	8f4d                	or	a4,a4,a1
 800c476:	01d7c783          	lbu	a5,29(a5)
 800c47a:	07e2                	slli	a5,a5,0x18
 800c47c:	8fd9                	or	a5,a5,a4
 800c47e:	86be                	mv	a3,a5
 800c480:	0812a7b7          	lui	a5,0x812a
 800c484:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c488:	00181793          	slli	a5,a6,0x1
 800c48c:	97aa                	add	a5,a5,a0
 800c48e:	08c78793          	addi	a5,a5,140
 800c492:	078e                	slli	a5,a5,0x3
 800c494:	97ba                	add	a5,a5,a4
 800c496:	c790                	sw	a2,8(a5)
 800c498:	c7d4                	sw	a3,12(a5)
					if(node.dev_id==0)
 800c49a:	0812a7b7          	lui	a5,0x812a
 800c49e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c4a2:	0007c783          	lbu	a5,0(a5)
 800c4a6:	efb5                	bnez	a5,800c522 <processUwbRx+0xc70>
						node.trx_stamps_subfrm2_ping[thmts_rx_frame.head.slot_id][node.dev_id] = thmts_rx_frame.rx_stamp;
 800c4a8:	081297b7          	lui	a5,0x8129
 800c4ac:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c4b0:	0007c783          	lbu	a5,0(a5)
 800c4b4:	883e                	mv	a6,a5
 800c4b6:	0812a7b7          	lui	a5,0x812a
 800c4ba:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c4be:	0007c783          	lbu	a5,0(a5)
 800c4c2:	853e                	mv	a0,a5
 800c4c4:	081297b7          	lui	a5,0x8129
 800c4c8:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c4cc:	0167c703          	lbu	a4,22(a5)
 800c4d0:	0177c583          	lbu	a1,23(a5)
 800c4d4:	05a2                	slli	a1,a1,0x8
 800c4d6:	8f4d                	or	a4,a4,a1
 800c4d8:	0187c583          	lbu	a1,24(a5)
 800c4dc:	05c2                	slli	a1,a1,0x10
 800c4de:	8f4d                	or	a4,a4,a1
 800c4e0:	0197c583          	lbu	a1,25(a5)
 800c4e4:	05e2                	slli	a1,a1,0x18
 800c4e6:	8f4d                	or	a4,a4,a1
 800c4e8:	863a                	mv	a2,a4
 800c4ea:	01a7c703          	lbu	a4,26(a5)
 800c4ee:	01b7c583          	lbu	a1,27(a5)
 800c4f2:	05a2                	slli	a1,a1,0x8
 800c4f4:	8f4d                	or	a4,a4,a1
 800c4f6:	01c7c583          	lbu	a1,28(a5)
 800c4fa:	05c2                	slli	a1,a1,0x10
 800c4fc:	8f4d                	or	a4,a4,a1
 800c4fe:	01d7c783          	lbu	a5,29(a5)
 800c502:	07e2                	slli	a5,a5,0x18
 800c504:	8fd9                	or	a5,a5,a4
 800c506:	86be                	mv	a3,a5
 800c508:	0812a7b7          	lui	a5,0x812a
 800c50c:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c510:	00181793          	slli	a5,a6,0x1
 800c514:	97aa                	add	a5,a5,a0
 800c516:	09078793          	addi	a5,a5,144
 800c51a:	078e                	slli	a5,a5,0x3
 800c51c:	97ba                	add	a5,a5,a4
 800c51e:	c790                	sw	a2,8(a5)
 800c520:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm2_ping[thmts_rx_frame.head.slot_id][thmts_rx_frame.head.slot_id] = thmts_rx_frame.head.tx_stamp;
 800c522:	081297b7          	lui	a5,0x8129
 800c526:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c52a:	0007c783          	lbu	a5,0(a5)
 800c52e:	883e                	mv	a6,a5
 800c530:	081297b7          	lui	a5,0x8129
 800c534:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c538:	0007c783          	lbu	a5,0(a5)
 800c53c:	853e                	mv	a0,a5
 800c53e:	081297b7          	lui	a5,0x8129
 800c542:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c546:	0047c703          	lbu	a4,4(a5)
 800c54a:	0057c583          	lbu	a1,5(a5)
 800c54e:	05a2                	slli	a1,a1,0x8
 800c550:	8f4d                	or	a4,a4,a1
 800c552:	0067c583          	lbu	a1,6(a5)
 800c556:	05c2                	slli	a1,a1,0x10
 800c558:	8f4d                	or	a4,a4,a1
 800c55a:	0077c583          	lbu	a1,7(a5)
 800c55e:	05e2                	slli	a1,a1,0x18
 800c560:	8f4d                	or	a4,a4,a1
 800c562:	863a                	mv	a2,a4
 800c564:	0087c703          	lbu	a4,8(a5)
 800c568:	0097c583          	lbu	a1,9(a5)
 800c56c:	05a2                	slli	a1,a1,0x8
 800c56e:	8f4d                	or	a4,a4,a1
 800c570:	00a7c583          	lbu	a1,10(a5)
 800c574:	05c2                	slli	a1,a1,0x10
 800c576:	8f4d                	or	a4,a4,a1
 800c578:	00b7c783          	lbu	a5,11(a5)
 800c57c:	07e2                	slli	a5,a5,0x18
 800c57e:	8fd9                	or	a5,a5,a4
 800c580:	86be                	mv	a3,a5
 800c582:	0812a7b7          	lui	a5,0x812a
 800c586:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c58a:	00181793          	slli	a5,a6,0x1
 800c58e:	97aa                	add	a5,a5,a0
 800c590:	09078793          	addi	a5,a5,144
 800c594:	078e                	slli	a5,a5,0x3
 800c596:	97ba                	add	a5,a5,a4
 800c598:	c790                	sw	a2,8(a5)
 800c59a:	c7d4                	sw	a3,12(a5)
					node.trx_stamps_subfrm2_ping[node.dev_id][thmts_rx_frame.head.slot_id] = node.ts_curr_rmark;
 800c59c:	0812a7b7          	lui	a5,0x812a
 800c5a0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c5a4:	0007c783          	lbu	a5,0(a5)
 800c5a8:	853e                	mv	a0,a5
 800c5aa:	081297b7          	lui	a5,0x8129
 800c5ae:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c5b2:	0007c783          	lbu	a5,0(a5)
 800c5b6:	85be                	mv	a1,a5
 800c5b8:	0812a7b7          	lui	a5,0x812a
 800c5bc:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c5c0:	4307a603          	lw	a2,1072(a5)
 800c5c4:	4347a683          	lw	a3,1076(a5)
 800c5c8:	0812a7b7          	lui	a5,0x812a
 800c5cc:	bd878713          	addi	a4,a5,-1064 # 8129bd8 <node>
 800c5d0:	00151793          	slli	a5,a0,0x1
 800c5d4:	97ae                	add	a5,a5,a1
 800c5d6:	09078793          	addi	a5,a5,144
 800c5da:	078e                	slli	a5,a5,0x3
 800c5dc:	97ba                	add	a5,a5,a4
 800c5de:	c790                	sw	a2,8(a5)
 800c5e0:	c7d4                	sw	a3,12(a5)
					thmts_tx_frame_rx_stamp[2] = node.ts_curr_rmark;
 800c5e2:	0812a7b7          	lui	a5,0x812a
 800c5e6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c5ea:	4307a703          	lw	a4,1072(a5)
 800c5ee:	4347a783          	lw	a5,1076(a5)
 800c5f2:	0812a6b7          	lui	a3,0x812a
 800c5f6:	52068693          	addi	a3,a3,1312 # 812a520 <thmts_tx_frame_rx_stamp>
 800c5fa:	ca98                	sw	a4,16(a3)
 800c5fc:	cadc                	sw	a5,20(a3)
					break;
 800c5fe:	a011                	j	800c602 <processUwbRx+0xd50>
					break;
 800c600:	0001                	nop
			}


			//CIRPDOA
			int subfrm_idx = thmts_rx_frame.head.subfrm_id;
 800c602:	081297b7          	lui	a5,0x8129
 800c606:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c60a:	0017c783          	lbu	a5,1(a5)
 800c60e:	faf42a23          	sw	a5,-76(s0)
			if(subfrm_idx >= 0 && subfrm_idx <= 2)
 800c612:	fb442783          	lw	a5,-76(s0)
 800c616:	0607c763          	bltz	a5,800c684 <processUwbRx+0xdd2>
 800c61a:	fb442703          	lw	a4,-76(s0)
 800c61e:	4789                	li	a5,2
 800c620:	06e7c263          	blt	a5,a4,800c684 <processUwbRx+0xdd2>
			{
			    collect_cir_from(channel0_CIR, CIR_data0, 0,firstPeakIdx);
 800c624:	081197b7          	lui	a5,0x8119
 800c628:	6e07d783          	lhu	a5,1760(a5) # 81196e0 <firstPeakIdx>
 800c62c:	86be                	mv	a3,a5
 800c62e:	4601                	li	a2,0
 800c630:	0812a7b7          	lui	a5,0x812a
 800c634:	08078593          	addi	a1,a5,128 # 812a080 <CIR_data0>
 800c638:	081267b7          	lui	a5,0x8126
 800c63c:	47c78513          	addi	a0,a5,1148 # 812647c <channel0_CIR>
 800c640:	064050ef          	jal	ra,80116a4 <collect_cir_from>
			    collect_cir_from(channel1_CIR, CIR_data1, 0,firstPeakIdx);
 800c644:	081197b7          	lui	a5,0x8119
 800c648:	6e07d783          	lhu	a5,1760(a5) # 81196e0 <firstPeakIdx>
 800c64c:	86be                	mv	a3,a5
 800c64e:	4601                	li	a2,0
 800c650:	0812a7b7          	lui	a5,0x812a
 800c654:	13478593          	addi	a1,a5,308 # 812a134 <CIR_data1>
 800c658:	081277b7          	lui	a5,0x8127
 800c65c:	47478513          	addi	a0,a5,1140 # 8127474 <channel1_CIR>
 800c660:	044050ef          	jal	ra,80116a4 <collect_cir_from>
			    collect_cir_from(channel2_CIR, CIR_data2, 0,firstPeakIdx);
 800c664:	081197b7          	lui	a5,0x8119
 800c668:	6e07d783          	lhu	a5,1760(a5) # 81196e0 <firstPeakIdx>
 800c66c:	86be                	mv	a3,a5
 800c66e:	4601                	li	a2,0
 800c670:	0812a7b7          	lui	a5,0x812a
 800c674:	1e878593          	addi	a1,a5,488 # 812a1e8 <CIR_data2>
 800c678:	081287b7          	lui	a5,0x8128
 800c67c:	46c78513          	addi	a0,a5,1132 # 812846c <channel2_CIR>
 800c680:	024050ef          	jal	ra,80116a4 <collect_cir_from>
			}


			node.user_data_rx_valid = 1;
 800c684:	0812a7b7          	lui	a5,0x812a
 800c688:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c68c:	4705                	li	a4,1
 800c68e:	40e78b23          	sb	a4,1046(a5)
			memcpy(node.user_data_rx, thmts_rx_frame.user_data,USER_DATA_LENGTH * sizeof(node.user_data[0]));
 800c692:	20000613          	li	a2,512
 800c696:	081297b7          	lui	a5,0x8129
 800c69a:	6b278593          	addi	a1,a5,1714 # 81296b2 <thmts_rx_frame+0x1e>
 800c69e:	0812a7b7          	lui	a5,0x812a
 800c6a2:	dee78513          	addi	a0,a5,-530 # 8129dee <node+0x216>
 800c6a6:	543090ef          	jal	ra,80163e8 <memcpy>

			// slaveclk drift
			if (node.role == NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800c6aa:	0812a7b7          	lui	a5,0x812a
 800c6ae:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c6b2:	0027c703          	lbu	a4,2(a5)
 800c6b6:	4785                	li	a5,1
 800c6b8:	22f71e63          	bne	a4,a5,800c8f4 <processUwbRx+0x1042>
			{
				pps_adjust.rx_time_set[pps_adjust.tr_cnt] = node.ts_curr_rmark;
 800c6bc:	081217b7          	lui	a5,0x8121
 800c6c0:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c6c4:	0607c783          	lbu	a5,96(a5)
 800c6c8:	85be                	mv	a1,a5
 800c6ca:	0812a7b7          	lui	a5,0x812a
 800c6ce:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c6d2:	4307a603          	lw	a2,1072(a5)
 800c6d6:	4347a683          	lw	a3,1076(a5)
 800c6da:	081217b7          	lui	a5,0x8121
 800c6de:	15478713          	addi	a4,a5,340 # 8121154 <pps_adjust>
 800c6e2:	00458793          	addi	a5,a1,4 # fa004 <__HEAP_SIZE+0xf9804>
 800c6e6:	078e                	slli	a5,a5,0x3
 800c6e8:	97ba                	add	a5,a5,a4
 800c6ea:	0ff67513          	zext.b	a0,a2
 800c6ee:	0087c703          	lbu	a4,8(a5)
 800c6f2:	8b01                	andi	a4,a4,0
 800c6f4:	85ba                	mv	a1,a4
 800c6f6:	872a                	mv	a4,a0
 800c6f8:	8f4d                	or	a4,a4,a1
 800c6fa:	00e78423          	sb	a4,8(a5)
 800c6fe:	00865713          	srli	a4,a2,0x8
 800c702:	0ff77513          	zext.b	a0,a4
 800c706:	0097c703          	lbu	a4,9(a5)
 800c70a:	8b01                	andi	a4,a4,0
 800c70c:	85ba                	mv	a1,a4
 800c70e:	872a                	mv	a4,a0
 800c710:	8f4d                	or	a4,a4,a1
 800c712:	00e784a3          	sb	a4,9(a5)
 800c716:	01065713          	srli	a4,a2,0x10
 800c71a:	0ff77513          	zext.b	a0,a4
 800c71e:	00a7c703          	lbu	a4,10(a5)
 800c722:	8b01                	andi	a4,a4,0
 800c724:	85ba                	mv	a1,a4
 800c726:	872a                	mv	a4,a0
 800c728:	8f4d                	or	a4,a4,a1
 800c72a:	00e78523          	sb	a4,10(a5)
 800c72e:	01865513          	srli	a0,a2,0x18
 800c732:	00b7c703          	lbu	a4,11(a5)
 800c736:	8b01                	andi	a4,a4,0
 800c738:	85ba                	mv	a1,a4
 800c73a:	872a                	mv	a4,a0
 800c73c:	8f4d                	or	a4,a4,a1
 800c73e:	00e785a3          	sb	a4,11(a5)
 800c742:	0ff6f513          	zext.b	a0,a3
 800c746:	00c7c703          	lbu	a4,12(a5)
 800c74a:	8b01                	andi	a4,a4,0
 800c74c:	85ba                	mv	a1,a4
 800c74e:	872a                	mv	a4,a0
 800c750:	8f4d                	or	a4,a4,a1
 800c752:	00e78623          	sb	a4,12(a5)
 800c756:	0086d713          	srli	a4,a3,0x8
 800c75a:	0ff77513          	zext.b	a0,a4
 800c75e:	00d7c703          	lbu	a4,13(a5)
 800c762:	8b01                	andi	a4,a4,0
 800c764:	85ba                	mv	a1,a4
 800c766:	872a                	mv	a4,a0
 800c768:	8f4d                	or	a4,a4,a1
 800c76a:	00e786a3          	sb	a4,13(a5)
 800c76e:	0106d713          	srli	a4,a3,0x10
 800c772:	0ff77513          	zext.b	a0,a4
 800c776:	00e7c703          	lbu	a4,14(a5)
 800c77a:	8b01                	andi	a4,a4,0
 800c77c:	85ba                	mv	a1,a4
 800c77e:	872a                	mv	a4,a0
 800c780:	8f4d                	or	a4,a4,a1
 800c782:	00e78723          	sb	a4,14(a5)
 800c786:	0186d613          	srli	a2,a3,0x18
 800c78a:	00f7c703          	lbu	a4,15(a5)
 800c78e:	8b01                	andi	a4,a4,0
 800c790:	86ba                	mv	a3,a4
 800c792:	8732                	mv	a4,a2
 800c794:	8f55                	or	a4,a4,a3
 800c796:	00e787a3          	sb	a4,15(a5)
				pps_adjust.tx_time_set[pps_adjust.tr_cnt] = thmts_rx_frame.head.tx_stamp;
 800c79a:	081217b7          	lui	a5,0x8121
 800c79e:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c7a2:	0607c783          	lbu	a5,96(a5)
 800c7a6:	853e                	mv	a0,a5
 800c7a8:	081297b7          	lui	a5,0x8129
 800c7ac:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c7b0:	0047c703          	lbu	a4,4(a5)
 800c7b4:	0057c583          	lbu	a1,5(a5)
 800c7b8:	05a2                	slli	a1,a1,0x8
 800c7ba:	8f4d                	or	a4,a4,a1
 800c7bc:	0067c583          	lbu	a1,6(a5)
 800c7c0:	05c2                	slli	a1,a1,0x10
 800c7c2:	8f4d                	or	a4,a4,a1
 800c7c4:	0077c583          	lbu	a1,7(a5)
 800c7c8:	05e2                	slli	a1,a1,0x18
 800c7ca:	8f4d                	or	a4,a4,a1
 800c7cc:	863a                	mv	a2,a4
 800c7ce:	0087c703          	lbu	a4,8(a5)
 800c7d2:	0097c583          	lbu	a1,9(a5)
 800c7d6:	05a2                	slli	a1,a1,0x8
 800c7d8:	8f4d                	or	a4,a4,a1
 800c7da:	00a7c583          	lbu	a1,10(a5)
 800c7de:	05c2                	slli	a1,a1,0x10
 800c7e0:	8f4d                	or	a4,a4,a1
 800c7e2:	00b7c783          	lbu	a5,11(a5)
 800c7e6:	07e2                	slli	a5,a5,0x18
 800c7e8:	8fd9                	or	a5,a5,a4
 800c7ea:	86be                	mv	a3,a5
 800c7ec:	081217b7          	lui	a5,0x8121
 800c7f0:	15478713          	addi	a4,a5,340 # 8121154 <pps_adjust>
 800c7f4:	00351793          	slli	a5,a0,0x3
 800c7f8:	97ba                	add	a5,a5,a4
 800c7fa:	0ff67513          	zext.b	a0,a2
 800c7fe:	0007c703          	lbu	a4,0(a5)
 800c802:	8b01                	andi	a4,a4,0
 800c804:	85ba                	mv	a1,a4
 800c806:	872a                	mv	a4,a0
 800c808:	8f4d                	or	a4,a4,a1
 800c80a:	00e78023          	sb	a4,0(a5)
 800c80e:	00865713          	srli	a4,a2,0x8
 800c812:	0ff77513          	zext.b	a0,a4
 800c816:	0017c703          	lbu	a4,1(a5)
 800c81a:	8b01                	andi	a4,a4,0
 800c81c:	85ba                	mv	a1,a4
 800c81e:	872a                	mv	a4,a0
 800c820:	8f4d                	or	a4,a4,a1
 800c822:	00e780a3          	sb	a4,1(a5)
 800c826:	01065713          	srli	a4,a2,0x10
 800c82a:	0ff77513          	zext.b	a0,a4
 800c82e:	0027c703          	lbu	a4,2(a5)
 800c832:	8b01                	andi	a4,a4,0
 800c834:	85ba                	mv	a1,a4
 800c836:	872a                	mv	a4,a0
 800c838:	8f4d                	or	a4,a4,a1
 800c83a:	00e78123          	sb	a4,2(a5)
 800c83e:	01865513          	srli	a0,a2,0x18
 800c842:	0037c703          	lbu	a4,3(a5)
 800c846:	8b01                	andi	a4,a4,0
 800c848:	85ba                	mv	a1,a4
 800c84a:	872a                	mv	a4,a0
 800c84c:	8f4d                	or	a4,a4,a1
 800c84e:	00e781a3          	sb	a4,3(a5)
 800c852:	0ff6f513          	zext.b	a0,a3
 800c856:	0047c703          	lbu	a4,4(a5)
 800c85a:	8b01                	andi	a4,a4,0
 800c85c:	85ba                	mv	a1,a4
 800c85e:	872a                	mv	a4,a0
 800c860:	8f4d                	or	a4,a4,a1
 800c862:	00e78223          	sb	a4,4(a5)
 800c866:	0086d713          	srli	a4,a3,0x8
 800c86a:	0ff77513          	zext.b	a0,a4
 800c86e:	0057c703          	lbu	a4,5(a5)
 800c872:	8b01                	andi	a4,a4,0
 800c874:	85ba                	mv	a1,a4
 800c876:	872a                	mv	a4,a0
 800c878:	8f4d                	or	a4,a4,a1
 800c87a:	00e782a3          	sb	a4,5(a5)
 800c87e:	0106d713          	srli	a4,a3,0x10
 800c882:	0ff77513          	zext.b	a0,a4
 800c886:	0067c703          	lbu	a4,6(a5)
 800c88a:	8b01                	andi	a4,a4,0
 800c88c:	85ba                	mv	a1,a4
 800c88e:	872a                	mv	a4,a0
 800c890:	8f4d                	or	a4,a4,a1
 800c892:	00e78323          	sb	a4,6(a5)
 800c896:	0186d613          	srli	a2,a3,0x18
 800c89a:	0077c703          	lbu	a4,7(a5)
 800c89e:	8b01                	andi	a4,a4,0
 800c8a0:	86ba                	mv	a3,a4
 800c8a2:	8732                	mv	a4,a2
 800c8a4:	8f55                	or	a4,a4,a3
 800c8a6:	00e783a3          	sb	a4,7(a5)
				if (pps_adjust.tr_cnt == (PPS_TR_CHECK_CNT-1))
 800c8aa:	081217b7          	lui	a5,0x8121
 800c8ae:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c8b2:	0607c703          	lbu	a4,96(a5)
 800c8b6:	4791                	li	a5,4
 800c8b8:	00f71f63          	bne	a4,a5,800c8d6 <processUwbRx+0x1024>
				{
					pps_clk_compute(&pps_adjust);
 800c8bc:	081217b7          	lui	a5,0x8121
 800c8c0:	15478513          	addi	a0,a5,340 # 8121154 <pps_adjust>
 800c8c4:	f93fa0ef          	jal	ra,8007856 <pps_clk_compute>
					pps_adjust.tr_cnt = 0;
 800c8c8:	081217b7          	lui	a5,0x8121
 800c8cc:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c8d0:	06078023          	sb	zero,96(a5)
 800c8d4:	a005                	j	800c8f4 <processUwbRx+0x1042>
				}
				else
				{
					pps_adjust.tr_cnt++;
 800c8d6:	081217b7          	lui	a5,0x8121
 800c8da:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c8de:	0607c783          	lbu	a5,96(a5)
 800c8e2:	0785                	addi	a5,a5,1
 800c8e4:	0ff7f713          	zext.b	a4,a5
 800c8e8:	081217b7          	lui	a5,0x8121
 800c8ec:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c8f0:	06e78023          	sb	a4,96(a5)
				}
			}
			pps_adjust.rx_time_set[pps_adjust.tr_cnt] = node.ts_curr_rmark;
 800c8f4:	081217b7          	lui	a5,0x8121
 800c8f8:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800c8fc:	0607c783          	lbu	a5,96(a5)
 800c900:	85be                	mv	a1,a5
 800c902:	0812a7b7          	lui	a5,0x812a
 800c906:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800c90a:	4307a603          	lw	a2,1072(a5)
 800c90e:	4347a683          	lw	a3,1076(a5)
 800c912:	081217b7          	lui	a5,0x8121
 800c916:	15478713          	addi	a4,a5,340 # 8121154 <pps_adjust>
 800c91a:	00458793          	addi	a5,a1,4
 800c91e:	078e                	slli	a5,a5,0x3
 800c920:	97ba                	add	a5,a5,a4
 800c922:	0ff67513          	zext.b	a0,a2
 800c926:	0087c703          	lbu	a4,8(a5)
 800c92a:	8b01                	andi	a4,a4,0
 800c92c:	85ba                	mv	a1,a4
 800c92e:	872a                	mv	a4,a0
 800c930:	8f4d                	or	a4,a4,a1
 800c932:	00e78423          	sb	a4,8(a5)
 800c936:	00865713          	srli	a4,a2,0x8
 800c93a:	0ff77513          	zext.b	a0,a4
 800c93e:	0097c703          	lbu	a4,9(a5)
 800c942:	8b01                	andi	a4,a4,0
 800c944:	85ba                	mv	a1,a4
 800c946:	872a                	mv	a4,a0
 800c948:	8f4d                	or	a4,a4,a1
 800c94a:	00e784a3          	sb	a4,9(a5)
 800c94e:	01065713          	srli	a4,a2,0x10
 800c952:	0ff77513          	zext.b	a0,a4
 800c956:	00a7c703          	lbu	a4,10(a5)
 800c95a:	8b01                	andi	a4,a4,0
 800c95c:	85ba                	mv	a1,a4
 800c95e:	872a                	mv	a4,a0
 800c960:	8f4d                	or	a4,a4,a1
 800c962:	00e78523          	sb	a4,10(a5)
 800c966:	01865513          	srli	a0,a2,0x18
 800c96a:	00b7c703          	lbu	a4,11(a5)
 800c96e:	8b01                	andi	a4,a4,0
 800c970:	85ba                	mv	a1,a4
 800c972:	872a                	mv	a4,a0
 800c974:	8f4d                	or	a4,a4,a1
 800c976:	00e785a3          	sb	a4,11(a5)
 800c97a:	0ff6f513          	zext.b	a0,a3
 800c97e:	00c7c703          	lbu	a4,12(a5)
 800c982:	8b01                	andi	a4,a4,0
 800c984:	85ba                	mv	a1,a4
 800c986:	872a                	mv	a4,a0
 800c988:	8f4d                	or	a4,a4,a1
 800c98a:	00e78623          	sb	a4,12(a5)
 800c98e:	0086d713          	srli	a4,a3,0x8
 800c992:	0ff77513          	zext.b	a0,a4
 800c996:	00d7c703          	lbu	a4,13(a5)
 800c99a:	8b01                	andi	a4,a4,0
 800c99c:	85ba                	mv	a1,a4
 800c99e:	872a                	mv	a4,a0
 800c9a0:	8f4d                	or	a4,a4,a1
 800c9a2:	00e786a3          	sb	a4,13(a5)
 800c9a6:	0106d713          	srli	a4,a3,0x10
 800c9aa:	0ff77513          	zext.b	a0,a4
 800c9ae:	00e7c703          	lbu	a4,14(a5)
 800c9b2:	8b01                	andi	a4,a4,0
 800c9b4:	85ba                	mv	a1,a4
 800c9b6:	872a                	mv	a4,a0
 800c9b8:	8f4d                	or	a4,a4,a1
 800c9ba:	00e78723          	sb	a4,14(a5)
 800c9be:	0186d613          	srli	a2,a3,0x18
 800c9c2:	00f7c703          	lbu	a4,15(a5)
 800c9c6:	8b01                	andi	a4,a4,0
 800c9c8:	86ba                	mv	a3,a4
 800c9ca:	8732                	mv	a4,a2
 800c9cc:	8f55                	or	a4,a4,a3
 800c9ce:	00e787a3          	sb	a4,15(a5)
 800c9d2:	a079                	j	800ca60 <processUwbRx+0x11ae>


	}
	else
	{
		uint32_t testCnt = 0;
 800c9d4:	fc042823          	sw	zero,-48(s0)

		uint16_t firsrERRORpos = 0;
 800c9d8:	fc041723          	sh	zero,-50(s0)
		for(uint16_t index = 0 ; index < sizeof(thmts_rx_frame.rx_stamp) ; index++)
 800c9dc:	fc041f23          	sh	zero,-34(s0)
 800c9e0:	a89d                	j	800ca56 <processUwbRx+0x11a4>
		{
			if(thmts_rx_frame.rx_stamp != (uint8_t)(index & 0xFF))
 800c9e2:	081297b7          	lui	a5,0x8129
 800c9e6:	69478793          	addi	a5,a5,1684 # 8129694 <thmts_rx_frame>
 800c9ea:	0167c703          	lbu	a4,22(a5)
 800c9ee:	0177c583          	lbu	a1,23(a5)
 800c9f2:	05a2                	slli	a1,a1,0x8
 800c9f4:	8f4d                	or	a4,a4,a1
 800c9f6:	0187c583          	lbu	a1,24(a5)
 800c9fa:	05c2                	slli	a1,a1,0x10
 800c9fc:	8f4d                	or	a4,a4,a1
 800c9fe:	0197c583          	lbu	a1,25(a5)
 800ca02:	05e2                	slli	a1,a1,0x18
 800ca04:	8f4d                	or	a4,a4,a1
 800ca06:	863a                	mv	a2,a4
 800ca08:	01a7c703          	lbu	a4,26(a5)
 800ca0c:	01b7c583          	lbu	a1,27(a5)
 800ca10:	05a2                	slli	a1,a1,0x8
 800ca12:	8f4d                	or	a4,a4,a1
 800ca14:	01c7c583          	lbu	a1,28(a5)
 800ca18:	05c2                	slli	a1,a1,0x10
 800ca1a:	8f4d                	or	a4,a4,a1
 800ca1c:	01d7c783          	lbu	a5,29(a5)
 800ca20:	07e2                	slli	a5,a5,0x18
 800ca22:	8fd9                	or	a5,a5,a4
 800ca24:	86be                	mv	a3,a5
 800ca26:	fde45783          	lhu	a5,-34(s0)
 800ca2a:	0ff7f793          	zext.b	a5,a5
 800ca2e:	8a3e                	mv	s4,a5
 800ca30:	4a81                	li	s5,0
 800ca32:	8732                	mv	a4,a2
 800ca34:	87d2                	mv	a5,s4
 800ca36:	00f71663          	bne	a4,a5,800ca42 <processUwbRx+0x1190>
 800ca3a:	8736                	mv	a4,a3
 800ca3c:	87d6                	mv	a5,s5
 800ca3e:	00f70763          	beq	a4,a5,800ca4c <processUwbRx+0x119a>
			{
				firsrERRORpos = index;
 800ca42:	fde45783          	lhu	a5,-34(s0)
 800ca46:	fcf41723          	sh	a5,-50(s0)
				break;
 800ca4a:	a819                	j	800ca60 <processUwbRx+0x11ae>
		for(uint16_t index = 0 ; index < sizeof(thmts_rx_frame.rx_stamp) ; index++)
 800ca4c:	fde45783          	lhu	a5,-34(s0)
 800ca50:	0785                	addi	a5,a5,1
 800ca52:	fcf41f23          	sh	a5,-34(s0)
 800ca56:	fde45703          	lhu	a4,-34(s0)
 800ca5a:	479d                	li	a5,7
 800ca5c:	f8e7f3e3          	bgeu	a5,a4,800c9e2 <processUwbRx+0x1130>
//            // rx complete
//            BB_RX_MODULE_POWER_DOWN;

	//

	uint32_t rx_status = thmts_rx_content.rx_status;
 800ca60:	0812a7b7          	lui	a5,0x812a
 800ca64:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800ca68:	0007c703          	lbu	a4,0(a5)
 800ca6c:	0017c683          	lbu	a3,1(a5)
 800ca70:	06a2                	slli	a3,a3,0x8
 800ca72:	8f55                	or	a4,a4,a3
 800ca74:	0027c683          	lbu	a3,2(a5)
 800ca78:	06c2                	slli	a3,a3,0x10
 800ca7a:	8f55                	or	a4,a4,a3
 800ca7c:	0037c783          	lbu	a5,3(a5)
 800ca80:	07e2                	slli	a5,a5,0x18
 800ca82:	8fd9                	or	a5,a5,a4
 800ca84:	faf42823          	sw	a5,-80(s0)
	uint16_t CIR_accum_cnt= (rx_status>>16)&0xFFFF;
 800ca88:	fb042783          	lw	a5,-80(s0)
 800ca8c:	83c1                	srli	a5,a5,0x10
 800ca8e:	faf41723          	sh	a5,-82(s0)
	uint16_t AGC_num = (rx_status>>8)&0xFF;
 800ca92:	fb042783          	lw	a5,-80(s0)
 800ca96:	83a1                	srli	a5,a5,0x8
 800ca98:	0807c7b3          	zext.h	a5,a5
 800ca9c:	0ff7f793          	zext.b	a5,a5
 800caa0:	faf41623          	sh	a5,-84(s0)


    if(reset_cnt == 1)
 800caa4:	081197b7          	lui	a5,0x8119
 800caa8:	6917c703          	lbu	a4,1681(a5) # 8119691 <reset_cnt>
 800caac:	4785                	li	a5,1
 800caae:	02f71f63          	bne	a4,a5,800caec <processUwbRx+0x123a>
    {
    	rx_cnt = 0;
 800cab2:	081197b7          	lui	a5,0x8119
 800cab6:	7007ac23          	sw	zero,1816(a5) # 8119718 <rx_cnt>
    	rx_timeout_cnt = 0;
 800caba:	081197b7          	lui	a5,0x8119
 800cabe:	7207a023          	sw	zero,1824(a5) # 8119720 <rx_timeout_cnt>
    	rx_phr_error_cnt = 0;
 800cac2:	081197b7          	lui	a5,0x8119
 800cac6:	7207a223          	sw	zero,1828(a5) # 8119724 <rx_phr_error_cnt>
    	rx_ok_cnt = 0;
 800caca:	081197b7          	lui	a5,0x8119
 800cace:	7207a423          	sw	zero,1832(a5) # 8119728 <rx_ok_cnt>
    	crc_error_cnt = 0;
 800cad2:	081197b7          	lui	a5,0x8119
 800cad6:	7007ae23          	sw	zero,1820(a5) # 811971c <crc_error_cnt>
    	crc_ok_cnt = 0;
 800cada:	081197b7          	lui	a5,0x8119
 800cade:	7207a623          	sw	zero,1836(a5) # 811972c <crc_ok_cnt>

    	reset_cnt = 0;
 800cae2:	081197b7          	lui	a5,0x8119
 800cae6:	680788a3          	sb	zero,1681(a5) # 8119691 <reset_cnt>
 800caea:	aa91                	j	800cc3e <processUwbRx+0x138c>

    }
    else
    {
    	if(rx_flag) //01
 800caec:	081197b7          	lui	a5,0x8119
 800caf0:	6db7c783          	lbu	a5,1755(a5) # 81196db <rx_flag>
 800caf4:	c7fd                	beqz	a5,800cbe2 <processUwbRx+0x1330>
    	{

    		rx_cnt++;
 800caf6:	081197b7          	lui	a5,0x8119
 800cafa:	7187a783          	lw	a5,1816(a5) # 8119718 <rx_cnt>
 800cafe:	00178713          	addi	a4,a5,1
 800cb02:	081197b7          	lui	a5,0x8119
 800cb06:	70e7ac23          	sw	a4,1816(a5) # 8119718 <rx_cnt>
    		AGC_result[AGC_idx]=AGC_num;
 800cb0a:	081197b7          	lui	a5,0x8119
 800cb0e:	6e47a783          	lw	a5,1764(a5) # 81196e4 <AGC_idx>
 800cb12:	fac45703          	lhu	a4,-84(s0)
 800cb16:	081296b7          	lui	a3,0x8129
 800cb1a:	46468693          	addi	a3,a3,1124 # 8129464 <AGC_result>
 800cb1e:	078a                	slli	a5,a5,0x2
 800cb20:	97b6                	add	a5,a5,a3
 800cb22:	c398                	sw	a4,0(a5)
    		AGC_idx++;
 800cb24:	081197b7          	lui	a5,0x8119
 800cb28:	6e47a783          	lw	a5,1764(a5) # 81196e4 <AGC_idx>
 800cb2c:	00178713          	addi	a4,a5,1
 800cb30:	081197b7          	lui	a5,0x8119
 800cb34:	6ee7a223          	sw	a4,1764(a5) # 81196e4 <AGC_idx>

			if((rx_status & 0xFF) == 1)
 800cb38:	fb042783          	lw	a5,-80(s0)
 800cb3c:	0ff7f713          	zext.b	a4,a5
 800cb40:	4785                	li	a5,1
 800cb42:	00f71d63          	bne	a4,a5,800cb5c <processUwbRx+0x12aa>
				rx_timeout_cnt++;
 800cb46:	081197b7          	lui	a5,0x8119
 800cb4a:	7207a783          	lw	a5,1824(a5) # 8119720 <rx_timeout_cnt>
 800cb4e:	00178713          	addi	a4,a5,1
 800cb52:	081197b7          	lui	a5,0x8119
 800cb56:	72e7a023          	sw	a4,1824(a5) # 8119720 <rx_timeout_cnt>
 800cb5a:	a061                	j	800cbe2 <processUwbRx+0x1330>
			else if((rx_status & 0xFF) == 15)
 800cb5c:	fb042783          	lw	a5,-80(s0)
 800cb60:	0ff7f713          	zext.b	a4,a5
 800cb64:	47bd                	li	a5,15
 800cb66:	00f71d63          	bne	a4,a5,800cb80 <processUwbRx+0x12ce>
				rx_phr_error_cnt++;
 800cb6a:	081197b7          	lui	a5,0x8119
 800cb6e:	7247a783          	lw	a5,1828(a5) # 8119724 <rx_phr_error_cnt>
 800cb72:	00178713          	addi	a4,a5,1
 800cb76:	081197b7          	lui	a5,0x8119
 800cb7a:	72e7a223          	sw	a4,1828(a5) # 8119724 <rx_phr_error_cnt>
 800cb7e:	a095                	j	800cbe2 <processUwbRx+0x1330>
			else if((rx_status & 0xFF) == 4)
 800cb80:	fb042783          	lw	a5,-80(s0)
 800cb84:	0ff7f713          	zext.b	a4,a5
 800cb88:	4791                	li	a5,4
 800cb8a:	04f71c63          	bne	a4,a5,800cbe2 <processUwbRx+0x1330>
			{
				rx_ok_cnt++;
 800cb8e:	081197b7          	lui	a5,0x8119
 800cb92:	7287a783          	lw	a5,1832(a5) # 8119728 <rx_ok_cnt>
 800cb96:	00178713          	addi	a4,a5,1
 800cb9a:	081197b7          	lui	a5,0x8119
 800cb9e:	72e7a423          	sw	a4,1832(a5) # 8119728 <rx_ok_cnt>
				if(thmts_rx_content.CRC_OK == 1)
 800cba2:	0812a7b7          	lui	a5,0x812a
 800cba6:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800cbaa:	0407c703          	lbu	a4,64(a5)
 800cbae:	0417c683          	lbu	a3,65(a5)
 800cbb2:	06a2                	slli	a3,a3,0x8
 800cbb4:	8f55                	or	a4,a4,a3
 800cbb6:	0427c683          	lbu	a3,66(a5)
 800cbba:	06c2                	slli	a3,a3,0x10
 800cbbc:	8f55                	or	a4,a4,a3
 800cbbe:	0437c783          	lbu	a5,67(a5)
 800cbc2:	07e2                	slli	a5,a5,0x18
 800cbc4:	8fd9                	or	a5,a5,a4
 800cbc6:	873e                	mv	a4,a5
 800cbc8:	4785                	li	a5,1
 800cbca:	00f71c63          	bne	a4,a5,800cbe2 <processUwbRx+0x1330>
					crc_ok_cnt++;
 800cbce:	081197b7          	lui	a5,0x8119
 800cbd2:	72c7a783          	lw	a5,1836(a5) # 811972c <crc_ok_cnt>
 800cbd6:	00178713          	addi	a4,a5,1
 800cbda:	081197b7          	lui	a5,0x8119
 800cbde:	72e7a623          	sw	a4,1836(a5) # 811972c <crc_ok_cnt>
//		uint32_t timeStamp_hi,timeStamp_lo;
//		timeStamp_hi = (uint32_t)(thmts_tx_frame.head.tx_stamp >> 32);
//		timeStamp_lo = (uint32_t)(thmts_tx_frame.head.tx_stamp);
//		txPoint_buff += sprintf((uint8_t *)&debug_ranging_buf[txPoint_buff], "tx_stamp = %3u , %10u |\r\n" , timeStamp_hi , timeStamp_lo);

    	uint32_t BBCTRL = thmts_rx_content.BBCTRL;
 800cbe2:	0812a7b7          	lui	a5,0x812a
 800cbe6:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800cbea:	0387c703          	lbu	a4,56(a5)
 800cbee:	0397c683          	lbu	a3,57(a5)
 800cbf2:	06a2                	slli	a3,a3,0x8
 800cbf4:	8f55                	or	a4,a4,a3
 800cbf6:	03a7c683          	lbu	a3,58(a5)
 800cbfa:	06c2                	slli	a3,a3,0x10
 800cbfc:	8f55                	or	a4,a4,a3
 800cbfe:	03b7c783          	lbu	a5,59(a5)
 800cc02:	07e2                	slli	a5,a5,0x18
 800cc04:	8fd9                	or	a5,a5,a4
 800cc06:	faf42423          	sw	a5,-88(s0)
    	uint32_t PHR_info = thmts_rx_content.PHR_info;
 800cc0a:	0812a7b7          	lui	a5,0x812a
 800cc0e:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800cc12:	03c7c703          	lbu	a4,60(a5)
 800cc16:	03d7c683          	lbu	a3,61(a5)
 800cc1a:	06a2                	slli	a3,a3,0x8
 800cc1c:	8f55                	or	a4,a4,a3
 800cc1e:	03e7c683          	lbu	a3,62(a5)
 800cc22:	06c2                	slli	a3,a3,0x10
 800cc24:	8f55                	or	a4,a4,a3
 800cc26:	03f7c783          	lbu	a5,63(a5)
 800cc2a:	07e2                	slli	a5,a5,0x18
 800cc2c:	8fd9                	or	a5,a5,a4
 800cc2e:	faf42223          	sw	a5,-92(s0)

    	PHR_info_RX = read_thmts_bb_reg(CHIP_THURDZ_RX_DATA_ADDR);
 800cc32:	00132537          	lui	a0,0x132
 800cc36:	4cd010ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800cc3a:	fca42a23          	sw	a0,-44(s0)




    // 
    if (SWITCH_THMTS_RX_SLOT_INFO_T)
 800cc3e:	081197b7          	lui	a5,0x8119
 800cc42:	7397c783          	lbu	a5,1849(a5) # 8119739 <SWITCH_THMTS_RX_SLOT_INFO_T>
 800cc46:	38078363          	beqz	a5,800cfcc <processUwbRx+0x171a>
	{
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800cc4a:	4525                	li	a0,9
 800cc4c:	a83f40ef          	jal	ra,80016ce <pvPortMalloc>
 800cc50:	87aa                	mv	a5,a0
 800cc52:	f8f42c23          	sw	a5,-104(s0)
		thmts_rx_slot_info_t thmts_rx_slot_info;
		memcpy(&thmts_rx_slot_info,thmts_rx_content.rx_info,sizeof(thmts_rx_content.rx_info));
 800cc56:	d2440713          	addi	a4,s0,-732
 800cc5a:	02800613          	li	a2,40
 800cc5e:	0812a7b7          	lui	a5,0x812a
 800cc62:	8c078593          	addi	a1,a5,-1856 # 81298c0 <thmts_rx_content+0x8>
 800cc66:	853a                	mv	a0,a4
 800cc68:	780090ef          	jal	ra,80163e8 <memcpy>
		thmts_rx_slot_info.rmark= node.ts_curr_rmark;
 800cc6c:	0812a7b7          	lui	a5,0x812a
 800cc70:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800cc74:	4307a703          	lw	a4,1072(a5)
 800cc78:	4347a783          	lw	a5,1076(a5)
 800cc7c:	d4e42623          	sw	a4,-692(s0)
 800cc80:	d4f42823          	sw	a5,-688(s0)
		thmts_rx_slot_info.dev_id = node.dev_id;
 800cc84:	0812a7b7          	lui	a5,0x812a
 800cc88:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800cc8c:	0007c783          	lbu	a5,0(a5)
 800cc90:	0807c7b3          	zext.h	a5,a5
 800cc94:	d4f41a23          	sh	a5,-684(s0)
		thmts_rx_slot_info.slot_id = slot_cnt;
 800cc98:	081197b7          	lui	a5,0x8119
 800cc9c:	6d07a783          	lw	a5,1744(a5) # 81196d0 <slot_cnt>
 800cca0:	0807c7b3          	zext.h	a5,a5
 800cca4:	d4f41b23          	sh	a5,-682(s0)
		thmts_rx_slot_info.rx_length = thmts_rx_content.rx_length;
 800cca8:	0812a7b7          	lui	a5,0x812a
 800ccac:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800ccb0:	0487c703          	lbu	a4,72(a5)
 800ccb4:	0497c783          	lbu	a5,73(a5)
 800ccb8:	07a2                	slli	a5,a5,0x8
 800ccba:	8fd9                	or	a5,a5,a4
 800ccbc:	0807c7b3          	zext.h	a5,a5
 800ccc0:	d4f41c23          	sh	a5,-680(s0)
		thmts_rx_slot_info.rx_data = thmts_rx_frame;
 800ccc4:	081297b7          	lui	a5,0x8129
 800ccc8:	69478713          	addi	a4,a5,1684 # 8129694 <thmts_rx_frame>
 800cccc:	d7340793          	addi	a5,s0,-653
 800ccd0:	86ba                	mv	a3,a4
 800ccd2:	22200713          	li	a4,546
 800ccd6:	863a                	mv	a2,a4
 800ccd8:	85b6                	mv	a1,a3
 800ccda:	853e                	mv	a0,a5
 800ccdc:	70c090ef          	jal	ra,80163e8 <memcpy>
		thmts_rx_slot_info.crc_res = 0;
 800cce0:	d4040d23          	sb	zero,-678(s0)
		thmts_rx_slot_info.rx_status = rx_status;
 800cce4:	fb042783          	lw	a5,-80(s0)
 800cce8:	0ff7f693          	zext.b	a3,a5
 800ccec:	d5b44783          	lbu	a5,-677(s0)
 800ccf0:	8b81                	andi	a5,a5,0
 800ccf2:	873e                	mv	a4,a5
 800ccf4:	87b6                	mv	a5,a3
 800ccf6:	8fd9                	or	a5,a5,a4
 800ccf8:	d4f40da3          	sb	a5,-677(s0)
 800ccfc:	fb042783          	lw	a5,-80(s0)
 800cd00:	83a1                	srli	a5,a5,0x8
 800cd02:	0ff7f693          	zext.b	a3,a5
 800cd06:	d5c44783          	lbu	a5,-676(s0)
 800cd0a:	8b81                	andi	a5,a5,0
 800cd0c:	873e                	mv	a4,a5
 800cd0e:	87b6                	mv	a5,a3
 800cd10:	8fd9                	or	a5,a5,a4
 800cd12:	d4f40e23          	sb	a5,-676(s0)
 800cd16:	fb042783          	lw	a5,-80(s0)
 800cd1a:	83c1                	srli	a5,a5,0x10
 800cd1c:	0ff7f693          	zext.b	a3,a5
 800cd20:	d5d44783          	lbu	a5,-675(s0)
 800cd24:	8b81                	andi	a5,a5,0
 800cd26:	873e                	mv	a4,a5
 800cd28:	87b6                	mv	a5,a3
 800cd2a:	8fd9                	or	a5,a5,a4
 800cd2c:	d4f40ea3          	sb	a5,-675(s0)
 800cd30:	fb042783          	lw	a5,-80(s0)
 800cd34:	0187d693          	srli	a3,a5,0x18
 800cd38:	d5e44783          	lbu	a5,-674(s0)
 800cd3c:	8b81                	andi	a5,a5,0
 800cd3e:	873e                	mv	a4,a5
 800cd40:	87b6                	mv	a5,a3
 800cd42:	8fd9                	or	a5,a5,a4
 800cd44:	d4f40f23          	sb	a5,-674(s0)

		thmts_rx_slot_info.rx_cnt = rx_cnt;
 800cd48:	081197b7          	lui	a5,0x8119
 800cd4c:	7187a783          	lw	a5,1816(a5) # 8119718 <rx_cnt>
 800cd50:	0ff7f613          	zext.b	a2,a5
 800cd54:	d5f44703          	lbu	a4,-673(s0)
 800cd58:	8b01                	andi	a4,a4,0
 800cd5a:	86ba                	mv	a3,a4
 800cd5c:	8732                	mv	a4,a2
 800cd5e:	8f55                	or	a4,a4,a3
 800cd60:	d4e40fa3          	sb	a4,-673(s0)
 800cd64:	0087d713          	srli	a4,a5,0x8
 800cd68:	0ff77613          	zext.b	a2,a4
 800cd6c:	d6044703          	lbu	a4,-672(s0)
 800cd70:	8b01                	andi	a4,a4,0
 800cd72:	86ba                	mv	a3,a4
 800cd74:	8732                	mv	a4,a2
 800cd76:	8f55                	or	a4,a4,a3
 800cd78:	d6e40023          	sb	a4,-672(s0)
 800cd7c:	0107d713          	srli	a4,a5,0x10
 800cd80:	0ff77613          	zext.b	a2,a4
 800cd84:	d6144703          	lbu	a4,-671(s0)
 800cd88:	8b01                	andi	a4,a4,0
 800cd8a:	86ba                	mv	a3,a4
 800cd8c:	8732                	mv	a4,a2
 800cd8e:	8f55                	or	a4,a4,a3
 800cd90:	d6e400a3          	sb	a4,-671(s0)
 800cd94:	0187d693          	srli	a3,a5,0x18
 800cd98:	d6244783          	lbu	a5,-670(s0)
 800cd9c:	8b81                	andi	a5,a5,0
 800cd9e:	873e                	mv	a4,a5
 800cda0:	87b6                	mv	a5,a3
 800cda2:	8fd9                	or	a5,a5,a4
 800cda4:	d6f40123          	sb	a5,-670(s0)
		thmts_rx_slot_info.crc_ok_cnt = crc_ok_cnt;
 800cda8:	081197b7          	lui	a5,0x8119
 800cdac:	72c7a783          	lw	a5,1836(a5) # 811972c <crc_ok_cnt>
 800cdb0:	0ff7f613          	zext.b	a2,a5
 800cdb4:	d6344703          	lbu	a4,-669(s0)
 800cdb8:	8b01                	andi	a4,a4,0
 800cdba:	86ba                	mv	a3,a4
 800cdbc:	8732                	mv	a4,a2
 800cdbe:	8f55                	or	a4,a4,a3
 800cdc0:	d6e401a3          	sb	a4,-669(s0)
 800cdc4:	0087d713          	srli	a4,a5,0x8
 800cdc8:	0ff77613          	zext.b	a2,a4
 800cdcc:	d6444703          	lbu	a4,-668(s0)
 800cdd0:	8b01                	andi	a4,a4,0
 800cdd2:	86ba                	mv	a3,a4
 800cdd4:	8732                	mv	a4,a2
 800cdd6:	8f55                	or	a4,a4,a3
 800cdd8:	d6e40223          	sb	a4,-668(s0)
 800cddc:	0107d713          	srli	a4,a5,0x10
 800cde0:	0ff77613          	zext.b	a2,a4
 800cde4:	d6544703          	lbu	a4,-667(s0)
 800cde8:	8b01                	andi	a4,a4,0
 800cdea:	86ba                	mv	a3,a4
 800cdec:	8732                	mv	a4,a2
 800cdee:	8f55                	or	a4,a4,a3
 800cdf0:	d6e402a3          	sb	a4,-667(s0)
 800cdf4:	0187d693          	srli	a3,a5,0x18
 800cdf8:	d6644783          	lbu	a5,-666(s0)
 800cdfc:	8b81                	andi	a5,a5,0
 800cdfe:	873e                	mv	a4,a5
 800ce00:	87b6                	mv	a5,a3
 800ce02:	8fd9                	or	a5,a5,a4
 800ce04:	d6f40323          	sb	a5,-666(s0)
		thmts_rx_slot_info.rx_timeout_cnt = rx_timeout_cnt;
 800ce08:	081197b7          	lui	a5,0x8119
 800ce0c:	7207a783          	lw	a5,1824(a5) # 8119720 <rx_timeout_cnt>
 800ce10:	0ff7f613          	zext.b	a2,a5
 800ce14:	d6744703          	lbu	a4,-665(s0)
 800ce18:	8b01                	andi	a4,a4,0
 800ce1a:	86ba                	mv	a3,a4
 800ce1c:	8732                	mv	a4,a2
 800ce1e:	8f55                	or	a4,a4,a3
 800ce20:	d6e403a3          	sb	a4,-665(s0)
 800ce24:	0087d713          	srli	a4,a5,0x8
 800ce28:	0ff77613          	zext.b	a2,a4
 800ce2c:	d6844703          	lbu	a4,-664(s0)
 800ce30:	8b01                	andi	a4,a4,0
 800ce32:	86ba                	mv	a3,a4
 800ce34:	8732                	mv	a4,a2
 800ce36:	8f55                	or	a4,a4,a3
 800ce38:	d6e40423          	sb	a4,-664(s0)
 800ce3c:	0107d713          	srli	a4,a5,0x10
 800ce40:	0ff77613          	zext.b	a2,a4
 800ce44:	d6944703          	lbu	a4,-663(s0)
 800ce48:	8b01                	andi	a4,a4,0
 800ce4a:	86ba                	mv	a3,a4
 800ce4c:	8732                	mv	a4,a2
 800ce4e:	8f55                	or	a4,a4,a3
 800ce50:	d6e404a3          	sb	a4,-663(s0)
 800ce54:	0187d693          	srli	a3,a5,0x18
 800ce58:	d6a44783          	lbu	a5,-662(s0)
 800ce5c:	8b81                	andi	a5,a5,0
 800ce5e:	873e                	mv	a4,a5
 800ce60:	87b6                	mv	a5,a3
 800ce62:	8fd9                	or	a5,a5,a4
 800ce64:	d6f40523          	sb	a5,-662(s0)
		thmts_rx_slot_info.rx_phr_error_cnt = rx_phr_error_cnt;
 800ce68:	081197b7          	lui	a5,0x8119
 800ce6c:	7247a783          	lw	a5,1828(a5) # 8119724 <rx_phr_error_cnt>
 800ce70:	0ff7f613          	zext.b	a2,a5
 800ce74:	d6b44703          	lbu	a4,-661(s0)
 800ce78:	8b01                	andi	a4,a4,0
 800ce7a:	86ba                	mv	a3,a4
 800ce7c:	8732                	mv	a4,a2
 800ce7e:	8f55                	or	a4,a4,a3
 800ce80:	d6e405a3          	sb	a4,-661(s0)
 800ce84:	0087d713          	srli	a4,a5,0x8
 800ce88:	0ff77613          	zext.b	a2,a4
 800ce8c:	d6c44703          	lbu	a4,-660(s0)
 800ce90:	8b01                	andi	a4,a4,0
 800ce92:	86ba                	mv	a3,a4
 800ce94:	8732                	mv	a4,a2
 800ce96:	8f55                	or	a4,a4,a3
 800ce98:	d6e40623          	sb	a4,-660(s0)
 800ce9c:	0107d713          	srli	a4,a5,0x10
 800cea0:	0ff77613          	zext.b	a2,a4
 800cea4:	d6d44703          	lbu	a4,-659(s0)
 800cea8:	8b01                	andi	a4,a4,0
 800ceaa:	86ba                	mv	a3,a4
 800ceac:	8732                	mv	a4,a2
 800ceae:	8f55                	or	a4,a4,a3
 800ceb0:	d6e406a3          	sb	a4,-659(s0)
 800ceb4:	0187d693          	srli	a3,a5,0x18
 800ceb8:	d6e44783          	lbu	a5,-658(s0)
 800cebc:	8b81                	andi	a5,a5,0
 800cebe:	873e                	mv	a4,a5
 800cec0:	87b6                	mv	a5,a3
 800cec2:	8fd9                	or	a5,a5,a4
 800cec4:	d6f40723          	sb	a5,-658(s0)
		thmts_rx_slot_info.crc_error_cnt = rx_ok_cnt - crc_ok_cnt;
 800cec8:	081197b7          	lui	a5,0x8119
 800cecc:	7287a703          	lw	a4,1832(a5) # 8119728 <rx_ok_cnt>
 800ced0:	081197b7          	lui	a5,0x8119
 800ced4:	72c7a783          	lw	a5,1836(a5) # 811972c <crc_ok_cnt>
 800ced8:	40f707b3          	sub	a5,a4,a5
 800cedc:	0ff7f613          	zext.b	a2,a5
 800cee0:	d6f44703          	lbu	a4,-657(s0)
 800cee4:	8b01                	andi	a4,a4,0
 800cee6:	86ba                	mv	a3,a4
 800cee8:	8732                	mv	a4,a2
 800ceea:	8f55                	or	a4,a4,a3
 800ceec:	d6e407a3          	sb	a4,-657(s0)
 800cef0:	0087d713          	srli	a4,a5,0x8
 800cef4:	0ff77613          	zext.b	a2,a4
 800cef8:	d7044703          	lbu	a4,-656(s0)
 800cefc:	8b01                	andi	a4,a4,0
 800cefe:	86ba                	mv	a3,a4
 800cf00:	8732                	mv	a4,a2
 800cf02:	8f55                	or	a4,a4,a3
 800cf04:	d6e40823          	sb	a4,-656(s0)
 800cf08:	0107d713          	srli	a4,a5,0x10
 800cf0c:	0ff77613          	zext.b	a2,a4
 800cf10:	d7144703          	lbu	a4,-655(s0)
 800cf14:	8b01                	andi	a4,a4,0
 800cf16:	86ba                	mv	a3,a4
 800cf18:	8732                	mv	a4,a2
 800cf1a:	8f55                	or	a4,a4,a3
 800cf1c:	d6e408a3          	sb	a4,-655(s0)
 800cf20:	0187d693          	srli	a3,a5,0x18
 800cf24:	d7244783          	lbu	a5,-654(s0)
 800cf28:	8b81                	andi	a5,a5,0
 800cf2a:	873e                	mv	a4,a5
 800cf2c:	87b6                	mv	a5,a3
 800cf2e:	8fd9                	or	a5,a5,a4
 800cf30:	d6f40923          	sb	a5,-654(s0)

		ptMsg->msg_id      = 1;
 800cf34:	f9842783          	lw	a5,-104(s0)
 800cf38:	4705                	li	a4,1
 800cf3a:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = TYPE_THMTS_RX_SLOT_INFO_T;
 800cf3e:	f9842783          	lw	a5,-104(s0)
 800cf42:	f9200713          	li	a4,-110
 800cf46:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800cf4a:	f9842783          	lw	a5,-104(s0)
 800cf4e:	4705                	li	a4,1
 800cf50:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &thmts_rx_slot_info;
 800cf54:	f9842783          	lw	a5,-104(s0)
 800cf58:	d2440713          	addi	a4,s0,-732
 800cf5c:	0ff77593          	zext.b	a1,a4
 800cf60:	0057c683          	lbu	a3,5(a5)
 800cf64:	8a81                	andi	a3,a3,0
 800cf66:	8636                	mv	a2,a3
 800cf68:	86ae                	mv	a3,a1
 800cf6a:	8ed1                	or	a3,a3,a2
 800cf6c:	00d782a3          	sb	a3,5(a5)
 800cf70:	00875693          	srli	a3,a4,0x8
 800cf74:	0ff6f593          	zext.b	a1,a3
 800cf78:	0067c683          	lbu	a3,6(a5)
 800cf7c:	8a81                	andi	a3,a3,0
 800cf7e:	8636                	mv	a2,a3
 800cf80:	86ae                	mv	a3,a1
 800cf82:	8ed1                	or	a3,a3,a2
 800cf84:	00d78323          	sb	a3,6(a5)
 800cf88:	01075693          	srli	a3,a4,0x10
 800cf8c:	0ff6f593          	zext.b	a1,a3
 800cf90:	0077c683          	lbu	a3,7(a5)
 800cf94:	8a81                	andi	a3,a3,0
 800cf96:	8636                	mv	a2,a3
 800cf98:	86ae                	mv	a3,a1
 800cf9a:	8ed1                	or	a3,a3,a2
 800cf9c:	00d783a3          	sb	a3,7(a5)
 800cfa0:	01875613          	srli	a2,a4,0x18
 800cfa4:	0087c703          	lbu	a4,8(a5)
 800cfa8:	8b01                	andi	a4,a4,0
 800cfaa:	86ba                	mv	a3,a4
 800cfac:	8732                	mv	a4,a2
 800cfae:	8f55                	or	a4,a4,a3
 800cfb0:	00e78423          	sb	a4,8(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800cfb4:	081197b7          	lui	a5,0x8119
 800cfb8:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800cfbc:	f9840593          	addi	a1,s0,-104
 800cfc0:	4701                	li	a4,0
 800cfc2:	567d                	li	a2,-1
 800cfc4:	56fd                	li	a3,-1
 800cfc6:	853e                	mv	a0,a5
 800cfc8:	f35f40ef          	jal	ra,8001efc <xQueueGenericSend>

	}


	// rx complete
	BB_RX_MODULE_POWER_DOWN;
 800cfcc:	800007b7          	lui	a5,0x80000
 800cfd0:	fff7c693          	not	a3,a5
 800cfd4:	4675                	li	a2,29
 800cfd6:	4589                	li	a1,2
 800cfd8:	00fb07b7          	lui	a5,0xfb0
 800cfdc:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800cfe0:	141010ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>


	if(txPoint_buff > 0 )
 800cfe4:	fd842783          	lw	a5,-40(s0)
 800cfe8:	cba9                	beqz	a5,800d03a <processUwbRx+0x1788>
	{
		ptMsg->msg_length  = txPoint_buff;
 800cfea:	fa042783          	lw	a5,-96(s0)
 800cfee:	fd842703          	lw	a4,-40(s0)
 800cff2:	08074733          	zext.h	a4,a4
 800cff6:	0ff77593          	zext.b	a1,a4
 800cffa:	0037c683          	lbu	a3,3(a5)
 800cffe:	8a81                	andi	a3,a3,0
 800d000:	8636                	mv	a2,a3
 800d002:	86ae                	mv	a3,a1
 800d004:	8ed1                	or	a3,a3,a2
 800d006:	00d781a3          	sb	a3,3(a5)
 800d00a:	8321                	srli	a4,a4,0x8
 800d00c:	08074633          	zext.h	a2,a4
 800d010:	0047c703          	lbu	a4,4(a5)
 800d014:	8b01                	andi	a4,a4,0
 800d016:	86ba                	mv	a3,a4
 800d018:	8732                	mv	a4,a2
 800d01a:	8f55                	or	a4,a4,a3
 800d01c:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800d020:	081197b7          	lui	a5,0x8119
 800d024:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800d028:	fa040593          	addi	a1,s0,-96
 800d02c:	4701                	li	a4,0
 800d02e:	567d                	li	a2,-1
 800d030:	56fd                	li	a3,-1
 800d032:	853e                	mv	a0,a5
 800d034:	ec9f40ef          	jal	ra,8001efc <xQueueGenericSend>
	}




}
 800d038:	a031                	j	800d044 <processUwbRx+0x1792>
		vPortFree(ptMsg);
 800d03a:	fa042783          	lw	a5,-96(s0)
 800d03e:	853e                	mv	a0,a5
 800d040:	8b9f40ef          	jal	ra,80018f8 <vPortFree>
}
 800d044:	0001                	nop
 800d046:	2dc12083          	lw	ra,732(sp)
 800d04a:	2d812403          	lw	s0,728(sp)
 800d04e:	2d412903          	lw	s2,724(sp)
 800d052:	2d012983          	lw	s3,720(sp)
 800d056:	2cc12a03          	lw	s4,716(sp)
 800d05a:	2c812a83          	lw	s5,712(sp)
 800d05e:	2e010113          	addi	sp,sp,736
 800d062:	8082                	ret

0800d064 <processPPS>:

void processPPS()
{
 800d064:	7139                	addi	sp,sp,-64
 800d066:	de06                	sw	ra,60(sp)
 800d068:	dc22                	sw	s0,56(sp)
 800d06a:	da4a                	sw	s2,52(sp)
 800d06c:	d84e                	sw	s3,48(sp)
 800d06e:	d652                	sw	s4,44(sp)
 800d070:	d456                	sw	s5,40(sp)
 800d072:	d25a                	sw	s6,36(sp)
 800d074:	d05e                	sw	s7,32(sp)
 800d076:	0080                	addi	s0,sp,64
	pps_update = 0;
 800d078:	081195b7          	lui	a1,0x8119
 800d07c:	66058c23          	sb	zero,1656(a1) # 8119678 <pps_update>
	if(node.role==NODE_ROLE_ANCHOR_MASTER)
 800d080:	0812a5b7          	lui	a1,0x812a
 800d084:	bd858593          	addi	a1,a1,-1064 # 8129bd8 <node>
 800d088:	0025c583          	lbu	a1,2(a1)
 800d08c:	1e059463          	bnez	a1,800d274 <processPPS+0x210>
	{
		if(First_start_pps==1)
 800d090:	8101c603          	lbu	a2,-2032(gp) # 8117e30 <First_start_pps>
 800d094:	4685                	li	a3,1
 800d096:	08d61263          	bne	a2,a3,800d11a <processPPS+0xb6>
		{
			get_thmts_bb_systime( &pps_start_time );
 800d09a:	081197b7          	lui	a5,0x8119
 800d09e:	65078513          	addi	a0,a5,1616 # 8119650 <pps_start_time>
 800d0a2:	311010ef          	jal	ra,800ebb2 <get_thmts_bb_systime>
			pps_start_time = timestamp_add(pps_start_time,PPS_DELAY_IN_US * CHIP_THURDZ_TICK_PER_SEC / 1e6);
 800d0a6:	081197b7          	lui	a5,0x8119
 800d0aa:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d0ae:	6547a783          	lw	a5,1620(a5)
 800d0b2:	01e78637          	lui	a2,0x1e78
 800d0b6:	4681                	li	a3,0
 800d0b8:	853a                	mv	a0,a4
 800d0ba:	85be                	mv	a1,a5
 800d0bc:	3b5010ef          	jal	ra,800ec70 <timestamp_add>
 800d0c0:	872a                	mv	a4,a0
 800d0c2:	87ae                	mv	a5,a1
 800d0c4:	081196b7          	lui	a3,0x8119
 800d0c8:	64e6a823          	sw	a4,1616(a3) # 8119650 <pps_start_time>
 800d0cc:	64f6aa23          	sw	a5,1620(a3)
			pps_start_time = pps_start_time >> 9;
 800d0d0:	081197b7          	lui	a5,0x8119
 800d0d4:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d0d8:	6547a783          	lw	a5,1620(a5)
 800d0dc:	01779693          	slli	a3,a5,0x17
 800d0e0:	00975b13          	srli	s6,a4,0x9
 800d0e4:	0166eb33          	or	s6,a3,s6
 800d0e8:	0097db93          	srli	s7,a5,0x9
 800d0ec:	081197b7          	lui	a5,0x8119
 800d0f0:	6567a823          	sw	s6,1616(a5) # 8119650 <pps_start_time>
 800d0f4:	6577aa23          	sw	s7,1620(a5)
			write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
 800d0f8:	081197b7          	lui	a5,0x8119
 800d0fc:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d100:	6547a783          	lw	a5,1620(a5)
 800d104:	87ba                	mv	a5,a4
 800d106:	85be                	mv	a1,a5
 800d108:	014007b7          	lui	a5,0x1400
 800d10c:	00478513          	addi	a0,a5,4 # 1400004 <__HEAP_SIZE+0x13ff804>
 800d110:	780010ef          	jal	ra,800e890 <write_thmts_bb_reg>
			First_start_pps=0;
 800d114:	80018823          	sb	zero,-2032(gp) # 8117e30 <First_start_pps>
 800d118:	a859                	j	800d1ae <processPPS+0x14a>
		}
		else
		{
			pps_start_time = pps_start_time <<9;
 800d11a:	081196b7          	lui	a3,0x8119
 800d11e:	6506a603          	lw	a2,1616(a3) # 8119650 <pps_start_time>
 800d122:	6546a683          	lw	a3,1620(a3)
 800d126:	01765593          	srli	a1,a2,0x17
 800d12a:	00969793          	slli	a5,a3,0x9
 800d12e:	8fcd                	or	a5,a5,a1
 800d130:	00961713          	slli	a4,a2,0x9
 800d134:	081196b7          	lui	a3,0x8119
 800d138:	64e6a823          	sw	a4,1616(a3) # 8119650 <pps_start_time>
 800d13c:	64f6aa23          	sw	a5,1620(a3)
			pps_start_time = timestamp_add(pps_start_time,PPS_CHECK_PERIOD_IN_MS * CHIP_THURDZ_TICK_PER_SEC / 1e3);
 800d140:	081197b7          	lui	a5,0x8119
 800d144:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d148:	6547a783          	lw	a5,1620(a5)
 800d14c:	e0980637          	lui	a2,0xe0980
 800d150:	46b9                	li	a3,14
 800d152:	853a                	mv	a0,a4
 800d154:	85be                	mv	a1,a5
 800d156:	31b010ef          	jal	ra,800ec70 <timestamp_add>
 800d15a:	872a                	mv	a4,a0
 800d15c:	87ae                	mv	a5,a1
 800d15e:	081196b7          	lui	a3,0x8119
 800d162:	64e6a823          	sw	a4,1616(a3) # 8119650 <pps_start_time>
 800d166:	64f6aa23          	sw	a5,1620(a3)
			pps_start_time = pps_start_time >> 9;
 800d16a:	081197b7          	lui	a5,0x8119
 800d16e:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d172:	6547a783          	lw	a5,1620(a5)
 800d176:	01779693          	slli	a3,a5,0x17
 800d17a:	00975a13          	srli	s4,a4,0x9
 800d17e:	0146ea33          	or	s4,a3,s4
 800d182:	0097da93          	srli	s5,a5,0x9
 800d186:	081197b7          	lui	a5,0x8119
 800d18a:	6547a823          	sw	s4,1616(a5) # 8119650 <pps_start_time>
 800d18e:	6557aa23          	sw	s5,1620(a5)
			write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
 800d192:	081197b7          	lui	a5,0x8119
 800d196:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d19a:	6547a783          	lw	a5,1620(a5)
 800d19e:	87ba                	mv	a5,a4
 800d1a0:	85be                	mv	a1,a5
 800d1a2:	014007b7          	lui	a5,0x1400
 800d1a6:	00478513          	addi	a0,a5,4 # 1400004 <__HEAP_SIZE+0x13ff804>
 800d1aa:	6e6010ef          	jal	ra,800e890 <write_thmts_bb_reg>
		}
		pps_adjust.master_pps_time_last=pps_start_time;
 800d1ae:	081197b7          	lui	a5,0x8119
 800d1b2:	6507a603          	lw	a2,1616(a5) # 8119650 <pps_start_time>
 800d1b6:	6547a683          	lw	a3,1620(a5)
 800d1ba:	081217b7          	lui	a5,0x8121
 800d1be:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800d1c2:	0ff67513          	zext.b	a0,a2
 800d1c6:	0717c703          	lbu	a4,113(a5)
 800d1ca:	8b01                	andi	a4,a4,0
 800d1cc:	85ba                	mv	a1,a4
 800d1ce:	872a                	mv	a4,a0
 800d1d0:	8f4d                	or	a4,a4,a1
 800d1d2:	06e788a3          	sb	a4,113(a5)
 800d1d6:	00865713          	srli	a4,a2,0x8
 800d1da:	0ff77513          	zext.b	a0,a4
 800d1de:	0727c703          	lbu	a4,114(a5)
 800d1e2:	8b01                	andi	a4,a4,0
 800d1e4:	85ba                	mv	a1,a4
 800d1e6:	872a                	mv	a4,a0
 800d1e8:	8f4d                	or	a4,a4,a1
 800d1ea:	06e78923          	sb	a4,114(a5)
 800d1ee:	01065713          	srli	a4,a2,0x10
 800d1f2:	0ff77513          	zext.b	a0,a4
 800d1f6:	0737c703          	lbu	a4,115(a5)
 800d1fa:	8b01                	andi	a4,a4,0
 800d1fc:	85ba                	mv	a1,a4
 800d1fe:	872a                	mv	a4,a0
 800d200:	8f4d                	or	a4,a4,a1
 800d202:	06e789a3          	sb	a4,115(a5)
 800d206:	01865513          	srli	a0,a2,0x18
 800d20a:	0747c703          	lbu	a4,116(a5)
 800d20e:	8b01                	andi	a4,a4,0
 800d210:	85ba                	mv	a1,a4
 800d212:	872a                	mv	a4,a0
 800d214:	8f4d                	or	a4,a4,a1
 800d216:	06e78a23          	sb	a4,116(a5)
 800d21a:	0ff6f513          	zext.b	a0,a3
 800d21e:	0757c703          	lbu	a4,117(a5)
 800d222:	8b01                	andi	a4,a4,0
 800d224:	85ba                	mv	a1,a4
 800d226:	872a                	mv	a4,a0
 800d228:	8f4d                	or	a4,a4,a1
 800d22a:	06e78aa3          	sb	a4,117(a5)
 800d22e:	0086d713          	srli	a4,a3,0x8
 800d232:	0ff77513          	zext.b	a0,a4
 800d236:	0767c703          	lbu	a4,118(a5)
 800d23a:	8b01                	andi	a4,a4,0
 800d23c:	85ba                	mv	a1,a4
 800d23e:	872a                	mv	a4,a0
 800d240:	8f4d                	or	a4,a4,a1
 800d242:	06e78b23          	sb	a4,118(a5)
 800d246:	0106d713          	srli	a4,a3,0x10
 800d24a:	0ff77513          	zext.b	a0,a4
 800d24e:	0777c703          	lbu	a4,119(a5)
 800d252:	8b01                	andi	a4,a4,0
 800d254:	85ba                	mv	a1,a4
 800d256:	872a                	mv	a4,a0
 800d258:	8f4d                	or	a4,a4,a1
 800d25a:	06e78ba3          	sb	a4,119(a5)
 800d25e:	0186d613          	srli	a2,a3,0x18
 800d262:	0787c703          	lbu	a4,120(a5)
 800d266:	8b01                	andi	a4,a4,0
 800d268:	86ba                	mv	a3,a4
 800d26a:	8732                	mv	a4,a2
 800d26c:	8f55                	or	a4,a4,a3
 800d26e:	06e78c23          	sb	a4,120(a5)
			pps_start_time = timestamp_add(pps_start_time , PPS_PERIOD_compensate_int);
		}
		pps_start_time = pps_start_time >>9;
		write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
	}
}
 800d272:	ae29                	j	800d58c <processPPS+0x528>
	else if(node.role==NODE_ROLE_ANCHOR_SLAVE_NORMAL)
 800d274:	0812a7b7          	lui	a5,0x812a
 800d278:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800d27c:	0027c703          	lbu	a4,2(a5)
 800d280:	4785                	li	a5,1
 800d282:	30f71563          	bne	a4,a5,800d58c <processPPS+0x528>
		master_pps_time_next = pps_adjust.master_pps_time_last <<9;
 800d286:	081217b7          	lui	a5,0x8121
 800d28a:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800d28e:	0717c703          	lbu	a4,113(a5)
 800d292:	0727c803          	lbu	a6,114(a5)
 800d296:	0822                	slli	a6,a6,0x8
 800d298:	00e86733          	or	a4,a6,a4
 800d29c:	0737c803          	lbu	a6,115(a5)
 800d2a0:	0842                	slli	a6,a6,0x10
 800d2a2:	00e86733          	or	a4,a6,a4
 800d2a6:	0747c803          	lbu	a6,116(a5)
 800d2aa:	0862                	slli	a6,a6,0x18
 800d2ac:	00e86733          	or	a4,a6,a4
 800d2b0:	853a                	mv	a0,a4
 800d2b2:	0757c703          	lbu	a4,117(a5)
 800d2b6:	0767c803          	lbu	a6,118(a5)
 800d2ba:	0822                	slli	a6,a6,0x8
 800d2bc:	00e86733          	or	a4,a6,a4
 800d2c0:	0777c803          	lbu	a6,119(a5)
 800d2c4:	0842                	slli	a6,a6,0x10
 800d2c6:	00e86733          	or	a4,a6,a4
 800d2ca:	0787c783          	lbu	a5,120(a5)
 800d2ce:	07e2                	slli	a5,a5,0x18
 800d2d0:	8fd9                	or	a5,a5,a4
 800d2d2:	85be                	mv	a1,a5
 800d2d4:	01755793          	srli	a5,a0,0x17
 800d2d8:	00959693          	slli	a3,a1,0x9
 800d2dc:	8edd                	or	a3,a3,a5
 800d2de:	00951613          	slli	a2,a0,0x9
 800d2e2:	081197b7          	lui	a5,0x8119
 800d2e6:	66c7a023          	sw	a2,1632(a5) # 8119660 <master_pps_time_next>
 800d2ea:	66d7a223          	sw	a3,1636(a5)
		master_pps_time_next = timestamp_add(master_pps_time_next,PPS_CHECK_PERIOD_IN_MS * CHIP_THURDZ_TICK_PER_SEC / 1e3);//Clock of Master is accurate
 800d2ee:	081197b7          	lui	a5,0x8119
 800d2f2:	6607a703          	lw	a4,1632(a5) # 8119660 <master_pps_time_next>
 800d2f6:	6647a783          	lw	a5,1636(a5)
 800d2fa:	e0980637          	lui	a2,0xe0980
 800d2fe:	46b9                	li	a3,14
 800d300:	853a                	mv	a0,a4
 800d302:	85be                	mv	a1,a5
 800d304:	16d010ef          	jal	ra,800ec70 <timestamp_add>
 800d308:	872a                	mv	a4,a0
 800d30a:	87ae                	mv	a5,a1
 800d30c:	081196b7          	lui	a3,0x8119
 800d310:	66e6a023          	sw	a4,1632(a3) # 8119660 <master_pps_time_next>
 800d314:	66f6a223          	sw	a5,1636(a3)
		delta_tx = timestamp_substract(master_pps_time_next , pps_adjust.tx_time_record);
 800d318:	081197b7          	lui	a5,0x8119
 800d31c:	6607a703          	lw	a4,1632(a5) # 8119660 <master_pps_time_next>
 800d320:	6647a783          	lw	a5,1636(a5)
 800d324:	883a                	mv	a6,a4
 800d326:	88be                	mv	a7,a5
 800d328:	081217b7          	lui	a5,0x8121
 800d32c:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800d330:	0507c703          	lbu	a4,80(a5)
 800d334:	0517c683          	lbu	a3,81(a5)
 800d338:	06a2                	slli	a3,a3,0x8
 800d33a:	8f55                	or	a4,a4,a3
 800d33c:	0527c683          	lbu	a3,82(a5)
 800d340:	06c2                	slli	a3,a3,0x10
 800d342:	8f55                	or	a4,a4,a3
 800d344:	0537c683          	lbu	a3,83(a5)
 800d348:	06e2                	slli	a3,a3,0x18
 800d34a:	8f55                	or	a4,a4,a3
 800d34c:	853a                	mv	a0,a4
 800d34e:	0547c703          	lbu	a4,84(a5)
 800d352:	0557c683          	lbu	a3,85(a5)
 800d356:	06a2                	slli	a3,a3,0x8
 800d358:	8f55                	or	a4,a4,a3
 800d35a:	0567c683          	lbu	a3,86(a5)
 800d35e:	06c2                	slli	a3,a3,0x10
 800d360:	8f55                	or	a4,a4,a3
 800d362:	0577c783          	lbu	a5,87(a5)
 800d366:	07e2                	slli	a5,a5,0x18
 800d368:	8fd9                	or	a5,a5,a4
 800d36a:	85be                	mv	a1,a5
 800d36c:	872a                	mv	a4,a0
 800d36e:	87ae                	mv	a5,a1
 800d370:	863a                	mv	a2,a4
 800d372:	86be                	mv	a3,a5
 800d374:	8542                	mv	a0,a6
 800d376:	85c6                	mv	a1,a7
 800d378:	387010ef          	jal	ra,800eefe <timestamp_substract>
 800d37c:	872a                	mv	a4,a0
 800d37e:	87ae                	mv	a5,a1
 800d380:	081196b7          	lui	a3,0x8119
 800d384:	66e6a423          	sw	a4,1640(a3) # 8119668 <delta_tx>
 800d388:	66f6a623          	sw	a5,1644(a3)
		tof_compensate= 256.59 / C_speed * CHIP_THURDZ_TICK_PER_SEC;
 800d38c:	081197b7          	lui	a5,0x8119
 800d390:	1481b787          	fld	fa5,328(gp) # 8118768 <__global_pointer$+0x148>
 800d394:	64f7bc27          	fsd	fa5,1624(a5) # 8119658 <tof_compensate>
		delta_tx = timestamp_substract(delta_tx,tof_compensate); //slave behind
 800d398:	081197b7          	lui	a5,0x8119
 800d39c:	6687a703          	lw	a4,1640(a5) # 8119668 <delta_tx>
 800d3a0:	66c7a783          	lw	a5,1644(a5)
 800d3a4:	8a3a                	mv	s4,a4
 800d3a6:	8abe                	mv	s5,a5
 800d3a8:	081197b7          	lui	a5,0x8119
 800d3ac:	6587b787          	fld	fa5,1624(a5) # 8119658 <tof_compensate>
 800d3b0:	22f78553          	fmv.d	fa0,fa5
 800d3b4:	393080ef          	jal	ra,8015f46 <__fixdfdi>
 800d3b8:	872a                	mv	a4,a0
 800d3ba:	87ae                	mv	a5,a1
 800d3bc:	863a                	mv	a2,a4
 800d3be:	86be                	mv	a3,a5
 800d3c0:	8552                	mv	a0,s4
 800d3c2:	85d6                	mv	a1,s5
 800d3c4:	33b010ef          	jal	ra,800eefe <timestamp_substract>
 800d3c8:	872a                	mv	a4,a0
 800d3ca:	87ae                	mv	a5,a1
 800d3cc:	081196b7          	lui	a3,0x8119
 800d3d0:	66e6a423          	sw	a4,1640(a3) # 8119668 <delta_tx>
 800d3d4:	66f6a623          	sw	a5,1644(a3)
		delta_s = delta_tx * pps_adjust.clk_drift_coff;
 800d3d8:	081197b7          	lui	a5,0x8119
 800d3dc:	6687a703          	lw	a4,1640(a5) # 8119668 <delta_tx>
 800d3e0:	66c7a783          	lw	a5,1644(a5)
 800d3e4:	853a                	mv	a0,a4
 800d3e6:	85be                	mv	a1,a5
 800d3e8:	3e7080ef          	jal	ra,8015fce <__floatundidf>
 800d3ec:	22a507d3          	fmv.d	fa5,fa0
 800d3f0:	081217b7          	lui	a5,0x8121
 800d3f4:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800d3f8:	0617c703          	lbu	a4,97(a5)
 800d3fc:	0627c683          	lbu	a3,98(a5)
 800d400:	06a2                	slli	a3,a3,0x8
 800d402:	8f55                	or	a4,a4,a3
 800d404:	0637c683          	lbu	a3,99(a5)
 800d408:	06c2                	slli	a3,a3,0x10
 800d40a:	8f55                	or	a4,a4,a3
 800d40c:	0647c683          	lbu	a3,100(a5)
 800d410:	06e2                	slli	a3,a3,0x18
 800d412:	8f55                	or	a4,a4,a3
 800d414:	fce42423          	sw	a4,-56(s0)
 800d418:	0657c703          	lbu	a4,101(a5)
 800d41c:	0667c683          	lbu	a3,102(a5)
 800d420:	06a2                	slli	a3,a3,0x8
 800d422:	8f55                	or	a4,a4,a3
 800d424:	0677c683          	lbu	a3,103(a5)
 800d428:	06c2                	slli	a3,a3,0x10
 800d42a:	8f55                	or	a4,a4,a3
 800d42c:	0687c783          	lbu	a5,104(a5)
 800d430:	07e2                	slli	a5,a5,0x18
 800d432:	8fd9                	or	a5,a5,a4
 800d434:	fcf42623          	sw	a5,-52(s0)
 800d438:	fc843707          	fld	fa4,-56(s0)
 800d43c:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 800d440:	22f78553          	fmv.d	fa0,fa5
 800d444:	33f080ef          	jal	ra,8015f82 <__fixunsdfdi>
 800d448:	872a                	mv	a4,a0
 800d44a:	87ae                	mv	a5,a1
 800d44c:	081196b7          	lui	a3,0x8119
 800d450:	66e6a823          	sw	a4,1648(a3) # 8119670 <delta_s>
 800d454:	66f6aa23          	sw	a5,1652(a3)
		pps_start_time = timestamp_add( delta_s,  pps_adjust.rx_time_record);
 800d458:	081197b7          	lui	a5,0x8119
 800d45c:	6707a703          	lw	a4,1648(a5) # 8119670 <delta_s>
 800d460:	6747a783          	lw	a5,1652(a5)
 800d464:	883a                	mv	a6,a4
 800d466:	88be                	mv	a7,a5
 800d468:	081217b7          	lui	a5,0x8121
 800d46c:	15478793          	addi	a5,a5,340 # 8121154 <pps_adjust>
 800d470:	0587c703          	lbu	a4,88(a5)
 800d474:	0597c683          	lbu	a3,89(a5)
 800d478:	06a2                	slli	a3,a3,0x8
 800d47a:	8f55                	or	a4,a4,a3
 800d47c:	05a7c683          	lbu	a3,90(a5)
 800d480:	06c2                	slli	a3,a3,0x10
 800d482:	8f55                	or	a4,a4,a3
 800d484:	05b7c683          	lbu	a3,91(a5)
 800d488:	06e2                	slli	a3,a3,0x18
 800d48a:	8f55                	or	a4,a4,a3
 800d48c:	853a                	mv	a0,a4
 800d48e:	05c7c703          	lbu	a4,92(a5)
 800d492:	05d7c683          	lbu	a3,93(a5)
 800d496:	06a2                	slli	a3,a3,0x8
 800d498:	8f55                	or	a4,a4,a3
 800d49a:	05e7c683          	lbu	a3,94(a5)
 800d49e:	06c2                	slli	a3,a3,0x10
 800d4a0:	8f55                	or	a4,a4,a3
 800d4a2:	05f7c783          	lbu	a5,95(a5)
 800d4a6:	07e2                	slli	a5,a5,0x18
 800d4a8:	8fd9                	or	a5,a5,a4
 800d4aa:	85be                	mv	a1,a5
 800d4ac:	872a                	mv	a4,a0
 800d4ae:	87ae                	mv	a5,a1
 800d4b0:	863a                	mv	a2,a4
 800d4b2:	86be                	mv	a3,a5
 800d4b4:	8542                	mv	a0,a6
 800d4b6:	85c6                	mv	a1,a7
 800d4b8:	7b8010ef          	jal	ra,800ec70 <timestamp_add>
 800d4bc:	872a                	mv	a4,a0
 800d4be:	87ae                	mv	a5,a1
 800d4c0:	081196b7          	lui	a3,0x8119
 800d4c4:	64e6a823          	sw	a4,1616(a3) # 8119650 <pps_start_time>
 800d4c8:	64f6aa23          	sw	a5,1620(a3)
		get_thmts_bb_systime( &local_time );
 800d4cc:	fd040793          	addi	a5,s0,-48
 800d4d0:	853e                	mv	a0,a5
 800d4d2:	6e0010ef          	jal	ra,800ebb2 <get_thmts_bb_systime>
		uint64_t PPS_PERIOD_compensate_int=PPS_CHECK_PERIOD_IN_MS * CHIP_THURDZ_TICK_PER_SEC / 1e3;
 800d4d6:	e0980737          	lui	a4,0xe0980
 800d4da:	47b9                	li	a5,14
 800d4dc:	fce42c23          	sw	a4,-40(s0)
 800d4e0:	fcf42e23          	sw	a5,-36(s0)
		while(timestamp_minus(local_time,pps_start_time)>0) //
 800d4e4:	a80d                	j	800d516 <processPPS+0x4b2>
			pps_start_time = timestamp_add(pps_start_time , PPS_PERIOD_compensate_int);
 800d4e6:	081197b7          	lui	a5,0x8119
 800d4ea:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d4ee:	6547a783          	lw	a5,1620(a5)
 800d4f2:	853a                	mv	a0,a4
 800d4f4:	85be                	mv	a1,a5
 800d4f6:	fd842703          	lw	a4,-40(s0)
 800d4fa:	fdc42783          	lw	a5,-36(s0)
 800d4fe:	863a                	mv	a2,a4
 800d500:	86be                	mv	a3,a5
 800d502:	76e010ef          	jal	ra,800ec70 <timestamp_add>
 800d506:	872a                	mv	a4,a0
 800d508:	87ae                	mv	a5,a1
 800d50a:	081196b7          	lui	a3,0x8119
 800d50e:	64e6a823          	sw	a4,1616(a3) # 8119650 <pps_start_time>
 800d512:	64f6aa23          	sw	a5,1620(a3)
		while(timestamp_minus(local_time,pps_start_time)>0) //
 800d516:	fd042703          	lw	a4,-48(s0)
 800d51a:	fd442783          	lw	a5,-44(s0)
 800d51e:	853a                	mv	a0,a4
 800d520:	85be                	mv	a1,a5
 800d522:	081197b7          	lui	a5,0x8119
 800d526:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d52a:	6547a783          	lw	a5,1620(a5)
 800d52e:	863a                	mv	a2,a4
 800d530:	86be                	mv	a3,a5
 800d532:	7fe010ef          	jal	ra,800ed30 <timestamp_minus>
 800d536:	872a                	mv	a4,a0
 800d538:	87ae                	mv	a5,a1
 800d53a:	86be                	mv	a3,a5
 800d53c:	fad045e3          	bgtz	a3,800d4e6 <processPPS+0x482>
 800d540:	86be                	mv	a3,a5
 800d542:	e299                	bnez	a3,800d548 <processPPS+0x4e4>
 800d544:	87ba                	mv	a5,a4
 800d546:	f3c5                	bnez	a5,800d4e6 <processPPS+0x482>
		pps_start_time = pps_start_time >>9;
 800d548:	081197b7          	lui	a5,0x8119
 800d54c:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d550:	6547a783          	lw	a5,1620(a5)
 800d554:	01779693          	slli	a3,a5,0x17
 800d558:	00975913          	srli	s2,a4,0x9
 800d55c:	0126e933          	or	s2,a3,s2
 800d560:	0097d993          	srli	s3,a5,0x9
 800d564:	081197b7          	lui	a5,0x8119
 800d568:	6527a823          	sw	s2,1616(a5) # 8119650 <pps_start_time>
 800d56c:	6537aa23          	sw	s3,1620(a5)
		write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_START_TIME_ADDR, pps_start_time );
 800d570:	081197b7          	lui	a5,0x8119
 800d574:	6507a703          	lw	a4,1616(a5) # 8119650 <pps_start_time>
 800d578:	6547a783          	lw	a5,1620(a5)
 800d57c:	87ba                	mv	a5,a4
 800d57e:	85be                	mv	a1,a5
 800d580:	014007b7          	lui	a5,0x1400
 800d584:	00478513          	addi	a0,a5,4 # 1400004 <__HEAP_SIZE+0x13ff804>
 800d588:	308010ef          	jal	ra,800e890 <write_thmts_bb_reg>
}
 800d58c:	0001                	nop
 800d58e:	50f2                	lw	ra,60(sp)
 800d590:	5462                	lw	s0,56(sp)
 800d592:	5952                	lw	s2,52(sp)
 800d594:	59c2                	lw	s3,48(sp)
 800d596:	5a32                	lw	s4,44(sp)
 800d598:	5aa2                	lw	s5,40(sp)
 800d59a:	5b12                	lw	s6,36(sp)
 800d59c:	5b82                	lw	s7,32(sp)
 800d59e:	6121                	addi	sp,sp,64
 800d5a0:	8082                	ret

0800d5a2 <prepareTxMsg>:


uint32_t imu_cnt = 0;

uint16_t prepareTxMsg(thmts_tx_msg_info_t *ptMsgReceived, uint8_t *pTxBuffer)
{
 800d5a2:	7175                	addi	sp,sp,-144
 800d5a4:	c706                	sw	ra,140(sp)
 800d5a6:	c522                	sw	s0,136(sp)
 800d5a8:	0900                	addi	s0,sp,144
 800d5aa:	f6a42e23          	sw	a0,-132(s0)
 800d5ae:	f6b42c23          	sw	a1,-136(s0)

	// 
	uint8_t msg_type;
	uint16_t tx_len = 0;
 800d5b2:	fe041723          	sh	zero,-18(s0)
	uint16_t j = 0;
 800d5b6:	fe041623          	sh	zero,-20(s0)

	msg_type = ptMsgReceived->msg_type;
 800d5ba:	f7c42783          	lw	a5,-132(s0)
 800d5be:	0007c783          	lbu	a5,0(a5)
 800d5c2:	fcf409a3          	sb	a5,-45(s0)

	switch(msg_type)
 800d5c6:	fd344783          	lbu	a5,-45(s0)
 800d5ca:	04100713          	li	a4,65
 800d5ce:	02e78a63          	beq	a5,a4,800d602 <prepareTxMsg+0x60>
 800d5d2:	04100713          	li	a4,65
 800d5d6:	38e7cee3          	blt	a5,a4,800e172 <prepareTxMsg+0xbd0>
 800d5da:	09700713          	li	a4,151
 800d5de:	38f74ae3          	blt	a4,a5,800e172 <prepareTxMsg+0xbd0>
 800d5e2:	08000713          	li	a4,128
 800d5e6:	38e7c6e3          	blt	a5,a4,800e172 <prepareTxMsg+0xbd0>
 800d5ea:	f8078793          	addi	a5,a5,-128
 800d5ee:	475d                	li	a4,23
 800d5f0:	38f761e3          	bltu	a4,a5,800e172 <prepareTxMsg+0xbd0>
 800d5f4:	00279713          	slli	a4,a5,0x2
 800d5f8:	15018793          	addi	a5,gp,336 # 8118770 <__global_pointer$+0x150>
 800d5fc:	97ba                	add	a5,a5,a4
 800d5fe:	439c                	lw	a5,0(a5)
 800d600:	8782                	jr	a5
	{
		case 0x41:
		{

			uint8_t *data = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800d602:	f7c42783          	lw	a5,-132(s0)
 800d606:	0057c703          	lbu	a4,5(a5)
 800d60a:	0067c683          	lbu	a3,6(a5)
 800d60e:	06a2                	slli	a3,a3,0x8
 800d610:	8f55                	or	a4,a4,a3
 800d612:	0077c683          	lbu	a3,7(a5)
 800d616:	06c2                	slli	a3,a3,0x10
 800d618:	8f55                	or	a4,a4,a3
 800d61a:	0087c783          	lbu	a5,8(a5)
 800d61e:	07e2                	slli	a5,a5,0x18
 800d620:	8fd9                	or	a5,a5,a4
 800d622:	f8f42223          	sw	a5,-124(s0)
			tx_len = ptMsgReceived->msg_length;
 800d626:	f7c42783          	lw	a5,-132(s0)
 800d62a:	0037c703          	lbu	a4,3(a5)
 800d62e:	0047c783          	lbu	a5,4(a5)
 800d632:	07a2                	slli	a5,a5,0x8
 800d634:	8fd9                	or	a5,a5,a4
 800d636:	fef41723          	sh	a5,-18(s0)
			memcpy(pTxBuffer , data , tx_len);
 800d63a:	fee45783          	lhu	a5,-18(s0)
 800d63e:	863e                	mv	a2,a5
 800d640:	f8442583          	lw	a1,-124(s0)
 800d644:	f7842503          	lw	a0,-136(s0)
 800d648:	5a1080ef          	jal	ra,80163e8 <memcpy>
//					printf("0x41\r\n");

			break;
 800d64c:	32d0006f          	j	800e178 <prepareTxMsg+0xbd6>
		}


		case TYPE_THMTS_TX_SLOT_INFO_T:
		{
			int msg_length = sizeof(thmts_tx_slot_info_t) + 4;
 800d650:	23000793          	li	a5,560
 800d654:	faf42223          	sw	a5,-92(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800d658:	f7c42783          	lw	a5,-132(s0)
 800d65c:	0057c703          	lbu	a4,5(a5)
 800d660:	0067c683          	lbu	a3,6(a5)
 800d664:	06a2                	slli	a3,a3,0x8
 800d666:	8f55                	or	a4,a4,a3
 800d668:	0077c683          	lbu	a3,7(a5)
 800d66c:	06c2                	slli	a3,a3,0x10
 800d66e:	8f55                	or	a4,a4,a3
 800d670:	0087c783          	lbu	a5,8(a5)
 800d674:	07e2                	slli	a5,a5,0x18
 800d676:	8fd9                	or	a5,a5,a4
 800d678:	faf42023          	sw	a5,-96(s0)
			tx_len = msg_length + 4;
 800d67c:	fa442783          	lw	a5,-92(s0)
 800d680:	0807c7b3          	zext.h	a5,a5
 800d684:	0791                	addi	a5,a5,4
 800d686:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800d68a:	f7842783          	lw	a5,-136(s0)
 800d68e:	572d                	li	a4,-21
 800d690:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800d694:	f7842783          	lw	a5,-136(s0)
 800d698:	0785                	addi	a5,a5,1
 800d69a:	f9000713          	li	a4,-112
 800d69e:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800d6a2:	f7842783          	lw	a5,-136(s0)
 800d6a6:	0789                	addi	a5,a5,2
 800d6a8:	fa442703          	lw	a4,-92(s0)
 800d6ac:	0ff77713          	zext.b	a4,a4
 800d6b0:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800d6b4:	fa442783          	lw	a5,-92(s0)
 800d6b8:	4087d713          	srai	a4,a5,0x8
 800d6bc:	f7842783          	lw	a5,-136(s0)
 800d6c0:	078d                	addi	a5,a5,3
 800d6c2:	0ff77713          	zext.b	a4,a4
 800d6c6:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_tx_slot_info_t));
 800d6ca:	f7842783          	lw	a5,-136(s0)
 800d6ce:	0791                	addi	a5,a5,4
 800d6d0:	22c00613          	li	a2,556
 800d6d4:	fa042583          	lw	a1,-96(s0)
 800d6d8:	853e                	mv	a0,a5
 800d6da:	50f080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_TX_SLOT_INFO_T;
 800d6de:	fa442783          	lw	a5,-92(s0)
 800d6e2:	f7842703          	lw	a4,-136(s0)
 800d6e6:	97ba                	add	a5,a5,a4
 800d6e8:	f9100713          	li	a4,-111
 800d6ec:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800d6f0:	fa442783          	lw	a5,-92(s0)
 800d6f4:	0785                	addi	a5,a5,1
 800d6f6:	f7842703          	lw	a4,-136(s0)
 800d6fa:	97ba                	add	a5,a5,a4
 800d6fc:	4705                	li	a4,1
 800d6fe:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800d702:	fa442783          	lw	a5,-92(s0)
 800d706:	0789                	addi	a5,a5,2
 800d708:	f7842703          	lw	a4,-136(s0)
 800d70c:	97ba                	add	a5,a5,a4
 800d70e:	4705                	li	a4,1
 800d710:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800d714:	fe041523          	sh	zero,-22(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800d718:	4789                	li	a5,2
 800d71a:	fef41623          	sh	a5,-20(s0)
 800d71e:	a025                	j	800d746 <prepareTxMsg+0x1a4>
				crc += pTxBuffer[j];
 800d720:	fec45783          	lhu	a5,-20(s0)
 800d724:	f7842703          	lw	a4,-136(s0)
 800d728:	97ba                	add	a5,a5,a4
 800d72a:	0007c783          	lbu	a5,0(a5)
 800d72e:	0807c733          	zext.h	a4,a5
 800d732:	fea45783          	lhu	a5,-22(s0)
 800d736:	97ba                	add	a5,a5,a4
 800d738:	fef41523          	sh	a5,-22(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800d73c:	fec45783          	lhu	a5,-20(s0)
 800d740:	0785                	addi	a5,a5,1
 800d742:	fef41623          	sh	a5,-20(s0)
 800d746:	fa442783          	lw	a5,-92(s0)
 800d74a:	00278713          	addi	a4,a5,2
 800d74e:	fec45783          	lhu	a5,-20(s0)
 800d752:	fcf757e3          	bge	a4,a5,800d720 <prepareTxMsg+0x17e>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800d756:	fa442783          	lw	a5,-92(s0)
 800d75a:	078d                	addi	a5,a5,3
 800d75c:	f7842703          	lw	a4,-136(s0)
 800d760:	97ba                	add	a5,a5,a4
 800d762:	fea45703          	lhu	a4,-22(s0)
 800d766:	0ff77713          	zext.b	a4,a4
 800d76a:	00e78023          	sb	a4,0(a5)

			break;
 800d76e:	20b0006f          	j	800e178 <prepareTxMsg+0xbd6>
		}
		case TYPE_THMTS_RX_SLOT_INFO_T:
		{
			int msg_length = sizeof(thmts_rx_slot_info_t) + 4;
 800d772:	27500793          	li	a5,629
 800d776:	faf42623          	sw	a5,-84(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800d77a:	f7c42783          	lw	a5,-132(s0)
 800d77e:	0057c703          	lbu	a4,5(a5)
 800d782:	0067c683          	lbu	a3,6(a5)
 800d786:	06a2                	slli	a3,a3,0x8
 800d788:	8f55                	or	a4,a4,a3
 800d78a:	0077c683          	lbu	a3,7(a5)
 800d78e:	06c2                	slli	a3,a3,0x10
 800d790:	8f55                	or	a4,a4,a3
 800d792:	0087c783          	lbu	a5,8(a5)
 800d796:	07e2                	slli	a5,a5,0x18
 800d798:	8fd9                	or	a5,a5,a4
 800d79a:	faf42423          	sw	a5,-88(s0)
			tx_len = msg_length + 4;
 800d79e:	fac42783          	lw	a5,-84(s0)
 800d7a2:	0807c7b3          	zext.h	a5,a5
 800d7a6:	0791                	addi	a5,a5,4
 800d7a8:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800d7ac:	f7842783          	lw	a5,-136(s0)
 800d7b0:	572d                	li	a4,-21
 800d7b2:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800d7b6:	f7842783          	lw	a5,-136(s0)
 800d7ba:	0785                	addi	a5,a5,1
 800d7bc:	f9000713          	li	a4,-112
 800d7c0:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800d7c4:	f7842783          	lw	a5,-136(s0)
 800d7c8:	0789                	addi	a5,a5,2
 800d7ca:	fac42703          	lw	a4,-84(s0)
 800d7ce:	0ff77713          	zext.b	a4,a4
 800d7d2:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800d7d6:	fac42783          	lw	a5,-84(s0)
 800d7da:	4087d713          	srai	a4,a5,0x8
 800d7de:	f7842783          	lw	a5,-136(s0)
 800d7e2:	078d                	addi	a5,a5,3
 800d7e4:	0ff77713          	zext.b	a4,a4
 800d7e8:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_rx_slot_info_t));
 800d7ec:	f7842783          	lw	a5,-136(s0)
 800d7f0:	0791                	addi	a5,a5,4
 800d7f2:	27100613          	li	a2,625
 800d7f6:	fa842583          	lw	a1,-88(s0)
 800d7fa:	853e                	mv	a0,a5
 800d7fc:	3ed080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RX_SLOT_INFO_T;
 800d800:	fac42783          	lw	a5,-84(s0)
 800d804:	f7842703          	lw	a4,-136(s0)
 800d808:	97ba                	add	a5,a5,a4
 800d80a:	f9200713          	li	a4,-110
 800d80e:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800d812:	fac42783          	lw	a5,-84(s0)
 800d816:	0785                	addi	a5,a5,1
 800d818:	f7842703          	lw	a4,-136(s0)
 800d81c:	97ba                	add	a5,a5,a4
 800d81e:	4705                	li	a4,1
 800d820:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800d824:	fac42783          	lw	a5,-84(s0)
 800d828:	0789                	addi	a5,a5,2
 800d82a:	f7842703          	lw	a4,-136(s0)
 800d82e:	97ba                	add	a5,a5,a4
 800d830:	4705                	li	a4,1
 800d832:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800d836:	fe041423          	sh	zero,-24(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800d83a:	4789                	li	a5,2
 800d83c:	fef41623          	sh	a5,-20(s0)
 800d840:	a025                	j	800d868 <prepareTxMsg+0x2c6>
				crc += pTxBuffer[j];
 800d842:	fec45783          	lhu	a5,-20(s0)
 800d846:	f7842703          	lw	a4,-136(s0)
 800d84a:	97ba                	add	a5,a5,a4
 800d84c:	0007c783          	lbu	a5,0(a5)
 800d850:	0807c733          	zext.h	a4,a5
 800d854:	fe845783          	lhu	a5,-24(s0)
 800d858:	97ba                	add	a5,a5,a4
 800d85a:	fef41423          	sh	a5,-24(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800d85e:	fec45783          	lhu	a5,-20(s0)
 800d862:	0785                	addi	a5,a5,1
 800d864:	fef41623          	sh	a5,-20(s0)
 800d868:	fac42783          	lw	a5,-84(s0)
 800d86c:	00278713          	addi	a4,a5,2
 800d870:	fec45783          	lhu	a5,-20(s0)
 800d874:	fcf757e3          	bge	a4,a5,800d842 <prepareTxMsg+0x2a0>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800d878:	fac42783          	lw	a5,-84(s0)
 800d87c:	078d                	addi	a5,a5,3
 800d87e:	f7842703          	lw	a4,-136(s0)
 800d882:	97ba                	add	a5,a5,a4
 800d884:	fe845703          	lhu	a4,-24(s0)
 800d888:	0ff77713          	zext.b	a4,a4
 800d88c:	00e78023          	sb	a4,0(a5)

			break;
 800d890:	0e90006f          	j	800e178 <prepareTxMsg+0xbd6>
		}
		case TYPE_THMTS_RX_CIR_INTO_T:
		{
			int msg_length = sizeof(thmts_rx_CIR_info_t) + 4;
 800d894:	6785                	lui	a5,0x1
 800d896:	17f5                	addi	a5,a5,-3
 800d898:	faf42a23          	sw	a5,-76(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800d89c:	f7c42783          	lw	a5,-132(s0)
 800d8a0:	0057c703          	lbu	a4,5(a5) # 1005 <__HEAP_SIZE+0x805>
 800d8a4:	0067c683          	lbu	a3,6(a5)
 800d8a8:	06a2                	slli	a3,a3,0x8
 800d8aa:	8f55                	or	a4,a4,a3
 800d8ac:	0077c683          	lbu	a3,7(a5)
 800d8b0:	06c2                	slli	a3,a3,0x10
 800d8b2:	8f55                	or	a4,a4,a3
 800d8b4:	0087c783          	lbu	a5,8(a5)
 800d8b8:	07e2                	slli	a5,a5,0x18
 800d8ba:	8fd9                	or	a5,a5,a4
 800d8bc:	faf42823          	sw	a5,-80(s0)
			tx_len = msg_length + 4;
 800d8c0:	fb442783          	lw	a5,-76(s0)
 800d8c4:	0807c7b3          	zext.h	a5,a5
 800d8c8:	0791                	addi	a5,a5,4
 800d8ca:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800d8ce:	f7842783          	lw	a5,-136(s0)
 800d8d2:	572d                	li	a4,-21
 800d8d4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800d8d8:	f7842783          	lw	a5,-136(s0)
 800d8dc:	0785                	addi	a5,a5,1
 800d8de:	f9000713          	li	a4,-112
 800d8e2:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800d8e6:	f7842783          	lw	a5,-136(s0)
 800d8ea:	0789                	addi	a5,a5,2
 800d8ec:	fb442703          	lw	a4,-76(s0)
 800d8f0:	0ff77713          	zext.b	a4,a4
 800d8f4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800d8f8:	fb442783          	lw	a5,-76(s0)
 800d8fc:	4087d713          	srai	a4,a5,0x8
 800d900:	f7842783          	lw	a5,-136(s0)
 800d904:	078d                	addi	a5,a5,3
 800d906:	0ff77713          	zext.b	a4,a4
 800d90a:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_rx_CIR_info_t));
 800d90e:	f7842783          	lw	a5,-136(s0)
 800d912:	00478713          	addi	a4,a5,4
 800d916:	6785                	lui	a5,0x1
 800d918:	ff978613          	addi	a2,a5,-7 # ff9 <__HEAP_SIZE+0x7f9>
 800d91c:	fb042583          	lw	a1,-80(s0)
 800d920:	853a                	mv	a0,a4
 800d922:	2c7080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RX_CIR_INTO_T;
 800d926:	fb442783          	lw	a5,-76(s0)
 800d92a:	f7842703          	lw	a4,-136(s0)
 800d92e:	97ba                	add	a5,a5,a4
 800d930:	f9300713          	li	a4,-109
 800d934:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800d938:	fb442783          	lw	a5,-76(s0)
 800d93c:	0785                	addi	a5,a5,1
 800d93e:	f7842703          	lw	a4,-136(s0)
 800d942:	97ba                	add	a5,a5,a4
 800d944:	4705                	li	a4,1
 800d946:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800d94a:	fb442783          	lw	a5,-76(s0)
 800d94e:	0789                	addi	a5,a5,2
 800d950:	f7842703          	lw	a4,-136(s0)
 800d954:	97ba                	add	a5,a5,a4
 800d956:	4705                	li	a4,1
 800d958:	00e78023          	sb	a4,0(a5)

			uint32_t crc = 0;
 800d95c:	fe042223          	sw	zero,-28(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800d960:	4789                	li	a5,2
 800d962:	fef41623          	sh	a5,-20(s0)
 800d966:	a01d                	j	800d98c <prepareTxMsg+0x3ea>
				crc += pTxBuffer[j];
 800d968:	fec45783          	lhu	a5,-20(s0)
 800d96c:	f7842703          	lw	a4,-136(s0)
 800d970:	97ba                	add	a5,a5,a4
 800d972:	0007c783          	lbu	a5,0(a5)
 800d976:	873e                	mv	a4,a5
 800d978:	fe442783          	lw	a5,-28(s0)
 800d97c:	97ba                	add	a5,a5,a4
 800d97e:	fef42223          	sw	a5,-28(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800d982:	fec45783          	lhu	a5,-20(s0)
 800d986:	0785                	addi	a5,a5,1
 800d988:	fef41623          	sh	a5,-20(s0)
 800d98c:	fb442783          	lw	a5,-76(s0)
 800d990:	00278713          	addi	a4,a5,2
 800d994:	fec45783          	lhu	a5,-20(s0)
 800d998:	fcf758e3          	bge	a4,a5,800d968 <prepareTxMsg+0x3c6>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800d99c:	fb442783          	lw	a5,-76(s0)
 800d9a0:	078d                	addi	a5,a5,3
 800d9a2:	f7842703          	lw	a4,-136(s0)
 800d9a6:	97ba                	add	a5,a5,a4
 800d9a8:	fe442703          	lw	a4,-28(s0)
 800d9ac:	0ff77713          	zext.b	a4,a4
 800d9b0:	00e78023          	sb	a4,0(a5)

			break;
 800d9b4:	a7d1                	j	800e178 <prepareTxMsg+0xbd6>
		}
		case TYPE_THMTS_RANGING_INTO_T:
		{
			int msg_length = sizeof(thmts_RANGING_info_t) + 4;
 800d9b6:	47a1                	li	a5,8
 800d9b8:	faf42e23          	sw	a5,-68(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800d9bc:	f7c42783          	lw	a5,-132(s0)
 800d9c0:	0057c703          	lbu	a4,5(a5)
 800d9c4:	0067c683          	lbu	a3,6(a5)
 800d9c8:	06a2                	slli	a3,a3,0x8
 800d9ca:	8f55                	or	a4,a4,a3
 800d9cc:	0077c683          	lbu	a3,7(a5)
 800d9d0:	06c2                	slli	a3,a3,0x10
 800d9d2:	8f55                	or	a4,a4,a3
 800d9d4:	0087c783          	lbu	a5,8(a5)
 800d9d8:	07e2                	slli	a5,a5,0x18
 800d9da:	8fd9                	or	a5,a5,a4
 800d9dc:	faf42c23          	sw	a5,-72(s0)
			tx_len = msg_length + 4;
 800d9e0:	fbc42783          	lw	a5,-68(s0)
 800d9e4:	0807c7b3          	zext.h	a5,a5
 800d9e8:	0791                	addi	a5,a5,4
 800d9ea:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800d9ee:	f7842783          	lw	a5,-136(s0)
 800d9f2:	572d                	li	a4,-21
 800d9f4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800d9f8:	f7842783          	lw	a5,-136(s0)
 800d9fc:	0785                	addi	a5,a5,1
 800d9fe:	f9000713          	li	a4,-112
 800da02:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800da06:	f7842783          	lw	a5,-136(s0)
 800da0a:	0789                	addi	a5,a5,2
 800da0c:	fbc42703          	lw	a4,-68(s0)
 800da10:	0ff77713          	zext.b	a4,a4
 800da14:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800da18:	fbc42783          	lw	a5,-68(s0)
 800da1c:	4087d713          	srai	a4,a5,0x8
 800da20:	f7842783          	lw	a5,-136(s0)
 800da24:	078d                	addi	a5,a5,3
 800da26:	0ff77713          	zext.b	a4,a4
 800da2a:	00e78023          	sb	a4,0(a5)

			memcpy(p_UartTxDma_Buff + 4 , payload , sizeof(thmts_rx_CIR_info_t));
 800da2e:	8181a783          	lw	a5,-2024(gp) # 8117e38 <p_UartTxDma_Buff>
 800da32:	00478713          	addi	a4,a5,4
 800da36:	6785                	lui	a5,0x1
 800da38:	ff978613          	addi	a2,a5,-7 # ff9 <__HEAP_SIZE+0x7f9>
 800da3c:	fb842583          	lw	a1,-72(s0)
 800da40:	853a                	mv	a0,a4
 800da42:	1a7080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RANGING_INTO_T;
 800da46:	fbc42783          	lw	a5,-68(s0)
 800da4a:	f7842703          	lw	a4,-136(s0)
 800da4e:	97ba                	add	a5,a5,a4
 800da50:	f9400713          	li	a4,-108
 800da54:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800da58:	fbc42783          	lw	a5,-68(s0)
 800da5c:	0785                	addi	a5,a5,1
 800da5e:	f7842703          	lw	a4,-136(s0)
 800da62:	97ba                	add	a5,a5,a4
 800da64:	4705                	li	a4,1
 800da66:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800da6a:	fbc42783          	lw	a5,-68(s0)
 800da6e:	0789                	addi	a5,a5,2
 800da70:	f7842703          	lw	a4,-136(s0)
 800da74:	97ba                	add	a5,a5,a4
 800da76:	4705                	li	a4,1
 800da78:	00e78023          	sb	a4,0(a5)

			uint32_t crc = 0;
 800da7c:	fe042023          	sw	zero,-32(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800da80:	4789                	li	a5,2
 800da82:	fef41623          	sh	a5,-20(s0)
 800da86:	a01d                	j	800daac <prepareTxMsg+0x50a>
				crc += pTxBuffer[j];
 800da88:	fec45783          	lhu	a5,-20(s0)
 800da8c:	f7842703          	lw	a4,-136(s0)
 800da90:	97ba                	add	a5,a5,a4
 800da92:	0007c783          	lbu	a5,0(a5)
 800da96:	873e                	mv	a4,a5
 800da98:	fe042783          	lw	a5,-32(s0)
 800da9c:	97ba                	add	a5,a5,a4
 800da9e:	fef42023          	sw	a5,-32(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800daa2:	fec45783          	lhu	a5,-20(s0)
 800daa6:	0785                	addi	a5,a5,1
 800daa8:	fef41623          	sh	a5,-20(s0)
 800daac:	fbc42783          	lw	a5,-68(s0)
 800dab0:	00278713          	addi	a4,a5,2
 800dab4:	fec45783          	lhu	a5,-20(s0)
 800dab8:	fcf758e3          	bge	a4,a5,800da88 <prepareTxMsg+0x4e6>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dabc:	fbc42783          	lw	a5,-68(s0)
 800dac0:	078d                	addi	a5,a5,3
 800dac2:	f7842703          	lw	a4,-136(s0)
 800dac6:	97ba                	add	a5,a5,a4
 800dac8:	fe042703          	lw	a4,-32(s0)
 800dacc:	0ff77713          	zext.b	a4,a4
 800dad0:	00e78023          	sb	a4,0(a5)

			break;
 800dad4:	a555                	j	800e178 <prepareTxMsg+0xbd6>
		}

		case TYPE_THMTS_RANGE_AND_DATA_T:
		{
			int msg_length = sizeof(thmts_range_and_data_t) + 4;
 800dad6:	21200793          	li	a5,530
 800dada:	fcf42223          	sw	a5,-60(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800dade:	f7c42783          	lw	a5,-132(s0)
 800dae2:	0057c703          	lbu	a4,5(a5)
 800dae6:	0067c683          	lbu	a3,6(a5)
 800daea:	06a2                	slli	a3,a3,0x8
 800daec:	8f55                	or	a4,a4,a3
 800daee:	0077c683          	lbu	a3,7(a5)
 800daf2:	06c2                	slli	a3,a3,0x10
 800daf4:	8f55                	or	a4,a4,a3
 800daf6:	0087c783          	lbu	a5,8(a5)
 800dafa:	07e2                	slli	a5,a5,0x18
 800dafc:	8fd9                	or	a5,a5,a4
 800dafe:	fcf42023          	sw	a5,-64(s0)
			tx_len = msg_length + 4;
 800db02:	fc442783          	lw	a5,-60(s0)
 800db06:	0807c7b3          	zext.h	a5,a5
 800db0a:	0791                	addi	a5,a5,4
 800db0c:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800db10:	f7842783          	lw	a5,-136(s0)
 800db14:	572d                	li	a4,-21
 800db16:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800db1a:	f7842783          	lw	a5,-136(s0)
 800db1e:	0785                	addi	a5,a5,1
 800db20:	f9000713          	li	a4,-112
 800db24:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800db28:	f7842783          	lw	a5,-136(s0)
 800db2c:	0789                	addi	a5,a5,2
 800db2e:	fc442703          	lw	a4,-60(s0)
 800db32:	0ff77713          	zext.b	a4,a4
 800db36:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800db3a:	fc442783          	lw	a5,-60(s0)
 800db3e:	4087d713          	srai	a4,a5,0x8
 800db42:	f7842783          	lw	a5,-136(s0)
 800db46:	078d                	addi	a5,a5,3
 800db48:	0ff77713          	zext.b	a4,a4
 800db4c:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , sizeof(thmts_range_and_data_t));
 800db50:	f7842783          	lw	a5,-136(s0)
 800db54:	0791                	addi	a5,a5,4
 800db56:	20e00613          	li	a2,526
 800db5a:	fc042583          	lw	a1,-64(s0)
 800db5e:	853e                	mv	a0,a5
 800db60:	089080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = TYPE_THMTS_RANGE_AND_DATA_T;
 800db64:	fc442783          	lw	a5,-60(s0)
 800db68:	f7842703          	lw	a4,-136(s0)
 800db6c:	97ba                	add	a5,a5,a4
 800db6e:	f9500713          	li	a4,-107
 800db72:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800db76:	fc442783          	lw	a5,-60(s0)
 800db7a:	0785                	addi	a5,a5,1
 800db7c:	f7842703          	lw	a4,-136(s0)
 800db80:	97ba                	add	a5,a5,a4
 800db82:	4705                	li	a4,1
 800db84:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800db88:	fc442783          	lw	a5,-60(s0)
 800db8c:	0789                	addi	a5,a5,2
 800db8e:	f7842703          	lw	a4,-136(s0)
 800db92:	97ba                	add	a5,a5,a4
 800db94:	4705                	li	a4,1
 800db96:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800db9a:	fc041f23          	sh	zero,-34(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800db9e:	4789                	li	a5,2
 800dba0:	fef41623          	sh	a5,-20(s0)
 800dba4:	a025                	j	800dbcc <prepareTxMsg+0x62a>
				crc += pTxBuffer[j];
 800dba6:	fec45783          	lhu	a5,-20(s0)
 800dbaa:	f7842703          	lw	a4,-136(s0)
 800dbae:	97ba                	add	a5,a5,a4
 800dbb0:	0007c783          	lbu	a5,0(a5)
 800dbb4:	0807c733          	zext.h	a4,a5
 800dbb8:	fde45783          	lhu	a5,-34(s0)
 800dbbc:	97ba                	add	a5,a5,a4
 800dbbe:	fcf41f23          	sh	a5,-34(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dbc2:	fec45783          	lhu	a5,-20(s0)
 800dbc6:	0785                	addi	a5,a5,1
 800dbc8:	fef41623          	sh	a5,-20(s0)
 800dbcc:	fc442783          	lw	a5,-60(s0)
 800dbd0:	00278713          	addi	a4,a5,2
 800dbd4:	fec45783          	lhu	a5,-20(s0)
 800dbd8:	fcf757e3          	bge	a4,a5,800dba6 <prepareTxMsg+0x604>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dbdc:	fc442783          	lw	a5,-60(s0)
 800dbe0:	078d                	addi	a5,a5,3
 800dbe2:	f7842703          	lw	a4,-136(s0)
 800dbe6:	97ba                	add	a5,a5,a4
 800dbe8:	fde45703          	lhu	a4,-34(s0)
 800dbec:	0ff77713          	zext.b	a4,a4
 800dbf0:	00e78023          	sb	a4,0(a5)

			break;
 800dbf4:	a351                	j	800e178 <prepareTxMsg+0xbd6>
		}

		case THMTS_CTRL_START_CONFIG_ACK:
		{
			int msg_length = ptMsgReceived->msg_length + 4;
 800dbf6:	f7c42783          	lw	a5,-132(s0)
 800dbfa:	0037c703          	lbu	a4,3(a5)
 800dbfe:	0047c783          	lbu	a5,4(a5)
 800dc02:	07a2                	slli	a5,a5,0x8
 800dc04:	8fd9                	or	a5,a5,a4
 800dc06:	0807c7b3          	zext.h	a5,a5
 800dc0a:	0791                	addi	a5,a5,4
 800dc0c:	f8f42623          	sw	a5,-116(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800dc10:	f7c42783          	lw	a5,-132(s0)
 800dc14:	0057c703          	lbu	a4,5(a5)
 800dc18:	0067c683          	lbu	a3,6(a5)
 800dc1c:	06a2                	slli	a3,a3,0x8
 800dc1e:	8f55                	or	a4,a4,a3
 800dc20:	0077c683          	lbu	a3,7(a5)
 800dc24:	06c2                	slli	a3,a3,0x10
 800dc26:	8f55                	or	a4,a4,a3
 800dc28:	0087c783          	lbu	a5,8(a5)
 800dc2c:	07e2                	slli	a5,a5,0x18
 800dc2e:	8fd9                	or	a5,a5,a4
 800dc30:	f8f42423          	sw	a5,-120(s0)
			tx_len = msg_length + 4;
 800dc34:	f8c42783          	lw	a5,-116(s0)
 800dc38:	0807c7b3          	zext.h	a5,a5
 800dc3c:	0791                	addi	a5,a5,4
 800dc3e:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800dc42:	f7842783          	lw	a5,-136(s0)
 800dc46:	572d                	li	a4,-21
 800dc48:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800dc4c:	f7842783          	lw	a5,-136(s0)
 800dc50:	0785                	addi	a5,a5,1
 800dc52:	f9000713          	li	a4,-112
 800dc56:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800dc5a:	f7842783          	lw	a5,-136(s0)
 800dc5e:	0789                	addi	a5,a5,2
 800dc60:	f8c42703          	lw	a4,-116(s0)
 800dc64:	0ff77713          	zext.b	a4,a4
 800dc68:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800dc6c:	f8c42783          	lw	a5,-116(s0)
 800dc70:	4087d713          	srai	a4,a5,0x8
 800dc74:	f7842783          	lw	a5,-136(s0)
 800dc78:	078d                	addi	a5,a5,3
 800dc7a:	0ff77713          	zext.b	a4,a4
 800dc7e:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , ptMsgReceived->msg_length);
 800dc82:	f7842783          	lw	a5,-136(s0)
 800dc86:	00478693          	addi	a3,a5,4
 800dc8a:	f7c42783          	lw	a5,-132(s0)
 800dc8e:	0037c703          	lbu	a4,3(a5)
 800dc92:	0047c783          	lbu	a5,4(a5)
 800dc96:	07a2                	slli	a5,a5,0x8
 800dc98:	8fd9                	or	a5,a5,a4
 800dc9a:	0807c7b3          	zext.h	a5,a5
 800dc9e:	863e                	mv	a2,a5
 800dca0:	f8842583          	lw	a1,-120(s0)
 800dca4:	8536                	mv	a0,a3
 800dca6:	742080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = THMTS_CTRL_START_CONFIG_CMD;
 800dcaa:	f8c42783          	lw	a5,-116(s0)
 800dcae:	f7842703          	lw	a4,-136(s0)
 800dcb2:	97ba                	add	a5,a5,a4
 800dcb4:	06000713          	li	a4,96
 800dcb8:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800dcbc:	f8c42783          	lw	a5,-116(s0)
 800dcc0:	0785                	addi	a5,a5,1
 800dcc2:	f7842703          	lw	a4,-136(s0)
 800dcc6:	97ba                	add	a5,a5,a4
 800dcc8:	4705                	li	a4,1
 800dcca:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800dcce:	f8c42783          	lw	a5,-116(s0)
 800dcd2:	0789                	addi	a5,a5,2
 800dcd4:	f7842703          	lw	a4,-136(s0)
 800dcd8:	97ba                	add	a5,a5,a4
 800dcda:	4705                	li	a4,1
 800dcdc:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800dce0:	fc041e23          	sh	zero,-36(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dce4:	4789                	li	a5,2
 800dce6:	fef41623          	sh	a5,-20(s0)
 800dcea:	a025                	j	800dd12 <prepareTxMsg+0x770>
				crc += pTxBuffer[j];
 800dcec:	fec45783          	lhu	a5,-20(s0)
 800dcf0:	f7842703          	lw	a4,-136(s0)
 800dcf4:	97ba                	add	a5,a5,a4
 800dcf6:	0007c783          	lbu	a5,0(a5)
 800dcfa:	0807c733          	zext.h	a4,a5
 800dcfe:	fdc45783          	lhu	a5,-36(s0)
 800dd02:	97ba                	add	a5,a5,a4
 800dd04:	fcf41e23          	sh	a5,-36(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800dd08:	fec45783          	lhu	a5,-20(s0)
 800dd0c:	0785                	addi	a5,a5,1
 800dd0e:	fef41623          	sh	a5,-20(s0)
 800dd12:	f8c42783          	lw	a5,-116(s0)
 800dd16:	00278713          	addi	a4,a5,2
 800dd1a:	fec45783          	lhu	a5,-20(s0)
 800dd1e:	fcf757e3          	bge	a4,a5,800dcec <prepareTxMsg+0x74a>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dd22:	f8c42783          	lw	a5,-116(s0)
 800dd26:	078d                	addi	a5,a5,3
 800dd28:	f7842703          	lw	a4,-136(s0)
 800dd2c:	97ba                	add	a5,a5,a4
 800dd2e:	fdc45703          	lhu	a4,-36(s0)
 800dd32:	0ff77713          	zext.b	a4,a4
 800dd36:	00e78023          	sb	a4,0(a5)
			break;
 800dd3a:	a93d                	j	800e178 <prepareTxMsg+0xbd6>
		}

		case THMTS_CTRL_NODE_CONFIG_ACK:
		{
			int msg_length = ptMsgReceived->msg_length + 4;
 800dd3c:	f7c42783          	lw	a5,-132(s0)
 800dd40:	0037c703          	lbu	a4,3(a5)
 800dd44:	0047c783          	lbu	a5,4(a5)
 800dd48:	07a2                	slli	a5,a5,0x8
 800dd4a:	8fd9                	or	a5,a5,a4
 800dd4c:	0807c7b3          	zext.h	a5,a5
 800dd50:	0791                	addi	a5,a5,4
 800dd52:	f8f42a23          	sw	a5,-108(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800dd56:	f7c42783          	lw	a5,-132(s0)
 800dd5a:	0057c703          	lbu	a4,5(a5)
 800dd5e:	0067c683          	lbu	a3,6(a5)
 800dd62:	06a2                	slli	a3,a3,0x8
 800dd64:	8f55                	or	a4,a4,a3
 800dd66:	0077c683          	lbu	a3,7(a5)
 800dd6a:	06c2                	slli	a3,a3,0x10
 800dd6c:	8f55                	or	a4,a4,a3
 800dd6e:	0087c783          	lbu	a5,8(a5)
 800dd72:	07e2                	slli	a5,a5,0x18
 800dd74:	8fd9                	or	a5,a5,a4
 800dd76:	f8f42823          	sw	a5,-112(s0)
			tx_len = msg_length + 4;
 800dd7a:	f9442783          	lw	a5,-108(s0)
 800dd7e:	0807c7b3          	zext.h	a5,a5
 800dd82:	0791                	addi	a5,a5,4
 800dd84:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800dd88:	f7842783          	lw	a5,-136(s0)
 800dd8c:	572d                	li	a4,-21
 800dd8e:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800dd92:	f7842783          	lw	a5,-136(s0)
 800dd96:	0785                	addi	a5,a5,1
 800dd98:	f9000713          	li	a4,-112
 800dd9c:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800dda0:	f7842783          	lw	a5,-136(s0)
 800dda4:	0789                	addi	a5,a5,2
 800dda6:	f9442703          	lw	a4,-108(s0)
 800ddaa:	0ff77713          	zext.b	a4,a4
 800ddae:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800ddb2:	f9442783          	lw	a5,-108(s0)
 800ddb6:	4087d713          	srai	a4,a5,0x8
 800ddba:	f7842783          	lw	a5,-136(s0)
 800ddbe:	078d                	addi	a5,a5,3
 800ddc0:	0ff77713          	zext.b	a4,a4
 800ddc4:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , ptMsgReceived->msg_length);
 800ddc8:	f7842783          	lw	a5,-136(s0)
 800ddcc:	00478693          	addi	a3,a5,4
 800ddd0:	f7c42783          	lw	a5,-132(s0)
 800ddd4:	0037c703          	lbu	a4,3(a5)
 800ddd8:	0047c783          	lbu	a5,4(a5)
 800dddc:	07a2                	slli	a5,a5,0x8
 800ddde:	8fd9                	or	a5,a5,a4
 800dde0:	0807c7b3          	zext.h	a5,a5
 800dde4:	863e                	mv	a2,a5
 800dde6:	f9042583          	lw	a1,-112(s0)
 800ddea:	8536                	mv	a0,a3
 800ddec:	5fc080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = THMTS_CTRL_NODE_CONFIG_ACK;
 800ddf0:	f9442783          	lw	a5,-108(s0)
 800ddf4:	f7842703          	lw	a4,-136(s0)
 800ddf8:	97ba                	add	a5,a5,a4
 800ddfa:	f8100713          	li	a4,-127
 800ddfe:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800de02:	f9442783          	lw	a5,-108(s0)
 800de06:	0785                	addi	a5,a5,1
 800de08:	f7842703          	lw	a4,-136(s0)
 800de0c:	97ba                	add	a5,a5,a4
 800de0e:	4705                	li	a4,1
 800de10:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800de14:	f9442783          	lw	a5,-108(s0)
 800de18:	0789                	addi	a5,a5,2
 800de1a:	f7842703          	lw	a4,-136(s0)
 800de1e:	97ba                	add	a5,a5,a4
 800de20:	4705                	li	a4,1
 800de22:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800de26:	fc041d23          	sh	zero,-38(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800de2a:	4789                	li	a5,2
 800de2c:	fef41623          	sh	a5,-20(s0)
 800de30:	a025                	j	800de58 <prepareTxMsg+0x8b6>
				crc += pTxBuffer[j];
 800de32:	fec45783          	lhu	a5,-20(s0)
 800de36:	f7842703          	lw	a4,-136(s0)
 800de3a:	97ba                	add	a5,a5,a4
 800de3c:	0007c783          	lbu	a5,0(a5)
 800de40:	0807c733          	zext.h	a4,a5
 800de44:	fda45783          	lhu	a5,-38(s0)
 800de48:	97ba                	add	a5,a5,a4
 800de4a:	fcf41d23          	sh	a5,-38(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800de4e:	fec45783          	lhu	a5,-20(s0)
 800de52:	0785                	addi	a5,a5,1
 800de54:	fef41623          	sh	a5,-20(s0)
 800de58:	f9442783          	lw	a5,-108(s0)
 800de5c:	00278713          	addi	a4,a5,2
 800de60:	fec45783          	lhu	a5,-20(s0)
 800de64:	fcf757e3          	bge	a4,a5,800de32 <prepareTxMsg+0x890>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800de68:	f9442783          	lw	a5,-108(s0)
 800de6c:	078d                	addi	a5,a5,3
 800de6e:	f7842703          	lw	a4,-136(s0)
 800de72:	97ba                	add	a5,a5,a4
 800de74:	fda45703          	lhu	a4,-38(s0)
 800de78:	0ff77713          	zext.b	a4,a4
 800de7c:	00e78023          	sb	a4,0(a5)
			break;
 800de80:	ace5                	j	800e178 <prepareTxMsg+0xbd6>
		}

		case THMTS_CTRL_PHY_CONFIG_ACK:
		{
			int msg_length = ptMsgReceived->msg_length + 4;
 800de82:	f7c42783          	lw	a5,-132(s0)
 800de86:	0037c703          	lbu	a4,3(a5)
 800de8a:	0047c783          	lbu	a5,4(a5)
 800de8e:	07a2                	slli	a5,a5,0x8
 800de90:	8fd9                	or	a5,a5,a4
 800de92:	0807c7b3          	zext.h	a5,a5
 800de96:	0791                	addi	a5,a5,4
 800de98:	f8f42e23          	sw	a5,-100(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800de9c:	f7c42783          	lw	a5,-132(s0)
 800dea0:	0057c703          	lbu	a4,5(a5)
 800dea4:	0067c683          	lbu	a3,6(a5)
 800dea8:	06a2                	slli	a3,a3,0x8
 800deaa:	8f55                	or	a4,a4,a3
 800deac:	0077c683          	lbu	a3,7(a5)
 800deb0:	06c2                	slli	a3,a3,0x10
 800deb2:	8f55                	or	a4,a4,a3
 800deb4:	0087c783          	lbu	a5,8(a5)
 800deb8:	07e2                	slli	a5,a5,0x18
 800deba:	8fd9                	or	a5,a5,a4
 800debc:	f8f42c23          	sw	a5,-104(s0)
			tx_len = msg_length + 4;
 800dec0:	f9c42783          	lw	a5,-100(s0)
 800dec4:	0807c7b3          	zext.h	a5,a5
 800dec8:	0791                	addi	a5,a5,4
 800deca:	fef41723          	sh	a5,-18(s0)
			pTxBuffer[0] = 0xEB;
 800dece:	f7842783          	lw	a5,-136(s0)
 800ded2:	572d                	li	a4,-21
 800ded4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800ded8:	f7842783          	lw	a5,-136(s0)
 800dedc:	0785                	addi	a5,a5,1
 800dede:	f9000713          	li	a4,-112
 800dee2:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800dee6:	f7842783          	lw	a5,-136(s0)
 800deea:	0789                	addi	a5,a5,2
 800deec:	f9c42703          	lw	a4,-100(s0)
 800def0:	0ff77713          	zext.b	a4,a4
 800def4:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800def8:	f9c42783          	lw	a5,-100(s0)
 800defc:	4087d713          	srai	a4,a5,0x8
 800df00:	f7842783          	lw	a5,-136(s0)
 800df04:	078d                	addi	a5,a5,3
 800df06:	0ff77713          	zext.b	a4,a4
 800df0a:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4 , payload , ptMsgReceived->msg_length);
 800df0e:	f7842783          	lw	a5,-136(s0)
 800df12:	00478693          	addi	a3,a5,4
 800df16:	f7c42783          	lw	a5,-132(s0)
 800df1a:	0037c703          	lbu	a4,3(a5)
 800df1e:	0047c783          	lbu	a5,4(a5)
 800df22:	07a2                	slli	a5,a5,0x8
 800df24:	8fd9                	or	a5,a5,a4
 800df26:	0807c7b3          	zext.h	a5,a5
 800df2a:	863e                	mv	a2,a5
 800df2c:	f9842583          	lw	a1,-104(s0)
 800df30:	8536                	mv	a0,a3
 800df32:	4b6080ef          	jal	ra,80163e8 <memcpy>

			pTxBuffer[msg_length + 0] = THMTS_CTRL_PHY_CONFIG_ACK;
 800df36:	f9c42783          	lw	a5,-100(s0)
 800df3a:	f7842703          	lw	a4,-136(s0)
 800df3e:	97ba                	add	a5,a5,a4
 800df40:	f8300713          	li	a4,-125
 800df44:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 1] = 1;                           //msg_status
 800df48:	f9c42783          	lw	a5,-100(s0)
 800df4c:	0785                	addi	a5,a5,1
 800df4e:	f7842703          	lw	a4,-136(s0)
 800df52:	97ba                	add	a5,a5,a4
 800df54:	4705                	li	a4,1
 800df56:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 2] = 1;                           //msg_cnt
 800df5a:	f9c42783          	lw	a5,-100(s0)
 800df5e:	0789                	addi	a5,a5,2
 800df60:	f7842703          	lw	a4,-136(s0)
 800df64:	97ba                	add	a5,a5,a4
 800df66:	4705                	li	a4,1
 800df68:	00e78023          	sb	a4,0(a5)

			uint16_t crc = 0;
 800df6c:	fc041c23          	sh	zero,-40(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800df70:	4789                	li	a5,2
 800df72:	fef41623          	sh	a5,-20(s0)
 800df76:	a025                	j	800df9e <prepareTxMsg+0x9fc>
				crc += pTxBuffer[j];
 800df78:	fec45783          	lhu	a5,-20(s0)
 800df7c:	f7842703          	lw	a4,-136(s0)
 800df80:	97ba                	add	a5,a5,a4
 800df82:	0007c783          	lbu	a5,0(a5)
 800df86:	0807c733          	zext.h	a4,a5
 800df8a:	fd845783          	lhu	a5,-40(s0)
 800df8e:	97ba                	add	a5,a5,a4
 800df90:	fcf41c23          	sh	a5,-40(s0)
			for(j = 2 ; j < msg_length +3 ; j++)
 800df94:	fec45783          	lhu	a5,-20(s0)
 800df98:	0785                	addi	a5,a5,1
 800df9a:	fef41623          	sh	a5,-20(s0)
 800df9e:	f9c42783          	lw	a5,-100(s0)
 800dfa2:	00278713          	addi	a4,a5,2
 800dfa6:	fec45783          	lhu	a5,-20(s0)
 800dfaa:	fcf757e3          	bge	a4,a5,800df78 <prepareTxMsg+0x9d6>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800dfae:	f9c42783          	lw	a5,-100(s0)
 800dfb2:	078d                	addi	a5,a5,3
 800dfb4:	f7842703          	lw	a4,-136(s0)
 800dfb8:	97ba                	add	a5,a5,a4
 800dfba:	fd845703          	lhu	a4,-40(s0)
 800dfbe:	0ff77713          	zext.b	a4,a4
 800dfc2:	00e78023          	sb	a4,0(a5)
			break;
 800dfc6:	aa4d                	j	800e178 <prepareTxMsg+0xbd6>
		}

		case TYPE_THMTS_SENSOR_IMU_DATA_T:
		{
			int msg_length = sizeof(thmts_sensor_imu_data_t) + 1;
 800dfc8:	03400793          	li	a5,52
 800dfcc:	fcf42623          	sw	a5,-52(s0)
			uint8_t *payload = ((uint8_t *)(ptMsgReceived->msg_ptr));
 800dfd0:	f7c42783          	lw	a5,-132(s0)
 800dfd4:	0057c703          	lbu	a4,5(a5)
 800dfd8:	0067c683          	lbu	a3,6(a5)
 800dfdc:	06a2                	slli	a3,a3,0x8
 800dfde:	8f55                	or	a4,a4,a3
 800dfe0:	0077c683          	lbu	a3,7(a5)
 800dfe4:	06c2                	slli	a3,a3,0x10
 800dfe6:	8f55                	or	a4,a4,a3
 800dfe8:	0087c783          	lbu	a5,8(a5)
 800dfec:	07e2                	slli	a5,a5,0x18
 800dfee:	8fd9                	or	a5,a5,a4
 800dff0:	fcf42423          	sw	a5,-56(s0)
			tx_len = msg_length + 12;  // +4, +6 for debug
 800dff4:	fcc42783          	lw	a5,-52(s0)
 800dff8:	0807c7b3          	zext.h	a5,a5
 800dffc:	07b1                	addi	a5,a5,12
 800dffe:	fef41723          	sh	a5,-18(s0)
			//tx_len = msg_length + 4;
			pTxBuffer[0] = 0xEB;
 800e002:	f7842783          	lw	a5,-136(s0)
 800e006:	572d                	li	a4,-21
 800e008:	00e78023          	sb	a4,0(a5)
			pTxBuffer[1] = 0x90;
 800e00c:	f7842783          	lw	a5,-136(s0)
 800e010:	0785                	addi	a5,a5,1
 800e012:	f9000713          	li	a4,-112
 800e016:	00e78023          	sb	a4,0(a5)

			pTxBuffer[2] = (uint8_t)(msg_length&0xFF);
 800e01a:	f7842783          	lw	a5,-136(s0)
 800e01e:	0789                	addi	a5,a5,2
 800e020:	fcc42703          	lw	a4,-52(s0)
 800e024:	0ff77713          	zext.b	a4,a4
 800e028:	00e78023          	sb	a4,0(a5)
			pTxBuffer[3] = (uint8_t)(msg_length>>8);
 800e02c:	fcc42783          	lw	a5,-52(s0)
 800e030:	4087d713          	srai	a4,a5,0x8
 800e034:	f7842783          	lw	a5,-136(s0)
 800e038:	078d                	addi	a5,a5,3
 800e03a:	0ff77713          	zext.b	a4,a4
 800e03e:	00e78023          	sb	a4,0(a5)

			memcpy(pTxBuffer + 4, payload, sizeof(thmts_sensor_imu_data_t));
 800e042:	f7842783          	lw	a5,-136(s0)
 800e046:	0791                	addi	a5,a5,4
 800e048:	03300613          	li	a2,51
 800e04c:	fc842583          	lw	a1,-56(s0)
 800e050:	853e                	mv	a0,a5
 800e052:	396080ef          	jal	ra,80163e8 <memcpy>

			uint32_t crc = 0;
 800e056:	fc042a23          	sw	zero,-44(s0)
			for(j = 2 ; j < msg_length + 3; j++)
 800e05a:	4789                	li	a5,2
 800e05c:	fef41623          	sh	a5,-20(s0)
 800e060:	a01d                	j	800e086 <prepareTxMsg+0xae4>
				crc += pTxBuffer[j];
 800e062:	fec45783          	lhu	a5,-20(s0)
 800e066:	f7842703          	lw	a4,-136(s0)
 800e06a:	97ba                	add	a5,a5,a4
 800e06c:	0007c783          	lbu	a5,0(a5)
 800e070:	873e                	mv	a4,a5
 800e072:	fd442783          	lw	a5,-44(s0)
 800e076:	97ba                	add	a5,a5,a4
 800e078:	fcf42a23          	sw	a5,-44(s0)
			for(j = 2 ; j < msg_length + 3; j++)
 800e07c:	fec45783          	lhu	a5,-20(s0)
 800e080:	0785                	addi	a5,a5,1
 800e082:	fef41623          	sh	a5,-20(s0)
 800e086:	fcc42783          	lw	a5,-52(s0)
 800e08a:	00278713          	addi	a4,a5,2
 800e08e:	fec45783          	lhu	a5,-20(s0)
 800e092:	fcf758e3          	bge	a4,a5,800e062 <prepareTxMsg+0xac0>

			pTxBuffer[msg_length + 3] = (uint8_t)(crc&0xFF);         //crc
 800e096:	fcc42783          	lw	a5,-52(s0)
 800e09a:	078d                	addi	a5,a5,3
 800e09c:	f7842703          	lw	a4,-136(s0)
 800e0a0:	97ba                	add	a5,a5,a4
 800e0a2:	fd442703          	lw	a4,-44(s0)
 800e0a6:	0ff77713          	zext.b	a4,a4
 800e0aa:	00e78023          	sb	a4,0(a5)

			pTxBuffer[msg_length + 4] = 'H';
 800e0ae:	fcc42783          	lw	a5,-52(s0)
 800e0b2:	0791                	addi	a5,a5,4
 800e0b4:	f7842703          	lw	a4,-136(s0)
 800e0b8:	97ba                	add	a5,a5,a4
 800e0ba:	04800713          	li	a4,72
 800e0be:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 5] = 'A';
 800e0c2:	fcc42783          	lw	a5,-52(s0)
 800e0c6:	0795                	addi	a5,a5,5
 800e0c8:	f7842703          	lw	a4,-136(s0)
 800e0cc:	97ba                	add	a5,a5,a4
 800e0ce:	04100713          	li	a4,65
 800e0d2:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 6] = 'H';
 800e0d6:	fcc42783          	lw	a5,-52(s0)
 800e0da:	0799                	addi	a5,a5,6
 800e0dc:	f7842703          	lw	a4,-136(s0)
 800e0e0:	97ba                	add	a5,a5,a4
 800e0e2:	04800713          	li	a4,72
 800e0e6:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 7] = 'A';
 800e0ea:	fcc42783          	lw	a5,-52(s0)
 800e0ee:	079d                	addi	a5,a5,7
 800e0f0:	f7842703          	lw	a4,-136(s0)
 800e0f4:	97ba                	add	a5,a5,a4
 800e0f6:	04100713          	li	a4,65
 800e0fa:	00e78023          	sb	a4,0(a5)
			sprintf((uint8_t *)&pTxBuffer[msg_length + 8], "%02d", ++imu_cnt);
 800e0fe:	fcc42783          	lw	a5,-52(s0)
 800e102:	07a1                	addi	a5,a5,8
 800e104:	f7842703          	lw	a4,-136(s0)
 800e108:	00f706b3          	add	a3,a4,a5
 800e10c:	081197b7          	lui	a5,0x8119
 800e110:	6dc7a783          	lw	a5,1756(a5) # 81196dc <imu_cnt>
 800e114:	00178713          	addi	a4,a5,1
 800e118:	081197b7          	lui	a5,0x8119
 800e11c:	6ce7ae23          	sw	a4,1756(a5) # 81196dc <imu_cnt>
 800e120:	081197b7          	lui	a5,0x8119
 800e124:	6dc7a783          	lw	a5,1756(a5) # 81196dc <imu_cnt>
 800e128:	863e                	mv	a2,a5
 800e12a:	fb418593          	addi	a1,gp,-76 # 81185d4 <_global_impure_ptr+0x5b4>
 800e12e:	8536                	mv	a0,a3
 800e130:	70a080ef          	jal	ra,801683a <siprintf>
			pTxBuffer[msg_length + 10] = '\r';  // debug
 800e134:	fcc42783          	lw	a5,-52(s0)
 800e138:	07a9                	addi	a5,a5,10
 800e13a:	f7842703          	lw	a4,-136(s0)
 800e13e:	97ba                	add	a5,a5,a4
 800e140:	4735                	li	a4,13
 800e142:	00e78023          	sb	a4,0(a5)
			pTxBuffer[msg_length + 11] = '\n';  // debug
 800e146:	fcc42783          	lw	a5,-52(s0)
 800e14a:	07ad                	addi	a5,a5,11
 800e14c:	f7842703          	lw	a4,-136(s0)
 800e150:	97ba                	add	a5,a5,a4
 800e152:	4729                	li	a4,10
 800e154:	00e78023          	sb	a4,0(a5)

			if (imu_cnt >= 50)
 800e158:	081197b7          	lui	a5,0x8119
 800e15c:	6dc7a703          	lw	a4,1756(a5) # 81196dc <imu_cnt>
 800e160:	03100793          	li	a5,49
 800e164:	00e7f963          	bgeu	a5,a4,800e176 <prepareTxMsg+0xbd4>
			{
				imu_cnt = 0;
 800e168:	081197b7          	lui	a5,0x8119
 800e16c:	6c07ae23          	sw	zero,1756(a5) # 81196dc <imu_cnt>
			}

			break;
 800e170:	a019                	j	800e176 <prepareTxMsg+0xbd4>
		}



		default: break;
 800e172:	0001                	nop
 800e174:	a011                	j	800e178 <prepareTxMsg+0xbd6>
			break;
 800e176:	0001                	nop

	}
	vPortFree(ptMsgReceived);
 800e178:	f7c42503          	lw	a0,-132(s0)
 800e17c:	f7cf30ef          	jal	ra,80018f8 <vPortFree>

	return tx_len;
 800e180:	fee45783          	lhu	a5,-18(s0)

}
 800e184:	853e                	mv	a0,a5
 800e186:	40ba                	lw	ra,140(sp)
 800e188:	442a                	lw	s0,136(sp)
 800e18a:	6149                	addi	sp,sp,144
 800e18c:	8082                	ret

0800e18e <process_received_message>:



void process_received_message(thmts_ctrl_cmd_proc_msg_t *msg_info)
{
 800e18e:	715d                	addi	sp,sp,-80
 800e190:	c686                	sw	ra,76(sp)
 800e192:	c4a2                	sw	s0,72(sp)
 800e194:	0880                	addi	s0,sp,80
 800e196:	faa42e23          	sw	a0,-68(s0)
	// The primary switch statement to handle different message types.
	switch (msg_info->msg_type)
 800e19a:	fbc42783          	lw	a5,-68(s0)
 800e19e:	0007c783          	lbu	a5,0(a5)
 800e1a2:	4739                	li	a4,14
 800e1a4:	02e78963          	beq	a5,a4,800e1d6 <process_received_message+0x48>
 800e1a8:	4739                	li	a4,14
 800e1aa:	5ae7c263          	blt	a5,a4,800e74e <process_received_message+0x5c0>
 800e1ae:	07100713          	li	a4,113
 800e1b2:	58f74e63          	blt	a4,a5,800e74e <process_received_message+0x5c0>
 800e1b6:	06000713          	li	a4,96
 800e1ba:	58e7ca63          	blt	a5,a4,800e74e <process_received_message+0x5c0>
 800e1be:	fa078793          	addi	a5,a5,-96
 800e1c2:	4745                	li	a4,17
 800e1c4:	58f76563          	bltu	a4,a5,800e74e <process_received_message+0x5c0>
 800e1c8:	00279713          	slli	a4,a5,0x2
 800e1cc:	1b018793          	addi	a5,gp,432 # 81187d0 <__global_pointer$+0x1b0>
 800e1d0:	97ba                	add	a5,a5,a4
 800e1d2:	439c                	lw	a5,0(a5)
 800e1d4:	8782                	jr	a5
	{
	case 14:
	{
		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e1d6:	081267b7          	lui	a5,0x8126
 800e1da:	46878793          	addi	a5,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800e1de:	47dc                	lw	a5,12(a5)
 800e1e0:	fcf42a23          	sw	a5,-44(s0)

		reset_cnt = 1;
 800e1e4:	081197b7          	lui	a5,0x8119
 800e1e8:	4705                	li	a4,1
 800e1ea:	68e788a3          	sb	a4,1681(a5) # 8119691 <reset_cnt>
		printf("type = 14 ,data = %d cmd info\r\n" , data[0]);
 800e1ee:	fd442783          	lw	a5,-44(s0)
 800e1f2:	0007c783          	lbu	a5,0(a5)
 800e1f6:	85be                	mv	a1,a5
 800e1f8:	fbc18513          	addi	a0,gp,-68 # 81185dc <_global_impure_ptr+0x5bc>
 800e1fc:	4f0080ef          	jal	ra,80166ec <iprintf>
		break;
 800e200:	ab81                	j	800e750 <process_received_message+0x5c2>
	}
	case 0x70:
	{
		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e202:	081267b7          	lui	a5,0x8126
 800e206:	46878793          	addi	a5,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800e20a:	47dc                	lw	a5,12(a5)
 800e20c:	fef42023          	sw	a5,-32(s0)

		reset_cnt = 1;
 800e210:	081197b7          	lui	a5,0x8119
 800e214:	4705                	li	a4,1
 800e216:	68e788a3          	sb	a4,1681(a5) # 8119691 <reset_cnt>
		printf("type = 0x70 rec pdoa cali info\r\n");
 800e21a:	fdc18513          	addi	a0,gp,-36 # 81185fc <_global_impure_ptr+0x5dc>
 800e21e:	5e2080ef          	jal	ra,8016800 <puts>
		break;
 800e222:	a33d                	j	800e750 <process_received_message+0x5c2>
	}


	case 113:
	{
		printf("type = 0x71 , cmd info\r\n");
 800e224:	ffc18513          	addi	a0,gp,-4 # 811861c <_global_impure_ptr+0x5fc>
 800e228:	5d8080ef          	jal	ra,8016800 <puts>

		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e22c:	081267b7          	lui	a5,0x8126
 800e230:	46878793          	addi	a5,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800e234:	47dc                	lw	a5,12(a5)
 800e236:	fef42423          	sw	a5,-24(s0)
		uint8_t cmd_byte0 = 0x0;
 800e23a:	fe0403a3          	sb	zero,-25(s0)
		uint8_t cmd_byte1 = 0x0;
 800e23e:	fe040323          	sb	zero,-26(s0)

		cmd_byte0 = data[0];
 800e242:	fe842783          	lw	a5,-24(s0)
 800e246:	0007c783          	lbu	a5,0(a5)
 800e24a:	fef403a3          	sb	a5,-25(s0)
		cmd_byte1 = data[1];
 800e24e:	fe842783          	lw	a5,-24(s0)
 800e252:	0017c783          	lbu	a5,1(a5)
 800e256:	fef40323          	sb	a5,-26(s0)

		SWITCH_THMTS_TX_SLOT_INFO_T = cmd_byte1 & 0x1;
 800e25a:	fe644783          	lbu	a5,-26(s0)
 800e25e:	8b85                	andi	a5,a5,1
 800e260:	0ff7f713          	zext.b	a4,a5
 800e264:	081197b7          	lui	a5,0x8119
 800e268:	72e78c23          	sb	a4,1848(a5) # 8119738 <SWITCH_THMTS_TX_SLOT_INFO_T>
		SWITCH_THMTS_RX_SLOT_INFO_T = (cmd_byte1>>1) & 0x1;
 800e26c:	fe644783          	lbu	a5,-26(s0)
 800e270:	8385                	srli	a5,a5,0x1
 800e272:	0ff7f793          	zext.b	a5,a5
 800e276:	8b85                	andi	a5,a5,1
 800e278:	0ff7f713          	zext.b	a4,a5
 800e27c:	081197b7          	lui	a5,0x8119
 800e280:	72e78ca3          	sb	a4,1849(a5) # 8119739 <SWITCH_THMTS_RX_SLOT_INFO_T>
		SWITCH_THMTS_RANGING_INFO_T = (cmd_byte1>>2) & 0x1;
 800e284:	fe644783          	lbu	a5,-26(s0)
 800e288:	8389                	srli	a5,a5,0x2
 800e28a:	0ff7f793          	zext.b	a5,a5
 800e28e:	8b85                	andi	a5,a5,1
 800e290:	0ff7f713          	zext.b	a4,a5
 800e294:	081197b7          	lui	a5,0x8119
 800e298:	72e78f23          	sb	a4,1854(a5) # 811973e <SWITCH_THMTS_RANGING_INFO_T>


		SWITCH_THMTS_RX_CIR_CH0_INFO_T = (cmd_byte1>>4) & 0x1;
 800e29c:	fe644783          	lbu	a5,-26(s0)
 800e2a0:	8391                	srli	a5,a5,0x4
 800e2a2:	0ff7f793          	zext.b	a5,a5
 800e2a6:	8b85                	andi	a5,a5,1
 800e2a8:	0ff7f713          	zext.b	a4,a5
 800e2ac:	081197b7          	lui	a5,0x8119
 800e2b0:	72e78d23          	sb	a4,1850(a5) # 811973a <SWITCH_THMTS_RX_CIR_CH0_INFO_T>
		SWITCH_THMTS_RX_CIR_CH1_INFO_T = (cmd_byte1>>5) & 0x1;
 800e2b4:	fe644783          	lbu	a5,-26(s0)
 800e2b8:	8395                	srli	a5,a5,0x5
 800e2ba:	0ff7f793          	zext.b	a5,a5
 800e2be:	8b85                	andi	a5,a5,1
 800e2c0:	0ff7f713          	zext.b	a4,a5
 800e2c4:	081197b7          	lui	a5,0x8119
 800e2c8:	72e78da3          	sb	a4,1851(a5) # 811973b <SWITCH_THMTS_RX_CIR_CH1_INFO_T>
		SWITCH_THMTS_RX_CIR_CH2_INFO_T = (cmd_byte1>>6) & 0x1;
 800e2cc:	fe644783          	lbu	a5,-26(s0)
 800e2d0:	8399                	srli	a5,a5,0x6
 800e2d2:	0ff7f793          	zext.b	a5,a5
 800e2d6:	8b85                	andi	a5,a5,1
 800e2d8:	0ff7f713          	zext.b	a4,a5
 800e2dc:	081197b7          	lui	a5,0x8119
 800e2e0:	72e78e23          	sb	a4,1852(a5) # 811973c <SWITCH_THMTS_RX_CIR_CH2_INFO_T>
		SWITCH_THMTS_RX_CIR_CH3_INFO_T = (cmd_byte1>>7) & 0x1;
 800e2e4:	fe644783          	lbu	a5,-26(s0)
 800e2e8:	839d                	srli	a5,a5,0x7
 800e2ea:	0ff7f713          	zext.b	a4,a5
 800e2ee:	081197b7          	lui	a5,0x8119
 800e2f2:	72e78ea3          	sb	a4,1853(a5) # 811973d <SWITCH_THMTS_RX_CIR_CH3_INFO_T>

		printf("SWITCH_THMTS_TX_SLOT_INFO_T =%d\r\n" , SWITCH_THMTS_TX_SLOT_INFO_T);
 800e2f6:	081197b7          	lui	a5,0x8119
 800e2fa:	7387c783          	lbu	a5,1848(a5) # 8119738 <SWITCH_THMTS_TX_SLOT_INFO_T>
 800e2fe:	85be                	mv	a1,a5
 800e300:	01418513          	addi	a0,gp,20 # 8118634 <__global_pointer$+0x14>
 800e304:	3e8080ef          	jal	ra,80166ec <iprintf>
		printf("SWITCH_THMTS_RX_SLOT_INFO_T = %d\r\n", SWITCH_THMTS_RX_SLOT_INFO_T);
 800e308:	081197b7          	lui	a5,0x8119
 800e30c:	7397c783          	lbu	a5,1849(a5) # 8119739 <SWITCH_THMTS_RX_SLOT_INFO_T>
 800e310:	85be                	mv	a1,a5
 800e312:	03818513          	addi	a0,gp,56 # 8118658 <__global_pointer$+0x38>
 800e316:	3d6080ef          	jal	ra,80166ec <iprintf>
		printf("cmd byte0 = %d , cmd byte1 = %d\r\n" , cmd_byte0 , cmd_byte1);
 800e31a:	fe744783          	lbu	a5,-25(s0)
 800e31e:	fe644703          	lbu	a4,-26(s0)
 800e322:	863a                	mv	a2,a4
 800e324:	85be                	mv	a1,a5
 800e326:	05c18513          	addi	a0,gp,92 # 811867c <__global_pointer$+0x5c>
 800e32a:	3c2080ef          	jal	ra,80166ec <iprintf>


		break;
 800e32e:	a10d                	j	800e750 <process_received_message+0x5c2>
	}
	case THMTS_CTRL_START_CONFIG_CMD:
	{
		printf("receive start config\r\n");
 800e330:	08018513          	addi	a0,gp,128 # 81186a0 <__global_pointer$+0x80>
 800e334:	4cc080ef          	jal	ra,8016800 <puts>

		node.state = -1;
 800e338:	0812a7b7          	lui	a5,0x812a
 800e33c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800e340:	577d                	li	a4,-1
 800e342:	00e78423          	sb	a4,8(a5)
		ack_start=1;
 800e346:	081197b7          	lui	a5,0x8119
 800e34a:	4705                	li	a4,1
 800e34c:	68e78723          	sb	a4,1678(a5) # 811968e <ack_start>
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800e350:	4525                	li	a0,9
 800e352:	b7cf30ef          	jal	ra,80016ce <pvPortMalloc>
 800e356:	87aa                	mv	a5,a0
 800e358:	fcf42823          	sw	a5,-48(s0)
		ptMsg->msg_id      = 1;
 800e35c:	fd042783          	lw	a5,-48(s0)
 800e360:	4705                	li	a4,1
 800e362:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = THMTS_CTRL_START_CONFIG_ACK;
 800e366:	fd042783          	lw	a5,-48(s0)
 800e36a:	f8000713          	li	a4,-128
 800e36e:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800e372:	fd042783          	lw	a5,-48(s0)
 800e376:	4705                	li	a4,1
 800e378:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &ack_start;
 800e37c:	fd042783          	lw	a5,-48(s0)
 800e380:	08119737          	lui	a4,0x8119
 800e384:	68e70713          	addi	a4,a4,1678 # 811968e <ack_start>
 800e388:	0ff77593          	zext.b	a1,a4
 800e38c:	0057c683          	lbu	a3,5(a5)
 800e390:	8a81                	andi	a3,a3,0
 800e392:	8636                	mv	a2,a3
 800e394:	86ae                	mv	a3,a1
 800e396:	8ed1                	or	a3,a3,a2
 800e398:	00d782a3          	sb	a3,5(a5)
 800e39c:	00875693          	srli	a3,a4,0x8
 800e3a0:	0ff6f593          	zext.b	a1,a3
 800e3a4:	0067c683          	lbu	a3,6(a5)
 800e3a8:	8a81                	andi	a3,a3,0
 800e3aa:	8636                	mv	a2,a3
 800e3ac:	86ae                	mv	a3,a1
 800e3ae:	8ed1                	or	a3,a3,a2
 800e3b0:	00d78323          	sb	a3,6(a5)
 800e3b4:	01075693          	srli	a3,a4,0x10
 800e3b8:	0ff6f593          	zext.b	a1,a3
 800e3bc:	0077c683          	lbu	a3,7(a5)
 800e3c0:	8a81                	andi	a3,a3,0
 800e3c2:	8636                	mv	a2,a3
 800e3c4:	86ae                	mv	a3,a1
 800e3c6:	8ed1                	or	a3,a3,a2
 800e3c8:	00d783a3          	sb	a3,7(a5)
 800e3cc:	01875613          	srli	a2,a4,0x18
 800e3d0:	0087c703          	lbu	a4,8(a5)
 800e3d4:	8b01                	andi	a4,a4,0
 800e3d6:	86ba                	mv	a3,a4
 800e3d8:	8732                	mv	a4,a2
 800e3da:	8f55                	or	a4,a4,a3
 800e3dc:	00e78423          	sb	a4,8(a5)
		ptMsg->msg_length = sizeof(ack_start);
 800e3e0:	fd042783          	lw	a5,-48(s0)
 800e3e4:	0037c703          	lbu	a4,3(a5)
 800e3e8:	8b01                	andi	a4,a4,0
 800e3ea:	00176713          	ori	a4,a4,1
 800e3ee:	00e781a3          	sb	a4,3(a5)
 800e3f2:	0047c703          	lbu	a4,4(a5)
 800e3f6:	8b01                	andi	a4,a4,0
 800e3f8:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800e3fc:	081197b7          	lui	a5,0x8119
 800e400:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800e404:	fd040593          	addi	a1,s0,-48
 800e408:	4701                	li	a4,0
 800e40a:	567d                	li	a2,-1
 800e40c:	56fd                	li	a3,-1
 800e40e:	853e                	mv	a0,a5
 800e410:	aedf30ef          	jal	ra,8001efc <xQueueGenericSend>
		break;
 800e414:	ae35                	j	800e750 <process_received_message+0x5c2>
	}
	case THMTS_CTRL_PHY_CONFIG_CMD:
	{
		printf("receive config phy\r\n");
 800e416:	09818513          	addi	a0,gp,152 # 81186b8 <__global_pointer$+0x98>
 800e41a:	3e6080ef          	jal	ra,8016800 <puts>

		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e41e:	081267b7          	lui	a5,0x8126
 800e422:	46878793          	addi	a5,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800e426:	47dc                	lw	a5,12(a5)
 800e428:	fcf42e23          	sw	a5,-36(s0)
		memcpy(&phy_config , data , sizeof(PHY_CONFIG_t));
 800e42c:	081197b7          	lui	a5,0x8119
 800e430:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 800e434:	fdc42703          	lw	a4,-36(s0)
 800e438:	00074883          	lbu	a7,0(a4)
 800e43c:	00174803          	lbu	a6,1(a4)
 800e440:	00274503          	lbu	a0,2(a4)
 800e444:	00374583          	lbu	a1,3(a4)
 800e448:	00474603          	lbu	a2,4(a4)
 800e44c:	00574683          	lbu	a3,5(a4)
 800e450:	00674703          	lbu	a4,6(a4)
 800e454:	01178023          	sb	a7,0(a5)
 800e458:	010780a3          	sb	a6,1(a5)
 800e45c:	00a78123          	sb	a0,2(a5)
 800e460:	00b781a3          	sb	a1,3(a5)
 800e464:	00c78223          	sb	a2,4(a5)
 800e468:	00d782a3          	sb	a3,5(a5)
 800e46c:	00e78323          	sb	a4,6(a5)

		write_flash_phy_config();
 800e470:	9cafa0ef          	jal	ra,800863a <write_flash_phy_config>
		read_flash_phy_config();
 800e474:	aaafa0ef          	jal	ra,800871e <read_flash_phy_config>

		phy_config_flag = 1;
 800e478:	081197b7          	lui	a5,0x8119
 800e47c:	4705                	li	a4,1
 800e47e:	6ce78ca3          	sb	a4,1753(a5) # 81196d9 <phy_config_flag>
		for(uint8_t i = 0; i < sizeof(PHY_CONFIG_t) ; i++)
 800e482:	fe0407a3          	sb	zero,-17(s0)
 800e486:	a82d                	j	800e4c0 <process_received_message+0x332>
		{
			if(flash_read_vector[i] != data[i])
 800e488:	fef44783          	lbu	a5,-17(s0)
 800e48c:	08121737          	lui	a4,0x8121
 800e490:	2d070713          	addi	a4,a4,720 # 81212d0 <flash_read_vector>
 800e494:	97ba                	add	a5,a5,a4
 800e496:	0007c703          	lbu	a4,0(a5)
 800e49a:	fef44783          	lbu	a5,-17(s0)
 800e49e:	fdc42683          	lw	a3,-36(s0)
 800e4a2:	97b6                	add	a5,a5,a3
 800e4a4:	0007c783          	lbu	a5,0(a5)
 800e4a8:	00f70763          	beq	a4,a5,800e4b6 <process_received_message+0x328>
			{
				phy_config_flag = 0;
 800e4ac:	081197b7          	lui	a5,0x8119
 800e4b0:	6c078ca3          	sb	zero,1753(a5) # 81196d9 <phy_config_flag>
				break;
 800e4b4:	a819                	j	800e4ca <process_received_message+0x33c>
		for(uint8_t i = 0; i < sizeof(PHY_CONFIG_t) ; i++)
 800e4b6:	fef44783          	lbu	a5,-17(s0)
 800e4ba:	0785                	addi	a5,a5,1
 800e4bc:	fef407a3          	sb	a5,-17(s0)
 800e4c0:	fef44703          	lbu	a4,-17(s0)
 800e4c4:	4799                	li	a5,6
 800e4c6:	fce7f1e3          	bgeu	a5,a4,800e488 <process_received_message+0x2fa>
			}
		}
		if(phy_config_flag == 1)
 800e4ca:	081197b7          	lui	a5,0x8119
 800e4ce:	6d97c703          	lbu	a4,1753(a5) # 81196d9 <phy_config_flag>
 800e4d2:	4785                	li	a5,1
 800e4d4:	00f71763          	bne	a4,a5,800e4e2 <process_received_message+0x354>
			printf("phy config cmd OK!\r\n");
 800e4d8:	0ac18513          	addi	a0,gp,172 # 81186cc <__global_pointer$+0xac>
 800e4dc:	324080ef          	jal	ra,8016800 <puts>
 800e4e0:	a029                	j	800e4ea <process_received_message+0x35c>
		else
			printf("phy config cmd failure!\r\n");
 800e4e2:	0c018513          	addi	a0,gp,192 # 81186e0 <__global_pointer$+0xc0>
 800e4e6:	31a080ef          	jal	ra,8016800 <puts>



		ack_phy=phy_config_flag;
 800e4ea:	081197b7          	lui	a5,0x8119
 800e4ee:	6d97c703          	lbu	a4,1753(a5) # 81196d9 <phy_config_flag>
 800e4f2:	081197b7          	lui	a5,0x8119
 800e4f6:	68e78823          	sb	a4,1680(a5) # 8119690 <ack_phy>
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800e4fa:	4525                	li	a0,9
 800e4fc:	9d2f30ef          	jal	ra,80016ce <pvPortMalloc>
 800e500:	87aa                	mv	a5,a0
 800e502:	fcf42623          	sw	a5,-52(s0)
		ptMsg->msg_id      = 1;
 800e506:	fcc42783          	lw	a5,-52(s0)
 800e50a:	4705                	li	a4,1
 800e50c:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = THMTS_CTRL_PHY_CONFIG_ACK;
 800e510:	fcc42783          	lw	a5,-52(s0)
 800e514:	f8300713          	li	a4,-125
 800e518:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800e51c:	fcc42783          	lw	a5,-52(s0)
 800e520:	4705                	li	a4,1
 800e522:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &ack_phy;
 800e526:	fcc42783          	lw	a5,-52(s0)
 800e52a:	08119737          	lui	a4,0x8119
 800e52e:	69070713          	addi	a4,a4,1680 # 8119690 <ack_phy>
 800e532:	0ff77593          	zext.b	a1,a4
 800e536:	0057c683          	lbu	a3,5(a5)
 800e53a:	8a81                	andi	a3,a3,0
 800e53c:	8636                	mv	a2,a3
 800e53e:	86ae                	mv	a3,a1
 800e540:	8ed1                	or	a3,a3,a2
 800e542:	00d782a3          	sb	a3,5(a5)
 800e546:	00875693          	srli	a3,a4,0x8
 800e54a:	0ff6f593          	zext.b	a1,a3
 800e54e:	0067c683          	lbu	a3,6(a5)
 800e552:	8a81                	andi	a3,a3,0
 800e554:	8636                	mv	a2,a3
 800e556:	86ae                	mv	a3,a1
 800e558:	8ed1                	or	a3,a3,a2
 800e55a:	00d78323          	sb	a3,6(a5)
 800e55e:	01075693          	srli	a3,a4,0x10
 800e562:	0ff6f593          	zext.b	a1,a3
 800e566:	0077c683          	lbu	a3,7(a5)
 800e56a:	8a81                	andi	a3,a3,0
 800e56c:	8636                	mv	a2,a3
 800e56e:	86ae                	mv	a3,a1
 800e570:	8ed1                	or	a3,a3,a2
 800e572:	00d783a3          	sb	a3,7(a5)
 800e576:	01875613          	srli	a2,a4,0x18
 800e57a:	0087c703          	lbu	a4,8(a5)
 800e57e:	8b01                	andi	a4,a4,0
 800e580:	86ba                	mv	a3,a4
 800e582:	8732                	mv	a4,a2
 800e584:	8f55                	or	a4,a4,a3
 800e586:	00e78423          	sb	a4,8(a5)
		ptMsg->msg_length = sizeof(ack_phy);
 800e58a:	fcc42783          	lw	a5,-52(s0)
 800e58e:	0037c703          	lbu	a4,3(a5)
 800e592:	8b01                	andi	a4,a4,0
 800e594:	00176713          	ori	a4,a4,1
 800e598:	00e781a3          	sb	a4,3(a5)
 800e59c:	0047c703          	lbu	a4,4(a5)
 800e5a0:	8b01                	andi	a4,a4,0
 800e5a2:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800e5a6:	081197b7          	lui	a5,0x8119
 800e5aa:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800e5ae:	fcc40593          	addi	a1,s0,-52
 800e5b2:	4701                	li	a4,0
 800e5b4:	567d                	li	a2,-1
 800e5b6:	56fd                	li	a3,-1
 800e5b8:	853e                	mv	a0,a5
 800e5ba:	943f30ef          	jal	ra,8001efc <xQueueGenericSend>
		break;
 800e5be:	aa49                	j	800e750 <process_received_message+0x5c2>
	}
	case THMTS_CTRL_NODE_CONFIG_CMD: // node
	{
		printf("receive config node\r\n");
 800e5c0:	0dc18513          	addi	a0,gp,220 # 81186fc <__global_pointer$+0xdc>
 800e5c4:	23c080ef          	jal	ra,8016800 <puts>

		uint8_t* data = (uint8_t*)thmts_ctrl_cmd_proc_msg.msg_buf_ptr;
 800e5c8:	081267b7          	lui	a5,0x8126
 800e5cc:	46878793          	addi	a5,a5,1128 # 8126468 <thmts_ctrl_cmd_proc_msg>
 800e5d0:	47dc                	lw	a5,12(a5)
 800e5d2:	fcf42c23          	sw	a5,-40(s0)
		memcpy(&node_config , data , sizeof(NODE_CONFIG_t));
 800e5d6:	08119737          	lui	a4,0x8119
 800e5da:	fd842783          	lw	a5,-40(s0)
 800e5de:	0007c683          	lbu	a3,0(a5)
 800e5e2:	66d70e23          	sb	a3,1660(a4) # 811967c <node_config>
 800e5e6:	67c70693          	addi	a3,a4,1660
 800e5ea:	0017c603          	lbu	a2,1(a5)
 800e5ee:	00c680a3          	sb	a2,1(a3)
 800e5f2:	67c70713          	addi	a4,a4,1660
 800e5f6:	0027c783          	lbu	a5,2(a5)
 800e5fa:	00f70123          	sb	a5,2(a4)

		write_flash_node_config();
 800e5fe:	fedf90ef          	jal	ra,80085ea <write_flash_node_config>
		read_flash_node_config();
 800e602:	8d8fa0ef          	jal	ra,80086da <read_flash_node_config>

		node_config_flag = 1;
 800e606:	081197b7          	lui	a5,0x8119
 800e60a:	4705                	li	a4,1
 800e60c:	6ce78c23          	sb	a4,1752(a5) # 81196d8 <node_config_flag>
		for(uint8_t i = 0; i < sizeof(NODE_CONFIG_t) ; i++)
 800e610:	fe040723          	sb	zero,-18(s0)
 800e614:	a82d                	j	800e64e <process_received_message+0x4c0>
		{
			if(flash_read_vector[i] != data[i])
 800e616:	fee44783          	lbu	a5,-18(s0)
 800e61a:	08121737          	lui	a4,0x8121
 800e61e:	2d070713          	addi	a4,a4,720 # 81212d0 <flash_read_vector>
 800e622:	97ba                	add	a5,a5,a4
 800e624:	0007c703          	lbu	a4,0(a5)
 800e628:	fee44783          	lbu	a5,-18(s0)
 800e62c:	fd842683          	lw	a3,-40(s0)
 800e630:	97b6                	add	a5,a5,a3
 800e632:	0007c783          	lbu	a5,0(a5)
 800e636:	00f70763          	beq	a4,a5,800e644 <process_received_message+0x4b6>
			{
				node_config_flag = 0;
 800e63a:	081197b7          	lui	a5,0x8119
 800e63e:	6c078c23          	sb	zero,1752(a5) # 81196d8 <node_config_flag>
				break;
 800e642:	a819                	j	800e658 <process_received_message+0x4ca>
		for(uint8_t i = 0; i < sizeof(NODE_CONFIG_t) ; i++)
 800e644:	fee44783          	lbu	a5,-18(s0)
 800e648:	0785                	addi	a5,a5,1
 800e64a:	fef40723          	sb	a5,-18(s0)
 800e64e:	fee44703          	lbu	a4,-18(s0)
 800e652:	4789                	li	a5,2
 800e654:	fce7f1e3          	bgeu	a5,a4,800e616 <process_received_message+0x488>
			}
		}
		if(node_config_flag == 1)
 800e658:	081197b7          	lui	a5,0x8119
 800e65c:	6d87c703          	lbu	a4,1752(a5) # 81196d8 <node_config_flag>
 800e660:	4785                	li	a5,1
 800e662:	00f71763          	bne	a4,a5,800e670 <process_received_message+0x4e2>
			printf("node config cmd OK!\r\n");
 800e666:	0f418513          	addi	a0,gp,244 # 8118714 <__global_pointer$+0xf4>
 800e66a:	196080ef          	jal	ra,8016800 <puts>
 800e66e:	a029                	j	800e678 <process_received_message+0x4ea>
		else
			printf("node config cmd failure!\r\n");
 800e670:	10c18513          	addi	a0,gp,268 # 811872c <__global_pointer$+0x10c>
 800e674:	18c080ef          	jal	ra,8016800 <puts>



		ack_node=node_config_flag;
 800e678:	081197b7          	lui	a5,0x8119
 800e67c:	6d87c703          	lbu	a4,1752(a5) # 81196d8 <node_config_flag>
 800e680:	081197b7          	lui	a5,0x8119
 800e684:	68e787a3          	sb	a4,1679(a5) # 811968f <ack_node>
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 800e688:	4525                	li	a0,9
 800e68a:	844f30ef          	jal	ra,80016ce <pvPortMalloc>
 800e68e:	87aa                	mv	a5,a0
 800e690:	fcf42423          	sw	a5,-56(s0)
		ptMsg->msg_id      = 1;
 800e694:	fc842783          	lw	a5,-56(s0)
 800e698:	4705                	li	a4,1
 800e69a:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = THMTS_CTRL_NODE_CONFIG_ACK;
 800e69e:	fc842783          	lw	a5,-56(s0)
 800e6a2:	f8100713          	li	a4,-127
 800e6a6:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 800e6aa:	fc842783          	lw	a5,-56(s0)
 800e6ae:	4705                	li	a4,1
 800e6b0:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_ptr     = &ack_node;
 800e6b4:	fc842783          	lw	a5,-56(s0)
 800e6b8:	08119737          	lui	a4,0x8119
 800e6bc:	68f70713          	addi	a4,a4,1679 # 811968f <ack_node>
 800e6c0:	0ff77593          	zext.b	a1,a4
 800e6c4:	0057c683          	lbu	a3,5(a5)
 800e6c8:	8a81                	andi	a3,a3,0
 800e6ca:	8636                	mv	a2,a3
 800e6cc:	86ae                	mv	a3,a1
 800e6ce:	8ed1                	or	a3,a3,a2
 800e6d0:	00d782a3          	sb	a3,5(a5)
 800e6d4:	00875693          	srli	a3,a4,0x8
 800e6d8:	0ff6f593          	zext.b	a1,a3
 800e6dc:	0067c683          	lbu	a3,6(a5)
 800e6e0:	8a81                	andi	a3,a3,0
 800e6e2:	8636                	mv	a2,a3
 800e6e4:	86ae                	mv	a3,a1
 800e6e6:	8ed1                	or	a3,a3,a2
 800e6e8:	00d78323          	sb	a3,6(a5)
 800e6ec:	01075693          	srli	a3,a4,0x10
 800e6f0:	0ff6f593          	zext.b	a1,a3
 800e6f4:	0077c683          	lbu	a3,7(a5)
 800e6f8:	8a81                	andi	a3,a3,0
 800e6fa:	8636                	mv	a2,a3
 800e6fc:	86ae                	mv	a3,a1
 800e6fe:	8ed1                	or	a3,a3,a2
 800e700:	00d783a3          	sb	a3,7(a5)
 800e704:	01875613          	srli	a2,a4,0x18
 800e708:	0087c703          	lbu	a4,8(a5)
 800e70c:	8b01                	andi	a4,a4,0
 800e70e:	86ba                	mv	a3,a4
 800e710:	8732                	mv	a4,a2
 800e712:	8f55                	or	a4,a4,a3
 800e714:	00e78423          	sb	a4,8(a5)
		ptMsg->msg_length = sizeof(ack_node);
 800e718:	fc842783          	lw	a5,-56(s0)
 800e71c:	0037c703          	lbu	a4,3(a5)
 800e720:	8b01                	andi	a4,a4,0
 800e722:	00176713          	ori	a4,a4,1
 800e726:	00e781a3          	sb	a4,3(a5)
 800e72a:	0047c703          	lbu	a4,4(a5)
 800e72e:	8b01                	andi	a4,a4,0
 800e730:	00e78223          	sb	a4,4(a5)
		xQueueSend(xQueue, &ptMsg, portMAX_DELAY);
 800e734:	081197b7          	lui	a5,0x8119
 800e738:	6b47a783          	lw	a5,1716(a5) # 81196b4 <xQueue>
 800e73c:	fc840593          	addi	a1,s0,-56
 800e740:	4701                	li	a4,0
 800e742:	567d                	li	a2,-1
 800e744:	56fd                	li	a3,-1
 800e746:	853e                	mv	a0,a5
 800e748:	fb4f30ef          	jal	ra,8001efc <xQueueGenericSend>
		break;
 800e74c:	a011                	j	800e750 <process_received_message+0x5c2>

	}
	default: break;
 800e74e:	0001                	nop

	}
}
 800e750:	0001                	nop
 800e752:	40b6                	lw	ra,76(sp)
 800e754:	4426                	lw	s0,72(sp)
 800e756:	6161                	addi	sp,sp,80
 800e758:	8082                	ret

0800e75a <ring_buf_init>:
 *@param[in]  buf  - 
 *@param[in]  len  - buf(2N)
 *@retval     bool
 */
bool ring_buf_init(ring_buf_t *r,unsigned char *buf, unsigned int len)
{
 800e75a:	1101                	addi	sp,sp,-32
 800e75c:	ce22                	sw	s0,28(sp)
 800e75e:	1000                	addi	s0,sp,32
 800e760:	fea42623          	sw	a0,-20(s0)
 800e764:	feb42423          	sw	a1,-24(s0)
 800e768:	fec42223          	sw	a2,-28(s0)
    r->buf    = buf;
 800e76c:	fec42783          	lw	a5,-20(s0)
 800e770:	fe842703          	lw	a4,-24(s0)
 800e774:	c398                	sw	a4,0(a5)
    r->size   = len;
 800e776:	fec42783          	lw	a5,-20(s0)
 800e77a:	fe442703          	lw	a4,-28(s0)
 800e77e:	c3d8                	sw	a4,4(a5)
    r->front  = r->rear = 0;
 800e780:	fec42783          	lw	a5,-20(s0)
 800e784:	0007a623          	sw	zero,12(a5)
 800e788:	fec42783          	lw	a5,-20(s0)
 800e78c:	47d8                	lw	a4,12(a5)
 800e78e:	fec42783          	lw	a5,-20(s0)
 800e792:	c798                	sw	a4,8(a5)
    return buf != NULL && (len & len -1) == 0;
 800e794:	fe842783          	lw	a5,-24(s0)
 800e798:	cb99                	beqz	a5,800e7ae <ring_buf_init+0x54>
 800e79a:	fe442783          	lw	a5,-28(s0)
 800e79e:	fff78713          	addi	a4,a5,-1
 800e7a2:	fe442783          	lw	a5,-28(s0)
 800e7a6:	8ff9                	and	a5,a5,a4
 800e7a8:	e399                	bnez	a5,800e7ae <ring_buf_init+0x54>
 800e7aa:	4785                	li	a5,1
 800e7ac:	a011                	j	800e7b0 <ring_buf_init+0x56>
 800e7ae:	4781                	li	a5,0
 800e7b0:	8b85                	andi	a5,a5,1
 800e7b2:	0ff7f793          	zext.b	a5,a5
}
 800e7b6:	853e                	mv	a0,a5
 800e7b8:	4472                	lw	s0,28(sp)
 800e7ba:	6105                	addi	sp,sp,32
 800e7bc:	8082                	ret

0800e7be <ring_buf_put>:
 *@param[in]   buf - 
 *             len -  
 *@retval       
 */
unsigned int ring_buf_put(ring_buf_t *r,unsigned char *buf,unsigned int len)
{
 800e7be:	7179                	addi	sp,sp,-48
 800e7c0:	d606                	sw	ra,44(sp)
 800e7c2:	d422                	sw	s0,40(sp)
 800e7c4:	1800                	addi	s0,sp,48
 800e7c6:	fca42e23          	sw	a0,-36(s0)
 800e7ca:	fcb42c23          	sw	a1,-40(s0)
 800e7ce:	fcc42a23          	sw	a2,-44(s0)
    unsigned int i;
    unsigned int left;
    left = r->size + r->front - r->rear;
 800e7d2:	fdc42783          	lw	a5,-36(s0)
 800e7d6:	43d8                	lw	a4,4(a5)
 800e7d8:	fdc42783          	lw	a5,-36(s0)
 800e7dc:	479c                	lw	a5,8(a5)
 800e7de:	973e                	add	a4,a4,a5
 800e7e0:	fdc42783          	lw	a5,-36(s0)
 800e7e4:	47dc                	lw	a5,12(a5)
 800e7e6:	40f707b3          	sub	a5,a4,a5
 800e7ea:	fef42623          	sw	a5,-20(s0)
    len  = min(len , left);
 800e7ee:	fd442703          	lw	a4,-44(s0)
 800e7f2:	fec42783          	lw	a5,-20(s0)
 800e7f6:	0af757b3          	minu	a5,a4,a5
 800e7fa:	fcf42a23          	sw	a5,-44(s0)
    i    = min(len, r->size - (r->rear & r->size - 1));   
 800e7fe:	fdc42783          	lw	a5,-36(s0)
 800e802:	43d8                	lw	a4,4(a5)
 800e804:	fdc42783          	lw	a5,-36(s0)
 800e808:	47d4                	lw	a3,12(a5)
 800e80a:	fdc42783          	lw	a5,-36(s0)
 800e80e:	43dc                	lw	a5,4(a5)
 800e810:	17fd                	addi	a5,a5,-1
 800e812:	8ff5                	and	a5,a5,a3
 800e814:	40f707b3          	sub	a5,a4,a5
 800e818:	fd442703          	lw	a4,-44(s0)
 800e81c:	0af757b3          	minu	a5,a4,a5
 800e820:	fef42423          	sw	a5,-24(s0)
    memcpy(r->buf + (r->rear & r->size - 1), buf, i); 
 800e824:	fdc42783          	lw	a5,-36(s0)
 800e828:	4398                	lw	a4,0(a5)
 800e82a:	fdc42783          	lw	a5,-36(s0)
 800e82e:	47d4                	lw	a3,12(a5)
 800e830:	fdc42783          	lw	a5,-36(s0)
 800e834:	43dc                	lw	a5,4(a5)
 800e836:	17fd                	addi	a5,a5,-1
 800e838:	8ff5                	and	a5,a5,a3
 800e83a:	97ba                	add	a5,a5,a4
 800e83c:	fe842603          	lw	a2,-24(s0)
 800e840:	fd842583          	lw	a1,-40(s0)
 800e844:	853e                	mv	a0,a5
 800e846:	3a3070ef          	jal	ra,80163e8 <memcpy>
    memcpy(r->buf, buf + i, len - i);
 800e84a:	fdc42783          	lw	a5,-36(s0)
 800e84e:	4394                	lw	a3,0(a5)
 800e850:	fd842703          	lw	a4,-40(s0)
 800e854:	fe842783          	lw	a5,-24(s0)
 800e858:	00f705b3          	add	a1,a4,a5
 800e85c:	fd442703          	lw	a4,-44(s0)
 800e860:	fe842783          	lw	a5,-24(s0)
 800e864:	40f707b3          	sub	a5,a4,a5
 800e868:	863e                	mv	a2,a5
 800e86a:	8536                	mv	a0,a3
 800e86c:	37d070ef          	jal	ra,80163e8 <memcpy>
    r->rear += len;     
 800e870:	fdc42783          	lw	a5,-36(s0)
 800e874:	47d8                	lw	a4,12(a5)
 800e876:	fd442783          	lw	a5,-44(s0)
 800e87a:	973e                	add	a4,a4,a5
 800e87c:	fdc42783          	lw	a5,-36(s0)
 800e880:	c7d8                	sw	a4,12(a5)
    return len;
 800e882:	fd442783          	lw	a5,-44(s0)
    
}
 800e886:	853e                	mv	a0,a5
 800e888:	50b2                	lw	ra,44(sp)
 800e88a:	5422                	lw	s0,40(sp)
 800e88c:	6145                	addi	sp,sp,48
 800e88e:	8082                	ret

0800e890 <write_thmts_bb_reg>:

// 
THMTS_RX_CONTENT_t thmts_rx_content;

void write_thmts_bb_reg(uint32_t addr, uint32_t data)
{
 800e890:	1101                	addi	sp,sp,-32
 800e892:	ce22                	sw	s0,28(sp)
 800e894:	1000                	addi	s0,sp,32
 800e896:	fea42623          	sw	a0,-20(s0)
 800e89a:	feb42423          	sw	a1,-24(s0)
	*((volatile uint32_t*)(THMTS_BB_BASE + addr)) = data;
 800e89e:	fec42703          	lw	a4,-20(s0)
 800e8a2:	100007b7          	lui	a5,0x10000
 800e8a6:	97ba                	add	a5,a5,a4
 800e8a8:	873e                	mv	a4,a5
 800e8aa:	fe842783          	lw	a5,-24(s0)
 800e8ae:	c31c                	sw	a5,0(a4)

	if( addr != ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE0_WE_MASK )
 800e8b0:	fec42703          	lw	a4,-20(s0)
 800e8b4:	00fb07b7          	lui	a5,0xfb0
 800e8b8:	0791                	addi	a5,a5,4
 800e8ba:	00f70963          	beq	a4,a5,800e8cc <write_thmts_bb_reg+0x3c>
			&& addr != ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE1_WE_MASK ) )
 800e8be:	fec42703          	lw	a4,-20(s0)
 800e8c2:	01fb07b7          	lui	a5,0x1fb0
 800e8c6:	0791                	addi	a5,a5,4
 800e8c8:	02f71963          	bne	a4,a5,800e8fa <write_thmts_bb_reg+0x6a>
		return;
	else if( addr == ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE0_WE_MASK ) )
 800e8cc:	fec42703          	lw	a4,-20(s0)
 800e8d0:	00fb07b7          	lui	a5,0xfb0
 800e8d4:	0791                	addi	a5,a5,4
 800e8d6:	00f71a63          	bne	a4,a5,800e8ea <write_thmts_bb_reg+0x5a>
	{
		reg_val_in_gpio[0] = data;
 800e8da:	081197b7          	lui	a5,0x8119
 800e8de:	6e878793          	addi	a5,a5,1768 # 81196e8 <reg_val_in_gpio>
 800e8e2:	fe842703          	lw	a4,-24(s0)
 800e8e6:	c398                	sw	a4,0(a5)
		return;
 800e8e8:	a811                	j	800e8fc <write_thmts_bb_reg+0x6c>
	}
	else
	{
		reg_val_in_gpio[1] = data;
 800e8ea:	081197b7          	lui	a5,0x8119
 800e8ee:	6e878793          	addi	a5,a5,1768 # 81196e8 <reg_val_in_gpio>
 800e8f2:	fe842703          	lw	a4,-24(s0)
 800e8f6:	c3d8                	sw	a4,4(a5)
		return;
 800e8f8:	a011                	j	800e8fc <write_thmts_bb_reg+0x6c>
		return;
 800e8fa:	0001                	nop
	}
    return;
}
 800e8fc:	4472                	lw	s0,28(sp)
 800e8fe:	6105                	addi	sp,sp,32
 800e900:	8082                	ret

0800e902 <read_thmts_bb_reg>:

uint32_t read_thmts_bb_reg(uint32_t addr)
{
 800e902:	1101                	addi	sp,sp,-32
 800e904:	ce22                	sw	s0,28(sp)
 800e906:	1000                	addi	s0,sp,32
 800e908:	fea42623          	sw	a0,-20(s0)
    return 	*((volatile uint32_t*)(THMTS_BB_BASE + addr));
 800e90c:	fec42703          	lw	a4,-20(s0)
 800e910:	100007b7          	lui	a5,0x10000
 800e914:	97ba                	add	a5,a5,a4
 800e916:	439c                	lw	a5,0(a5)
}
 800e918:	853e                	mv	a0,a5
 800e91a:	4472                	lw	s0,28(sp)
 800e91c:	6105                	addi	sp,sp,32
 800e91e:	8082                	ret

0800e920 <write_thmts_bb_reg_with_offset>:
//}



void write_thmts_bb_reg_with_offset(uint32_t addr, uint8_t start_offset, uint8_t length, uint32_t data)
{
 800e920:	7179                	addi	sp,sp,-48
 800e922:	d606                	sw	ra,44(sp)
 800e924:	d422                	sw	s0,40(sp)
 800e926:	1800                	addi	s0,sp,48
 800e928:	fca42e23          	sw	a0,-36(s0)
 800e92c:	87ae                	mv	a5,a1
 800e92e:	8732                	mv	a4,a2
 800e930:	fcd42a23          	sw	a3,-44(s0)
 800e934:	fcf40da3          	sb	a5,-37(s0)
 800e938:	87ba                	mv	a5,a4
 800e93a:	fcf40d23          	sb	a5,-38(s0)
	uint32_t raw_reg_data;
	if( addr == ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE0_WE_MASK ) )
 800e93e:	fdc42703          	lw	a4,-36(s0)
 800e942:	00fb07b7          	lui	a5,0xfb0
 800e946:	0791                	addi	a5,a5,4
 800e948:	00f71a63          	bne	a4,a5,800e95c <write_thmts_bb_reg_with_offset+0x3c>
		raw_reg_data = reg_val_in_gpio[0];
 800e94c:	081197b7          	lui	a5,0x8119
 800e950:	6e878793          	addi	a5,a5,1768 # 81196e8 <reg_val_in_gpio>
 800e954:	439c                	lw	a5,0(a5)
 800e956:	fef42623          	sw	a5,-20(s0)
 800e95a:	a035                	j	800e986 <write_thmts_bb_reg_with_offset+0x66>
	else if( addr == ( URDZ_CONSOLE_BASE_ADDR | 0x04 | ZONE1_WE_MASK ) )
 800e95c:	fdc42703          	lw	a4,-36(s0)
 800e960:	01fb07b7          	lui	a5,0x1fb0
 800e964:	0791                	addi	a5,a5,4
 800e966:	00f71a63          	bne	a4,a5,800e97a <write_thmts_bb_reg_with_offset+0x5a>
		raw_reg_data = reg_val_in_gpio[1];
 800e96a:	081197b7          	lui	a5,0x8119
 800e96e:	6e878793          	addi	a5,a5,1768 # 81196e8 <reg_val_in_gpio>
 800e972:	43dc                	lw	a5,4(a5)
 800e974:	fef42623          	sw	a5,-20(s0)
 800e978:	a039                	j	800e986 <write_thmts_bb_reg_with_offset+0x66>
	else raw_reg_data = read_thmts_bb_reg( addr );
 800e97a:	fdc42503          	lw	a0,-36(s0)
 800e97e:	f85ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800e982:	fea42623          	sw	a0,-20(s0)
	uint32_t mask;
	uint8_t i;

	mask = 0xffffffff;
 800e986:	57fd                	li	a5,-1
 800e988:	fef42423          	sw	a5,-24(s0)
	mask = mask << (32 -length-start_offset);
 800e98c:	fda44783          	lbu	a5,-38(s0)
 800e990:	02000713          	li	a4,32
 800e994:	8f1d                	sub	a4,a4,a5
 800e996:	fdb44783          	lbu	a5,-37(s0)
 800e99a:	40f707b3          	sub	a5,a4,a5
 800e99e:	fe842703          	lw	a4,-24(s0)
 800e9a2:	00f717b3          	sll	a5,a4,a5
 800e9a6:	fef42423          	sw	a5,-24(s0)
	mask = mask >> (32 -length);
 800e9aa:	fda44783          	lbu	a5,-38(s0)
 800e9ae:	02000713          	li	a4,32
 800e9b2:	40f707b3          	sub	a5,a4,a5
 800e9b6:	fe842703          	lw	a4,-24(s0)
 800e9ba:	00f757b3          	srl	a5,a4,a5
 800e9be:	fef42423          	sw	a5,-24(s0)
	mask = mask << start_offset;
 800e9c2:	fdb44783          	lbu	a5,-37(s0)
 800e9c6:	fe842703          	lw	a4,-24(s0)
 800e9ca:	00f717b3          	sll	a5,a4,a5
 800e9ce:	fef42423          	sw	a5,-24(s0)

	write_thmts_bb_reg( addr, ( raw_reg_data & ( ~mask ) ) | ( ( data << start_offset ) & mask ) );
 800e9d2:	fe842783          	lw	a5,-24(s0)
 800e9d6:	fff7c713          	not	a4,a5
 800e9da:	fec42783          	lw	a5,-20(s0)
 800e9de:	8f7d                	and	a4,a4,a5
 800e9e0:	fdb44783          	lbu	a5,-37(s0)
 800e9e4:	fd442683          	lw	a3,-44(s0)
 800e9e8:	00f696b3          	sll	a3,a3,a5
 800e9ec:	fe842783          	lw	a5,-24(s0)
 800e9f0:	8ff5                	and	a5,a5,a3
 800e9f2:	8fd9                	or	a5,a5,a4
 800e9f4:	85be                	mv	a1,a5
 800e9f6:	fdc42503          	lw	a0,-36(s0)
 800e9fa:	e97ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

	return;
 800e9fe:	0001                	nop
}
 800ea00:	50b2                	lw	ra,44(sp)
 800ea02:	5422                	lw	s0,40(sp)
 800ea04:	6145                	addi	sp,sp,48
 800ea06:	8082                	ret

0800ea08 <reset_thmts_bb>:

/*!
 * @brief Pull down the rstn wired to bb_top and then raise up.
*/
void reset_thmts_bb()
{
 800ea08:	1141                	addi	sp,sp,-16
 800ea0a:	c606                	sw	ra,12(sp)
 800ea0c:	c422                	sw	s0,8(sp)
 800ea0e:	0800                	addi	s0,sp,16
    apb_slv0_async_fifo_set_rst( 0 );
 800ea10:	4501                	li	a0,0
 800ea12:	ac6f70ef          	jal	ra,8005cd8 <apb_slv0_async_fifo_set_rst>
    delay_1ms( 1 );
 800ea16:	4505                	li	a0,1
 800ea18:	d9af80ef          	jal	ra,8006fb2 <delay_1ms>
    apb_slv0_async_fifo_set_rst( 1 );
 800ea1c:	4505                	li	a0,1
 800ea1e:	abaf70ef          	jal	ra,8005cd8 <apb_slv0_async_fifo_set_rst>
    return;
 800ea22:	0001                	nop
}
 800ea24:	40b2                	lw	ra,12(sp)
 800ea26:	4422                	lw	s0,8(sp)
 800ea28:	0141                	addi	sp,sp,16
 800ea2a:	8082                	ret

0800ea2c <thmts_bb_rx_pd>:
}


// power down
void thmts_bb_rx_pd()
{
 800ea2c:	1141                	addi	sp,sp,-16
 800ea2e:	c606                	sw	ra,12(sp)
 800ea30:	c422                	sw	s0,8(sp)
 800ea32:	0800                	addi	s0,sp,16
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_RX_MODULE_RST_ADDR, CHIP_THURDZ_RX_MODULE_RST_OFFSET, CHIP_THURDZ_RX_MODULE_RST_LENGTH, 0x7fffffff );
 800ea34:	800007b7          	lui	a5,0x80000
 800ea38:	fff7c693          	not	a3,a5
 800ea3c:	4675                	li	a2,29
 800ea3e:	4589                	li	a1,2
 800ea40:	00fb07b7          	lui	a5,0xfb0
 800ea44:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800ea48:	ed9ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	return;
 800ea4c:	0001                	nop
}
 800ea4e:	40b2                	lw	ra,12(sp)
 800ea50:	4422                	lw	s0,8(sp)
 800ea52:	0141                	addi	sp,sp,16
 800ea54:	8082                	ret

0800ea56 <thmts_bb_tx_pd>:
    return;
}

// power down
void thmts_bb_tx_pd()
{
 800ea56:	1141                	addi	sp,sp,-16
 800ea58:	c606                	sw	ra,12(sp)
 800ea5a:	c422                	sw	s0,8(sp)
 800ea5c:	0800                	addi	s0,sp,16
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_TX_MODULE_RST_ADDR, CHIP_THURDZ_TX_MODULE_RST_OFFSET, CHIP_THURDZ_TX_MODULE_RST_LENGTH, 0xffffffff );
 800ea5e:	56fd                	li	a3,-1
 800ea60:	02000613          	li	a2,32
 800ea64:	4581                	li	a1,0
 800ea66:	01fb07b7          	lui	a5,0x1fb0
 800ea6a:	00478513          	addi	a0,a5,4 # 1fb0004 <__HEAP_SIZE+0x1faf804>
 800ea6e:	eb3ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
    return;
 800ea72:	0001                	nop
}
 800ea74:	40b2                	lw	ra,12(sp)
 800ea76:	4422                	lw	s0,8(sp)
 800ea78:	0141                	addi	sp,sp,16
 800ea7a:	8082                	ret

0800ea7c <clear_thmts_bb_ucore_ram>:
}

// Reset instruction ram and data ram to zero.

void clear_thmts_bb_ucore_ram()
{
 800ea7c:	1101                	addi	sp,sp,-32
 800ea7e:	ce06                	sw	ra,28(sp)
 800ea80:	cc22                	sw	s0,24(sp)
 800ea82:	1000                	addi	s0,sp,32
    for( uint32_t i = 0; i < 0x2000; i+=4 )
 800ea84:	fe042623          	sw	zero,-20(s0)
 800ea88:	a0a9                	j	800ead2 <clear_thmts_bb_ucore_ram+0x56>
    {
    	write_thmts_bb_reg( i | 0x00000000, 0 );
 800ea8a:	4581                	li	a1,0
 800ea8c:	fec42503          	lw	a0,-20(s0)
 800ea90:	e01ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    	write_thmts_bb_reg( i | 0x00010000, 0 );
 800ea94:	fec42703          	lw	a4,-20(s0)
 800ea98:	67c1                	lui	a5,0x10
 800ea9a:	8fd9                	or	a5,a5,a4
 800ea9c:	4581                	li	a1,0
 800ea9e:	853e                	mv	a0,a5
 800eaa0:	df1ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    	write_thmts_bb_reg( i | 0x01000000, 0 );
 800eaa4:	fec42703          	lw	a4,-20(s0)
 800eaa8:	010007b7          	lui	a5,0x1000
 800eaac:	8fd9                	or	a5,a5,a4
 800eaae:	4581                	li	a1,0
 800eab0:	853e                	mv	a0,a5
 800eab2:	ddfff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    	write_thmts_bb_reg( i | 0x01010000, 0 );
 800eab6:	fec42703          	lw	a4,-20(s0)
 800eaba:	010107b7          	lui	a5,0x1010
 800eabe:	8fd9                	or	a5,a5,a4
 800eac0:	4581                	li	a1,0
 800eac2:	853e                	mv	a0,a5
 800eac4:	dcdff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    for( uint32_t i = 0; i < 0x2000; i+=4 )
 800eac8:	fec42783          	lw	a5,-20(s0)
 800eacc:	0791                	addi	a5,a5,4
 800eace:	fef42623          	sw	a5,-20(s0)
 800ead2:	fec42703          	lw	a4,-20(s0)
 800ead6:	6789                	lui	a5,0x2
 800ead8:	faf769e3          	bltu	a4,a5,800ea8a <clear_thmts_bb_ucore_ram+0xe>
    }
    return;
 800eadc:	0001                	nop
}
 800eade:	40f2                	lw	ra,28(sp)
 800eae0:	4462                	lw	s0,24(sp)
 800eae2:	6105                	addi	sp,sp,32
 800eae4:	8082                	ret

0800eae6 <init_thmts_bb>:


// 

void init_thmts_bb()
{
 800eae6:	1101                	addi	sp,sp,-32
 800eae8:	ce06                	sw	ra,28(sp)
 800eaea:	cc22                	sw	s0,24(sp)
 800eaec:	1000                	addi	s0,sp,32
	reset_thmts_bb();
 800eaee:	f1bff0ef          	jal	ra,800ea08 <reset_thmts_bb>

    // Reset the tpram, ucore, membus, acquire the im and dm token.
	write_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR, 0x00010f0f);
 800eaf2:	67c5                	lui	a5,0x11
 800eaf4:	f0f78593          	addi	a1,a5,-241 # 10f0f <__HEAP_SIZE+0x1070f>
 800eaf8:	02000537          	lui	a0,0x2000
 800eafc:	d95ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
	for( uint32_t i = 0; i < 1000; i++ );
 800eb00:	fe042623          	sw	zero,-20(s0)
 800eb04:	a031                	j	800eb10 <init_thmts_bb+0x2a>
 800eb06:	fec42783          	lw	a5,-20(s0)
 800eb0a:	0785                	addi	a5,a5,1
 800eb0c:	fef42623          	sw	a5,-20(s0)
 800eb10:	fec42703          	lw	a4,-20(s0)
 800eb14:	3e700793          	li	a5,999
 800eb18:	fee7f7e3          	bgeu	a5,a4,800eb06 <init_thmts_bb+0x20>
	write_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR, 0x00000707);
 800eb1c:	70700593          	li	a1,1799
 800eb20:	02000537          	lui	a0,0x2000
 800eb24:	d6dff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    /*
     * Enable the timer intr, pwm, pps output.
    */
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_INTR_OUTPUT_ENA_ADDR, CHIP_THURDZ_TIMER_INTR_OUTPUT_ENA_OFFSET, CHIP_THURDZ_TIMER_INTR_OUTPUT_ENA_LENGTH, 1 );
 800eb28:	4685                	li	a3,1
 800eb2a:	4605                	li	a2,1
 800eb2c:	4585                	li	a1,1
 800eb2e:	01400537          	lui	a0,0x1400
 800eb32:	defff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_PPS_OUTPUT_ENA_ADDR, CHIP_THURDZ_TIMER_PPS_OUTPUT_ENA_OFFSET, CHIP_THURDZ_TIMER_PPS_OUTPUT_ENA_LENGTH, 1 );
 800eb36:	4685                	li	a3,1
 800eb38:	4605                	li	a2,1
 800eb3a:	4589                	li	a1,2
 800eb3c:	01400537          	lui	a0,0x1400
 800eb40:	de1ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	write_thmts_bb_reg( CHIP_THURDZ_TIMER_PPS_WIDTH_ADDR, 1248000 );
 800eb44:	001317b7          	lui	a5,0x131
 800eb48:	b0078593          	addi	a1,a5,-1280 # 130b00 <__HEAP_SIZE+0x130300>
 800eb4c:	014007b7          	lui	a5,0x1400
 800eb50:	00878513          	addi	a0,a5,8 # 1400008 <__HEAP_SIZE+0x13ff808>
 800eb54:	d3dff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
     * Only use adc data from one rx antenna or not.
    */
	// 1,ACCUM
	// 0,ACCUM
	//0
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_4TO1_EN_ADDR, CHIP_THURDZ_4TO1_EN_OFFSET, CHIP_THURDZ_4TO1_EN_LENGTH, 0 );
 800eb58:	4681                	li	a3,0
 800eb5a:	4605                	li	a2,1
 800eb5c:	4585                	li	a1,1
 800eb5e:	00fb07b7          	lui	a5,0xfb0
 800eb62:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800eb66:	dbbff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

    /*
     * Use build-in loopback signal channel or not.
    */
	write_thmts_bb_reg_with_offset( CHIP_THURDZ_SELFLOOP_EN_ADDR, CHIP_THURDZ_SELFLOOP_EN_OFFSET, CHIP_THURDZ_SELFLOOP_EN_LENGTH, 0 );
 800eb6a:	4681                	li	a3,0
 800eb6c:	4605                	li	a2,1
 800eb6e:	4581                	li	a1,0
 800eb70:	00fb07b7          	lui	a5,0xfb0
 800eb74:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 800eb78:	da9ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
//	reset_thmts_bb_rx_ucore();
//	reset_thmts_bb_tx_module();
//	reset_thmts_bb_tx_ucore();


	thmts_bb_rx_pd();
 800eb7c:	eb1ff0ef          	jal	ra,800ea2c <thmts_bb_rx_pd>
	thmts_bb_tx_pd();
 800eb80:	ed7ff0ef          	jal	ra,800ea56 <thmts_bb_tx_pd>

	clear_thmts_bb_ucore_ram();
 800eb84:	ef9ff0ef          	jal	ra,800ea7c <clear_thmts_bb_ucore_ram>
	download_thmts_bb_ucore_fw();
 800eb88:	7e3000ef          	jal	ra,800fb6a <download_thmts_bb_ucore_fw>

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_ADDA_INTERFACE_CLOCK_EN_ADDR, CHIP_THURDZ_ADDA_INTERFACE_CLOCK_EN_OFFSET, CHIP_THURDZ_ADDA_INTERFACE_CLOCK_EN_LENGTH, 1 );
 800eb8c:	4685                	li	a3,1
 800eb8e:	4605                	li	a2,1
 800eb90:	459d                	li	a1,7
 800eb92:	00d00537          	lui	a0,0xd00
 800eb96:	d8bff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_ADDA_INTERFACE_FORMAT_SEL_ADDR, CHIP_THURDZ_ADDA_INTERFACE_FORMAT_SEL_OFFSET,
 800eb9a:	4685                	li	a3,1
 800eb9c:	4605                	li	a2,1
 800eb9e:	4595                	li	a1,5
 800eba0:	00d00537          	lui	a0,0xd00
 800eba4:	d7dff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
                                CHIP_THURDZ_ADDA_INTERFACE_FORMAT_SEL_LENGTH, 1 ); // 



    return;
 800eba8:	0001                	nop
}
 800ebaa:	40f2                	lw	ra,28(sp)
 800ebac:	4462                	lw	s0,24(sp)
 800ebae:	6105                	addi	sp,sp,32
 800ebb0:	8082                	ret

0800ebb2 <get_thmts_bb_systime>:
/*
 * Get systime from urdz timer, read the 32bit value and extend to 64bit.
*/

uint32_t get_thmts_bb_systime(int64_t* t)
{
 800ebb2:	715d                	addi	sp,sp,-80
 800ebb4:	c686                	sw	ra,76(sp)
 800ebb6:	c4a2                	sw	s0,72(sp)
 800ebb8:	c2ca                	sw	s2,68(sp)
 800ebba:	c0ce                	sw	s3,64(sp)
 800ebbc:	de52                	sw	s4,60(sp)
 800ebbe:	dc56                	sw	s5,56(sp)
 800ebc0:	0880                	addi	s0,sp,80
 800ebc2:	faa42e23          	sw	a0,-68(s0)
    // Read systime from two membus and judge by apb_interface.
    uint32_t val = read_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR );
 800ebc6:	02000537          	lui	a0,0x2000
 800ebca:	d39ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800ebce:	fca42e23          	sw	a0,-36(s0)

    if( val & ( 0x01 << CHIP_THURDZ_RX_DM_TOKEN_OFFSET ) )
 800ebd2:	fdc42783          	lw	a5,-36(s0)
 800ebd6:	8b89                	andi	a5,a5,2
 800ebd8:	cf85                	beqz	a5,800ec10 <get_thmts_bb_systime+0x5e>
    {
        /*
         * Macro systime_addr is in ucore1 region.
        */
        int64_t systime = read_thmts_bb_reg( CHIP_THURDZ_SYSTIME_ADDR ^ 0x01000000 );
 800ebda:	004007b7          	lui	a5,0x400
 800ebde:	02078513          	addi	a0,a5,32 # 400020 <__HEAP_SIZE+0x3ff820>
 800ebe2:	d21ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800ebe6:	87aa                	mv	a5,a0
 800ebe8:	fcf42423          	sw	a5,-56(s0)
 800ebec:	fc042623          	sw	zero,-52(s0)
        *t = ( int64_t )systime << ( CHIP_THURDZ_FULL_STAMP_BITS - CHIP_THURDZ_SHORT_STAMP_BITS );
 800ebf0:	fc842783          	lw	a5,-56(s0)
 800ebf4:	0177da93          	srli	s5,a5,0x17
 800ebf8:	fc842783          	lw	a5,-56(s0)
 800ebfc:	00979a13          	slli	s4,a5,0x9
 800ec00:	fbc42783          	lw	a5,-68(s0)
 800ec04:	0147a023          	sw	s4,0(a5)
 800ec08:	0157a223          	sw	s5,4(a5)
        return 1;
 800ec0c:	4785                	li	a5,1
 800ec0e:	a881                	j	800ec5e <get_thmts_bb_systime+0xac>
    }
    else if( val & ( 0x01 << CHIP_THURDZ_TX_DM_TOKEN_OFFSET ) )
 800ec10:	fdc42783          	lw	a5,-36(s0)
 800ec14:	2007f793          	andi	a5,a5,512
 800ec18:	cf85                	beqz	a5,800ec50 <get_thmts_bb_systime+0x9e>
    {
        int64_t systime = read_thmts_bb_reg( CHIP_THURDZ_SYSTIME_ADDR );
 800ec1a:	014007b7          	lui	a5,0x1400
 800ec1e:	02078513          	addi	a0,a5,32 # 1400020 <__HEAP_SIZE+0x13ff820>
 800ec22:	ce1ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800ec26:	87aa                	mv	a5,a0
 800ec28:	fcf42823          	sw	a5,-48(s0)
 800ec2c:	fc042a23          	sw	zero,-44(s0)
        *t = ( int64_t )systime << ( CHIP_THURDZ_FULL_STAMP_BITS - CHIP_THURDZ_SHORT_STAMP_BITS );
 800ec30:	fd042783          	lw	a5,-48(s0)
 800ec34:	0177d993          	srli	s3,a5,0x17
 800ec38:	fd042783          	lw	a5,-48(s0)
 800ec3c:	00979913          	slli	s2,a5,0x9
 800ec40:	fbc42783          	lw	a5,-68(s0)
 800ec44:	0127a023          	sw	s2,0(a5)
 800ec48:	0137a223          	sw	s3,4(a5)
        return 1;
 800ec4c:	4785                	li	a5,1
 800ec4e:	a801                	j	800ec5e <get_thmts_bb_systime+0xac>
    }
    else
    {
        *t = -1;
 800ec50:	fbc42683          	lw	a3,-68(s0)
 800ec54:	577d                	li	a4,-1
 800ec56:	57fd                	li	a5,-1
 800ec58:	c298                	sw	a4,0(a3)
 800ec5a:	c2dc                	sw	a5,4(a3)
        return 0;
 800ec5c:	4781                	li	a5,0
    }

}
 800ec5e:	853e                	mv	a0,a5
 800ec60:	40b6                	lw	ra,76(sp)
 800ec62:	4426                	lw	s0,72(sp)
 800ec64:	4916                	lw	s2,68(sp)
 800ec66:	4986                	lw	s3,64(sp)
 800ec68:	5a72                	lw	s4,60(sp)
 800ec6a:	5ae2                	lw	s5,56(sp)
 800ec6c:	6161                	addi	sp,sp,80
 800ec6e:	8082                	ret

0800ec70 <timestamp_add>:


int64_t timestamp_add( int64_t a, int64_t b )
{
 800ec70:	7179                	addi	sp,sp,-48
 800ec72:	d622                	sw	s0,44(sp)
 800ec74:	1800                	addi	s0,sp,48
 800ec76:	fca42c23          	sw	a0,-40(s0)
 800ec7a:	fcb42e23          	sw	a1,-36(s0)
 800ec7e:	fcc42823          	sw	a2,-48(s0)
 800ec82:	fcd42a23          	sw	a3,-44(s0)
    int64_t c = a + b;
 800ec86:	fd842603          	lw	a2,-40(s0)
 800ec8a:	fdc42683          	lw	a3,-36(s0)
 800ec8e:	fd042503          	lw	a0,-48(s0)
 800ec92:	fd442583          	lw	a1,-44(s0)
 800ec96:	00a60733          	add	a4,a2,a0
 800ec9a:	883a                	mv	a6,a4
 800ec9c:	00c83833          	sltu	a6,a6,a2
 800eca0:	00b687b3          	add	a5,a3,a1
 800eca4:	00f806b3          	add	a3,a6,a5
 800eca8:	87b6                	mv	a5,a3
 800ecaa:	fee42423          	sw	a4,-24(s0)
 800ecae:	fef42623          	sw	a5,-20(s0)
    if( c >= FULL_STAMP_MAX )
 800ecb2:	fec42703          	lw	a4,-20(s0)
 800ecb6:	1ff00793          	li	a5,511
 800ecba:	00e7c763          	blt	a5,a4,800ecc8 <timestamp_add+0x58>
    {
        c -= FULL_STAMP_MAX;
    }
    else if( c < 0 )
 800ecbe:	fec42783          	lw	a5,-20(s0)
 800ecc2:	0407de63          	bgez	a5,800ed1e <timestamp_add+0xae>
 800ecc6:	a03d                	j	800ecf4 <timestamp_add+0x84>
        c -= FULL_STAMP_MAX;
 800ecc8:	fe842603          	lw	a2,-24(s0)
 800eccc:	fec42683          	lw	a3,-20(s0)
 800ecd0:	4501                	li	a0,0
 800ecd2:	e0000593          	li	a1,-512
 800ecd6:	00a60733          	add	a4,a2,a0
 800ecda:	883a                	mv	a6,a4
 800ecdc:	00c83833          	sltu	a6,a6,a2
 800ece0:	00b687b3          	add	a5,a3,a1
 800ece4:	00f806b3          	add	a3,a6,a5
 800ece8:	87b6                	mv	a5,a3
 800ecea:	fee42423          	sw	a4,-24(s0)
 800ecee:	fef42623          	sw	a5,-20(s0)
 800ecf2:	a035                	j	800ed1e <timestamp_add+0xae>
    {
        c += FULL_STAMP_MAX;
 800ecf4:	fe842603          	lw	a2,-24(s0)
 800ecf8:	fec42683          	lw	a3,-20(s0)
 800ecfc:	4501                	li	a0,0
 800ecfe:	20000593          	li	a1,512
 800ed02:	00a60733          	add	a4,a2,a0
 800ed06:	883a                	mv	a6,a4
 800ed08:	00c83833          	sltu	a6,a6,a2
 800ed0c:	00b687b3          	add	a5,a3,a1
 800ed10:	00f806b3          	add	a3,a6,a5
 800ed14:	87b6                	mv	a5,a3
 800ed16:	fee42423          	sw	a4,-24(s0)
 800ed1a:	fef42623          	sw	a5,-20(s0)
    }
    return c;
 800ed1e:	fe842703          	lw	a4,-24(s0)
 800ed22:	fec42783          	lw	a5,-20(s0)
}
 800ed26:	853a                	mv	a0,a4
 800ed28:	85be                	mv	a1,a5
 800ed2a:	5432                	lw	s0,44(sp)
 800ed2c:	6145                	addi	sp,sp,48
 800ed2e:	8082                	ret

0800ed30 <timestamp_minus>:

int64_t timestamp_minus( int64_t a, int64_t b )
{
 800ed30:	7139                	addi	sp,sp,-64
 800ed32:	de22                	sw	s0,60(sp)
 800ed34:	0080                	addi	s0,sp,64
 800ed36:	fca42423          	sw	a0,-56(s0)
 800ed3a:	fcb42623          	sw	a1,-52(s0)
 800ed3e:	fcc42023          	sw	a2,-64(s0)
 800ed42:	fcd42223          	sw	a3,-60(s0)
    if( a > b )
 800ed46:	fcc42703          	lw	a4,-52(s0)
 800ed4a:	fc442783          	lw	a5,-60(s0)
 800ed4e:	00e7ce63          	blt	a5,a4,800ed6a <timestamp_minus+0x3a>
 800ed52:	fcc42703          	lw	a4,-52(s0)
 800ed56:	fc442783          	lw	a5,-60(s0)
 800ed5a:	0cf71b63          	bne	a4,a5,800ee30 <timestamp_minus+0x100>
 800ed5e:	fc842703          	lw	a4,-56(s0)
 800ed62:	fc042783          	lw	a5,-64(s0)
 800ed66:	0ce7f563          	bgeu	a5,a4,800ee30 <timestamp_minus+0x100>
    {
        int64_t c = a - b;
 800ed6a:	fc842603          	lw	a2,-56(s0)
 800ed6e:	fcc42683          	lw	a3,-52(s0)
 800ed72:	fc042503          	lw	a0,-64(s0)
 800ed76:	fc442583          	lw	a1,-60(s0)
 800ed7a:	40a60733          	sub	a4,a2,a0
 800ed7e:	883a                	mv	a6,a4
 800ed80:	01063833          	sltu	a6,a2,a6
 800ed84:	40b687b3          	sub	a5,a3,a1
 800ed88:	410786b3          	sub	a3,a5,a6
 800ed8c:	87b6                	mv	a5,a3
 800ed8e:	fce42c23          	sw	a4,-40(s0)
 800ed92:	fcf42e23          	sw	a5,-36(s0)
        int64_t d = FULL_STAMP_MAX + b - a;
 800ed96:	fc042703          	lw	a4,-64(s0)
 800ed9a:	fc442783          	lw	a5,-60(s0)
 800ed9e:	4501                	li	a0,0
 800eda0:	20000593          	li	a1,512
 800eda4:	00a70633          	add	a2,a4,a0
 800eda8:	8832                	mv	a6,a2
 800edaa:	00e83833          	sltu	a6,a6,a4
 800edae:	00b786b3          	add	a3,a5,a1
 800edb2:	00d807b3          	add	a5,a6,a3
 800edb6:	86be                	mv	a3,a5
 800edb8:	fc842503          	lw	a0,-56(s0)
 800edbc:	fcc42583          	lw	a1,-52(s0)
 800edc0:	40a60733          	sub	a4,a2,a0
 800edc4:	883a                	mv	a6,a4
 800edc6:	01063833          	sltu	a6,a2,a6
 800edca:	40b687b3          	sub	a5,a3,a1
 800edce:	410786b3          	sub	a3,a5,a6
 800edd2:	87b6                	mv	a5,a3
 800edd4:	fce42823          	sw	a4,-48(s0)
 800edd8:	fcf42a23          	sw	a5,-44(s0)
        if( c < d ) return c;
 800eddc:	fd442703          	lw	a4,-44(s0)
 800ede0:	fdc42783          	lw	a5,-36(s0)
 800ede4:	00e7ce63          	blt	a5,a4,800ee00 <timestamp_minus+0xd0>
 800ede8:	fd442703          	lw	a4,-44(s0)
 800edec:	fdc42783          	lw	a5,-36(s0)
 800edf0:	00f71d63          	bne	a4,a5,800ee0a <timestamp_minus+0xda>
 800edf4:	fd042703          	lw	a4,-48(s0)
 800edf8:	fd842783          	lw	a5,-40(s0)
 800edfc:	00e7f763          	bgeu	a5,a4,800ee0a <timestamp_minus+0xda>
 800ee00:	fd842703          	lw	a4,-40(s0)
 800ee04:	fdc42783          	lw	a5,-36(s0)
 800ee08:	a0f5                	j	800eef4 <timestamp_minus+0x1c4>
        else return -1 * d;
 800ee0a:	4701                	li	a4,0
 800ee0c:	4781                	li	a5,0
 800ee0e:	fd042503          	lw	a0,-48(s0)
 800ee12:	fd442583          	lw	a1,-44(s0)
 800ee16:	40a70633          	sub	a2,a4,a0
 800ee1a:	8832                	mv	a6,a2
 800ee1c:	01073833          	sltu	a6,a4,a6
 800ee20:	40b786b3          	sub	a3,a5,a1
 800ee24:	410687b3          	sub	a5,a3,a6
 800ee28:	86be                	mv	a3,a5
 800ee2a:	8732                	mv	a4,a2
 800ee2c:	87b6                	mv	a5,a3
 800ee2e:	a0d9                	j	800eef4 <timestamp_minus+0x1c4>
    }
    else
    {
        int64_t c = b - a;
 800ee30:	fc042603          	lw	a2,-64(s0)
 800ee34:	fc442683          	lw	a3,-60(s0)
 800ee38:	fc842503          	lw	a0,-56(s0)
 800ee3c:	fcc42583          	lw	a1,-52(s0)
 800ee40:	40a60733          	sub	a4,a2,a0
 800ee44:	883a                	mv	a6,a4
 800ee46:	01063833          	sltu	a6,a2,a6
 800ee4a:	40b687b3          	sub	a5,a3,a1
 800ee4e:	410786b3          	sub	a3,a5,a6
 800ee52:	87b6                	mv	a5,a3
 800ee54:	fee42423          	sw	a4,-24(s0)
 800ee58:	fef42623          	sw	a5,-20(s0)
        int64_t d = FULL_STAMP_MAX + a - b;
 800ee5c:	fc842703          	lw	a4,-56(s0)
 800ee60:	fcc42783          	lw	a5,-52(s0)
 800ee64:	4501                	li	a0,0
 800ee66:	20000593          	li	a1,512
 800ee6a:	00a70633          	add	a2,a4,a0
 800ee6e:	8832                	mv	a6,a2
 800ee70:	00e83833          	sltu	a6,a6,a4
 800ee74:	00b786b3          	add	a3,a5,a1
 800ee78:	00d807b3          	add	a5,a6,a3
 800ee7c:	86be                	mv	a3,a5
 800ee7e:	fc042503          	lw	a0,-64(s0)
 800ee82:	fc442583          	lw	a1,-60(s0)
 800ee86:	40a60733          	sub	a4,a2,a0
 800ee8a:	883a                	mv	a6,a4
 800ee8c:	01063833          	sltu	a6,a2,a6
 800ee90:	40b687b3          	sub	a5,a3,a1
 800ee94:	410786b3          	sub	a3,a5,a6
 800ee98:	87b6                	mv	a5,a3
 800ee9a:	fee42023          	sw	a4,-32(s0)
 800ee9e:	fef42223          	sw	a5,-28(s0)
        if( c < d ) return -1 * c;
 800eea2:	fe442703          	lw	a4,-28(s0)
 800eea6:	fec42783          	lw	a5,-20(s0)
 800eeaa:	00e7ce63          	blt	a5,a4,800eec6 <timestamp_minus+0x196>
 800eeae:	fe442703          	lw	a4,-28(s0)
 800eeb2:	fec42783          	lw	a5,-20(s0)
 800eeb6:	02f71b63          	bne	a4,a5,800eeec <timestamp_minus+0x1bc>
 800eeba:	fe042703          	lw	a4,-32(s0)
 800eebe:	fe842783          	lw	a5,-24(s0)
 800eec2:	02e7f563          	bgeu	a5,a4,800eeec <timestamp_minus+0x1bc>
 800eec6:	4701                	li	a4,0
 800eec8:	4781                	li	a5,0
 800eeca:	fe842503          	lw	a0,-24(s0)
 800eece:	fec42583          	lw	a1,-20(s0)
 800eed2:	40a70633          	sub	a2,a4,a0
 800eed6:	8832                	mv	a6,a2
 800eed8:	01073833          	sltu	a6,a4,a6
 800eedc:	40b786b3          	sub	a3,a5,a1
 800eee0:	410687b3          	sub	a5,a3,a6
 800eee4:	86be                	mv	a3,a5
 800eee6:	8732                	mv	a4,a2
 800eee8:	87b6                	mv	a5,a3
 800eeea:	a029                	j	800eef4 <timestamp_minus+0x1c4>
        else return d;
 800eeec:	fe042703          	lw	a4,-32(s0)
 800eef0:	fe442783          	lw	a5,-28(s0)
    }
}
 800eef4:	853a                	mv	a0,a4
 800eef6:	85be                	mv	a1,a5
 800eef8:	5472                	lw	s0,60(sp)
 800eefa:	6121                	addi	sp,sp,64
 800eefc:	8082                	ret

0800eefe <timestamp_substract>:

int64_t timestamp_substract( int64_t a, int64_t b )
{
 800eefe:	1101                	addi	sp,sp,-32
 800ef00:	ce22                	sw	s0,28(sp)
 800ef02:	1000                	addi	s0,sp,32
 800ef04:	fea42423          	sw	a0,-24(s0)
 800ef08:	feb42623          	sw	a1,-20(s0)
 800ef0c:	fec42023          	sw	a2,-32(s0)
 800ef10:	fed42223          	sw	a3,-28(s0)
    return ( ( a - b ) < 0 ) ? ( a + FULL_STAMP_MAX - b ) : ( a - b );
 800ef14:	fe842703          	lw	a4,-24(s0)
 800ef18:	fec42783          	lw	a5,-20(s0)
 800ef1c:	fe042503          	lw	a0,-32(s0)
 800ef20:	fe442583          	lw	a1,-28(s0)
 800ef24:	40a70633          	sub	a2,a4,a0
 800ef28:	8832                	mv	a6,a2
 800ef2a:	01073833          	sltu	a6,a4,a6
 800ef2e:	40b786b3          	sub	a3,a5,a1
 800ef32:	410687b3          	sub	a5,a3,a6
 800ef36:	86be                	mv	a3,a5
 800ef38:	8732                	mv	a4,a2
 800ef3a:	87b6                	mv	a5,a3
 800ef3c:	0407d263          	bgez	a5,800ef80 <timestamp_substract+0x82>
 800ef40:	fe842703          	lw	a4,-24(s0)
 800ef44:	fec42783          	lw	a5,-20(s0)
 800ef48:	4501                	li	a0,0
 800ef4a:	20000593          	li	a1,512
 800ef4e:	00a70633          	add	a2,a4,a0
 800ef52:	8832                	mv	a6,a2
 800ef54:	00e83833          	sltu	a6,a6,a4
 800ef58:	00b786b3          	add	a3,a5,a1
 800ef5c:	00d807b3          	add	a5,a6,a3
 800ef60:	86be                	mv	a3,a5
 800ef62:	fe042503          	lw	a0,-32(s0)
 800ef66:	fe442583          	lw	a1,-28(s0)
 800ef6a:	40a60733          	sub	a4,a2,a0
 800ef6e:	883a                	mv	a6,a4
 800ef70:	01063833          	sltu	a6,a2,a6
 800ef74:	40b687b3          	sub	a5,a3,a1
 800ef78:	410786b3          	sub	a3,a5,a6
 800ef7c:	87b6                	mv	a5,a3
 800ef7e:	a02d                	j	800efa8 <timestamp_substract+0xaa>
 800ef80:	fe842703          	lw	a4,-24(s0)
 800ef84:	fec42783          	lw	a5,-20(s0)
 800ef88:	fe042503          	lw	a0,-32(s0)
 800ef8c:	fe442583          	lw	a1,-28(s0)
 800ef90:	40a70633          	sub	a2,a4,a0
 800ef94:	8832                	mv	a6,a2
 800ef96:	01073833          	sltu	a6,a4,a6
 800ef9a:	40b786b3          	sub	a3,a5,a1
 800ef9e:	410687b3          	sub	a5,a3,a6
 800efa2:	86be                	mv	a3,a5
 800efa4:	8732                	mv	a4,a2
 800efa6:	87b6                	mv	a5,a3
}
 800efa8:	853a                	mv	a0,a4
 800efaa:	85be                	mv	a1,a5
 800efac:	4472                	lw	s0,28(sp)
 800efae:	6105                	addi	sp,sp,32
 800efb0:	8082                	ret

0800efb2 <us2timestamp>:

int64_t us2timestamp( uint32_t us )
{
 800efb2:	7179                	addi	sp,sp,-48
 800efb4:	d606                	sw	ra,44(sp)
 800efb6:	d422                	sw	s0,40(sp)
 800efb8:	1800                	addi	s0,sp,48
 800efba:	fca42e23          	sw	a0,-36(s0)
    int64_t stamp;
    stamp = us * CHIP_THURDZ_TICK_PER_SEC * 1e-6;
 800efbe:	fdc42583          	lw	a1,-36(s0)
 800efc2:	872e                	mv	a4,a1
 800efc4:	4781                	li	a5,0
 800efc6:	e09805b7          	lui	a1,0xe0980
 800efca:	02b78533          	mul	a0,a5,a1
 800efce:	45b9                	li	a1,14
 800efd0:	02b705b3          	mul	a1,a4,a1
 800efd4:	952e                	add	a0,a0,a1
 800efd6:	e09805b7          	lui	a1,0xe0980
 800efda:	02b70833          	mul	a6,a4,a1
 800efde:	02b736b3          	mulhu	a3,a4,a1
 800efe2:	8642                	mv	a2,a6
 800efe4:	00d507b3          	add	a5,a0,a3
 800efe8:	86be                	mv	a3,a5
 800efea:	8532                	mv	a0,a2
 800efec:	85b6                	mv	a1,a3
 800efee:	7cb060ef          	jal	ra,8015fb8 <__floatdidf>
 800eff2:	22a50753          	fmv.d	fa4,fa0
 800eff6:	1f81b787          	fld	fa5,504(gp) # 8118818 <__global_pointer$+0x1f8>
 800effa:	12f777d3          	fmul.d	fa5,fa4,fa5
 800effe:	22f78553          	fmv.d	fa0,fa5
 800f002:	745060ef          	jal	ra,8015f46 <__fixdfdi>
 800f006:	872a                	mv	a4,a0
 800f008:	87ae                	mv	a5,a1
 800f00a:	fee42423          	sw	a4,-24(s0)
 800f00e:	fef42623          	sw	a5,-20(s0)
    return stamp;
 800f012:	fe842703          	lw	a4,-24(s0)
 800f016:	fec42783          	lw	a5,-20(s0)
}
 800f01a:	853a                	mv	a0,a4
 800f01c:	85be                	mv	a1,a5
 800f01e:	50b2                	lw	ra,44(sp)
 800f020:	5422                	lw	s0,40(sp)
 800f022:	6145                	addi	sp,sp,48
 800f024:	8082                	ret

0800f026 <enable_thmts_bb_pwm>:

/**
 * Configure the pwm signal from urdz_timer.
 */
void enable_thmts_bb_pwm( uint32_t start_interval_us, uint32_t pwm_period, uint32_t pwm_on_period )
{
 800f026:	7179                	addi	sp,sp,-48
 800f028:	d606                	sw	ra,44(sp)
 800f02a:	d422                	sw	s0,40(sp)
 800f02c:	d24a                	sw	s2,36(sp)
 800f02e:	d04e                	sw	s3,32(sp)
 800f030:	1800                	addi	s0,sp,48
 800f032:	fca42e23          	sw	a0,-36(s0)
 800f036:	fcb42c23          	sw	a1,-40(s0)
 800f03a:	fcc42a23          	sw	a2,-44(s0)
    int64_t curr_stamp = 0;
 800f03e:	4781                	li	a5,0
 800f040:	4801                	li	a6,0
 800f042:	fef42023          	sw	a5,-32(s0)
 800f046:	ff042223          	sw	a6,-28(s0)
    get_thmts_bb_systime( &curr_stamp );
 800f04a:	fe040793          	addi	a5,s0,-32
 800f04e:	853e                	mv	a0,a5
 800f050:	b63ff0ef          	jal	ra,800ebb2 <get_thmts_bb_systime>

    int64_t next_stamp = timestamp_add( curr_stamp, us2timestamp( start_interval_us ) );
 800f054:	fe042903          	lw	s2,-32(s0)
 800f058:	fe442983          	lw	s3,-28(s0)
 800f05c:	fdc42503          	lw	a0,-36(s0)
 800f060:	f53ff0ef          	jal	ra,800efb2 <us2timestamp>
 800f064:	872a                	mv	a4,a0
 800f066:	87ae                	mv	a5,a1
 800f068:	863a                	mv	a2,a4
 800f06a:	86be                	mv	a3,a5
 800f06c:	854a                	mv	a0,s2
 800f06e:	85ce                	mv	a1,s3
 800f070:	c01ff0ef          	jal	ra,800ec70 <timestamp_add>
 800f074:	fea42423          	sw	a0,-24(s0)
 800f078:	feb42623          	sw	a1,-20(s0)
    next_stamp >>= 9;
 800f07c:	fec42783          	lw	a5,-20(s0)
 800f080:	07de                	slli	a5,a5,0x17
 800f082:	fe842703          	lw	a4,-24(s0)
 800f086:	8325                	srli	a4,a4,0x9
 800f088:	8fd9                	or	a5,a5,a4
 800f08a:	fef42423          	sw	a5,-24(s0)
 800f08e:	fec42783          	lw	a5,-20(s0)
 800f092:	87a5                	srai	a5,a5,0x9
 800f094:	fef42623          	sw	a5,-20(s0)

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_PWM_OUT_ENA_ADDR, CHIP_THURDZ_TIMER_PWM_OUT_ENA_OFFSET, CHIP_THURDZ_TIMER_PWM_OUT_ENA_LENGTH, 1 );
 800f098:	4685                	li	a3,1
 800f09a:	4605                	li	a2,1
 800f09c:	4591                	li	a1,4
 800f09e:	01400537          	lui	a0,0x1400
 800f0a2:	87fff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

    write_thmts_bb_reg( CHIP_THURDZ_TIMER_PWM_START_TIME_ADDR, next_stamp );
 800f0a6:	fe842783          	lw	a5,-24(s0)
 800f0aa:	85be                	mv	a1,a5
 800f0ac:	014007b7          	lui	a5,0x1400
 800f0b0:	01478513          	addi	a0,a5,20 # 1400014 <__HEAP_SIZE+0x13ff814>
 800f0b4:	fdcff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_TIMER_PWM_PERIOD_ADDR, pwm_period );
 800f0b8:	fd842583          	lw	a1,-40(s0)
 800f0bc:	014007b7          	lui	a5,0x1400
 800f0c0:	00c78513          	addi	a0,a5,12 # 140000c <__HEAP_SIZE+0x13ff80c>
 800f0c4:	fccff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_TIMER_PWM_ON_PERIOD_ADDR, pwm_on_period );
 800f0c8:	fd442583          	lw	a1,-44(s0)
 800f0cc:	014007b7          	lui	a5,0x1400
 800f0d0:	01078513          	addi	a0,a5,16 # 1400010 <__HEAP_SIZE+0x13ff810>
 800f0d4:	fbcff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_TIMER_PWM_ENA_ADDR, CHIP_THURDZ_TIMER_PWM_ENA_OFFSET, CHIP_THURDZ_TIMER_PWM_ENA_LENGTH, 1 );
 800f0d8:	4685                	li	a3,1
 800f0da:	4605                	li	a2,1
 800f0dc:	458d                	li	a1,3
 800f0de:	01400537          	lui	a0,0x1400
 800f0e2:	83fff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

    return;
 800f0e6:	0001                	nop
}
 800f0e8:	50b2                	lw	ra,44(sp)
 800f0ea:	5422                	lw	s0,40(sp)
 800f0ec:	5912                	lw	s2,36(sp)
 800f0ee:	5982                	lw	s3,32(sp)
 800f0f0:	6145                	addi	sp,sp,48
 800f0f2:	8082                	ret

0800f0f4 <read_thmts_bb_rxbuff>:
    return;
}

// p_dataoffsetrxbuffbytelengthbyte
void read_thmts_bb_rxbuff(uint8_t *p_data, uint32_t offset, uint32_t length)
{
 800f0f4:	1101                	addi	sp,sp,-32
 800f0f6:	ce06                	sw	ra,28(sp)
 800f0f8:	cc22                	sw	s0,24(sp)
 800f0fa:	1000                	addi	s0,sp,32
 800f0fc:	fea42623          	sw	a0,-20(s0)
 800f100:	feb42423          	sw	a1,-24(s0)
 800f104:	fec42223          	sw	a2,-28(s0)
	memcpy(p_data , (uint8_t*)(THMTS_BB_BASE + CHIP_THURDZ_RX_DATA_ADDR + 0x5 + offset) , length);
 800f108:	fe842703          	lw	a4,-24(s0)
 800f10c:	101327b7          	lui	a5,0x10132
 800f110:	0795                	addi	a5,a5,5
 800f112:	97ba                	add	a5,a5,a4
 800f114:	fe442603          	lw	a2,-28(s0)
 800f118:	85be                	mv	a1,a5
 800f11a:	fec42503          	lw	a0,-20(s0)
 800f11e:	2ca070ef          	jal	ra,80163e8 <memcpy>

	return;
 800f122:	0001                	nop
}
 800f124:	40f2                	lw	ra,28(sp)
 800f126:	4462                	lw	s0,24(sp)
 800f128:	6105                	addi	sp,sp,32
 800f12a:	8082                	ret

0800f12c <start_thmts_bb_tx>:


void start_thmts_bb_tx(THMTS_PhyParamConfig_t *p_phycfg, thmts_ranging_packet_t *p_txdata, uint32_t txdata_length)
{
 800f12c:	7179                	addi	sp,sp,-48
 800f12e:	d606                	sw	ra,44(sp)
 800f130:	d422                	sw	s0,40(sp)
 800f132:	1800                	addi	s0,sp,48
 800f134:	fca42e23          	sw	a0,-36(s0)
 800f138:	fcb42c23          	sw	a1,-40(s0)
 800f13c:	fcc42a23          	sw	a2,-44(s0)
//    memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR), p_txdata , txdata_length);
//	memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR + 0x2000), p_txdata , txdata_length);


   // 
   write_thmts_bb_reg(CHIP_THURDZ_TX_LENS_ADDR, p_phycfg->length_cfg_word);
 800f140:	fdc42783          	lw	a5,-36(s0)
 800f144:	4fdc                	lw	a5,28(a5)
 800f146:	85be                	mv	a1,a5
 800f148:	02fd07b7          	lui	a5,0x2fd0
 800f14c:	08478513          	addi	a0,a5,132 # 2fd0084 <__HEAP_SIZE+0x2fcf884>
 800f150:	f40ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

   if ((p_phycfg->bit_rate != THMTS_BITRATE_850K) && (p_phycfg->bit_rate != THMTS_BITRATE_6M8))
 800f154:	fdc42783          	lw	a5,-36(s0)
 800f158:	0037c703          	lbu	a4,3(a5)
 800f15c:	47a9                	li	a5,10
 800f15e:	04f70563          	beq	a4,a5,800f1a8 <start_thmts_bb_tx+0x7c>
 800f162:	fdc42783          	lw	a5,-36(s0)
 800f166:	0037c703          	lbu	a4,3(a5)
 800f16a:	47ad                	li	a5,11
 800f16c:	02f70e63          	beq	a4,a5,800f1a8 <start_thmts_bb_tx+0x7c>
   {
       write_thmts_bb_reg( CHIP_THURDZ_TX_PHR_ADDR, p_phycfg->phr_buff_word1 );
 800f170:	fdc42783          	lw	a5,-36(s0)
 800f174:	53dc                	lw	a5,36(a5)
 800f176:	85be                	mv	a1,a5
 800f178:	02fd07b7          	lui	a5,0x2fd0
 800f17c:	08c78513          	addi	a0,a5,140 # 2fd008c <__HEAP_SIZE+0x2fcf88c>
 800f180:	f10ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
       write_thmts_bb_reg( CHIP_THURDZ_TX_PHR_ADDR + 0x04, p_phycfg->phr_buff_word2 );
 800f184:	fdc42783          	lw	a5,-36(s0)
 800f188:	579c                	lw	a5,40(a5)
 800f18a:	85be                	mv	a1,a5
 800f18c:	02fd07b7          	lui	a5,0x2fd0
 800f190:	09078513          	addi	a0,a5,144 # 2fd0090 <__HEAP_SIZE+0x2fcf890>
 800f194:	efcff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
       write_thmts_bb_reg( CHIP_THURDZ_TX_PHR_ADDR + 0x08, 0x55500000 );
 800f198:	555005b7          	lui	a1,0x55500
 800f19c:	02fd07b7          	lui	a5,0x2fd0
 800f1a0:	09478513          	addi	a0,a5,148 # 2fd0094 <__HEAP_SIZE+0x2fcf894>
 800f1a4:	eecff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
   {

   }

   // 
   write_thmts_bb_reg(CHIP_THURDZ_TX_CONFIG_START_ADDR, 1);
 800f1a8:	4585                	li	a1,1
 800f1aa:	02fd07b7          	lui	a5,0x2fd0
 800f1ae:	09878513          	addi	a0,a5,152 # 2fd0098 <__HEAP_SIZE+0x2fcf898>
 800f1b2:	edeff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

   write_thmts_bb_reg( CHIP_THURDZ_TX_CONFIG_START_ADDR + 0x04, p_phycfg->tx_config_word );
 800f1b6:	fdc42783          	lw	a5,-36(s0)
 800f1ba:	57dc                	lw	a5,44(a5)
 800f1bc:	85be                	mv	a1,a5
 800f1be:	02fd07b7          	lui	a5,0x2fd0
 800f1c2:	09c78513          	addi	a0,a5,156 # 2fd009c <__HEAP_SIZE+0x2fcf89c>
 800f1c6:	ecaff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

   // 
   int32_t tx_freq_bias = 4000;
 800f1ca:	6785                	lui	a5,0x1
 800f1cc:	fa078793          	addi	a5,a5,-96 # fa0 <__HEAP_SIZE+0x7a0>
 800f1d0:	fef42623          	sw	a5,-20(s0)
   write_thmts_bb_reg(0x02FD00A8, (uint32_t)(tx_freq_bias));
 800f1d4:	fec42783          	lw	a5,-20(s0)
 800f1d8:	85be                	mv	a1,a5
 800f1da:	02fd07b7          	lui	a5,0x2fd0
 800f1de:	0a878513          	addi	a0,a5,168 # 2fd00a8 <__HEAP_SIZE+0x2fcf8a8>
 800f1e2:	eaeff0ef          	jal	ra,800e890 <write_thmts_bb_reg>



   // Release token and reset.
   // Trigger should be close enough w.r.t. ucore start, as ucore would read corresponding bits soon after enabled.
   write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_TX_START_OFFSET, CHIP_THURDZ_TX_START_LENGTH, 0x04 );
 800f1e6:	4691                	li	a3,4
 800f1e8:	4611                	li	a2,4
 800f1ea:	45a1                	li	a1,8
 800f1ec:	02000537          	lui	a0,0x2000
 800f1f0:	f30ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
   write_thmts_bb_reg_with_offset( CHIP_THURDZ_TX_TRIGGER_ADDR, CHIP_THURDZ_TX_TRIGGER_OFFSET, CHIP_THURDZ_TX_TRIGGER_LENGTH, 1 );  // Automatically reset on this bit.
 800f1f4:	4685                	li	a3,1
 800f1f6:	4605                	li	a2,1
 800f1f8:	4585                	li	a1,1
 800f1fa:	02fd07b7          	lui	a5,0x2fd0
 800f1fe:	08078513          	addi	a0,a5,128 # 2fd0080 <__HEAP_SIZE+0x2fcf880>
 800f202:	f1eff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

   write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_TX_START_OFFSET, CHIP_THURDZ_TX_START_LENGTH, 0x00 );
 800f206:	4681                	li	a3,0
 800f208:	4611                	li	a2,4
 800f20a:	45a1                	li	a1,8
 800f20c:	02000537          	lui	a0,0x2000
 800f210:	f10ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

   return;
 800f214:	0001                	nop
}
 800f216:	50b2                	lw	ra,44(sp)
 800f218:	5422                	lw	s0,40(sp)
 800f21a:	6145                	addi	sp,sp,48
 800f21c:	8082                	ret

0800f21e <clean_thmts_bb_tx>:

void clean_thmts_bb_tx(void)
{
 800f21e:	1141                	addi	sp,sp,-16
 800f220:	c606                	sw	ra,12(sp)
 800f222:	c422                	sw	s0,8(sp)
 800f224:	0800                	addi	s0,sp,16
    // Reset the ucore and acquire iram & dram token. MemBus is not reseted as some regs should be unchanged.
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_TX_START_OFFSET, CHIP_THURDZ_TX_START_LENGTH, 0x07 );
 800f226:	469d                	li	a3,7
 800f228:	4611                	li	a2,4
 800f22a:	45a1                	li	a1,8
 800f22c:	02000537          	lui	a0,0x2000
 800f230:	ef0ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
    // Clear delayed tx configuration if exists.
    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR, 0x00 );
 800f234:	4581                	li	a1,0
 800f236:	02fd07b7          	lui	a5,0x2fd0
 800f23a:	0a078513          	addi	a0,a5,160 # 2fd00a0 <__HEAP_SIZE+0x2fcf8a0>
 800f23e:	e52ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR + 0x04, 0x00 );
 800f242:	4581                	li	a1,0
 800f244:	02fd07b7          	lui	a5,0x2fd0
 800f248:	0a478513          	addi	a0,a5,164 # 2fd00a4 <__HEAP_SIZE+0x2fcf8a4>
 800f24c:	e44ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    return;
 800f250:	0001                	nop
}
 800f252:	40b2                	lw	ra,12(sp)
 800f254:	4422                	lw	s0,8(sp)
 800f256:	0141                	addi	sp,sp,16
 800f258:	8082                	ret

0800f25a <set_thmts_bb_delaytxtime>:

void set_thmts_bb_delaytxtime(THMTS_PhyParamConfig_t *p_phycfg, uint32_t tick )
{
 800f25a:	1101                	addi	sp,sp,-32
 800f25c:	ce06                	sw	ra,28(sp)
 800f25e:	cc22                	sw	s0,24(sp)
 800f260:	1000                	addi	s0,sp,32
 800f262:	fea42623          	sw	a0,-20(s0)
 800f266:	feb42423          	sw	a1,-24(s0)
	tick = timestamp_substract(tick, p_phycfg->tx_delta_tick);
 800f26a:	fe842583          	lw	a1,-24(s0)
 800f26e:	872e                	mv	a4,a1
 800f270:	4781                	li	a5,0
 800f272:	fec42583          	lw	a1,-20(s0)
 800f276:	59cc                	lw	a1,52(a1)
 800f278:	862e                	mv	a2,a1
 800f27a:	4681                	li	a3,0
 800f27c:	853a                	mv	a0,a4
 800f27e:	85be                	mv	a1,a5
 800f280:	c7fff0ef          	jal	ra,800eefe <timestamp_substract>
 800f284:	872a                	mv	a4,a0
 800f286:	87ae                	mv	a5,a1
 800f288:	fee42423          	sw	a4,-24(s0)

    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR, tick );
 800f28c:	fe842583          	lw	a1,-24(s0)
 800f290:	02fd07b7          	lui	a5,0x2fd0
 800f294:	0a078513          	addi	a0,a5,160 # 2fd00a0 <__HEAP_SIZE+0x2fcf8a0>
 800f298:	df8ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
    write_thmts_bb_reg( CHIP_THURDZ_DLY_TX_STAMP_ADDR + 0x04, 0x01 );
 800f29c:	4585                	li	a1,1
 800f29e:	02fd07b7          	lui	a5,0x2fd0
 800f2a2:	0a478513          	addi	a0,a5,164 # 2fd00a4 <__HEAP_SIZE+0x2fcf8a4>
 800f2a6:	deaff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    return;
 800f2aa:	0001                	nop
}
 800f2ac:	40f2                	lw	ra,28(sp)
 800f2ae:	4462                	lw	s0,24(sp)
 800f2b0:	6105                	addi	sp,sp,32
 800f2b2:	8082                	ret

0800f2b4 <set_thmts_bb_rxtimeout>:

    return;
}

void set_thmts_bb_rxtimeout(uint32_t preamblesymbol_num)
{
 800f2b4:	1101                	addi	sp,sp,-32
 800f2b6:	ce06                	sw	ra,28(sp)
 800f2b8:	cc22                	sw	s0,24(sp)
 800f2ba:	1000                	addi	s0,sp,32
 800f2bc:	fea42623          	sw	a0,-20(s0)
    // It is assumed that under div-ratio0, the preamble symbol is always nearly 1us, by switching the chip clock from rf & adda.

	write_thmts_bb_reg( CHIP_THURDZ_RX_TIMEOUT_SYMBOL_ADDR, preamblesymbol_num );
 800f2c0:	fec42583          	lw	a1,-20(s0)
 800f2c4:	02fd07b7          	lui	a5,0x2fd0
 800f2c8:	0c878513          	addi	a0,a5,200 # 2fd00c8 <__HEAP_SIZE+0x2fcf8c8>
 800f2cc:	dc4ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    return;
 800f2d0:	0001                	nop
}
 800f2d2:	40f2                	lw	ra,28(sp)
 800f2d4:	4462                	lw	s0,24(sp)
 800f2d6:	6105                	addi	sp,sp,32
 800f2d8:	8082                	ret

0800f2da <start_thmts_bb_rx>:
// tpram
// rmarkcir


void start_thmts_bb_rx(THMTS_PhyParamConfig_t *p_phycfg, uint32_t rx_timeout)
{
 800f2da:	7179                	addi	sp,sp,-48
 800f2dc:	d606                	sw	ra,44(sp)
 800f2de:	d422                	sw	s0,40(sp)
 800f2e0:	1800                	addi	s0,sp,48
 800f2e2:	fca42e23          	sw	a0,-36(s0)
 800f2e6:	fcb42c23          	sw	a1,-40(s0)
    set_thmts_bb_rxtimeout(rx_timeout);
 800f2ea:	fd842503          	lw	a0,-40(s0)
 800f2ee:	fc7ff0ef          	jal	ra,800f2b4 <set_thmts_bb_rxtimeout>


//	write_thmts_bb_reg(0x02fd00e0 , 0);

    // 0x10x11AOA
    if(p_phycfg->aoa_enable == 0)
 800f2f2:	fdc42783          	lw	a5,-36(s0)
 800f2f6:	0167c783          	lbu	a5,22(a5)
 800f2fa:	eb89                	bnez	a5,800f30c <start_thmts_bb_rx+0x32>
    	write_thmts_bb_reg( CHIP_THURDZ_RX_CONFIG_START_ADDR, 0x01 );
 800f2fc:	4585                	li	a1,1
 800f2fe:	02fd07b7          	lui	a5,0x2fd0
 800f302:	0c078513          	addi	a0,a5,192 # 2fd00c0 <__HEAP_SIZE+0x2fcf8c0>
 800f306:	d8aff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 800f30a:	a801                	j	800f31a <start_thmts_bb_rx+0x40>
    else
    	write_thmts_bb_reg( CHIP_THURDZ_RX_CONFIG_START_ADDR, 0x11 );
 800f30c:	45c5                	li	a1,17
 800f30e:	02fd07b7          	lui	a5,0x2fd0
 800f312:	0c078513          	addi	a0,a5,192 # 2fd00c0 <__HEAP_SIZE+0x2fcf8c0>
 800f316:	d7aff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    write_thmts_bb_reg( CHIP_THURDZ_RX_CONFIG_START_ADDR + 0x04, p_phycfg->rx_config_word );
 800f31a:	fdc42783          	lw	a5,-36(s0)
 800f31e:	5b9c                	lw	a5,48(a5)
 800f320:	85be                	mv	a1,a5
 800f322:	02fd07b7          	lui	a5,0x2fd0
 800f326:	0c478513          	addi	a0,a5,196 # 2fd00c4 <__HEAP_SIZE+0x2fcf8c4>
 800f32a:	d66ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>

    // 
    int32_t rx_freq_bias = -4000;
 800f32e:	77fd                	lui	a5,0xfffff
 800f330:	06078793          	addi	a5,a5,96 # fffff060 <_data_lma+0xdffc7268>
 800f334:	fef42623          	sw	a5,-20(s0)
    write_thmts_bb_reg( 0x02FD00D4, (uint32_t)(rx_freq_bias));
 800f338:	fec42783          	lw	a5,-20(s0)
 800f33c:	85be                	mv	a1,a5
 800f33e:	02fd07b7          	lui	a5,0x2fd0
 800f342:	0d478513          	addi	a0,a5,212 # 2fd00d4 <__HEAP_SIZE+0x2fcf8d4>
 800f346:	d4aff0ef          	jal	ra,800e890 <write_thmts_bb_reg>


    /*
     * Trigger should be close enough with respect to ucore start.
     */
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_RX_START_OFFSET, CHIP_THURDZ_RX_START_LENGTH, 0x04 );
 800f34a:	4691                	li	a3,4
 800f34c:	4611                	li	a2,4
 800f34e:	4581                	li	a1,0
 800f350:	02000537          	lui	a0,0x2000
 800f354:	dccff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_RX_TRIGGER_ADDR, CHIP_THURDZ_RX_TRIGGER_OFFSET, CHIP_THURDZ_RX_TRIGGER_LENGTH, 1 );  // Automatically reset on this bit.
 800f358:	4685                	li	a3,1
 800f35a:	4605                	li	a2,1
 800f35c:	4581                	li	a1,0
 800f35e:	02fd07b7          	lui	a5,0x2fd0
 800f362:	08078513          	addi	a0,a5,128 # 2fd0080 <__HEAP_SIZE+0x2fcf880>
 800f366:	dbaff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_RX_START_OFFSET, CHIP_THURDZ_RX_START_LENGTH, 0x00 );
 800f36a:	4681                	li	a3,0
 800f36c:	4611                	li	a2,4
 800f36e:	4581                	li	a1,0
 800f370:	02000537          	lui	a0,0x2000
 800f374:	dacff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

	return;
 800f378:	0001                	nop
}
 800f37a:	50b2                	lw	ra,44(sp)
 800f37c:	5422                	lw	s0,40(sp)
 800f37e:	6145                	addi	sp,sp,48
 800f380:	8082                	ret

0800f382 <clean_thmts_bb_rx>:

void clean_thmts_bb_rx(void)
{
 800f382:	1141                	addi	sp,sp,-16
 800f384:	c606                	sw	ra,12(sp)
 800f386:	c422                	sw	s0,8(sp)
 800f388:	0800                	addi	s0,sp,16
    // Reset the ucore and acquire the memory token. MemBus is not reseted as some configurations inside should keep unchanged.

    write_thmts_bb_reg_with_offset( CHIP_THURDZ_UCORE_CTRL_ADDR, CHIP_THURDZ_RX_START_OFFSET, CHIP_THURDZ_RX_START_LENGTH, 0x07 );
 800f38a:	469d                	li	a3,7
 800f38c:	4611                	li	a2,4
 800f38e:	4581                	li	a1,0
 800f390:	02000537          	lui	a0,0x2000
 800f394:	d8cff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

    set_thmts_bb_rxtimeout(0);
 800f398:	4501                	li	a0,0
 800f39a:	f1bff0ef          	jal	ra,800f2b4 <set_thmts_bb_rxtimeout>
    write_thmts_bb_reg( CHIP_THURDZ_DLY_RX_STAMP_ADDR, 0 );  // Write 0 to delayed rx stamp.
 800f39e:	4581                	li	a1,0
 800f3a0:	02fd07b7          	lui	a5,0x2fd0
 800f3a4:	0cc78513          	addi	a0,a5,204 # 2fd00cc <__HEAP_SIZE+0x2fcf8cc>
 800f3a8:	ce8ff0ef          	jal	ra,800e890 <write_thmts_bb_reg>
//    write_thmts_bb_reg( CHIP_THURDZ_DLY_RX_STAMP_ADDR + 4, 0 );  // Write 0 to disable delayed rx.

    write_thmts_bb_reg_with_offset(CHIP_THURDZ_DLY_RX_STAMP_ADDR + 4 , 0 , 4 , 0);
 800f3ac:	4681                	li	a3,0
 800f3ae:	4611                	li	a2,4
 800f3b0:	4581                	li	a1,0
 800f3b2:	02fd07b7          	lui	a5,0x2fd0
 800f3b6:	0d078513          	addi	a0,a5,208 # 2fd00d0 <__HEAP_SIZE+0x2fcf8d0>
 800f3ba:	d66ff0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
    return;
 800f3be:	0001                	nop
}
 800f3c0:	40b2                	lw	ra,12(sp)
 800f3c2:	4422                	lw	s0,8(sp)
 800f3c4:	0141                	addi	sp,sp,16
 800f3c6:	8082                	ret

0800f3c8 <get_thmts_bb_rxstatus>:

uint32_t get_thmts_bb_rxstatus()
{
 800f3c8:	1141                	addi	sp,sp,-16
 800f3ca:	c606                	sw	ra,12(sp)
 800f3cc:	c422                	sw	s0,8(sp)
 800f3ce:	0800                	addi	s0,sp,16
	return read_thmts_bb_reg(CHIP_THURDZ_RX_STATUS_ADDR);
 800f3d0:	02fd07b7          	lui	a5,0x2fd0
 800f3d4:	03c78513          	addi	a0,a5,60 # 2fd003c <__HEAP_SIZE+0x2fcf83c>
 800f3d8:	d2aff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f3dc:	87aa                	mv	a5,a0
}
 800f3de:	853e                	mv	a0,a5
 800f3e0:	40b2                	lw	ra,12(sp)
 800f3e2:	4422                	lw	s0,8(sp)
 800f3e4:	0141                	addi	sp,sp,16
 800f3e6:	8082                	ret

0800f3e8 <get_thmts_bb_rxinfo>:

void get_thmts_bb_rxinfo(uint32_t* p_info)
{
 800f3e8:	1101                	addi	sp,sp,-32
 800f3ea:	ce06                	sw	ra,28(sp)
 800f3ec:	cc22                	sw	s0,24(sp)
 800f3ee:	1000                	addi	s0,sp,32
 800f3f0:	fea42623          	sw	a0,-20(s0)
    memcpy(p_info, (uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_RX_ISR_FLAG_ADDR) , 10*4);
 800f3f4:	02800613          	li	a2,40
 800f3f8:	12fd05b7          	lui	a1,0x12fd0
 800f3fc:	fec42503          	lw	a0,-20(s0)
 800f400:	7e9060ef          	jal	ra,80163e8 <memcpy>
    return;
 800f404:	0001                	nop
}
 800f406:	40f2                	lw	ra,28(sp)
 800f408:	4462                	lw	s0,24(sp)
 800f40a:	6105                	addi	sp,sp,32
 800f40c:	8082                	ret

0800f40e <get_thmts_bb_rxlength>:

// 2crc
uint32_t get_thmts_bb_rxlength(THMTS_PhyParamConfig_t *p_phycfg)
{
 800f40e:	7179                	addi	sp,sp,-48
 800f410:	d606                	sw	ra,44(sp)
 800f412:	d422                	sw	s0,40(sp)
 800f414:	1800                	addi	s0,sp,48
 800f416:	fca42e23          	sw	a0,-36(s0)
	uint32_t rx_length;

	if (p_phycfg->bit_rate != THMTS_BITRATE_850K && p_phycfg->bit_rate != THMTS_BITRATE_6M8)
 800f41a:	fdc42783          	lw	a5,-36(s0)
 800f41e:	0037c703          	lbu	a4,3(a5)
 800f422:	47a9                	li	a5,10
 800f424:	02f70963          	beq	a4,a5,800f456 <get_thmts_bb_rxlength+0x48>
 800f428:	fdc42783          	lw	a5,-36(s0)
 800f42c:	0037c703          	lbu	a4,3(a5)
 800f430:	47ad                	li	a5,11
 800f432:	02f70263          	beq	a4,a5,800f456 <get_thmts_bb_rxlength+0x48>
	{
		rx_length = ( ( ( read_thmts_bb_reg( CHIP_THURDZ_RX_PHR_VALUE_TMP_ADDR ) & 0x3FFC0000 ) >> 18 ) - 2 );
 800f436:	02fd07b7          	lui	a5,0x2fd0
 800f43a:	00c78513          	addi	a0,a5,12 # 2fd000c <__HEAP_SIZE+0x2fcf80c>
 800f43e:	cc4ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f442:	87aa                	mv	a5,a0
 800f444:	0127d713          	srli	a4,a5,0x12
 800f448:	6785                	lui	a5,0x1
 800f44a:	17fd                	addi	a5,a5,-1
 800f44c:	8ff9                	and	a5,a5,a4
 800f44e:	17f9                	addi	a5,a5,-2
 800f450:	fef42623          	sw	a5,-20(s0)
 800f454:	a831                	j	800f470 <get_thmts_bb_rxlength+0x62>
	}
	else
	{
		rx_length = ( ( ( read_thmts_bb_reg( CHIP_THURDZ_RX_PHR_VALUE_TMP_ADDR ) & 0x000007F0 ) >> 4 ) - 2 );
 800f456:	02fd07b7          	lui	a5,0x2fd0
 800f45a:	00c78513          	addi	a0,a5,12 # 2fd000c <__HEAP_SIZE+0x2fcf80c>
 800f45e:	ca4ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f462:	87aa                	mv	a5,a0
 800f464:	8391                	srli	a5,a5,0x4
 800f466:	07f7f793          	andi	a5,a5,127
 800f46a:	17f9                	addi	a5,a5,-2
 800f46c:	fef42623          	sw	a5,-20(s0)
	}

	return rx_length;
 800f470:	fec42783          	lw	a5,-20(s0)
}
 800f474:	853e                	mv	a0,a5
 800f476:	50b2                	lw	ra,44(sp)
 800f478:	5422                	lw	s0,40(sp)
 800f47a:	6145                	addi	sp,sp,48
 800f47c:	8082                	ret

0800f47e <read_thmts_bb_cir>:




void read_thmts_bb_cir(uint32_t rx_id, uint32_t* buf, uint32_t offset, uint32_t len)
{
 800f47e:	1101                	addi	sp,sp,-32
 800f480:	ce06                	sw	ra,28(sp)
 800f482:	cc22                	sw	s0,24(sp)
 800f484:	1000                	addi	s0,sp,32
 800f486:	fea42623          	sw	a0,-20(s0)
 800f48a:	feb42423          	sw	a1,-24(s0)
 800f48e:	fec42223          	sw	a2,-28(s0)
 800f492:	fed42023          	sw	a3,-32(s0)
    memcpy(buf, (uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_CIR_BASE_ADDR + rx_id * CHIP_THURDZ_ACCUM_RES_STRIP + offset) , len*4);
 800f496:	fec42703          	lw	a4,-20(s0)
 800f49a:	67a1                	lui	a5,0x8
 800f49c:	03478793          	addi	a5,a5,52 # 8034 <__HEAP_SIZE+0x7834>
 800f4a0:	97ba                	add	a5,a5,a4
 800f4a2:	00d79713          	slli	a4,a5,0xd
 800f4a6:	fe442783          	lw	a5,-28(s0)
 800f4aa:	97ba                	add	a5,a5,a4
 800f4ac:	873e                	mv	a4,a5
 800f4ae:	fe042783          	lw	a5,-32(s0)
 800f4b2:	078a                	slli	a5,a5,0x2
 800f4b4:	863e                	mv	a2,a5
 800f4b6:	85ba                	mv	a1,a4
 800f4b8:	fe842503          	lw	a0,-24(s0)
 800f4bc:	72d060ef          	jal	ra,80163e8 <memcpy>
    return;
 800f4c0:	0001                	nop
}
 800f4c2:	40f2                	lw	ra,28(sp)
 800f4c4:	4462                	lw	s0,24(sp)
 800f4c6:	6105                	addi	sp,sp,32
 800f4c8:	8082                	ret

0800f4ca <get_thmts_bb_rmark>:

void get_thmts_bb_rmark(THMTS_PhyParamConfig_t *p_phycfg, int64_t* p)
{
 800f4ca:	7175                	addi	sp,sp,-144
 800f4cc:	c706                	sw	ra,140(sp)
 800f4ce:	c522                	sw	s0,136(sp)
 800f4d0:	c34a                	sw	s2,132(sp)
 800f4d2:	c14e                	sw	s3,128(sp)
 800f4d4:	ded2                	sw	s4,124(sp)
 800f4d6:	dcd6                	sw	s5,120(sp)
 800f4d8:	dada                	sw	s6,116(sp)
 800f4da:	d8de                	sw	s7,112(sp)
 800f4dc:	d6e2                	sw	s8,108(sp)
 800f4de:	d4e6                	sw	s9,104(sp)
 800f4e0:	d2ea                	sw	s10,100(sp)
 800f4e2:	d0ee                	sw	s11,96(sp)
 800f4e4:	0900                	addi	s0,sp,144
 800f4e6:	f8a42e23          	sw	a0,-100(s0)
 800f4ea:	f8b42c23          	sw	a1,-104(s0)

	int64_t sys_timer = read_thmts_bb_reg( CHIP_THURDZ_RX_STAMP_HI_ADDR );
 800f4ee:	02fd07b7          	lui	a5,0x2fd0
 800f4f2:	00478513          	addi	a0,a5,4 # 2fd0004 <__HEAP_SIZE+0x2fcf804>
 800f4f6:	c0cff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f4fa:	87aa                	mv	a5,a0
 800f4fc:	faf42c23          	sw	a5,-72(s0)
 800f500:	fa042e23          	sw	zero,-68(s0)
	uint32_t buffer = read_thmts_bb_reg( CHIP_THURDZ_RX_STAMP_LO_ADDR );
 800f504:	02fd07b7          	lui	a5,0x2fd0
 800f508:	00878513          	addi	a0,a5,8 # 2fd0008 <__HEAP_SIZE+0x2fcf808>
 800f50c:	bf6ff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f510:	faa42a23          	sw	a0,-76(s0)
	int8_t delta_sample_num = buffer & 0x000000ff;
 800f514:	fb442783          	lw	a5,-76(s0)
 800f518:	faf409a3          	sb	a5,-77(s0)
	int64_t last_index = (buffer & 0x0000ff00) >> 8;
 800f51c:	fb442783          	lw	a5,-76(s0)
 800f520:	83a1                	srli	a5,a5,0x8
 800f522:	f8f42423          	sw	a5,-120(s0)
 800f526:	f8042623          	sw	zero,-116(s0)
 800f52a:	f8842683          	lw	a3,-120(s0)
 800f52e:	f8c42703          	lw	a4,-116(s0)
 800f532:	87b6                	mv	a5,a3
 800f534:	0ff7f793          	zext.b	a5,a5
 800f538:	faf42423          	sw	a5,-88(s0)
 800f53c:	87ba                	mv	a5,a4
 800f53e:	8b81                	andi	a5,a5,0
 800f540:	faf42623          	sw	a5,-84(s0)
	int64_t mpf_index = (buffer & 0x00ff0000) >> 16;
 800f544:	fb442783          	lw	a5,-76(s0)
 800f548:	83c1                	srli	a5,a5,0x10
 800f54a:	f8f42023          	sw	a5,-128(s0)
 800f54e:	f8042223          	sw	zero,-124(s0)
 800f552:	f8042683          	lw	a3,-128(s0)
 800f556:	f8442703          	lw	a4,-124(s0)
 800f55a:	87b6                	mv	a5,a3
 800f55c:	0ff7f793          	zext.b	a5,a5
 800f560:	faf42023          	sw	a5,-96(s0)
 800f564:	87ba                	mv	a5,a4
 800f566:	8b81                	andi	a5,a5,0
 800f568:	faf42223          	sw	a5,-92(s0)

	// Correction from LDE, unit is 1/64G.
	// 65408 = 1022 * 64, todo : peak may not on 1022 for someother signal params config.
	uint32_t lde_result = read_thmts_bb_reg( CHIP_THURDZ_RX_LDE_RES_ADDR );
 800f56c:	02fd07b7          	lui	a5,0x2fd0
 800f570:	01c78513          	addi	a0,a5,28 # 2fd001c <__HEAP_SIZE+0x2fcf81c>
 800f574:	b8eff0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f578:	fca42623          	sw	a0,-52(s0)

	if( p_phycfg->preamble_type == THMTS_PREAMBLE_DS )
 800f57c:	f9c42783          	lw	a5,-100(s0)
 800f580:	0027c783          	lbu	a5,2(a5)
 800f584:	e3b1                	bnez	a5,800f5c8 <get_thmts_bb_rmark+0xfe>
	{
		if( p_phycfg->rf_bandwidth == THMTS_RF_BANDWIDTH_500M )
 800f586:	f9c42783          	lw	a5,-100(s0)
 800f58a:	0017c783          	lbu	a5,1(a5)
 800f58e:	eb99                	bnez	a5,800f5a4 <get_thmts_bb_rmark+0xda>
			lde_result = 65408 - lde_result;
 800f590:	67c1                	lui	a5,0x10
 800f592:	f8078713          	addi	a4,a5,-128 # ff80 <__HEAP_SIZE+0xf780>
 800f596:	fcc42783          	lw	a5,-52(s0)
 800f59a:	40f707b3          	sub	a5,a4,a5
 800f59e:	fcf42623          	sw	a5,-52(s0)
 800f5a2:	a0a5                	j	800f60a <get_thmts_bb_rmark+0x140>
	    else if( p_phycfg->rf_bandwidth  == THMTS_RF_BANDWIDTH_1G )
 800f5a4:	f9c42783          	lw	a5,-100(s0)
 800f5a8:	0017c703          	lbu	a4,1(a5)
 800f5ac:	4785                	li	a5,1
 800f5ae:	04f71e63          	bne	a4,a5,800f60a <get_thmts_bb_rmark+0x140>
	    	lde_result = 130944 - lde_result;
 800f5b2:	000207b7          	lui	a5,0x20
 800f5b6:	f8078713          	addi	a4,a5,-128 # 1ff80 <__HEAP_SIZE+0x1f780>
 800f5ba:	fcc42783          	lw	a5,-52(s0)
 800f5be:	40f707b3          	sub	a5,a4,a5
 800f5c2:	fcf42623          	sw	a5,-52(s0)
 800f5c6:	a091                	j	800f60a <get_thmts_bb_rmark+0x140>
	}
	else if( p_phycfg->preamble_type == THMTS_PREAMBLE_HRP31 )
 800f5c8:	f9c42783          	lw	a5,-100(s0)
 800f5cc:	0027c703          	lbu	a4,2(a5)
 800f5d0:	4785                	li	a5,1
 800f5d2:	00f71c63          	bne	a4,a5,800f5ea <get_thmts_bb_rmark+0x120>
	{
        lde_result = 63488 - lde_result;
 800f5d6:	67c1                	lui	a5,0x10
 800f5d8:	80078713          	addi	a4,a5,-2048 # f800 <__HEAP_SIZE+0xf000>
 800f5dc:	fcc42783          	lw	a5,-52(s0)
 800f5e0:	40f707b3          	sub	a5,a4,a5
 800f5e4:	fcf42623          	sw	a5,-52(s0)
 800f5e8:	a00d                	j	800f60a <get_thmts_bb_rmark+0x140>
	}
    else if( p_phycfg->preamble_type == THMTS_PREAMBLE_HRP127 )
 800f5ea:	f9c42783          	lw	a5,-100(s0)
 800f5ee:	0027c703          	lbu	a4,2(a5)
 800f5f2:	4789                	li	a5,2
 800f5f4:	00f71b63          	bne	a4,a5,800f60a <get_thmts_bb_rmark+0x140>
    {
        lde_result = 65024 - lde_result;
 800f5f8:	67c1                	lui	a5,0x10
 800f5fa:	e0078713          	addi	a4,a5,-512 # fe00 <__HEAP_SIZE+0xf600>
 800f5fe:	fcc42783          	lw	a5,-52(s0)
 800f602:	40f707b3          	sub	a5,a4,a5
 800f606:	fcf42623          	sw	a5,-52(s0)
    }

	int64_t curr_rx_stamp;
	curr_rx_stamp = ( ( ( sys_timer ) * 8 -
 800f60a:	fb842783          	lw	a5,-72(s0)
 800f60e:	83f5                	srli	a5,a5,0x1d
 800f610:	fbc42703          	lw	a4,-68(s0)
 800f614:	00371d93          	slli	s11,a4,0x3
 800f618:	01b7edb3          	or	s11,a5,s11
 800f61c:	fb842783          	lw	a5,-72(s0)
 800f620:	00379d13          	slli	s10,a5,0x3
	                    ( (8 - (last_index)) << p_phycfg->div_ratio_sel ) -
 800f624:	4721                	li	a4,8
 800f626:	4781                	li	a5,0
 800f628:	fa842503          	lw	a0,-88(s0)
 800f62c:	fac42583          	lw	a1,-84(s0)
 800f630:	40a70633          	sub	a2,a4,a0
 800f634:	8832                	mv	a6,a2
 800f636:	01073833          	sltu	a6,a4,a6
 800f63a:	40b786b3          	sub	a3,a5,a1
 800f63e:	410687b3          	sub	a5,a3,a6
 800f642:	86be                	mv	a3,a5
 800f644:	8732                	mv	a4,a2
 800f646:	87b6                	mv	a5,a3
 800f648:	f9c42683          	lw	a3,-100(s0)
 800f64c:	0066c683          	lbu	a3,6(a3)
 800f650:	fe068613          	addi	a2,a3,-32
 800f654:	00064663          	bltz	a2,800f660 <get_thmts_bb_rmark+0x196>
 800f658:	00c71bb3          	sll	s7,a4,a2
 800f65c:	4b01                	li	s6,0
 800f65e:	a829                	j	800f678 <get_thmts_bb_rmark+0x1ae>
 800f660:	00175593          	srli	a1,a4,0x1
 800f664:	467d                	li	a2,31
 800f666:	8e15                	sub	a2,a2,a3
 800f668:	00c5d633          	srl	a2,a1,a2
 800f66c:	00d79bb3          	sll	s7,a5,a3
 800f670:	01766bb3          	or	s7,a2,s7
 800f674:	00d71b33          	sll	s6,a4,a3
	curr_rx_stamp = ( ( ( sys_timer ) * 8 -
 800f678:	416d0733          	sub	a4,s10,s6
 800f67c:	86ba                	mv	a3,a4
 800f67e:	00dd36b3          	sltu	a3,s10,a3
 800f682:	417d87b3          	sub	a5,s11,s7
 800f686:	40d786b3          	sub	a3,a5,a3
 800f68a:	87b6                	mv	a5,a3
 800f68c:	863a                	mv	a2,a4
 800f68e:	86be                	mv	a3,a5
	                    ( ((int64_t)delta_sample_num) << p_phycfg->div_ratio_sel ) ) << 6 ) -
 800f690:	fb344783          	lbu	a5,-77(s0)
 800f694:	07e2                	slli	a5,a5,0x18
 800f696:	87e1                	srai	a5,a5,0x18
 800f698:	f8f42823          	sw	a5,-112(s0)
 800f69c:	87fd                	srai	a5,a5,0x1f
 800f69e:	f8f42a23          	sw	a5,-108(s0)
 800f6a2:	f9c42783          	lw	a5,-100(s0)
 800f6a6:	0067c783          	lbu	a5,6(a5)
 800f6aa:	fe078713          	addi	a4,a5,-32
 800f6ae:	00074863          	bltz	a4,800f6be <get_thmts_bb_rmark+0x1f4>
 800f6b2:	f9042783          	lw	a5,-112(s0)
 800f6b6:	00e79ab3          	sll	s5,a5,a4
 800f6ba:	4a01                	li	s4,0
 800f6bc:	a025                	j	800f6e4 <get_thmts_bb_rmark+0x21a>
 800f6be:	f9042803          	lw	a6,-112(s0)
 800f6c2:	f9442883          	lw	a7,-108(s0)
 800f6c6:	8742                	mv	a4,a6
 800f6c8:	00175593          	srli	a1,a4,0x1
 800f6cc:	477d                	li	a4,31
 800f6ce:	8f1d                	sub	a4,a4,a5
 800f6d0:	00e5d733          	srl	a4,a1,a4
 800f6d4:	85c6                	mv	a1,a7
 800f6d6:	00f59ab3          	sll	s5,a1,a5
 800f6da:	01576ab3          	or	s5,a4,s5
 800f6de:	8742                	mv	a4,a6
 800f6e0:	00f71a33          	sll	s4,a4,a5
	                    ( (8 - (last_index)) << p_phycfg->div_ratio_sel ) -
 800f6e4:	41460733          	sub	a4,a2,s4
 800f6e8:	85ba                	mv	a1,a4
 800f6ea:	00b635b3          	sltu	a1,a2,a1
 800f6ee:	415687b3          	sub	a5,a3,s5
 800f6f2:	40b786b3          	sub	a3,a5,a1
 800f6f6:	87b6                	mv	a5,a3
	                    ( ((int64_t)delta_sample_num) << p_phycfg->div_ratio_sel ) ) << 6 ) -
 800f6f8:	01a75693          	srli	a3,a4,0x1a
 800f6fc:	00679c93          	slli	s9,a5,0x6
 800f700:	0196ecb3          	or	s9,a3,s9
 800f704:	00671c13          	slli	s8,a4,0x6
	                    ( (64 - mpf_index) << p_phycfg->div_ratio_sel );
 800f708:	04000713          	li	a4,64
 800f70c:	4781                	li	a5,0
 800f70e:	fa042503          	lw	a0,-96(s0)
 800f712:	fa442583          	lw	a1,-92(s0)
 800f716:	40a70633          	sub	a2,a4,a0
 800f71a:	8832                	mv	a6,a2
 800f71c:	01073833          	sltu	a6,a4,a6
 800f720:	40b786b3          	sub	a3,a5,a1
 800f724:	410687b3          	sub	a5,a3,a6
 800f728:	86be                	mv	a3,a5
 800f72a:	8732                	mv	a4,a2
 800f72c:	87b6                	mv	a5,a3
 800f72e:	f9c42683          	lw	a3,-100(s0)
 800f732:	0066c683          	lbu	a3,6(a3)
 800f736:	fe068613          	addi	a2,a3,-32
 800f73a:	00064663          	bltz	a2,800f746 <get_thmts_bb_rmark+0x27c>
 800f73e:	00c719b3          	sll	s3,a4,a2
 800f742:	4901                	li	s2,0
 800f744:	a829                	j	800f75e <get_thmts_bb_rmark+0x294>
 800f746:	00175593          	srli	a1,a4,0x1
 800f74a:	467d                	li	a2,31
 800f74c:	8e15                	sub	a2,a2,a3
 800f74e:	00c5d633          	srl	a2,a1,a2
 800f752:	00d799b3          	sll	s3,a5,a3
 800f756:	013669b3          	or	s3,a2,s3
 800f75a:	00d71933          	sll	s2,a4,a3
	curr_rx_stamp = ( ( ( sys_timer ) * 8 -
 800f75e:	412c0733          	sub	a4,s8,s2
 800f762:	86ba                	mv	a3,a4
 800f764:	00dc36b3          	sltu	a3,s8,a3
 800f768:	413c87b3          	sub	a5,s9,s3
 800f76c:	40d786b3          	sub	a3,a5,a3
 800f770:	87b6                	mv	a5,a3
 800f772:	fce42023          	sw	a4,-64(s0)
 800f776:	fcf42223          	sw	a5,-60(s0)
	curr_rx_stamp = curr_rx_stamp - ( lde_result << p_phycfg->div_ratio_sel );
 800f77a:	f9c42783          	lw	a5,-100(s0)
 800f77e:	0067c783          	lbu	a5,6(a5)
 800f782:	873e                	mv	a4,a5
 800f784:	fcc42783          	lw	a5,-52(s0)
 800f788:	00e797b3          	sll	a5,a5,a4
 800f78c:	f6f42c23          	sw	a5,-136(s0)
 800f790:	f6042e23          	sw	zero,-132(s0)
 800f794:	fc042603          	lw	a2,-64(s0)
 800f798:	fc442683          	lw	a3,-60(s0)
 800f79c:	f7842803          	lw	a6,-136(s0)
 800f7a0:	f7c42883          	lw	a7,-132(s0)
 800f7a4:	85c2                	mv	a1,a6
 800f7a6:	40b60733          	sub	a4,a2,a1
 800f7aa:	85ba                	mv	a1,a4
 800f7ac:	00b635b3          	sltu	a1,a2,a1
 800f7b0:	8546                	mv	a0,a7
 800f7b2:	40a687b3          	sub	a5,a3,a0
 800f7b6:	40b786b3          	sub	a3,a5,a1
 800f7ba:	87b6                	mv	a5,a3
 800f7bc:	fce42023          	sw	a4,-64(s0)
 800f7c0:	fcf42223          	sw	a5,-60(s0)
	if( curr_rx_stamp < 0 ) curr_rx_stamp += FULL_STAMP_MAX;
 800f7c4:	fc442783          	lw	a5,-60(s0)
 800f7c8:	0207d763          	bgez	a5,800f7f6 <get_thmts_bb_rmark+0x32c>
 800f7cc:	fc042603          	lw	a2,-64(s0)
 800f7d0:	fc442683          	lw	a3,-60(s0)
 800f7d4:	4501                	li	a0,0
 800f7d6:	20000593          	li	a1,512
 800f7da:	00a60733          	add	a4,a2,a0
 800f7de:	883a                	mv	a6,a4
 800f7e0:	00c83833          	sltu	a6,a6,a2
 800f7e4:	00b687b3          	add	a5,a3,a1
 800f7e8:	00f806b3          	add	a3,a6,a5
 800f7ec:	87b6                	mv	a5,a3
 800f7ee:	fce42023          	sw	a4,-64(s0)
 800f7f2:	fcf42223          	sw	a5,-60(s0)

	*p = curr_rx_stamp;
 800f7f6:	f9842683          	lw	a3,-104(s0)
 800f7fa:	fc042703          	lw	a4,-64(s0)
 800f7fe:	fc442783          	lw	a5,-60(s0)
 800f802:	c298                	sw	a4,0(a3)
 800f804:	c2dc                	sw	a5,4(a3)

	return;
 800f806:	0001                	nop

}
 800f808:	40ba                	lw	ra,140(sp)
 800f80a:	442a                	lw	s0,136(sp)
 800f80c:	491a                	lw	s2,132(sp)
 800f80e:	498a                	lw	s3,128(sp)
 800f810:	5a76                	lw	s4,124(sp)
 800f812:	5ae6                	lw	s5,120(sp)
 800f814:	5b56                	lw	s6,116(sp)
 800f816:	5bc6                	lw	s7,112(sp)
 800f818:	5c36                	lw	s8,108(sp)
 800f81a:	5ca6                	lw	s9,104(sp)
 800f81c:	5d16                	lw	s10,100(sp)
 800f81e:	5d86                	lw	s11,96(sp)
 800f820:	6149                	addi	sp,sp,144
 800f822:	8082                	ret

0800f824 <thmts_get_rx_content>:


//
// rx_complete
void thmts_get_rx_content(uint32_t cmd)
{
 800f824:	7179                	addi	sp,sp,-48
 800f826:	d606                	sw	ra,44(sp)
 800f828:	d422                	sw	s0,40(sp)
 800f82a:	1800                	addi	s0,sp,48
 800f82c:	fca42e23          	sw	a0,-36(s0)

	uint32_t rx_status = get_thmts_bb_rxstatus();
 800f830:	b99ff0ef          	jal	ra,800f3c8 <get_thmts_bb_rxstatus>
 800f834:	fea42623          	sw	a0,-20(s0)
	thmts_rx_content.rx_status = rx_status;
 800f838:	0812a7b7          	lui	a5,0x812a
 800f83c:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f840:	fec42703          	lw	a4,-20(s0)
 800f844:	c398                	sw	a4,0(a5)


	get_thmts_bb_rxinfo(thmts_rx_content.rx_info);
 800f846:	0812a7b7          	lui	a5,0x812a
 800f84a:	8c078513          	addi	a0,a5,-1856 # 81298c0 <thmts_rx_content+0x8>
 800f84e:	b9bff0ef          	jal	ra,800f3e8 <get_thmts_bb_rxinfo>

	uint32_t rx_length = 0;
 800f852:	fe042423          	sw	zero,-24(s0)
	thmts_rx_content.CRC_OK = 0;
 800f856:	0812a7b7          	lui	a5,0x812a
 800f85a:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f85e:	0407a023          	sw	zero,64(a5)


    if((rx_status & 0xff) == 4)
 800f862:	fec42783          	lw	a5,-20(s0)
 800f866:	0ff7f713          	zext.b	a4,a5
 800f86a:	4791                	li	a5,4
 800f86c:	16f71063          	bne	a4,a5,800f9cc <thmts_get_rx_content+0x1a8>
    {
		rx_length = get_thmts_bb_rxlength(&thmts_phycfg);
 800f870:	081137b7          	lui	a5,0x8113
 800f874:	39478513          	addi	a0,a5,916 # 8113394 <thmts_phycfg>
 800f878:	b97ff0ef          	jal	ra,800f40e <get_thmts_bb_rxlength>
 800f87c:	fea42423          	sw	a0,-24(s0)


		if (rx_length == tx_flen)   // 
 800f880:	8241a783          	lw	a5,-2012(gp) # 8117e44 <tx_flen>
 800f884:	fe842703          	lw	a4,-24(s0)
 800f888:	14f71263          	bne	a4,a5,800f9cc <thmts_get_rx_content+0x1a8>
		{
			if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS )
 800f88c:	081137b7          	lui	a5,0x8113
 800f890:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 800f894:	0027c783          	lbu	a5,2(a5)
 800f898:	12079a63          	bnez	a5,800f9cc <thmts_get_rx_content+0x1a8>
			{
			// For DS, phr is of 38bit length, there are 40bit's gap from the start of rx data.
				if( thmts_phycfg.bit_rate != THMTS_BITRATE_850K && thmts_phycfg.bit_rate != THMTS_BITRATE_6M8 )
 800f89c:	081137b7          	lui	a5,0x8113
 800f8a0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 800f8a4:	0037c703          	lbu	a4,3(a5)
 800f8a8:	47a9                	li	a5,10
 800f8aa:	12f70163          	beq	a4,a5,800f9cc <thmts_get_rx_content+0x1a8>
 800f8ae:	081137b7          	lui	a5,0x8113
 800f8b2:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 800f8b6:	0037c703          	lbu	a4,3(a5)
 800f8ba:	47ad                	li	a5,11
 800f8bc:	10f70863          	beq	a4,a5,800f9cc <thmts_get_rx_content+0x1a8>
				{
					thmts_rx_content.rx_length = rx_length;
 800f8c0:	fe842783          	lw	a5,-24(s0)
 800f8c4:	0807c733          	zext.h	a4,a5
 800f8c8:	0812a7b7          	lui	a5,0x812a
 800f8cc:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f8d0:	04e79423          	sh	a4,72(a5)
					read_thmts_bb_rxbuff(&thmts_rx_frame ,0, rx_length);
 800f8d4:	fe842603          	lw	a2,-24(s0)
 800f8d8:	4581                	li	a1,0
 800f8da:	081297b7          	lui	a5,0x8129
 800f8de:	69478513          	addi	a0,a5,1684 # 8129694 <thmts_rx_frame>
 800f8e2:	813ff0ef          	jal	ra,800f0f4 <read_thmts_bb_rxbuff>

					memcpy(&(thmts_rx_content.rx_frame_data) , &thmts_rx_frame , sizeof(thmts_rx_frame));
 800f8e6:	0812a7b7          	lui	a5,0x812a
 800f8ea:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f8ee:	08129737          	lui	a4,0x8129
 800f8f2:	69470713          	addi	a4,a4,1684 # 8129694 <thmts_rx_frame>
 800f8f6:	05078793          	addi	a5,a5,80
 800f8fa:	86ba                	mv	a3,a4
 800f8fc:	22200713          	li	a4,546
 800f900:	863a                	mv	a2,a4
 800f902:	85b6                	mv	a1,a3
 800f904:	853e                	mv	a0,a5
 800f906:	2e3060ef          	jal	ra,80163e8 <memcpy>
//					uint32_t CRC_RX = 0;
//					memcpy(&CRC_RX , (uint32_t *)(0x10132000 + 5 + sizeof(thmts_ranging_frame_t) - 4) , 2);
//
//
//					if(crc_hi == (CRC_RX&0xFF) && crc_lo == ((CRC_RX>>8)&0xFF))
	    			uint32_t CRC_BB = read_thmts_bb_reg(0x02fd0024);
 800f90a:	02fd07b7          	lui	a5,0x2fd0
 800f90e:	02478513          	addi	a0,a5,36 # 2fd0024 <__HEAP_SIZE+0x2fcf824>
 800f912:	ff1fe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f916:	fea42223          	sw	a0,-28(s0)
	    			uint16_t CRC_BB_HIGH16 = (uint16_t)(CRC_BB >> 16);
 800f91a:	fe442783          	lw	a5,-28(s0)
 800f91e:	83c1                	srli	a5,a5,0x10
 800f920:	fef41123          	sh	a5,-30(s0)
	    			uint16_t CRC_BB_LOW16  = (uint16_t)(CRC_BB & 0xFFFF);
 800f924:	fe442783          	lw	a5,-28(s0)
 800f928:	fef41023          	sh	a5,-32(s0)

	    			if(CRC_BB_HIGH16 == CRC_BB_LOW16)
 800f92c:	fe245703          	lhu	a4,-30(s0)
 800f930:	fe045783          	lhu	a5,-32(s0)
 800f934:	08f71c63          	bne	a4,a5,800f9cc <thmts_get_rx_content+0x1a8>
					{
						thmts_rx_content.CRC_OK = 1;
 800f938:	0812a7b7          	lui	a5,0x812a
 800f93c:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f940:	4705                	li	a4,1
 800f942:	c3b8                	sw	a4,64(a5)
			    		get_thmts_bb_rmark(&thmts_phycfg ,  &node.ts_curr_rmark );
 800f944:	0812a7b7          	lui	a5,0x812a
 800f948:	00878593          	addi	a1,a5,8 # 812a008 <node+0x430>
 800f94c:	081137b7          	lui	a5,0x8113
 800f950:	39478513          	addi	a0,a5,916 # 8113394 <thmts_phycfg>
 800f954:	b77ff0ef          	jal	ra,800f4ca <get_thmts_bb_rmark>
						thmts_rx_content.rmark = node.ts_curr_rmark;
 800f958:	0812a7b7          	lui	a5,0x812a
 800f95c:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 800f960:	4307a703          	lw	a4,1072(a5)
 800f964:	4347a783          	lw	a5,1076(a5)
 800f968:	0812a6b7          	lui	a3,0x812a
 800f96c:	8b868693          	addi	a3,a3,-1864 # 81298b8 <thmts_rx_content>
 800f970:	da98                	sw	a4,48(a3)
 800f972:	dadc                	sw	a5,52(a3)




						// 
						firstPeakIdx = (uint16_t)((read_thmts_bb_reg(0x02FD001C) & 0xFFFFFFC0) >> 6);
 800f974:	02fd07b7          	lui	a5,0x2fd0
 800f978:	01c78513          	addi	a0,a5,28 # 2fd001c <__HEAP_SIZE+0x2fcf81c>
 800f97c:	f87fe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f980:	87aa                	mv	a5,a0
 800f982:	8399                	srli	a5,a5,0x6
 800f984:	0807c733          	zext.h	a4,a5
 800f988:	081197b7          	lui	a5,0x8119
 800f98c:	6ee79023          	sh	a4,1760(a5) # 81196e0 <firstPeakIdx>
			    		// CRCCIR
			    		read_thmts_bb_cir(0, (uint32_t*)channel0_CIR, 0, 1022);
 800f990:	3fe00693          	li	a3,1022
 800f994:	4601                	li	a2,0
 800f996:	081267b7          	lui	a5,0x8126
 800f99a:	47c78593          	addi	a1,a5,1148 # 812647c <channel0_CIR>
 800f99e:	4501                	li	a0,0
 800f9a0:	adfff0ef          	jal	ra,800f47e <read_thmts_bb_cir>
			    		read_thmts_bb_cir(1, (uint32_t*)channel1_CIR, 0, 1022);
 800f9a4:	3fe00693          	li	a3,1022
 800f9a8:	4601                	li	a2,0
 800f9aa:	081277b7          	lui	a5,0x8127
 800f9ae:	47478593          	addi	a1,a5,1140 # 8127474 <channel1_CIR>
 800f9b2:	4505                	li	a0,1
 800f9b4:	acbff0ef          	jal	ra,800f47e <read_thmts_bb_cir>
			    		read_thmts_bb_cir(2, (uint32_t*)channel2_CIR, 0, 1022);
 800f9b8:	3fe00693          	li	a3,1022
 800f9bc:	4601                	li	a2,0
 800f9be:	081287b7          	lui	a5,0x8128
 800f9c2:	46c78593          	addi	a1,a5,1132 # 812846c <channel2_CIR>
 800f9c6:	4509                	li	a0,2
 800f9c8:	ab7ff0ef          	jal	ra,800f47e <read_thmts_bb_cir>
				}
			}
		}
    }

	thmts_rx_content.BBCTRL = read_thmts_bb_reg(CHIP_THURDZ_BBEX_CTRL_ADDR);
 800f9cc:	00fe0537          	lui	a0,0xfe0
 800f9d0:	f33fe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f9d4:	872a                	mv	a4,a0
 800f9d6:	0812a7b7          	lui	a5,0x812a
 800f9da:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f9de:	df98                	sw	a4,56(a5)
	thmts_rx_content.PHR_info = read_thmts_bb_reg(0x02fd000C);
 800f9e0:	02fd07b7          	lui	a5,0x2fd0
 800f9e4:	00c78513          	addi	a0,a5,12 # 2fd000c <__HEAP_SIZE+0x2fcf80c>
 800f9e8:	f1bfe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800f9ec:	872a                	mv	a4,a0
 800f9ee:	0812a7b7          	lui	a5,0x812a
 800f9f2:	8b878793          	addi	a5,a5,-1864 # 81298b8 <thmts_rx_content>
 800f9f6:	dfd8                	sw	a4,60(a5)
}
 800f9f8:	0001                	nop
 800f9fa:	50b2                	lw	ra,44(sp)
 800f9fc:	5422                	lw	s0,40(sp)
 800f9fe:	6145                	addi	sp,sp,48
 800fa00:	8082                	ret

0800fa02 <config_thmts_bb_rx_sw_lna_on>:



//RF
void config_thmts_bb_rx_sw_lna_on(uint8_t rf_chan_num)
{
 800fa02:	1101                	addi	sp,sp,-32
 800fa04:	ce06                	sw	ra,28(sp)
 800fa06:	cc22                	sw	s0,24(sp)
 800fa08:	1000                	addi	s0,sp,32
 800fa0a:	87aa                	mv	a5,a0
 800fa0c:	fef407a3          	sb	a5,-17(s0)
	switch(rf_chan_num)
 800fa10:	fef44783          	lbu	a5,-17(s0)
 800fa14:	4711                	li	a4,4
 800fa16:	04e78b63          	beq	a5,a4,800fa6c <config_thmts_bb_rx_sw_lna_on+0x6a>
 800fa1a:	4711                	li	a4,4
 800fa1c:	06f74763          	blt	a4,a5,800fa8a <config_thmts_bb_rx_sw_lna_on+0x88>
 800fa20:	4705                	li	a4,1
 800fa22:	00e78663          	beq	a5,a4,800fa2e <config_thmts_bb_rx_sw_lna_on+0x2c>
 800fa26:	470d                	li	a4,3
 800fa28:	02e78363          	beq	a5,a4,800fa4e <config_thmts_bb_rx_sw_lna_on+0x4c>
 800fa2c:	a8b9                	j	800fa8a <config_thmts_bb_rx_sw_lna_on+0x88>
	{
	case 1:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 0);
 800fa2e:	4681                	li	a3,0
 800fa30:	4605                	li	a2,1
 800fa32:	459d                	li	a1,7
 800fa34:	00fe0537          	lui	a0,0xfe0
 800fa38:	ee9fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xC5);
 800fa3c:	0c500693          	li	a3,197
 800fa40:	4621                	li	a2,8
 800fa42:	45c1                	li	a1,16
 800fa44:	00fe0537          	lui	a0,0xfe0
 800fa48:	ed9fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fa4c:	a8b9                	j	800faaa <config_thmts_bb_rx_sw_lna_on+0xa8>
	case 3:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 3, 0);
 800fa4e:	4681                	li	a3,0
 800fa50:	460d                	li	a2,3
 800fa52:	459d                	li	a1,7
 800fa54:	00fe0537          	lui	a0,0xfe0
 800fa58:	ec9fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0x05);
 800fa5c:	4695                	li	a3,5
 800fa5e:	4621                	li	a2,8
 800fa60:	45c1                	li	a1,16
 800fa62:	00fe0537          	lui	a0,0xfe0
 800fa66:	ebbfe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fa6a:	a081                	j	800faaa <config_thmts_bb_rx_sw_lna_on+0xa8>
	case 4:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 4, 0);
 800fa6c:	4681                	li	a3,0
 800fa6e:	4611                	li	a2,4
 800fa70:	459d                	li	a1,7
 800fa72:	00fe0537          	lui	a0,0xfe0
 800fa76:	eabfe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0x01);
 800fa7a:	4685                	li	a3,1
 800fa7c:	4621                	li	a2,8
 800fa7e:	45c1                	li	a1,16
 800fa80:	00fe0537          	lui	a0,0xfe0
 800fa84:	e9dfe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fa88:	a00d                	j	800faaa <config_thmts_bb_rx_sw_lna_on+0xa8>
	default:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 0);
 800fa8a:	4681                	li	a3,0
 800fa8c:	4605                	li	a2,1
 800fa8e:	459d                	li	a1,7
 800fa90:	00fe0537          	lui	a0,0xfe0
 800fa94:	e8dfe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xC5);
 800fa98:	0c500693          	li	a3,197
 800fa9c:	4621                	li	a2,8
 800fa9e:	45c1                	li	a1,16
 800faa0:	00fe0537          	lui	a0,0xfe0
 800faa4:	e7dfe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800faa8:	0001                	nop
	}
	return;
 800faaa:	0001                	nop
}
 800faac:	40f2                	lw	ra,28(sp)
 800faae:	4462                	lw	s0,24(sp)
 800fab0:	6105                	addi	sp,sp,32
 800fab2:	8082                	ret

0800fab4 <config_thmts_bb_rx_sw_lna_off>:



// RF
void config_thmts_bb_rx_sw_lna_off(uint8_t rf_chan_num)
{
 800fab4:	1101                	addi	sp,sp,-32
 800fab6:	ce06                	sw	ra,28(sp)
 800fab8:	cc22                	sw	s0,24(sp)
 800faba:	1000                	addi	s0,sp,32
 800fabc:	87aa                	mv	a5,a0
 800fabe:	fef407a3          	sb	a5,-17(s0)
	switch(rf_chan_num)
 800fac2:	fef44783          	lbu	a5,-17(s0)
 800fac6:	4711                	li	a4,4
 800fac8:	04e78c63          	beq	a5,a4,800fb20 <config_thmts_bb_rx_sw_lna_off+0x6c>
 800facc:	4711                	li	a4,4
 800face:	06f74963          	blt	a4,a5,800fb40 <config_thmts_bb_rx_sw_lna_off+0x8c>
 800fad2:	4705                	li	a4,1
 800fad4:	00e78663          	beq	a5,a4,800fae0 <config_thmts_bb_rx_sw_lna_off+0x2c>
 800fad8:	470d                	li	a4,3
 800fada:	02e78363          	beq	a5,a4,800fb00 <config_thmts_bb_rx_sw_lna_off+0x4c>
 800fade:	a08d                	j	800fb40 <config_thmts_bb_rx_sw_lna_off+0x8c>
	{
	case 1:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 1);
 800fae0:	4685                	li	a3,1
 800fae2:	4605                	li	a2,1
 800fae4:	459d                	li	a1,7
 800fae6:	00fe0537          	lui	a0,0xfe0
 800faea:	e37fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 800faee:	0e500693          	li	a3,229
 800faf2:	4621                	li	a2,8
 800faf4:	45c1                	li	a1,16
 800faf6:	00fe0537          	lui	a0,0xfe0
 800fafa:	e27fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fafe:	a08d                	j	800fb60 <config_thmts_bb_rx_sw_lna_off+0xac>
	case 3:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 3, 7);
 800fb00:	469d                	li	a3,7
 800fb02:	460d                	li	a2,3
 800fb04:	459d                	li	a1,7
 800fb06:	00fe0537          	lui	a0,0xfe0
 800fb0a:	e17fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 800fb0e:	0e500693          	li	a3,229
 800fb12:	4621                	li	a2,8
 800fb14:	45c1                	li	a1,16
 800fb16:	00fe0537          	lui	a0,0xfe0
 800fb1a:	e07fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fb1e:	a089                	j	800fb60 <config_thmts_bb_rx_sw_lna_off+0xac>
	case 4:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 4, 15);
 800fb20:	46bd                	li	a3,15
 800fb22:	4611                	li	a2,4
 800fb24:	459d                	li	a1,7
 800fb26:	00fe0537          	lui	a0,0xfe0
 800fb2a:	df7fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 800fb2e:	0e500693          	li	a3,229
 800fb32:	4621                	li	a2,8
 800fb34:	45c1                	li	a1,16
 800fb36:	00fe0537          	lui	a0,0xfe0
 800fb3a:	de7fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fb3e:	a00d                	j	800fb60 <config_thmts_bb_rx_sw_lna_off+0xac>
	default:
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_RFSW_ADDR, CHIP_THURDZ_RFSW_OFFSET+1, 1, 1);
 800fb40:	4685                	li	a3,1
 800fb42:	4605                	li	a2,1
 800fb44:	459d                	li	a1,7
 800fb46:	00fe0537          	lui	a0,0xfe0
 800fb4a:	dd7fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		write_thmts_bb_reg_with_offset(CHIP_THURDZ_BBEX_CTRL_ADDR, CHIP_THURDZ_BBEX_CTRL_OFFSET, CHIP_THURDZ_BBEX_CTRL_LENGTH, 0xE5);
 800fb4e:	0e500693          	li	a3,229
 800fb52:	4621                	li	a2,8
 800fb54:	45c1                	li	a1,16
 800fb56:	00fe0537          	lui	a0,0xfe0
 800fb5a:	dc7fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		break;
 800fb5e:	0001                	nop
	}
	return;
 800fb60:	0001                	nop
}
 800fb62:	40f2                	lw	ra,28(sp)
 800fb64:	4462                	lw	s0,24(sp)
 800fb66:	6105                	addi	sp,sp,32
 800fb68:	8082                	ret

0800fb6a <download_thmts_bb_ucore_fw>:




 uint32_t download_thmts_bb_ucore_fw()
 {
 800fb6a:	7179                	addi	sp,sp,-48
 800fb6c:	d606                	sw	ra,44(sp)
 800fb6e:	d422                	sw	s0,40(sp)
 800fb70:	1800                	addi	s0,sp,48
 	uint32_t val;
 	uint32_t len;
 	uint8_t code_load_success;
 	uint32_t ctrl_val;

 	ctrl_val = read_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR);
 800fb72:	02000537          	lui	a0,0x2000
 800fb76:	d8dfe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800fb7a:	fca42c23          	sw	a0,-40(s0)

 	write_thmts_bb_reg(CHIP_THURDZ_UCORE_CTRL_ADDR, 0x00000707);
 800fb7e:	70700593          	li	a1,1799
 800fb82:	02000537          	lui	a0,0x2000
 800fb86:	d0bfe0ef          	jal	ra,800e890 <write_thmts_bb_reg>

 	code_load_success = 1;
 800fb8a:	4785                	li	a5,1
 800fb8c:	fef407a3          	sb	a5,-17(s0)
 	len = sizeof(code_tx_local) / 2 / 4;
 800fb90:	6785                	lui	a5,0x1
 800fb92:	c7c78793          	addi	a5,a5,-900 # c7c <__HEAP_SIZE+0x47c>
 800fb96:	fcf42a23          	sw	a5,-44(s0)
 	for( uint32_t tx_mem_i = 0; tx_mem_i < len; tx_mem_i++ )
 800fb9a:	fe042423          	sw	zero,-24(s0)
 800fb9e:	a0d5                	j	800fc82 <download_thmts_bb_ucore_fw+0x118>
 	{
 		write_thmts_bb_reg( code_tx_local[ tx_mem_i ][ 0 ], code_tx_local[ tx_mem_i ][ 1 ] );
 800fba0:	081007b7          	lui	a5,0x8100
 800fba4:	66478713          	addi	a4,a5,1636 # 8100664 <code_tx_local>
 800fba8:	fe842783          	lw	a5,-24(s0)
 800fbac:	078e                	slli	a5,a5,0x3
 800fbae:	97ba                	add	a5,a5,a4
 800fbb0:	4394                	lw	a3,0(a5)
 800fbb2:	081007b7          	lui	a5,0x8100
 800fbb6:	66478713          	addi	a4,a5,1636 # 8100664 <code_tx_local>
 800fbba:	fe842783          	lw	a5,-24(s0)
 800fbbe:	078e                	slli	a5,a5,0x3
 800fbc0:	97ba                	add	a5,a5,a4
 800fbc2:	43dc                	lw	a5,4(a5)
 800fbc4:	85be                	mv	a1,a5
 800fbc6:	8536                	mv	a0,a3
 800fbc8:	cc9fe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 		val = read_thmts_bb_reg( code_tx_local[ tx_mem_i ][ 0 ] );
 800fbcc:	081007b7          	lui	a5,0x8100
 800fbd0:	66478713          	addi	a4,a5,1636 # 8100664 <code_tx_local>
 800fbd4:	fe842783          	lw	a5,-24(s0)
 800fbd8:	078e                	slli	a5,a5,0x3
 800fbda:	97ba                	add	a5,a5,a4
 800fbdc:	439c                	lw	a5,0(a5)
 800fbde:	853e                	mv	a0,a5
 800fbe0:	d23fe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800fbe4:	fca42823          	sw	a0,-48(s0)
 		if( val != code_tx_local[ tx_mem_i ][ 1 ] )
 800fbe8:	081007b7          	lui	a5,0x8100
 800fbec:	66478713          	addi	a4,a5,1636 # 8100664 <code_tx_local>
 800fbf0:	fe842783          	lw	a5,-24(s0)
 800fbf4:	078e                	slli	a5,a5,0x3
 800fbf6:	97ba                	add	a5,a5,a4
 800fbf8:	43dc                	lw	a5,4(a5)
 800fbfa:	fd042703          	lw	a4,-48(s0)
 800fbfe:	00f70563          	beq	a4,a5,800fc08 <download_thmts_bb_ucore_fw+0x9e>
 		{
 			code_load_success = 0;
 800fc02:	fe0407a3          	sb	zero,-17(s0)
 			break;
 800fc06:	a061                	j	800fc8e <download_thmts_bb_ucore_fw+0x124>
 		}

 		if( tx_mem_i != len - 1 )
 800fc08:	fd442783          	lw	a5,-44(s0)
 800fc0c:	17fd                	addi	a5,a5,-1
 800fc0e:	fe842703          	lw	a4,-24(s0)
 800fc12:	06f70363          	beq	a4,a5,800fc78 <download_thmts_bb_ucore_fw+0x10e>
 		{
 			for( uint32_t tx_mem_addr = code_tx_local[ tx_mem_i ][ 0 ] + 4; tx_mem_addr < code_tx_local[ tx_mem_i + 1 ][ 0 ]; tx_mem_addr += 4 )    \
 800fc16:	081007b7          	lui	a5,0x8100
 800fc1a:	66478713          	addi	a4,a5,1636 # 8100664 <code_tx_local>
 800fc1e:	fe842783          	lw	a5,-24(s0)
 800fc22:	078e                	slli	a5,a5,0x3
 800fc24:	97ba                	add	a5,a5,a4
 800fc26:	439c                	lw	a5,0(a5)
 800fc28:	0791                	addi	a5,a5,4
 800fc2a:	fef42223          	sw	a5,-28(s0)
 800fc2e:	a03d                	j	800fc5c <download_thmts_bb_ucore_fw+0xf2>
 			{
 				write_thmts_bb_reg( tx_mem_addr, 0 );
 800fc30:	4581                	li	a1,0
 800fc32:	fe442503          	lw	a0,-28(s0)
 800fc36:	c5bfe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 				val = read_thmts_bb_reg( tx_mem_addr );
 800fc3a:	fe442503          	lw	a0,-28(s0)
 800fc3e:	cc5fe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800fc42:	fca42823          	sw	a0,-48(s0)
 				if( val != 0 )
 800fc46:	fd042783          	lw	a5,-48(s0)
 800fc4a:	c781                	beqz	a5,800fc52 <download_thmts_bb_ucore_fw+0xe8>
 				{
 					code_load_success = 0;
 800fc4c:	fe0407a3          	sb	zero,-17(s0)
 					break;
 800fc50:	a025                	j	800fc78 <download_thmts_bb_ucore_fw+0x10e>
 			for( uint32_t tx_mem_addr = code_tx_local[ tx_mem_i ][ 0 ] + 4; tx_mem_addr < code_tx_local[ tx_mem_i + 1 ][ 0 ]; tx_mem_addr += 4 )    \
 800fc52:	fe442783          	lw	a5,-28(s0)
 800fc56:	0791                	addi	a5,a5,4
 800fc58:	fef42223          	sw	a5,-28(s0)
 800fc5c:	fe842783          	lw	a5,-24(s0)
 800fc60:	0785                	addi	a5,a5,1
 800fc62:	08100737          	lui	a4,0x8100
 800fc66:	66470713          	addi	a4,a4,1636 # 8100664 <code_tx_local>
 800fc6a:	078e                	slli	a5,a5,0x3
 800fc6c:	97ba                	add	a5,a5,a4
 800fc6e:	439c                	lw	a5,0(a5)
 800fc70:	fe442703          	lw	a4,-28(s0)
 800fc74:	faf76ee3          	bltu	a4,a5,800fc30 <download_thmts_bb_ucore_fw+0xc6>
 	for( uint32_t tx_mem_i = 0; tx_mem_i < len; tx_mem_i++ )
 800fc78:	fe842783          	lw	a5,-24(s0)
 800fc7c:	0785                	addi	a5,a5,1
 800fc7e:	fef42423          	sw	a5,-24(s0)
 800fc82:	fe842703          	lw	a4,-24(s0)
 800fc86:	fd442783          	lw	a5,-44(s0)
 800fc8a:	f0f76be3          	bltu	a4,a5,800fba0 <download_thmts_bb_ucore_fw+0x36>
 				}
 			}
 		}
 	}

 	if( !code_load_success )
 800fc8e:	fef44783          	lbu	a5,-17(s0)
 800fc92:	eb89                	bnez	a5,800fca4 <download_thmts_bb_ucore_fw+0x13a>
 	{
 		write_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR, ctrl_val );
 800fc94:	fd842583          	lw	a1,-40(s0)
 800fc98:	02000537          	lui	a0,0x2000
 800fc9c:	bf5fe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 		return 0;
 800fca0:	4781                	li	a5,0
 800fca2:	a22d                	j	800fdcc <download_thmts_bb_ucore_fw+0x262>
 	}


 	code_load_success = 1;
 800fca4:	4785                	li	a5,1
 800fca6:	fef407a3          	sb	a5,-17(s0)
 	len = sizeof( code_rx_local ) / 2 / 4;
 800fcaa:	6789                	lui	a5,0x2
 800fcac:	92878793          	addi	a5,a5,-1752 # 1928 <__HEAP_SIZE+0x1128>
 800fcb0:	fcf42a23          	sw	a5,-44(s0)
 	for( uint32_t rx_mem_i = 0; rx_mem_i < len; rx_mem_i++ )
 800fcb4:	fe042023          	sw	zero,-32(s0)
 800fcb8:	a0d5                	j	800fd9c <download_thmts_bb_ucore_fw+0x232>
 	{
 		write_thmts_bb_reg( code_rx_local[ rx_mem_i ][ 0 ], code_rx_local[ rx_mem_i ][ 1 ] );
 800fcba:	081077b7          	lui	a5,0x8107
 800fcbe:	a4478713          	addi	a4,a5,-1468 # 8106a44 <code_rx_local>
 800fcc2:	fe042783          	lw	a5,-32(s0)
 800fcc6:	078e                	slli	a5,a5,0x3
 800fcc8:	97ba                	add	a5,a5,a4
 800fcca:	4394                	lw	a3,0(a5)
 800fccc:	081077b7          	lui	a5,0x8107
 800fcd0:	a4478713          	addi	a4,a5,-1468 # 8106a44 <code_rx_local>
 800fcd4:	fe042783          	lw	a5,-32(s0)
 800fcd8:	078e                	slli	a5,a5,0x3
 800fcda:	97ba                	add	a5,a5,a4
 800fcdc:	43dc                	lw	a5,4(a5)
 800fcde:	85be                	mv	a1,a5
 800fce0:	8536                	mv	a0,a3
 800fce2:	baffe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 		val = read_thmts_bb_reg( code_rx_local[ rx_mem_i ][ 0 ] );
 800fce6:	081077b7          	lui	a5,0x8107
 800fcea:	a4478713          	addi	a4,a5,-1468 # 8106a44 <code_rx_local>
 800fcee:	fe042783          	lw	a5,-32(s0)
 800fcf2:	078e                	slli	a5,a5,0x3
 800fcf4:	97ba                	add	a5,a5,a4
 800fcf6:	439c                	lw	a5,0(a5)
 800fcf8:	853e                	mv	a0,a5
 800fcfa:	c09fe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800fcfe:	fca42823          	sw	a0,-48(s0)
 		if( val != code_rx_local[ rx_mem_i ][ 1 ] )
 800fd02:	081077b7          	lui	a5,0x8107
 800fd06:	a4478713          	addi	a4,a5,-1468 # 8106a44 <code_rx_local>
 800fd0a:	fe042783          	lw	a5,-32(s0)
 800fd0e:	078e                	slli	a5,a5,0x3
 800fd10:	97ba                	add	a5,a5,a4
 800fd12:	43dc                	lw	a5,4(a5)
 800fd14:	fd042703          	lw	a4,-48(s0)
 800fd18:	00f70563          	beq	a4,a5,800fd22 <download_thmts_bb_ucore_fw+0x1b8>
 		{
 			code_load_success = 0;
 800fd1c:	fe0407a3          	sb	zero,-17(s0)
 			break;
 800fd20:	a061                	j	800fda8 <download_thmts_bb_ucore_fw+0x23e>
 		}

 		if( rx_mem_i != len - 1 )
 800fd22:	fd442783          	lw	a5,-44(s0)
 800fd26:	17fd                	addi	a5,a5,-1
 800fd28:	fe042703          	lw	a4,-32(s0)
 800fd2c:	06f70363          	beq	a4,a5,800fd92 <download_thmts_bb_ucore_fw+0x228>
 		{
 			for( uint32_t rx_mem_addr = code_rx_local[ rx_mem_i ][ 0 ] + 4; rx_mem_addr < code_rx_local[ rx_mem_i + 1 ][ 0 ]; rx_mem_addr += 4 )
 800fd30:	081077b7          	lui	a5,0x8107
 800fd34:	a4478713          	addi	a4,a5,-1468 # 8106a44 <code_rx_local>
 800fd38:	fe042783          	lw	a5,-32(s0)
 800fd3c:	078e                	slli	a5,a5,0x3
 800fd3e:	97ba                	add	a5,a5,a4
 800fd40:	439c                	lw	a5,0(a5)
 800fd42:	0791                	addi	a5,a5,4
 800fd44:	fcf42e23          	sw	a5,-36(s0)
 800fd48:	a03d                	j	800fd76 <download_thmts_bb_ucore_fw+0x20c>
 			{
 				write_thmts_bb_reg( rx_mem_addr, 0 );
 800fd4a:	4581                	li	a1,0
 800fd4c:	fdc42503          	lw	a0,-36(s0)
 800fd50:	b41fe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 				val = read_thmts_bb_reg( rx_mem_addr );
 800fd54:	fdc42503          	lw	a0,-36(s0)
 800fd58:	babfe0ef          	jal	ra,800e902 <read_thmts_bb_reg>
 800fd5c:	fca42823          	sw	a0,-48(s0)
 				if( val != 0 )
 800fd60:	fd042783          	lw	a5,-48(s0)
 800fd64:	c781                	beqz	a5,800fd6c <download_thmts_bb_ucore_fw+0x202>
 				{
 					code_load_success = 0;
 800fd66:	fe0407a3          	sb	zero,-17(s0)
 					break;
 800fd6a:	a025                	j	800fd92 <download_thmts_bb_ucore_fw+0x228>
 			for( uint32_t rx_mem_addr = code_rx_local[ rx_mem_i ][ 0 ] + 4; rx_mem_addr < code_rx_local[ rx_mem_i + 1 ][ 0 ]; rx_mem_addr += 4 )
 800fd6c:	fdc42783          	lw	a5,-36(s0)
 800fd70:	0791                	addi	a5,a5,4
 800fd72:	fcf42e23          	sw	a5,-36(s0)
 800fd76:	fe042783          	lw	a5,-32(s0)
 800fd7a:	0785                	addi	a5,a5,1
 800fd7c:	08107737          	lui	a4,0x8107
 800fd80:	a4470713          	addi	a4,a4,-1468 # 8106a44 <code_rx_local>
 800fd84:	078e                	slli	a5,a5,0x3
 800fd86:	97ba                	add	a5,a5,a4
 800fd88:	439c                	lw	a5,0(a5)
 800fd8a:	fdc42703          	lw	a4,-36(s0)
 800fd8e:	faf76ee3          	bltu	a4,a5,800fd4a <download_thmts_bb_ucore_fw+0x1e0>
 	for( uint32_t rx_mem_i = 0; rx_mem_i < len; rx_mem_i++ )
 800fd92:	fe042783          	lw	a5,-32(s0)
 800fd96:	0785                	addi	a5,a5,1
 800fd98:	fef42023          	sw	a5,-32(s0)
 800fd9c:	fe042703          	lw	a4,-32(s0)
 800fda0:	fd442783          	lw	a5,-44(s0)
 800fda4:	f0f76be3          	bltu	a4,a5,800fcba <download_thmts_bb_ucore_fw+0x150>
 				}
 			}
 		}
 	}
 	if( !code_load_success )
 800fda8:	fef44783          	lbu	a5,-17(s0)
 800fdac:	eb89                	bnez	a5,800fdbe <download_thmts_bb_ucore_fw+0x254>
 	{
 		write_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR, ctrl_val );
 800fdae:	fd842583          	lw	a1,-40(s0)
 800fdb2:	02000537          	lui	a0,0x2000
 800fdb6:	adbfe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 		return 0;
 800fdba:	4781                	li	a5,0
 800fdbc:	a801                	j	800fdcc <download_thmts_bb_ucore_fw+0x262>
 	}

 	write_thmts_bb_reg( CHIP_THURDZ_UCORE_CTRL_ADDR, ctrl_val );
 800fdbe:	fd842583          	lw	a1,-40(s0)
 800fdc2:	02000537          	lui	a0,0x2000
 800fdc6:	acbfe0ef          	jal	ra,800e890 <write_thmts_bb_reg>
 	return 1;
 800fdca:	4785                	li	a5,1
 }
 800fdcc:	853e                	mv	a0,a5
 800fdce:	50b2                	lw	ra,44(sp)
 800fdd0:	5422                	lw	s0,40(sp)
 800fdd2:	6145                	addi	sp,sp,48
 800fdd4:	8082                	ret

0800fdd6 <DebugUart_Config>:
    .total_subfrm_num = 5,
    .p_subfrm_descs = subfrm_descs
};

void DebugUart_Config( void )
{
 800fdd6:	715d                	addi	sp,sp,-80
 800fdd8:	c686                	sw	ra,76(sp)
 800fdda:	c4a2                	sw	s0,72(sp)
 800fddc:	0880                	addi	s0,sp,80
    USART_InitTypeDef usart_init_t;
    USART_StructInit(&usart_init_t);
 800fdde:	fb840793          	addi	a5,s0,-72
 800fde2:	853e                	mv	a0,a5
 800fde4:	af9f60ef          	jal	ra,80068dc <USART_StructInit>
#if defined(USART_SETUP_BIT_LENGTH_8)
    usart_init_t.USART_BaudRate = 115200;
 800fde8:	67f1                	lui	a5,0x1c
 800fdea:	20078793          	addi	a5,a5,512 # 1c200 <__HEAP_SIZE+0x1ba00>
 800fdee:	faf42c23          	sw	a5,-72(s0)
    usart_init_t.USART_WordLength = USART_SETUP_BIT_LENGTH_8;
 800fdf2:	03000793          	li	a5,48
 800fdf6:	faf42e23          	sw	a5,-68(s0)
    usart_init_t.USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;
 800fdfa:	4789                	li	a5,2
 800fdfc:	fcf42023          	sw	a5,-64(s0)
    usart_init_t.USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;
 800fe00:	4785                	li	a5,1
 800fe02:	fcf42423          	sw	a5,-56(s0)
    usart_init_t.USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;
 800fe06:	4785                	li	a5,1
 800fe08:	fcf42623          	sw	a5,-52(s0)
    usart_init_t.USART_Parity = USART_SETUP_PARITY_EN_DISABLE;
 800fe0c:	fc042223          	sw	zero,-60(s0)
    usart_init_t.USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE |USART_SETUP_CTSE_DISABLE;
 800fe10:	fc042823          	sw	zero,-48(s0)
    usart_init_t.USART_TX_CTL = USART_TXCTRL_ENABLE;
    usart_init_t.USART_RX_CTL = USART_RXCTRL_ENABLE;
    usart_init_t.USART_Parity = USART_PARITY_DISABLE;
    usart_init_t.USART_HardwareFlowControl = USART_HardwareFlowControl_NONE;
#endif
    USART_Init(SOC_DEBUG_UART, &usart_init_t);
 800fe14:	fb840793          	addi	a5,s0,-72
 800fe18:	85be                	mv	a1,a5
 800fe1a:	18000537          	lui	a0,0x18000
 800fe1e:	851f60ef          	jal	ra,800666e <USART_Init>
}
 800fe22:	0001                	nop
 800fe24:	40b6                	lw	ra,76(sp)
 800fe26:	4426                	lw	s0,72(sp)
 800fe28:	6161                	addi	sp,sp,80
 800fe2a:	8082                	ret

0800fe2c <SPI1_Config>:

void SPI1_Config(void)
{
 800fe2c:	715d                	addi	sp,sp,-80
 800fe2e:	c686                	sw	ra,76(sp)
 800fe30:	c4a2                	sw	s0,72(sp)
 800fe32:	0880                	addi	s0,sp,80
    QSPI_InitTypeDef spi_init_struct;
    /* deinitilize SPI and the parameters */
    QSPI_StructInit(&spi_init_struct);
 800fe34:	fb840793          	addi	a5,s0,-72
 800fe38:	853e                	mv	a0,a5
 800fe3a:	c7ef60ef          	jal	ra,80062b8 <QSPI_StructInit>
    /* QSPI1 parameter config */  /*Adjust the init sequence to prevent the "x" state */
    spi_init_struct.ProtolMode = QSPI_FMT_PROTO_SINGLE;
 800fe3e:	fe042023          	sw	zero,-32(s0)
    spi_init_struct.DataSize = QSPI_FMT_LEN_32B;
 800fe42:	002007b7          	lui	a5,0x200
 800fe46:	fef42423          	sw	a5,-24(s0)
    spi_init_struct.CPOL = QSPI_SCKMODE_CPOL_LOW;
 800fe4a:	fc042223          	sw	zero,-60(s0)
    spi_init_struct.CPHA = QSPI_SCKMODE_CPHA_EDGE1;
 800fe4e:	fc042423          	sw	zero,-56(s0)
    spi_init_struct.SCKDIV = QSPI_SCKDIV_PRESCALER_64;
 800fe52:	47fd                	li	a5,31
 800fe54:	faf42c23          	sw	a5,-72(s0)
    spi_init_struct.CSMode = QSPI_CSMODE_MODE_AUTO;
 800fe58:	fc042023          	sw	zero,-64(s0)
    spi_init_struct.Endian = QSPI_FMT_ENDIAN_MSB;
 800fe5c:	fe042223          	sw	zero,-28(s0)
    spi_init_struct.SSM = QSPI_CR_SSM_HARD;
 800fe60:	fc042623          	sw	zero,-52(s0)
    spi_init_struct.DevMode = QSPI_CR_MODE_MASTER;
 800fe64:	4785                	li	a5,1
 800fe66:	faf42e23          	sw	a5,-68(s0)
    QSPI_Init(QSPI1, &spi_init_struct);
 800fe6a:	fb840793          	addi	a5,s0,-72
 800fe6e:	85be                	mv	a1,a5
 800fe70:	14003537          	lui	a0,0x14003
 800fe74:	ae4f60ef          	jal	ra,8006158 <QSPI_Init>
}
 800fe78:	0001                	nop
 800fe7a:	40b6                	lw	ra,76(sp)
 800fe7c:	4426                	lw	s0,72(sp)
 800fe7e:	6161                	addi	sp,sp,80
 800fe80:	8082                	ret

0800fe82 <SPI2_Config>:


void SPI2_Config(void)
{
 800fe82:	715d                	addi	sp,sp,-80
 800fe84:	c686                	sw	ra,76(sp)
 800fe86:	c4a2                	sw	s0,72(sp)
 800fe88:	0880                	addi	s0,sp,80
    QSPI_InitTypeDef spi_init_struct;
    /* deinitilize SPI and the parameters */
    QSPI_StructInit(&spi_init_struct);
 800fe8a:	fb840793          	addi	a5,s0,-72
 800fe8e:	853e                	mv	a0,a5
 800fe90:	c28f60ef          	jal	ra,80062b8 <QSPI_StructInit>
    /* QSPI2 parameter config */  /*Adjust the init sequence to prevent the "x" state */
    spi_init_struct.ProtolMode = QSPI_FMT_PROTO_SINGLE;
 800fe94:	fe042023          	sw	zero,-32(s0)
    spi_init_struct.DataSize = QSPI_FMT_LEN_16B;
 800fe98:	001007b7          	lui	a5,0x100
 800fe9c:	fef42423          	sw	a5,-24(s0)
    spi_init_struct.CPOL = QSPI_SCKMODE_CPOL_HIGH;
 800fea0:	4789                	li	a5,2
 800fea2:	fcf42223          	sw	a5,-60(s0)
    spi_init_struct.CPHA = QSPI_SCKMODE_CPHA_EDGE2;
 800fea6:	4785                	li	a5,1
 800fea8:	fcf42423          	sw	a5,-56(s0)
    spi_init_struct.SCKDIV = QSPI_SCKDIV_PRESCALER_64;
 800feac:	47fd                	li	a5,31
 800feae:	faf42c23          	sw	a5,-72(s0)
    spi_init_struct.CSMode = QSPI_CSMODE_MODE_AUTO;
 800feb2:	fc042023          	sw	zero,-64(s0)
    spi_init_struct.Endian = QSPI_FMT_ENDIAN_MSB;
 800feb6:	fe042223          	sw	zero,-28(s0)
    spi_init_struct.SSM = QSPI_CR_SSM_HARD;
 800feba:	fc042623          	sw	zero,-52(s0)
    spi_init_struct.DevMode = QSPI_CR_MODE_MASTER; // | QSPI_CR_DMA_ENABLE;
 800febe:	4785                	li	a5,1
 800fec0:	faf42e23          	sw	a5,-68(s0)
    // spi_init_struct.Tx_DMA = QSPI_CR_DMA_TX_ENABLE;
    // spi_init_struct.Rx_DMA = QSPI_CR_DMA_RX_ENABLE;
    QSPI_Init(QSPI2, &spi_init_struct);
 800fec4:	fb840793          	addi	a5,s0,-72
 800fec8:	85be                	mv	a1,a5
 800feca:	18004537          	lui	a0,0x18004
 800fece:	a8af60ef          	jal	ra,8006158 <QSPI_Init>
}
 800fed2:	0001                	nop
 800fed4:	40b6                	lw	ra,76(sp)
 800fed6:	4426                	lw	s0,72(sp)
 800fed8:	6161                	addi	sp,sp,80
 800feda:	8082                	ret

0800fedc <SPI2_Dma_Enable>:

void SPI2_Dma_Enable(QSPI_TypeDef* QSPIx, uint32_t CrDma, uint32_t TxDma, uint32_t RxDma)
{
 800fedc:	7179                	addi	sp,sp,-48
 800fede:	d622                	sw	s0,44(sp)
 800fee0:	1800                	addi	s0,sp,48
 800fee2:	fca42e23          	sw	a0,-36(s0)
 800fee6:	fcb42c23          	sw	a1,-40(s0)
 800feea:	fcc42a23          	sw	a2,-44(s0)
 800feee:	fcd42823          	sw	a3,-48(s0)
    assert_param(IS_QSPI_ALL_PERIPH(QSPIx));
    assert_param(IS_QSPI_SPI_CR_DMA(CrDma));
    assert_param(IS_QSPI_SPI_CR_DMA_TX(TxDma));
    assert_param(IS_QSPI_SPI_CR_DMA_RX(RxDma));

    uint32_t reg_cr = 0U;
 800fef2:	fe042623          	sw	zero,-20(s0)

    /* Configure QSPIxMSTR bits and SSM bits according to  DevMode and  SSM value*/
    reg_cr = QSPIx->CR;
 800fef6:	fdc42783          	lw	a5,-36(s0)
 800fefa:	0847a783          	lw	a5,132(a5) # 100084 <__HEAP_SIZE+0xff884>
 800fefe:	fef42623          	sw	a5,-20(s0)
    reg_cr &= ~ (BITS(0,6));
 800ff02:	fec42783          	lw	a5,-20(s0)
 800ff06:	f807f793          	andi	a5,a5,-128
 800ff0a:	fef42623          	sw	a5,-20(s0)
    reg_cr |= ((QSPI_CR_MODE_MASTER | CrDma) | QSPI_CR_SSM_HARD | QSPI_CR_CSOE_ENABLE | QSPI_CR_CSI_OFF);
 800ff0e:	fd842703          	lw	a4,-40(s0)
 800ff12:	fec42783          	lw	a5,-20(s0)
 800ff16:	8fd9                	or	a5,a5,a4
 800ff18:	0197e793          	ori	a5,a5,25
 800ff1c:	fef42623          	sw	a5,-20(s0)
    reg_cr |= (TxDma | RxDma);
 800ff20:	fd442703          	lw	a4,-44(s0)
 800ff24:	fd042783          	lw	a5,-48(s0)
 800ff28:	8fd9                	or	a5,a5,a4
 800ff2a:	fec42703          	lw	a4,-20(s0)
 800ff2e:	8fd9                	or	a5,a5,a4
 800ff30:	fef42623          	sw	a5,-20(s0)
    QSPIx->CR = reg_cr;
 800ff34:	fdc42783          	lw	a5,-36(s0)
 800ff38:	fec42703          	lw	a4,-20(s0)
 800ff3c:	08e7a223          	sw	a4,132(a5)
}
 800ff40:	0001                	nop
 800ff42:	5432                	lw	s0,44(sp)
 800ff44:	6145                	addi	sp,sp,48
 800ff46:	8082                	ret

0800ff48 <TIMER_Config>:

/**
  * \brief configure the TIMER peripheral
  */
void TIMER_Config(void)
{
 800ff48:	1101                	addi	sp,sp,-32
 800ff4a:	ce06                	sw	ra,28(sp)
 800ff4c:	cc22                	sw	s0,24(sp)
 800ff4e:	1000                	addi	s0,sp,32
    Basic_TIMER_Init_TypeDef timer_initpara;

    /* initialize TIMER init parameter struct */
    Basic_Timer_StructParaInit(&timer_initpara);
 800ff50:	fe840793          	addi	a5,s0,-24
 800ff54:	853e                	mv	a0,a5
 800ff56:	e1ef50ef          	jal	ra,8005574 <Basic_Timer_StructParaInit>
    /* BASIC_TIMER0 configuration */

    timer_initpara.prescaler = TIMER_PRESCALER - 1;
 800ff5a:	47bd                	li	a5,15
 800ff5c:	fef42423          	sw	a5,-24(s0)
    timer_initpara.period = TIMER_AAR- 1;
 800ff60:	081197b7          	lui	a5,0x8119
 800ff64:	6f07d783          	lhu	a5,1776(a5) # 81196f0 <TIMER_AAR>
 800ff68:	17fd                	addi	a5,a5,-1
 800ff6a:	fef42623          	sw	a5,-20(s0)

    Basic_Timer_Init(BASIC_TIMER0, &timer_initpara);
 800ff6e:	fe840793          	addi	a5,s0,-24
 800ff72:	85be                	mv	a1,a5
 800ff74:	18007537          	lui	a0,0x18007
 800ff78:	e20f50ef          	jal	ra,8005598 <Basic_Timer_Init>

    Basic_Timer_InterruptEnable(BASIC_TIMER0, BASIC_TIMER_DIER_UIE);
 800ff7c:	4585                	li	a1,1
 800ff7e:	18007537          	lui	a0,0x18007
 800ff82:	e96f50ef          	jal	ra,8005618 <Basic_Timer_InterruptEnable>
    Basic_Timer_Enable(BASIC_TIMER0);
 800ff86:	18007537          	lui	a0,0x18007
 800ff8a:	e4cf50ef          	jal	ra,80055d6 <Basic_Timer_Enable>
}
 800ff8e:	0001                	nop
 800ff90:	40f2                	lw	ra,28(sp)
 800ff92:	4462                	lw	s0,24(sp)
 800ff94:	6105                	addi	sp,sp,32
 800ff96:	8082                	ret

0800ff98 <iomux_config>:


void iomux_config(void)
{
 800ff98:	1141                	addi	sp,sp,-16
 800ff9a:	c606                	sw	ra,12(sp)
 800ff9c:	c422                	sw	s0,8(sp)
 800ff9e:	0800                	addi	s0,sp,16
	// for QSPI1
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_SCK_IOF_OVAL, QSPI1_SCK_PAD_SEL, QSPI1_SCK_HS_SEL, 0, 0);
 800ffa0:	4781                	li	a5,0
 800ffa2:	4701                	li	a4,0
 800ffa4:	4685                	li	a3,1
 800ffa6:	4601                	li	a2,0
 800ffa8:	4581                	li	a1,0
 800ffaa:	1c000537          	lui	a0,0x1c000
 800ffae:	ef6f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_CS_0_IOF_OVAL, QSPI1_CS_0_PAD_SEL, QSPI1_CS_0_HS_SEL, 0, 0);
 800ffb2:	4781                	li	a5,0
 800ffb4:	4701                	li	a4,0
 800ffb6:	4685                	li	a3,1
 800ffb8:	4605                	li	a2,1
 800ffba:	4585                	li	a1,1
 800ffbc:	1c000537          	lui	a0,0x1c000
 800ffc0:	ee4f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_0_IOF_IVAL, QSPI1_DQ_0_PAD_SEL, QSPI1_DQ_0_HS_SEL, 0, 0);
 800ffc4:	4781                	li	a5,0
 800ffc6:	4701                	li	a4,0
 800ffc8:	4685                	li	a3,1
 800ffca:	4609                	li	a2,2
 800ffcc:	4589                	li	a1,2
 800ffce:	1c000537          	lui	a0,0x1c000
 800ffd2:	fbaf50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_0_IOF_OVAL, QSPI1_DQ_0_PAD_SEL, QSPI1_DQ_0_HS_SEL, 0, 0);
 800ffd6:	4781                	li	a5,0
 800ffd8:	4701                	li	a4,0
 800ffda:	4685                	li	a3,1
 800ffdc:	4609                	li	a2,2
 800ffde:	4589                	li	a1,2
 800ffe0:	1c000537          	lui	a0,0x1c000
 800ffe4:	ec0f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_1_IOF_IVAL, QSPI1_DQ_1_PAD_SEL, QSPI1_DQ_1_HS_SEL, 0, 0);
 800ffe8:	4781                	li	a5,0
 800ffea:	4701                	li	a4,0
 800ffec:	4685                	li	a3,1
 800ffee:	460d                	li	a2,3
 800fff0:	458d                	li	a1,3
 800fff2:	1c000537          	lui	a0,0x1c000
 800fff6:	f96f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_1_IOF_OVAL, QSPI1_DQ_1_PAD_SEL, QSPI1_DQ_1_HS_SEL, 0, 0);
 800fffa:	4781                	li	a5,0
 800fffc:	4701                	li	a4,0
 800fffe:	4685                	li	a3,1
 8010000:	460d                	li	a2,3
 8010002:	458d                	li	a1,3
 8010004:	1c000537          	lui	a0,0x1c000
 8010008:	e9cf50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_2_IOF_IVAL, QSPI1_DQ_2_PAD_SEL, QSPI1_DQ_2_HS_SEL, 0, 0);
 801000c:	4781                	li	a5,0
 801000e:	4701                	li	a4,0
 8010010:	4685                	li	a3,1
 8010012:	4611                	li	a2,4
 8010014:	4591                	li	a1,4
 8010016:	1c000537          	lui	a0,0x1c000
 801001a:	f72f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_2_IOF_OVAL, QSPI1_DQ_2_PAD_SEL, QSPI1_DQ_2_HS_SEL, 0, 0);
 801001e:	4781                	li	a5,0
 8010020:	4701                	li	a4,0
 8010022:	4685                	li	a3,1
 8010024:	4611                	li	a2,4
 8010026:	4591                	li	a1,4
 8010028:	1c000537          	lui	a0,0x1c000
 801002c:	e78f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI1_DQ_3_IOF_IVAL, QSPI1_DQ_3_PAD_SEL, QSPI1_DQ_3_HS_SEL, 0, 0);
 8010030:	4781                	li	a5,0
 8010032:	4701                	li	a4,0
 8010034:	4685                	li	a3,1
 8010036:	4615                	li	a2,5
 8010038:	4595                	li	a1,5
 801003a:	1c000537          	lui	a0,0x1c000
 801003e:	f4ef50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI1_DQ_3_IOF_OVAL, QSPI1_DQ_3_PAD_SEL, QSPI1_DQ_3_HS_SEL, 0, 0);
 8010042:	4781                	li	a5,0
 8010044:	4701                	li	a4,0
 8010046:	4685                	li	a3,1
 8010048:	4615                	li	a2,5
 801004a:	4595                	li	a1,5
 801004c:	1c000537          	lui	a0,0x1c000
 8010050:	e54f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for QSPI2
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_SCK_IOF_OVAL, QSPI2_SCK_PAD_SEL, QSPI2_SCK_HS_SEL, 0, 0);
 8010054:	4781                	li	a5,0
 8010056:	4701                	li	a4,0
 8010058:	4685                	li	a3,1
 801005a:	4659                	li	a2,22
 801005c:	45d9                	li	a1,22
 801005e:	1c000537          	lui	a0,0x1c000
 8010062:	e42f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>
    // iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_CS_0_IOF_IVAL, QSPI2_CS_0_PAD_SEL, QSPI2_CS_0_HS_SEL, 0, 0);
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_CS_0_IOF_OVAL, QSPI2_CS_0_PAD_SEL, QSPI2_CS_0_HS_SEL, 0, 0);
 8010066:	4781                	li	a5,0
 8010068:	4701                	li	a4,0
 801006a:	4685                	li	a3,1
 801006c:	465d                	li	a2,23
 801006e:	45dd                	li	a1,23
 8010070:	1c000537          	lui	a0,0x1c000
 8010074:	e30f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_0_IOF_IVAL, QSPI2_DQ_0_PAD_SEL, QSPI2_DQ_0_HS_SEL, 0, 0);
 8010078:	4781                	li	a5,0
 801007a:	4701                	li	a4,0
 801007c:	4685                	li	a3,1
 801007e:	4661                	li	a2,24
 8010080:	45e1                	li	a1,24
 8010082:	1c000537          	lui	a0,0x1c000
 8010086:	f06f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_0_IOF_OVAL, QSPI2_DQ_0_PAD_SEL, QSPI2_DQ_0_HS_SEL, 0, 0);
 801008a:	4781                	li	a5,0
 801008c:	4701                	li	a4,0
 801008e:	4685                	li	a3,1
 8010090:	4661                	li	a2,24
 8010092:	45e1                	li	a1,24
 8010094:	1c000537          	lui	a0,0x1c000
 8010098:	e0cf50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_1_IOF_IVAL, QSPI2_DQ_1_PAD_SEL, QSPI2_DQ_1_HS_SEL, 0, 0);
 801009c:	4781                	li	a5,0
 801009e:	4701                	li	a4,0
 80100a0:	4685                	li	a3,1
 80100a2:	4665                	li	a2,25
 80100a4:	45e5                	li	a1,25
 80100a6:	1c000537          	lui	a0,0x1c000
 80100aa:	ee2f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_1_IOF_OVAL, QSPI2_DQ_1_PAD_SEL, QSPI2_DQ_1_HS_SEL, 0, 0);
 80100ae:	4781                	li	a5,0
 80100b0:	4701                	li	a4,0
 80100b2:	4685                	li	a3,1
 80100b4:	4665                	li	a2,25
 80100b6:	45e5                	li	a1,25
 80100b8:	1c000537          	lui	a0,0x1c000
 80100bc:	de8f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_2_IOF_IVAL, QSPI2_DQ_2_PAD_SEL, QSPI2_DQ_2_HS_SEL, 0, 0);
 80100c0:	4781                	li	a5,0
 80100c2:	4701                	li	a4,0
 80100c4:	4685                	li	a3,1
 80100c6:	4669                	li	a2,26
 80100c8:	45e9                	li	a1,26
 80100ca:	1c000537          	lui	a0,0x1c000
 80100ce:	ebef50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_2_IOF_OVAL, QSPI2_DQ_2_PAD_SEL, QSPI2_DQ_2_HS_SEL, 0, 0);
 80100d2:	4781                	li	a5,0
 80100d4:	4701                	li	a4,0
 80100d6:	4685                	li	a3,1
 80100d8:	4669                	li	a2,26
 80100da:	45e9                	li	a1,26
 80100dc:	1c000537          	lui	a0,0x1c000
 80100e0:	dc4f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    iomux_ls_iof_ival_cfg(IOMUX_BASE, QSPI2_DQ_3_IOF_IVAL, QSPI2_DQ_3_PAD_SEL, QSPI2_DQ_3_HS_SEL, 0, 0);
 80100e4:	4781                	li	a5,0
 80100e6:	4701                	li	a4,0
 80100e8:	4685                	li	a3,1
 80100ea:	466d                	li	a2,27
 80100ec:	45ed                	li	a1,27
 80100ee:	1c000537          	lui	a0,0x1c000
 80100f2:	e9af50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE, QSPI2_DQ_3_IOF_OVAL, QSPI2_DQ_3_PAD_SEL, QSPI2_DQ_3_HS_SEL, 0, 0);
 80100f6:	4781                	li	a5,0
 80100f8:	4701                	li	a4,0
 80100fa:	4685                	li	a3,1
 80100fc:	466d                	li	a2,27
 80100fe:	45ed                	li	a1,27
 8010100:	1c000537          	lui	a0,0x1c000
 8010104:	da0f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for spi_cs of BMM
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_1_IOF_IVAL,LGPIO0_IO_PORT_PINS_1_PAD_SEL,LGPIO0_IO_PORT_PINS_1_HS_SEL,0,0);
 8010108:	4781                	li	a5,0
 801010a:	4701                	li	a4,0
 801010c:	4681                	li	a3,0
 801010e:	4639                	li	a2,14
 8010110:	45ad                	li	a1,11
 8010112:	1c000537          	lui	a0,0x1c000
 8010116:	e76f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_1_IOF_OVAL,LGPIO0_IO_PORT_PINS_1_PAD_SEL,LGPIO0_IO_PORT_PINS_1_HS_SEL,0,0);
 801011a:	4781                	li	a5,0
 801011c:	4701                	li	a4,0
 801011e:	4681                	li	a3,0
 8010120:	4639                	li	a2,14
 8010122:	45ad                	li	a1,11
 8010124:	1c000537          	lui	a0,0x1c000
 8010128:	d7cf50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for BMM DRY
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_2_IOF_IVAL,LGPIO0_IO_PORT_PINS_2_PAD_SEL,LGPIO0_IO_PORT_PINS_2_HS_SEL,0,0);
 801012c:	4781                	li	a5,0
 801012e:	4701                	li	a4,0
 8010130:	4681                	li	a3,0
 8010132:	463d                	li	a2,15
 8010134:	45b1                	li	a1,12
 8010136:	1c000537          	lui	a0,0x1c000
 801013a:	e52f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_2_IOF_OVAL,LGPIO0_IO_PORT_PINS_2_PAD_SEL,LGPIO0_IO_PORT_PINS_2_HS_SEL,0,0);
 801013e:	4781                	li	a5,0
 8010140:	4701                	li	a4,0
 8010142:	4681                	li	a3,0
 8010144:	463d                	li	a2,15
 8010146:	45b1                	li	a1,12
 8010148:	1c000537          	lui	a0,0x1c000
 801014c:	d58f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for spi_cs of BMP
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_4_IOF_IVAL,LGPIO0_IO_PORT_PINS_4_PAD_SEL,LGPIO0_IO_PORT_PINS_4_HS_SEL,0,0);
 8010150:	4781                	li	a5,0
 8010152:	4701                	li	a4,0
 8010154:	4681                	li	a3,0
 8010156:	4639                	li	a2,14
 8010158:	45b9                	li	a1,14
 801015a:	1c000537          	lui	a0,0x1c000
 801015e:	e2ef50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_4_IOF_OVAL,LGPIO0_IO_PORT_PINS_4_PAD_SEL,LGPIO0_IO_PORT_PINS_4_HS_SEL,0,0);
 8010162:	4781                	li	a5,0
 8010164:	4701                	li	a4,0
 8010166:	4681                	li	a3,0
 8010168:	4639                	li	a2,14
 801016a:	45b9                	li	a1,14
 801016c:	1c000537          	lui	a0,0x1c000
 8010170:	d34f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for spi_cs of IMU
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_5_IOF_IVAL,LGPIO0_IO_PORT_PINS_5_PAD_SEL,LGPIO0_IO_PORT_PINS_5_HS_SEL,0,0);
 8010174:	4781                	li	a5,0
 8010176:	4701                	li	a4,0
 8010178:	4681                	li	a3,0
 801017a:	463d                	li	a2,15
 801017c:	45bd                	li	a1,15
 801017e:	1c000537          	lui	a0,0x1c000
 8010182:	e0af50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_5_IOF_OVAL,LGPIO0_IO_PORT_PINS_5_PAD_SEL,LGPIO0_IO_PORT_PINS_5_HS_SEL,0,0);
 8010186:	4781                	li	a5,0
 8010188:	4701                	li	a4,0
 801018a:	4681                	li	a3,0
 801018c:	463d                	li	a2,15
 801018e:	45bd                	li	a1,15
 8010190:	1c000537          	lui	a0,0x1c000
 8010194:	d10f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for IMU RST
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_7_IOF_IVAL,LGPIO0_IO_PORT_PINS_7_PAD_SEL,LGPIO0_IO_PORT_PINS_7_HS_SEL,0,0);
 8010198:	4781                	li	a5,0
 801019a:	4701                	li	a4,0
 801019c:	4681                	li	a3,0
 801019e:	4645                	li	a2,17
 80101a0:	45c5                	li	a1,17
 80101a2:	1c000537          	lui	a0,0x1c000
 80101a6:	de6f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
    iomux_ls_iof_oval_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_7_IOF_OVAL,LGPIO0_IO_PORT_PINS_7_PAD_SEL,LGPIO0_IO_PORT_PINS_7_HS_SEL,0,0);
 80101aa:	4781                	li	a5,0
 80101ac:	4701                	li	a4,0
 80101ae:	4681                	li	a3,0
 80101b0:	4645                	li	a2,17
 80101b2:	45c5                	li	a1,17
 80101b4:	1c000537          	lui	a0,0x1c000
 80101b8:	cecf50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>

    // for IMU DRDY
    iomux_ls_iof_ival_cfg(IOMUX_BASE,LGPIO0_IO_PORT_PINS_6_IOF_IVAL,LGPIO0_IO_PORT_PINS_6_PAD_SEL,LGPIO0_IO_PORT_PINS_6_HS_SEL,0,0);
 80101bc:	4781                	li	a5,0
 80101be:	4701                	li	a4,0
 80101c0:	4681                	li	a3,0
 80101c2:	4641                	li	a2,16
 80101c4:	45c1                	li	a1,16
 80101c6:	1c000537          	lui	a0,0x1c000
 80101ca:	dc2f50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>


    // for USART1
    iomux_ls_iof_oval_cfg(IOMUX_BASE,USART1_TX_IOF_OVAL,USART1_TX_PAD_SEL,USART1_TX_HS_SEL,0,0);
 80101ce:	4781                	li	a5,0
 80101d0:	4701                	li	a4,0
 80101d2:	4685                	li	a3,1
 80101d4:	461d                	li	a2,7
 80101d6:	459d                	li	a1,7
 80101d8:	1c000537          	lui	a0,0x1c000
 80101dc:	cc8f50ef          	jal	ra,80056a4 <iomux_ls_iof_oval_cfg>
    iomux_ls_iof_ival_cfg(IOMUX_BASE,USART1_RX_IOF_IVAL,USART1_RX_PAD_SEL,USART1_RX_HS_SEL,0,0);
 80101e0:	4781                	li	a5,0
 80101e2:	4701                	li	a4,0
 80101e4:	4685                	li	a3,1
 80101e6:	4619                	li	a2,6
 80101e8:	4599                	li	a1,6
 80101ea:	1c000537          	lui	a0,0x1c000
 80101ee:	d9ef50ef          	jal	ra,800578c <iomux_ls_iof_ival_cfg>
}
 80101f2:	0001                	nop
 80101f4:	40b2                	lw	ra,12(sp)
 80101f6:	4422                	lw	s0,8(sp)
 80101f8:	0141                	addi	sp,sp,16
 80101fa:	8082                	ret

080101fc <USART1_config>:





void USART1_config(void){
 80101fc:	715d                	addi	sp,sp,-80
 80101fe:	c686                	sw	ra,76(sp)
 8010200:	c4a2                	sw	s0,72(sp)
 8010202:	0880                	addi	s0,sp,80
    USART_InitTypeDef usart_init_t = {0};
 8010204:	fa042c23          	sw	zero,-72(s0)
 8010208:	fa042e23          	sw	zero,-68(s0)
 801020c:	fc042023          	sw	zero,-64(s0)
 8010210:	fc042223          	sw	zero,-60(s0)
 8010214:	fc042423          	sw	zero,-56(s0)
 8010218:	fc042623          	sw	zero,-52(s0)
 801021c:	fc042823          	sw	zero,-48(s0)
 8010220:	fc042a23          	sw	zero,-44(s0)
 8010224:	fc042c23          	sw	zero,-40(s0)
 8010228:	fc042e23          	sw	zero,-36(s0)
 801022c:	fe042023          	sw	zero,-32(s0)
 8010230:	fe042223          	sw	zero,-28(s0)
 8010234:	fe042423          	sw	zero,-24(s0)
 8010238:	fe042623          	sw	zero,-20(s0)
    USART_StructInit(&usart_init_t);
 801023c:	fb840793          	addi	a5,s0,-72
 8010240:	853e                	mv	a0,a5
 8010242:	e9af60ef          	jal	ra,80068dc <USART_StructInit>
    usart_init_t.USART_BaudRate = 921600;//921600;//115200;
 8010246:	000e17b7          	lui	a5,0xe1
 801024a:	faf42c23          	sw	a5,-72(s0)
    usart_init_t.USART_WordLength = USART_SETUP_BIT_LENGTH_8;
 801024e:	03000793          	li	a5,48
 8010252:	faf42e23          	sw	a5,-68(s0)
    usart_init_t.USART_StopBits = USART_TXCTRL_CFG_STOP_BIT_1BIT;
 8010256:	4789                	li	a5,2
 8010258:	fcf42023          	sw	a5,-64(s0)
    usart_init_t.USART_TX_CTL = USART_TXCTRL_TXEN_ENABLE;   // DMA
 801025c:	4785                	li	a5,1
 801025e:	fcf42423          	sw	a5,-56(s0)
    usart_init_t.USART_RX_CTL = USART_RXCTRL_RXEN_ENABLE;   //
 8010262:	4785                	li	a5,1
 8010264:	fcf42623          	sw	a5,-52(s0)
    usart_init_t.USART_Parity = USART_SETUP_PARITY_EN_DISABLE;
 8010268:	fc042223          	sw	zero,-60(s0)
    usart_init_t.USART_HardwareFlowControl = USART_SETUP_RTSE_DISABLE | USART_SETUP_CTSE_DISABLE;
 801026c:	fc042823          	sw	zero,-48(s0)
    usart_init_t.USART_RX_IDLE_Timeout = 0xFF;
 8010270:	0ff00793          	li	a5,255
 8010274:	fcf42a23          	sw	a5,-44(s0)
    usart_init_t.USART_RX_WM_Timeout = 0xFF;
 8010278:	0ff00793          	li	a5,255
 801027c:	fcf42c23          	sw	a5,-40(s0)
    usart_init_t.USART_TX_Data_Size = USART_TX_DATASIZE_NUM_BYTE;
 8010280:	fc042e23          	sw	zero,-36(s0)
    usart_init_t.USART_RX_Data_Size = USART_RX_DATASIZE_NUM_BYTE;
 8010284:	fe042023          	sw	zero,-32(s0)
    usart_init_t.USART_DMA_EN = USART_SETUP_DMA_EN_ENABLE;
 8010288:	67a1                	lui	a5,0x8
 801028a:	fef42223          	sw	a5,-28(s0)
    usart_init_t.USART_RX_DMA_EN = USART_SETUP_RX_DMA_EN_ENABLE;
 801028e:	001007b7          	lui	a5,0x100
 8010292:	fef42423          	sw	a5,-24(s0)
    USART_Init(USART1, &usart_init_t);
 8010296:	fb840793          	addi	a5,s0,-72
 801029a:	85be                	mv	a1,a5
 801029c:	18001537          	lui	a0,0x18001
 80102a0:	bcef60ef          	jal	ra,800666e <USART_Init>
}
 80102a4:	0001                	nop
 80102a6:	40b6                	lw	ra,76(sp)
 80102a8:	4426                	lw	s0,72(sp)
 80102aa:	6161                	addi	sp,sp,80
 80102ac:	8082                	ret

080102ae <UDMA_USART1_TX>:
//    UDMA_PAM2MStruct.UDMA_Mode = PA2M_MODE_NORMAL;
//    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_TX;
//    UDMA_PAM2M_Init(USART1_USART_DMA_TX_DMA_CH, &UDMA_PAM2MStruct);
//}

void UDMA_USART1_TX(uint32_t size, uint8_t *addr){
 80102ae:	1101                	addi	sp,sp,-32
 80102b0:	ce06                	sw	ra,28(sp)
 80102b2:	cc22                	sw	s0,24(sp)
 80102b4:	1000                	addi	s0,sp,32
 80102b6:	fea42623          	sw	a0,-20(s0)
 80102ba:	feb42423          	sw	a1,-24(s0)
    UDMA_PAM2MStruct.UDMA_TransEn = PA2M_TRANS_ENABLE;
 80102be:	0812a7b7          	lui	a5,0x812a
 80102c2:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80102c6:	4705                	li	a4,1
 80102c8:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct.UDMA_DstBaseAddr = ADDR32(&(USART1->TXDATA));
 80102ca:	0812a7b7          	lui	a5,0x812a
 80102ce:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80102d2:	18001737          	lui	a4,0x18001
 80102d6:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct.UDMA_SrcBaseAddr = ADDR32(addr);
 80102d8:	fe842703          	lw	a4,-24(s0)
 80102dc:	0812a7b7          	lui	a5,0x812a
 80102e0:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80102e4:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct.UDMA_BufferSize = size;
 80102e6:	0812a7b7          	lui	a5,0x812a
 80102ea:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80102ee:	fec42703          	lw	a4,-20(s0)
 80102f2:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct.UDMA_DstInc = PA2M_MDNA_DISABLE;
 80102f4:	0812a7b7          	lui	a5,0x812a
 80102f8:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80102fc:	6705                	lui	a4,0x1
 80102fe:	cbd8                	sw	a4,20(a5)
    UDMA_PAM2MStruct.UDMA_SrcInc = PA2M_MSNA_ENABLE;
 8010300:	0812a7b7          	lui	a5,0x812a
 8010304:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010308:	0007ac23          	sw	zero,24(a5)
    UDMA_PAM2MStruct.UDMA_Width = PA2M_MDWIDTH_8BIT;
 801030c:	0812a7b7          	lui	a5,0x812a
 8010310:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010314:	0007ae23          	sw	zero,28(a5)
    UDMA_PAM2MStruct.UDMA_Mode = PA2M_MODE_NORMAL;
 8010318:	0812a7b7          	lui	a5,0x812a
 801031c:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010320:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_TX;
 8010324:	0812a7b7          	lui	a5,0x812a
 8010328:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 801032c:	4709                	li	a4,2
 801032e:	c7d8                	sw	a4,12(a5)
    UDMA_PAM2M_Init(USART1_USART_DMA_TX_DMA_CH, &UDMA_PAM2MStruct);
 8010330:	0812a7b7          	lui	a5,0x812a
 8010334:	b2c78593          	addi	a1,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010338:	180207b7          	lui	a5,0x18020
 801033c:	41878513          	addi	a0,a5,1048 # 18020418 <_sp+0xfee0418>
 8010340:	cd7f50ef          	jal	ra,8006016 <UDMA_PAM2M_Init>
}
 8010344:	0001                	nop
 8010346:	40f2                	lw	ra,28(sp)
 8010348:	4462                	lw	s0,24(sp)
 801034a:	6105                	addi	sp,sp,32
 801034c:	8082                	ret

0801034e <UDMA_USART1_RX>:
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_RX;
    UDMA_PAM2M_Init(USART1_USART_DMA_RX_DMA_CH, &UDMA_PAM2MStruct);
}

void UDMA_USART1_RX( uint8_t *addr )
{
 801034e:	1101                	addi	sp,sp,-32
 8010350:	ce06                	sw	ra,28(sp)
 8010352:	cc22                	sw	s0,24(sp)
 8010354:	1000                	addi	s0,sp,32
 8010356:	fea42623          	sw	a0,-20(s0)
    UDMA_PAM2MStruct.UDMA_TransEn = PA2M_TRANS_ENABLE;
 801035a:	0812a7b7          	lui	a5,0x812a
 801035e:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010362:	4705                	li	a4,1
 8010364:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct.UDMA_DstBaseAddr = ADDR32(addr);
 8010366:	fec42703          	lw	a4,-20(s0)
 801036a:	0812a7b7          	lui	a5,0x812a
 801036e:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010372:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct.UDMA_SrcBaseAddr = ADDR32(&(USART1->RXDATA));
 8010374:	0812a7b7          	lui	a5,0x812a
 8010378:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 801037c:	18001737          	lui	a4,0x18001
 8010380:	0711                	addi	a4,a4,4
 8010382:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct.UDMA_BufferSize = UART_RX_DMA_BUFF_SIZE;
 8010384:	0812a7b7          	lui	a5,0x812a
 8010388:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 801038c:	6705                	lui	a4,0x1
 801038e:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct.UDMA_DstInc = PA2M_MDNA_ENABLE;
 8010390:	0812a7b7          	lui	a5,0x812a
 8010394:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010398:	0007aa23          	sw	zero,20(a5)
    UDMA_PAM2MStruct.UDMA_SrcInc = PA2M_MSNA_DISABLE;
 801039c:	0812a7b7          	lui	a5,0x812a
 80103a0:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80103a4:	6709                	lui	a4,0x2
 80103a6:	cf98                	sw	a4,24(a5)
    UDMA_PAM2MStruct.UDMA_Width = PA2M_MDWIDTH_8BIT;
 80103a8:	0812a7b7          	lui	a5,0x812a
 80103ac:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80103b0:	0007ae23          	sw	zero,28(a5)
    UDMA_PAM2MStruct.UDMA_Mode = PA2M_MODE_NORMAL;
 80103b4:	0812a7b7          	lui	a5,0x812a
 80103b8:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80103bc:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_RX;
 80103c0:	0812a7b7          	lui	a5,0x812a
 80103c4:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80103c8:	4709                	li	a4,2
 80103ca:	c7d8                	sw	a4,12(a5)
    UDMA_PAM2M_Init(USART1_USART_DMA_RX_DMA_CH, &UDMA_PAM2MStruct);
 80103cc:	0812a7b7          	lui	a5,0x812a
 80103d0:	b2c78593          	addi	a1,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80103d4:	180207b7          	lui	a5,0x18020
 80103d8:	43078513          	addi	a0,a5,1072 # 18020430 <_sp+0xfee0430>
 80103dc:	c3bf50ef          	jal	ra,8006016 <UDMA_PAM2M_Init>
}
 80103e0:	0001                	nop
 80103e2:	40f2                	lw	ra,28(sp)
 80103e4:	4462                	lw	s0,24(sp)
 80103e6:	6105                	addi	sp,sp,32
 80103e8:	8082                	ret

080103ea <DMA_Stop>:


void DMA_Stop(UDMA_PA_CHxCfg_TypeDef* UDMAy_CHannelx)
{
 80103ea:	1101                	addi	sp,sp,-32
 80103ec:	ce06                	sw	ra,28(sp)
 80103ee:	cc22                	sw	s0,24(sp)
 80103f0:	1000                	addi	s0,sp,32
 80103f2:	fea42623          	sw	a0,-20(s0)
    UDMA_PAM2MStruct.UDMA_TransEn = PA2M_TRANS_DISABLE;
 80103f6:	0812a7b7          	lui	a5,0x812a
 80103fa:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 80103fe:	0007a023          	sw	zero,0(a5)
    UDMA_PAM2MStruct.UDMA_PER_SEL = UDMA_SEL_USART1_USART_DMA_RX;
 8010402:	0812a7b7          	lui	a5,0x812a
 8010406:	b2c78793          	addi	a5,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 801040a:	4709                	li	a4,2
 801040c:	c7d8                	sw	a4,12(a5)
    UDMA_PAM2M_Init(UDMAy_CHannelx, &UDMA_PAM2MStruct);
 801040e:	0812a7b7          	lui	a5,0x812a
 8010412:	b2c78593          	addi	a1,a5,-1236 # 8129b2c <UDMA_PAM2MStruct>
 8010416:	fec42503          	lw	a0,-20(s0)
 801041a:	bfdf50ef          	jal	ra,8006016 <UDMA_PAM2M_Init>
}
 801041e:	0001                	nop
 8010420:	40f2                	lw	ra,28(sp)
 8010422:	4462                	lw	s0,24(sp)
 8010424:	6105                	addi	sp,sp,32
 8010426:	8082                	ret

08010428 <DMA_Get_Counter>:




uint32_t DMA_Get_Counter(UDMA_PA_CHxCfg_TypeDef* UDMAy_CHannelx)
{
 8010428:	1101                	addi	sp,sp,-32
 801042a:	ce22                	sw	s0,28(sp)
 801042c:	1000                	addi	s0,sp,32
 801042e:	fea42623          	sw	a0,-20(s0)
    return UDMAy_CHannelx->MSIZE;
 8010432:	fec42783          	lw	a5,-20(s0)
 8010436:	47dc                	lw	a5,12(a5)
}
 8010438:	853e                	mv	a0,a5
 801043a:	4472                	lw	s0,28(sp)
 801043c:	6105                	addi	sp,sp,32
 801043e:	8082                	ret

08010440 <UDMA_QSPI2_TX>:



void UDMA_QSPI2_TX(uint32_t size, uint16_t *addr)
{
 8010440:	1101                	addi	sp,sp,-32
 8010442:	ce06                	sw	ra,28(sp)
 8010444:	cc22                	sw	s0,24(sp)
 8010446:	1000                	addi	s0,sp,32
 8010448:	fea42623          	sw	a0,-20(s0)
 801044c:	feb42423          	sw	a1,-24(s0)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_TransEn = PA2M_TRANS_ENABLE;
 8010450:	0812a7b7          	lui	a5,0x812a
 8010454:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 8010458:	4705                	li	a4,1
 801045a:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_DstBaseAddr = ADDR32(&(QSPI2->TXDATA));
 801045c:	0812a7b7          	lui	a5,0x812a
 8010460:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 8010464:	18004737          	lui	a4,0x18004
 8010468:	04870713          	addi	a4,a4,72 # 18004048 <_sp+0xfec4048>
 801046c:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_SrcBaseAddr = ADDR32(addr);
 801046e:	fe842703          	lw	a4,-24(s0)
 8010472:	0812a7b7          	lui	a5,0x812a
 8010476:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 801047a:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_BufferSize = size * 2;
 801047c:	fec42783          	lw	a5,-20(s0)
 8010480:	00179713          	slli	a4,a5,0x1
 8010484:	0812a7b7          	lui	a5,0x812a
 8010488:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 801048c:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_DstInc = PA2M_MDNA_DISABLE;
 801048e:	0812a7b7          	lui	a5,0x812a
 8010492:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 8010496:	6705                	lui	a4,0x1
 8010498:	cbd8                	sw	a4,20(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_SrcInc = PA2M_MSNA_ENABLE;
 801049a:	0812a7b7          	lui	a5,0x812a
 801049e:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 80104a2:	0007ac23          	sw	zero,24(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_Width = PA2M_MDWIDTH_16BIT;
 80104a6:	0812a7b7          	lui	a5,0x812a
 80104aa:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 80104ae:	6741                	lui	a4,0x10
 80104b0:	cfd8                	sw	a4,28(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_Mode = PA2M_MODE_NORMAL;
 80104b2:	0812a7b7          	lui	a5,0x812a
 80104b6:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 80104ba:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct_QSPI2_Tx.UDMA_PER_SEL = UDMA_SEL_QSPI2_TX_DMA;
 80104be:	0812a7b7          	lui	a5,0x812a
 80104c2:	b5878793          	addi	a5,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 80104c6:	0007a623          	sw	zero,12(a5)
    UDMA_PAM2M_Init(QSPI2_TX_DMA_DMA_CH, &UDMA_PAM2MStruct_QSPI2_Tx);
 80104ca:	0812a7b7          	lui	a5,0x812a
 80104ce:	b5878593          	addi	a1,a5,-1192 # 8129b58 <UDMA_PAM2MStruct_QSPI2_Tx>
 80104d2:	180207b7          	lui	a5,0x18020
 80104d6:	4a878513          	addi	a0,a5,1192 # 180204a8 <_sp+0xfee04a8>
 80104da:	b3df50ef          	jal	ra,8006016 <UDMA_PAM2M_Init>
}
 80104de:	0001                	nop
 80104e0:	40f2                	lw	ra,28(sp)
 80104e2:	4462                	lw	s0,24(sp)
 80104e4:	6105                	addi	sp,sp,32
 80104e6:	8082                	ret

080104e8 <UDMA_QSPI2_RX>:

void UDMA_QSPI2_RX(uint32_t size, uint16_t *addr)
{
 80104e8:	1101                	addi	sp,sp,-32
 80104ea:	ce06                	sw	ra,28(sp)
 80104ec:	cc22                	sw	s0,24(sp)
 80104ee:	1000                	addi	s0,sp,32
 80104f0:	fea42623          	sw	a0,-20(s0)
 80104f4:	feb42423          	sw	a1,-24(s0)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_TransEn = PA2M_TRANS_ENABLE;
 80104f8:	0812a7b7          	lui	a5,0x812a
 80104fc:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010500:	4705                	li	a4,1
 8010502:	c398                	sw	a4,0(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_DstBaseAddr = ADDR32(addr);
 8010504:	fe842703          	lw	a4,-24(s0)
 8010508:	0812a7b7          	lui	a5,0x812a
 801050c:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010510:	c3d8                	sw	a4,4(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_SrcBaseAddr = ADDR32(&(QSPI2->RXDATA));
 8010512:	0812a7b7          	lui	a5,0x812a
 8010516:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 801051a:	18004737          	lui	a4,0x18004
 801051e:	04c70713          	addi	a4,a4,76 # 1800404c <_sp+0xfec404c>
 8010522:	c798                	sw	a4,8(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_BufferSize = size * 2;
 8010524:	fec42783          	lw	a5,-20(s0)
 8010528:	00179713          	slli	a4,a5,0x1
 801052c:	0812a7b7          	lui	a5,0x812a
 8010530:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010534:	cb98                	sw	a4,16(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_DstInc = PA2M_MDNA_ENABLE;
 8010536:	0812a7b7          	lui	a5,0x812a
 801053a:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 801053e:	0007aa23          	sw	zero,20(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_SrcInc = PA2M_MSNA_DISABLE;
 8010542:	0812a7b7          	lui	a5,0x812a
 8010546:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 801054a:	6709                	lui	a4,0x2
 801054c:	cf98                	sw	a4,24(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_Width = PA2M_MDWIDTH_16BIT;
 801054e:	0812a7b7          	lui	a5,0x812a
 8010552:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010556:	6741                	lui	a4,0x10
 8010558:	cfd8                	sw	a4,28(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_Mode = PA2M_MODE_NORMAL;
 801055a:	0812a7b7          	lui	a5,0x812a
 801055e:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 8010562:	0207a023          	sw	zero,32(a5)
    UDMA_PAM2MStruct_QSPI2_Rx.UDMA_PER_SEL = UDMA_SEL_QSPI2_RX_DMA;
 8010566:	0812a7b7          	lui	a5,0x812a
 801056a:	b8478793          	addi	a5,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 801056e:	0007a623          	sw	zero,12(a5)
    UDMA_PAM2M_Init(QSPI2_RX_DMA_DMA_CH, &UDMA_PAM2MStruct_QSPI2_Rx);
 8010572:	0812a7b7          	lui	a5,0x812a
 8010576:	b8478593          	addi	a1,a5,-1148 # 8129b84 <UDMA_PAM2MStruct_QSPI2_Rx>
 801057a:	180207b7          	lui	a5,0x18020
 801057e:	4c078513          	addi	a0,a5,1216 # 180204c0 <_sp+0xfee04c0>
 8010582:	a95f50ef          	jal	ra,8006016 <UDMA_PAM2M_Init>
}
 8010586:	0001                	nop
 8010588:	40f2                	lw	ra,28(sp)
 801058a:	4462                	lw	s0,24(sp)
 801058c:	6105                	addi	sp,sp,32
 801058e:	8082                	ret

08010590 <prvSetupHardware>:




void prvSetupHardware(void)
{
 8010590:	1101                	addi	sp,sp,-32
 8010592:	ce06                	sw	ra,28(sp)
 8010594:	cc22                	sw	s0,24(sp)
 8010596:	1000                	addi	s0,sp,32

	iomux_config();
 8010598:	a01ff0ef          	jal	ra,800ff98 <iomux_config>

	/* Init QSPI1 for RF & ADC & DAC configuration. */
	#ifdef MISC_HAS_QSPI1_HAS_CLK
	qspi1_clk_en(ENABLE);
 801059c:	4505                	li	a0,1
 801059e:	951f50ef          	jal	ra,8005eee <qspi1_clk_en>
	#endif
	#ifdef MISC_HAS_QSPI1_RST
	qspi1_set_rst(DISABLE);
 80105a2:	4501                	li	a0,0
 80105a4:	fccf50ef          	jal	ra,8005d70 <qspi1_set_rst>
	qspi1_set_rst(ENABLE);
 80105a8:	4505                	li	a0,1
 80105aa:	fc6f50ef          	jal	ra,8005d70 <qspi1_set_rst>
	#endif

	// step1 : clk_plllo_pll
	// 19.2MJTAG Debug124.8M
	SystemCoreClock = get_cpu_freq();
 80105ae:	9dbf60ef          	jal	ra,8006f88 <get_cpu_freq>
 80105b2:	872a                	mv	a4,a0
 80105b4:	80e1a623          	sw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
	DebugUart_Config();
 80105b8:	81fff0ef          	jal	ra,800fdd6 <DebugUart_Config>
	printf("First config SystemCoreClock is %d Hz \r\n", SystemCoreClock);
 80105bc:	80c1a783          	lw	a5,-2036(gp) # 8117e2c <SystemCoreClock>
 80105c0:	85be                	mv	a1,a5
 80105c2:	20018513          	addi	a0,gp,512 # 8118820 <__global_pointer$+0x200>
 80105c6:	126060ef          	jal	ra,80166ec <iprintf>

	// 124.8MHzqspi119.2M
	if(SystemCoreClock > 2*38400000)
 80105ca:	80c1a703          	lw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
 80105ce:	0493e7b7          	lui	a5,0x493e
 80105d2:	00e7fc63          	bgeu	a5,a4,80105ea <prvSetupHardware+0x5a>
	{
		qspi1_cfg_clk_div( 96 );
 80105d6:	06000513          	li	a0,96
 80105da:	a0df50ef          	jal	ra,8005fe6 <qspi1_cfg_clk_div>
		SPI1_Config();
 80105de:	84fff0ef          	jal	ra,800fe2c <SPI1_Config>
    	config_thmts_rf_clkmode(0, 0); // 19.2M
 80105e2:	4581                	li	a1,0
 80105e4:	4501                	li	a0,0
 80105e6:	537030ef          	jal	ra,801431c <config_thmts_rf_clkmode>
	}

	SystemCoreClock = get_cpu_freq();
 80105ea:	99ff60ef          	jal	ra,8006f88 <get_cpu_freq>
 80105ee:	872a                	mv	a4,a0
 80105f0:	80e1a623          	sw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
	DebugUart_Config();
 80105f4:	fe2ff0ef          	jal	ra,800fdd6 <DebugUart_Config>
	//19.2M
	printf("SystemCoreClock before RF config = %d Hz\r\n", SystemCoreClock);
 80105f8:	80c1a783          	lw	a5,-2036(gp) # 8117e2c <SystemCoreClock>
 80105fc:	85be                	mv	a1,a5
 80105fe:	22c18513          	addi	a0,gp,556 # 811884c <__global_pointer$+0x22c>
 8010602:	0ea060ef          	jal	ra,80166ec <iprintf>

	// 19.2MHzSPI
	qspi1_cfg_clk_div( 24 );
 8010606:	4561                	li	a0,24
 8010608:	9dff50ef          	jal	ra,8005fe6 <qspi1_cfg_clk_div>
    SPI1_Config();
 801060c:	821ff0ef          	jal	ra,800fe2c <SPI1_Config>


    int delta_SysClock = 100000;
 8010610:	67e1                	lui	a5,0x18
 8010612:	6a078793          	addi	a5,a5,1696 # 186a0 <__HEAP_SIZE+0x17ea0>
 8010616:	fef42623          	sw	a5,-20(s0)
    uint8_t epoch = 0;
 801061a:	fe0405a3          	sb	zero,-21(s0)
    while(delta_SysClock > 24960)  // 200ppm124.8M
 801061e:	a079                	j	80106ac <prvSetupHardware+0x11c>
    {
    	epoch++;
 8010620:	feb44783          	lbu	a5,-21(s0)
 8010624:	0785                	addi	a5,a5,1
 8010626:	fef405a3          	sb	a5,-21(s0)
    	printf("---------Epoch %d config RF \r\n" , epoch);
 801062a:	feb44783          	lbu	a5,-21(s0)
 801062e:	85be                	mv	a1,a5
 8010630:	25818513          	addi	a0,gp,600 # 8118878 <__global_pointer$+0x258>
 8010634:	0b8060ef          	jal	ra,80166ec <iprintf>
        // PLLLO PLLCLK PLLDAC
		config_thmts_rf_pll_mfc();
 8010638:	5a5030ef          	jal	ra,80143dc <config_thmts_rf_pll_mfc>

		// 124.8MHz
	    config_thmts_rf_clkmode(0, 1);
 801063c:	4585                	li	a1,1
 801063e:	4501                	li	a0,0
 8010640:	4dd030ef          	jal	ra,801431c <config_thmts_rf_clkmode>

		// 
		SystemCoreClock =  get_cpu_freq();
 8010644:	945f60ef          	jal	ra,8006f88 <get_cpu_freq>
 8010648:	872a                	mv	a4,a0
 801064a:	80e1a623          	sw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
		DebugUart_Config();
 801064e:	f88ff0ef          	jal	ra,800fdd6 <DebugUart_Config>
		delta_SysClock = abs(SystemCoreClock - 124800000);
 8010652:	80c1a703          	lw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
 8010656:	f88fb7b7          	lui	a5,0xf88fb
 801065a:	40078793          	addi	a5,a5,1024 # f88fb400 <_data_lma+0xd88c3608>
 801065e:	97ba                	add	a5,a5,a4
 8010660:	40f00733          	neg	a4,a5
 8010664:	0ae7e7b3          	max	a5,a5,a4
 8010668:	fef42623          	sw	a5,-20(s0)

		printf("SystemCoreClock after  RF config = %d Hz , delta_SysClock = %d Hz\r\n",
 801066c:	80c1a783          	lw	a5,-2036(gp) # 8117e2c <SystemCoreClock>
 8010670:	fec42603          	lw	a2,-20(s0)
 8010674:	85be                	mv	a1,a5
 8010676:	27818513          	addi	a0,gp,632 # 8118898 <__global_pointer$+0x278>
 801067a:	072060ef          	jal	ra,80166ec <iprintf>
				SystemCoreClock,
				delta_SysClock);

		// 124.8MHzqspi1
		// 
		if(delta_SysClock <= 24960)  //
 801067e:	fec42703          	lw	a4,-20(s0)
 8010682:	6799                	lui	a5,0x6
 8010684:	18078793          	addi	a5,a5,384 # 6180 <__HEAP_SIZE+0x5980>
 8010688:	00e7c963          	blt	a5,a4,801069a <prvSetupHardware+0x10a>
		{
			qspi1_cfg_clk_div( 96 );
 801068c:	06000513          	li	a0,96
 8010690:	957f50ef          	jal	ra,8005fe6 <qspi1_cfg_clk_div>
	        SPI1_Config();
 8010694:	f98ff0ef          	jal	ra,800fe2c <SPI1_Config>
	        break;
 8010698:	a00d                	j	80106ba <prvSetupHardware+0x12a>
		}
		else
		{
	    	config_thmts_rf_clkmode(0, 0); // 19.2Mclk_pll19.2M
 801069a:	4581                	li	a1,0
 801069c:	4501                	li	a0,0
 801069e:	47f030ef          	jal	ra,801431c <config_thmts_rf_clkmode>
	    	qspi1_cfg_clk_div( 24 );
 80106a2:	4561                	li	a0,24
 80106a4:	943f50ef          	jal	ra,8005fe6 <qspi1_cfg_clk_div>
	        SPI1_Config();
 80106a8:	f84ff0ef          	jal	ra,800fe2c <SPI1_Config>
    while(delta_SysClock > 24960)  // 200ppm124.8M
 80106ac:	fec42703          	lw	a4,-20(s0)
 80106b0:	6799                	lui	a5,0x6
 80106b2:	18078793          	addi	a5,a5,384 # 6180 <__HEAP_SIZE+0x5980>
 80106b6:	f6e7c5e3          	blt	a5,a4,8010620 <prvSetupHardware+0x90>


    // step2: flashnodephymac
    // init flash
	#ifdef MISC_HAS_QSPI_XIP0_HAS_CLK
    qspi_xip0_clk_en(ENABLE);
 80106ba:	4505                	li	a0,1
 80106bc:	85bf50ef          	jal	ra,8005f16 <qspi_xip0_clk_en>
	#endif
	#ifdef MISC_HAS_QSPI_XIP0_CLK_DIV
    qspi_xip0_clk_div(0);
	#endif
	#ifdef MISC_HAS_QSPI_XIP0_RST
    qspi_xip0_set_rst(DISABLE);
 80106c0:	4501                	li	a0,0
 80106c2:	ed4f50ef          	jal	ra,8005d96 <qspi_xip0_set_rst>
    qspi_xip0_set_rst(ENABLE);
 80106c6:	4505                	li	a0,1
 80106c8:	ecef50ef          	jal	ra,8005d96 <qspi_xip0_set_rst>
	#endif
	#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT == 1
    DisableDCache();
	#endif

    SPI_Init();
 80106cc:	b31f70ef          	jal	ra,80081fc <SPI_Init>
    SPI_ReadJEDEC();
 80106d0:	c5bf70ef          	jal	ra,800832a <SPI_ReadJEDEC>
//    node_config.role = NODE_ROLE_ANCHOR_MASTER;          //
//    node_config.dev_id = 0;
//    node_config.group_id = 0;

//    // nodeflash
    node_config.role = NODE_ROLE_ANCHOR_SLAVE_NORMAL;          //
 80106d4:	081197b7          	lui	a5,0x8119
 80106d8:	67c78793          	addi	a5,a5,1660 # 811967c <node_config>
 80106dc:	4705                	li	a4,1
 80106de:	00e78123          	sb	a4,2(a5)
    node_config.dev_id = 1;
 80106e2:	081197b7          	lui	a5,0x8119
 80106e6:	4705                	li	a4,1
 80106e8:	66e78e23          	sb	a4,1660(a5) # 811967c <node_config>
    node_config.group_id = 0;
 80106ec:	081197b7          	lui	a5,0x8119
 80106f0:	67c78793          	addi	a5,a5,1660 # 811967c <node_config>
 80106f4:	000780a3          	sb	zero,1(a5)


    write_flash_node_config();
 80106f8:	ef3f70ef          	jal	ra,80085ea <write_flash_node_config>

    // macflash
    mac_config.TIMER_AAR=7800;
 80106fc:	081197b7          	lui	a5,0x8119
 8010700:	68878793          	addi	a5,a5,1672 # 8119688 <mac_config>
 8010704:	0007c703          	lbu	a4,0(a5)
 8010708:	8b01                	andi	a4,a4,0
 801070a:	07876713          	ori	a4,a4,120
 801070e:	00e78023          	sb	a4,0(a5)
 8010712:	0017c703          	lbu	a4,1(a5)
 8010716:	8b01                	andi	a4,a4,0
 8010718:	01e76713          	ori	a4,a4,30
 801071c:	00e780a3          	sb	a4,1(a5)
    mac_config.TickPerSlot=5;
 8010720:	081197b7          	lui	a5,0x8119
 8010724:	68878793          	addi	a5,a5,1672 # 8119688 <mac_config>
 8010728:	0027c703          	lbu	a4,2(a5)
 801072c:	8b01                	andi	a4,a4,0
 801072e:	00576713          	ori	a4,a4,5
 8010732:	00e78123          	sb	a4,2(a5)
 8010736:	0037c703          	lbu	a4,3(a5)
 801073a:	8b01                	andi	a4,a4,0
 801073c:	00e781a3          	sb	a4,3(a5)
    mac_config.MAC_SCHEME_ID=1;
 8010740:	081197b7          	lui	a5,0x8119
 8010744:	68878793          	addi	a5,a5,1672 # 8119688 <mac_config>
 8010748:	0047c703          	lbu	a4,4(a5)
 801074c:	8b01                	andi	a4,a4,0
 801074e:	00176713          	ori	a4,a4,1
 8010752:	00e78223          	sb	a4,4(a5)
 8010756:	0057c703          	lbu	a4,5(a5)
 801075a:	8b01                	andi	a4,a4,0
 801075c:	00e782a3          	sb	a4,5(a5)
    write_flash_mac_config();
 8010760:	f2ff70ef          	jal	ra,800868e <write_flash_mac_config>

    // phyflash
	phy_config.bit_rate = 3;              // bit_rate8M
 8010764:	081197b7          	lui	a5,0x8119
 8010768:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 801076c:	470d                	li	a4,3
 801076e:	00e78023          	sb	a4,0(a5)
	phy_config.preamble_length = 128;     // 128
 8010772:	081197b7          	lui	a5,0x8119
 8010776:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 801077a:	f8000713          	li	a4,-128
 801077e:	00e780a3          	sb	a4,1(a5)
	phy_config.freq_grid = 0;             // 
 8010782:	081197b7          	lui	a5,0x8119
 8010786:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 801078a:	00078123          	sb	zero,2(a5)
//	phy_config.rf_chan_num = 1;           // RF1
//	phy_config.AOA_enable = 0;            // AOA

	phy_config.rf_chan_num = 4;           // RF3
 801078e:	081197b7          	lui	a5,0x8119
 8010792:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 8010796:	4711                	li	a4,4
 8010798:	00e781a3          	sb	a4,3(a5)
	phy_config.AOA_enable = 1;            // AOA
 801079c:	081197b7          	lui	a5,0x8119
 80107a0:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 80107a4:	4705                	li	a4,1
 80107a6:	00e78223          	sb	a4,4(a5)

	phy_config.gain_mode = 1;             // AGC
 80107aa:	081197b7          	lui	a5,0x8119
 80107ae:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 80107b2:	4705                	li	a4,1
 80107b4:	00e782a3          	sb	a4,5(a5)
	phy_config.gain_value = 44;           // 
 80107b8:	081197b7          	lui	a5,0x8119
 80107bc:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 80107c0:	02c00713          	li	a4,44
 80107c4:	00e78323          	sb	a4,6(a5)

    write_flash_phy_config();
 80107c8:	e73f70ef          	jal	ra,800863a <write_flash_phy_config>
    write_flash_mac_config();
 80107cc:	ec3f70ef          	jal	ra,800868e <write_flash_mac_config>
    write_flash_node_config();
 80107d0:	e1bf70ef          	jal	ra,80085ea <write_flash_node_config>
#endif
    // flash
    read_flash_node_config();
 80107d4:	f07f70ef          	jal	ra,80086da <read_flash_node_config>
    read_flash_phy_config();
 80107d8:	f47f70ef          	jal	ra,800871e <read_flash_phy_config>
    read_flash_mac_config();
 80107dc:	f8bf70ef          	jal	ra,8008766 <read_flash_mac_config>

    //node
    init_node();
 80107e0:	1cf000ef          	jal	ra,80111ae <init_node>

	//mac
	TIMER_AAR = mac_config.TIMER_AAR;
 80107e4:	081197b7          	lui	a5,0x8119
 80107e8:	68878793          	addi	a5,a5,1672 # 8119688 <mac_config>
 80107ec:	0007c703          	lbu	a4,0(a5)
 80107f0:	0017c783          	lbu	a5,1(a5)
 80107f4:	07a2                	slli	a5,a5,0x8
 80107f6:	8fd9                	or	a5,a5,a4
 80107f8:	0807c733          	zext.h	a4,a5
 80107fc:	081197b7          	lui	a5,0x8119
 8010800:	6ee79823          	sh	a4,1776(a5) # 81196f0 <TIMER_AAR>
    TickPerSlot = mac_config.TickPerSlot;
 8010804:	081197b7          	lui	a5,0x8119
 8010808:	68878793          	addi	a5,a5,1672 # 8119688 <mac_config>
 801080c:	0027c703          	lbu	a4,2(a5)
 8010810:	0037c783          	lbu	a5,3(a5)
 8010814:	07a2                	slli	a5,a5,0x8
 8010816:	8fd9                	or	a5,a5,a4
 8010818:	0807c733          	zext.h	a4,a5
 801081c:	081197b7          	lui	a5,0x8119
 8010820:	6ee79923          	sh	a4,1778(a5) # 81196f2 <TickPerSlot>
    MAC_SCHEME_ID=1;
 8010824:	081197b7          	lui	a5,0x8119
 8010828:	4705                	li	a4,1
 801082a:	6ee79a23          	sh	a4,1780(a5) # 81196f4 <MAC_SCHEME_ID>
    switch (MAC_SCHEME_ID)
 801082e:	081197b7          	lui	a5,0x8119
 8010832:	6f47d783          	lhu	a5,1780(a5) # 81196f4 <MAC_SCHEME_ID>
 8010836:	4705                	li	a4,1
 8010838:	00e78663          	beq	a5,a4,8010844 <prvSetupHardware+0x2b4>
 801083c:	4709                	li	a4,2
 801083e:	00e78b63          	beq	a5,a4,8010854 <prvSetupHardware+0x2c4>
    }
    case 2:
        // MAC2
        break;
    default:
        break;
 8010842:	a811                	j	8010856 <prvSetupHardware+0x2c6>
        node.p_supfrm_desc = &supfrm_desc;
 8010844:	0812a7b7          	lui	a5,0x812a
 8010848:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801084c:	82818713          	addi	a4,gp,-2008 # 8117e48 <supfrm_desc>
 8010850:	c3d8                	sw	a4,4(a5)
        break;
 8010852:	a011                	j	8010856 <prvSetupHardware+0x2c6>
        break;
 8010854:	0001                	nop
    }

	//phy
	thmts_phycfg.aoa_enable  = phy_config.AOA_enable;
 8010856:	081197b7          	lui	a5,0x8119
 801085a:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 801085e:	0047c703          	lbu	a4,4(a5)
 8010862:	081137b7          	lui	a5,0x8113
 8010866:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801086a:	00e78b23          	sb	a4,22(a5)
	thmts_phycfg.rf_chan_num = phy_config.rf_chan_num;
 801086e:	081197b7          	lui	a5,0x8119
 8010872:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 8010876:	0037c703          	lbu	a4,3(a5)
 801087a:	081137b7          	lui	a5,0x8113
 801087e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8010882:	00e78a23          	sb	a4,20(a5)
    uint32_t case_idx = phy_config.bit_rate;
 8010886:	081197b7          	lui	a5,0x8119
 801088a:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 801088e:	0007c783          	lbu	a5,0(a5)
 8010892:	fef42223          	sw	a5,-28(s0)
	case_idx = 0x3;
 8010896:	478d                	li	a5,3
 8010898:	fef42223          	sw	a5,-28(s0)
	thmts_phycfg.preamble_length = 128;
 801089c:	081137b7          	lui	a5,0x8113
 80108a0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80108a4:	08000713          	li	a4,128
 80108a8:	c798                	sw	a4,8(a5)
    Set_Channel_Config_By_Case( case_idx );
 80108aa:	fe442503          	lw	a0,-28(s0)
 80108ae:	286010ef          	jal	ra,8011b34 <Set_Channel_Config_By_Case>

	// step 3: RFtxrxadc
	config_thmts_rf_allinone(thmts_phycfg.rf_chan_num);
 80108b2:	081137b7          	lui	a5,0x8113
 80108b6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80108ba:	0147c783          	lbu	a5,20(a5)
 80108be:	853e                	mv	a0,a5
 80108c0:	397030ef          	jal	ra,8014456 <config_thmts_rf_allinone>

	// step 4: uwb-bb
	apb_slv0_async_fifo_clk_en( ENABLE );
 80108c4:	4505                	li	a0,1
 80108c6:	d8ef50ef          	jal	ra,8005e54 <apb_slv0_async_fifo_clk_en>
    apb_slv0_clk_div( 0 );
 80108ca:	4501                	li	a0,0
 80108cc:	eeaf50ef          	jal	ra,8005fb6 <apb_slv0_clk_div>

    // init uwb-bb and download firmware
	init_thmts_bb();
 80108d0:	a16fe0ef          	jal	ra,800eae6 <init_thmts_bb>
   	enable_thmts_bb_pwm(1000000, 65536, 32768);
 80108d4:	6621                	lui	a2,0x8
 80108d6:	65c1                	lui	a1,0x10
 80108d8:	000f47b7          	lui	a5,0xf4
 80108dc:	24078513          	addi	a0,a5,576 # f4240 <__HEAP_SIZE+0xf3a40>
 80108e0:	f46fe0ef          	jal	ra,800f026 <enable_thmts_bb_pwm>
//	BB_TX_MODULE_POWER_DOWN;
//
//	BB_RX_MODULE_POWER_ON;
//	BB_RX_MODULE_POWER_DOWN;

   	if (node.role == NODE_ROLE_SELFTESTER_IN)
 80108e4:	0812a7b7          	lui	a5,0x812a
 80108e8:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 80108ec:	0027c703          	lbu	a4,2(a5)
 80108f0:	4791                	li	a5,4
 80108f2:	00f71c63          	bne	a4,a5,801090a <prvSetupHardware+0x37a>
   		ENABLE_BB_LOOPBACK;
 80108f6:	4685                	li	a3,1
 80108f8:	4605                	li	a2,1
 80108fa:	4581                	li	a1,0
 80108fc:	00fb07b7          	lui	a5,0xfb0
 8010900:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 8010904:	81cfe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
 8010908:	a811                	j	801091c <prvSetupHardware+0x38c>
   	else
   		DISABLE_BB_LOOPBACK;
 801090a:	4681                	li	a3,0
 801090c:	4605                	li	a2,1
 801090e:	4581                	li	a1,0
 8010910:	00fb07b7          	lui	a5,0xfb0
 8010914:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 8010918:	808fe0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

	// 
	RF_TX_POWER_DOWN;
 801091c:	4685                	li	a3,1
 801091e:	4605                	li	a2,1
 8010920:	4599                	li	a1,6
 8010922:	00fe0537          	lui	a0,0xfe0
 8010926:	ffbfd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	// 
	config_thmts_bb_rx_sw_lna_off(4);
 801092a:	4511                	li	a0,4
 801092c:	988ff0ef          	jal	ra,800fab4 <config_thmts_bb_rx_sw_lna_off>

	if(phy_config.gain_mode == 1)  //AGC
 8010930:	081197b7          	lui	a5,0x8119
 8010934:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 8010938:	0057c703          	lbu	a4,5(a5)
 801093c:	4785                	li	a5,1
 801093e:	00f71c63          	bne	a4,a5,8010956 <prvSetupHardware+0x3c6>
	{
		DAGC_ENABLE;
 8010942:	4685                	li	a3,1
 8010944:	4611                	li	a2,4
 8010946:	4591                	li	a1,4
 8010948:	02fd07b7          	lui	a5,0x2fd0
 801094c:	0d078513          	addi	a0,a5,208 # 2fd00d0 <__HEAP_SIZE+0x2fcf8d0>
 8010950:	fd1fd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
 8010954:	a03d                	j	8010982 <prvSetupHardware+0x3f2>
	}
	else  //
	{
		DAGC_DISABLE;
 8010956:	4681                	li	a3,0
 8010958:	4611                	li	a2,4
 801095a:	4591                	li	a1,4
 801095c:	02fd07b7          	lui	a5,0x2fd0
 8010960:	0d078513          	addi	a0,a5,208 # 2fd00d0 <__HEAP_SIZE+0x2fcf8d0>
 8010964:	fbdfd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		SET_FIX_GAIN(phy_config.gain_value);
 8010968:	081197b7          	lui	a5,0x8119
 801096c:	68078793          	addi	a5,a5,1664 # 8119680 <phy_config>
 8010970:	0067c783          	lbu	a5,6(a5)
 8010974:	86be                	mv	a3,a5
 8010976:	4619                	li	a2,6
 8010978:	4581                	li	a1,0
 801097a:	00fe0537          	lui	a0,0xfe0
 801097e:	fa3fd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	}

	// step 5: 
	#ifdef MISC_HAS_USART1_HAS_CLK
	usart1_clk_en(ENABLE);
 8010982:	4505                	li	a0,1
 8010984:	dbaf50ef          	jal	ra,8005f3e <usart1_clk_en>
	#endif
	#ifdef MISC_HAS_USART1_RST
	usart1_set_rst(DISABLE);
 8010988:	4501                	li	a0,0
 801098a:	c32f50ef          	jal	ra,8005dbc <usart1_set_rst>
	usart1_set_rst(ENABLE);
 801098e:	4505                	li	a0,1
 8010990:	c2cf50ef          	jal	ra,8005dbc <usart1_set_rst>
	#endif
	// config UART1 and DMA
	USART1_config();
 8010994:	869ff0ef          	jal	ra,80101fc <USART1_config>



    /* Init LGPIO configuration.*/
    #ifdef MISC_HAS_LGPIO0_HAS_CLK
    lgpio0_clk_en(ENABLE);
 8010998:	4505                	li	a0,1
 801099a:	ce0f50ef          	jal	ra,8005e7a <lgpio0_clk_en>
    #endif
    #ifdef MISC_HAS_LGPIO0_RST
    lgpio0_set_rst(DISABLE);
 801099e:	4501                	li	a0,0
 80109a0:	b5ef50ef          	jal	ra,8005cfe <lgpio0_set_rst>
    lgpio0_set_rst(ENABLE);
 80109a4:	4505                	li	a0,1
 80109a6:	b58f50ef          	jal	ra,8005cfe <lgpio0_set_rst>
    #endif

    /* Init QSPI2 for IMU configuration. */
    #ifdef MISC_HAS_QSPI2_HAS_CLK
    qspi2_clk_en(ENABLE);
 80109aa:	4505                	li	a0,1
 80109ac:	d1af50ef          	jal	ra,8005ec6 <qspi2_clk_en>
    #endif
    #ifdef MISC_HAS_QSPI2_RST
    qspi2_set_rst(DISABLE);
 80109b0:	4501                	li	a0,0
 80109b2:	b98f50ef          	jal	ra,8005d4a <qspi2_set_rst>
    qspi2_set_rst(ENABLE);
 80109b6:	4505                	li	a0,1
 80109b8:	b92f50ef          	jal	ra,8005d4a <qspi2_set_rst>
    #endif

    SPI2_Config();
 80109bc:	cc6ff0ef          	jal	ra,800fe82 <SPI2_Config>

    /* addition cs gpio for bmm, bmp and imu*/
    LGPIO_Mode(LGPIO0, LGPIO_PinSource1, PP);
 80109c0:	4605                	li	a2,1
 80109c2:	4589                	li	a1,2
 80109c4:	18008537          	lui	a0,0x18008
 80109c8:	ee1f40ef          	jal	ra,80058a8 <LGPIO_Mode>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource1, 1);
 80109cc:	4605                	li	a2,1
 80109ce:	4589                	li	a1,2
 80109d0:	18008537          	lui	a0,0x18008
 80109d4:	e8bf40ef          	jal	ra,800585e <LGPIO_WriteBit>

    LGPIO_Mode(LGPIO0, LGPIO_PinSource4, PP);
 80109d8:	4605                	li	a2,1
 80109da:	45c1                	li	a1,16
 80109dc:	18008537          	lui	a0,0x18008
 80109e0:	ec9f40ef          	jal	ra,80058a8 <LGPIO_Mode>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource4, 1);
 80109e4:	4605                	li	a2,1
 80109e6:	45c1                	li	a1,16
 80109e8:	18008537          	lui	a0,0x18008
 80109ec:	e73f40ef          	jal	ra,800585e <LGPIO_WriteBit>

    LGPIO_Mode(LGPIO0, LGPIO_PinSource5, PP);
 80109f0:	4605                	li	a2,1
 80109f2:	02000593          	li	a1,32
 80109f6:	18008537          	lui	a0,0x18008
 80109fa:	eaff40ef          	jal	ra,80058a8 <LGPIO_Mode>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource5, 1);
 80109fe:	4605                	li	a2,1
 8010a00:	02000593          	li	a1,32
 8010a04:	18008537          	lui	a0,0x18008
 8010a08:	e57f40ef          	jal	ra,800585e <LGPIO_WriteBit>

    /* rst gpio for imu*/
    LGPIO_Mode(LGPIO0, LGPIO_PinSource7, PP);
 8010a0c:	4605                	li	a2,1
 8010a0e:	08000593          	li	a1,128
 8010a12:	18008537          	lui	a0,0x18008
 8010a16:	e93f40ef          	jal	ra,80058a8 <LGPIO_Mode>



	#ifdef MISC_HAS_UDMA0_HAS_CLK
	udma0_clk_en(ENABLE);
 8010a1a:	4505                	li	a0,1
 8010a1c:	d72f50ef          	jal	ra,8005f8e <udma0_clk_en>
	#endif
	#ifdef MISC_HAS_UDMA0_RST
	udma0_set_rst(DISABLE);
 8010a20:	4501                	li	a0,0
 8010a22:	bc0f50ef          	jal	ra,8005de2 <udma0_set_rst>
	udma0_set_rst(ENABLE);
 8010a26:	4505                	li	a0,1
 8010a28:	bbaf50ef          	jal	ra,8005de2 <udma0_set_rst>
	#endif
    UDMA_USART1_RX(p_UartRxDma_Buff);
 8010a2c:	81c1a783          	lw	a5,-2020(gp) # 8117e3c <p_UartRxDma_Buff>
 8010a30:	853e                	mv	a0,a5
 8010a32:	91dff0ef          	jal	ra,801034e <UDMA_USART1_RX>

	#ifdef MISC_HAS_BASIC_TIMER0_HAS_CLK
    basic_timer0_clk_en(ENABLE);
 8010a36:	4505                	li	a0,1
 8010a38:	c68f50ef          	jal	ra,8005ea0 <basic_timer0_clk_en>
	#endif
	#ifdef MISC_HAS_BASIC_TIMER0_RST
    basic_timer0_set_rst(DISABLE);
 8010a3c:	4501                	li	a0,0
 8010a3e:	ae6f50ef          	jal	ra,8005d24 <basic_timer0_set_rst>
    basic_timer0_set_rst(ENABLE);
 8010a42:	4505                	li	a0,1
 8010a44:	ae0f50ef          	jal	ra,8005d24 <basic_timer0_set_rst>
	#endif
    TIMER_Config();
 8010a48:	d00ff0ef          	jal	ra,800ff48 <TIMER_Config>
    __RV_CSR_SET(CSR_MSTATUS, MSTATUS_MIE);
 8010a4c:	47a1                	li	a5,8
 8010a4e:	fef42023          	sw	a5,-32(s0)
 8010a52:	fe042783          	lw	a5,-32(s0)
 8010a56:	3007a073          	csrs	mstatus,a5
}
 8010a5a:	0001                	nop
    __enable_irq();

//    // Init USART0 for data inout.  UART0 is exactly Debug UART.
//	USART_ITConfig( USART0, USART_INT_EN_RXIE, ENABLE );

    ECLIC_Register_IRQ(UDMA0_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8010a5c:	080097b7          	lui	a5,0x8009
 8010a60:	af678793          	addi	a5,a5,-1290 # 8008af6 <UDMA_IRQHandler>
 8010a64:	4705                	li	a4,1
 8010a66:	4685                	li	a3,1
 8010a68:	4601                	li	a2,0
 8010a6a:	4581                	li	a1,0
 8010a6c:	4551                	li	a0,20
 8010a6e:	8e5f60ef          	jal	ra,8007352 <ECLIC_Register_IRQ>
        ECLIC_LEVEL_TRIGGER, 1, 1,
        UDMA_IRQHandler);
    UDMA_PA2M_ITConfig(USART1_USART_DMA_TX_DMA_IRQ, PA2M_FTRANS_IRQ_EN, ENABLE);
 8010a72:	4605                	li	a2,1
 8010a74:	4585                	li	a1,1
 8010a76:	180217b7          	lui	a5,0x18021
 8010a7a:	a0c78513          	addi	a0,a5,-1524 # 18020a0c <_sp+0xfee0a0c>
 8010a7e:	e90f50ef          	jal	ra,800610e <UDMA_PA2M_ITConfig>
    UDMA_PA2M_ITConfig(QSPI2_RX_DMA_DMA_IRQ, PA2M_FTRANS_IRQ_EN, ENABLE);
 8010a82:	4605                	li	a2,1
 8010a84:	4585                	li	a1,1
 8010a86:	180217b7          	lui	a5,0x18021
 8010a8a:	a6078513          	addi	a0,a5,-1440 # 18020a60 <_sp+0xfee0a60>
 8010a8e:	e80f50ef          	jal	ra,800610e <UDMA_PA2M_ITConfig>

    /* register interrupt BASIC_TIMER0_IRQn */
    ECLIC_Register_IRQ(BASIC_TIMER0_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8010a92:	080087b7          	lui	a5,0x8008
 8010a96:	7a678793          	addi	a5,a5,1958 # 80087a6 <BASIC_TIMER0_IRQHandler>
 8010a9a:	4701                	li	a4,0
 8010a9c:	4685                	li	a3,1
 8010a9e:	4601                	li	a2,0
 8010aa0:	4581                	li	a1,0
 8010aa2:	4579                	li	a0,30
 8010aa4:	8aff60ef          	jal	ra,8007352 <ECLIC_Register_IRQ>
                                    ECLIC_LEVEL_TRIGGER, 1, 0,
                                    BASIC_TIMER0_IRQHandler);

    /* register interrupt THURDZ_BB_IRQn */
	ECLIC_Register_IRQ( THURDZ_BB_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8010aa8:	080097b7          	lui	a5,0x8009
 8010aac:	9b078793          	addi	a5,a5,-1616 # 80089b0 <THURDZ_BB_IRQHandler>
 8010ab0:	470d                	li	a4,3
 8010ab2:	4685                	li	a3,1
 8010ab4:	4605                	li	a2,1
 8010ab6:	4581                	li	a1,0
 8010ab8:	02100513          	li	a0,33
 8010abc:	897f60ef          	jal	ra,8007352 <ECLIC_Register_IRQ>
                        ECLIC_POSTIVE_EDGE_TRIGGER, 1, 3,
						THURDZ_BB_IRQHandler );


   /* register interrupt LGPIO0_IMU_IRQHandler */
	ECLIC_Register_IRQ(LGPIO0_IRQn, ECLIC_NON_VECTOR_INTERRUPT,
 8010ac0:	080097b7          	lui	a5,0x8009
 8010ac4:	c5478793          	addi	a5,a5,-940 # 8008c54 <LGPIO0_IMU_IRQHandler>
 8010ac8:	4709                	li	a4,2
 8010aca:	4685                	li	a3,1
 8010acc:	4605                	li	a2,1
 8010ace:	4581                	li	a1,0
 8010ad0:	02000513          	li	a0,32
 8010ad4:	87ff60ef          	jal	ra,8007352 <ECLIC_Register_IRQ>
									ECLIC_POSTIVE_EDGE_TRIGGER, 1, 2,
									LGPIO0_IMU_IRQHandler);
	// IMU

	return;
 8010ad8:	0001                	nop
}
 8010ada:	40f2                	lw	ra,28(sp)
 8010adc:	4462                	lw	s0,24(sp)
 8010ade:	6105                	addi	sp,sp,32
 8010ae0:	8082                	ret

08010ae2 <thmts_ctrl_cmd_proc_init>:
#include <stdio.h>

thmts_ctrl_cmd_proc_t thmts_ctrl_cmd_proc;

bool thmts_ctrl_cmd_proc_init( thmts_ctrl_cmd_proc_t* p )
{
 8010ae2:	7179                	addi	sp,sp,-48
 8010ae4:	d606                	sw	ra,44(sp)
 8010ae6:	d422                	sw	s0,40(sp)
 8010ae8:	1800                	addi	s0,sp,48
 8010aea:	fca42e23          	sw	a0,-36(s0)
    void* serial_cmd_buf_ptr = malloc( THMTS_CTRL_SERIAL_BUF_SIZE );
 8010aee:	6505                	lui	a0,0x1
 8010af0:	0e9050ef          	jal	ra,80163d8 <malloc>
 8010af4:	87aa                	mv	a5,a0
 8010af6:	fef42623          	sw	a5,-20(s0)
    if( serial_cmd_buf_ptr )
 8010afa:	fec42783          	lw	a5,-20(s0)
 8010afe:	cfa5                	beqz	a5,8010b76 <thmts_ctrl_cmd_proc_init+0x94>
    {
        if( ring_buf_init( &p->cmd_ringbuf, serial_cmd_buf_ptr, THMTS_CTRL_SERIAL_BUF_SIZE )  )
 8010b00:	fdc42783          	lw	a5,-36(s0)
 8010b04:	6605                	lui	a2,0x1
 8010b06:	fec42583          	lw	a1,-20(s0)
 8010b0a:	853e                	mv	a0,a5
 8010b0c:	c4ffd0ef          	jal	ra,800e75a <ring_buf_init>
 8010b10:	87aa                	mv	a5,a0
 8010b12:	cfa1                	beqz	a5,8010b6a <thmts_ctrl_cmd_proc_init+0x88>
        {
            p->curr_msg_buf_ptr = NULL;
 8010b14:	fdc42783          	lw	a5,-36(s0)
 8010b18:	0007ae23          	sw	zero,28(a5)
            p->curr_msg_byte_num = 0;
 8010b1c:	fdc42783          	lw	a5,-36(s0)
 8010b20:	00079a23          	sh	zero,20(a5)
            p->curr_msg_crc = 0;
 8010b24:	fdc42783          	lw	a5,-36(s0)
 8010b28:	00078b23          	sb	zero,22(a5)
            p->curr_msg_id = 0;
 8010b2c:	fdc42783          	lw	a5,-36(s0)
 8010b30:	000789a3          	sb	zero,19(a5)
            p->curr_msg_length = 0xffff;
 8010b34:	fdc42783          	lw	a5,-36(s0)
 8010b38:	577d                	li	a4,-1
 8010b3a:	00e79c23          	sh	a4,24(a5)
            p->curr_msg_node_cnt = 0;
 8010b3e:	fdc42783          	lw	a5,-36(s0)
 8010b42:	00078823          	sb	zero,16(a5)
            p->curr_msg_status = 0;
 8010b46:	fdc42783          	lw	a5,-36(s0)
 8010b4a:	00078923          	sb	zero,18(a5)
            p->curr_msg_type = 0;
 8010b4e:	fdc42783          	lw	a5,-36(s0)
 8010b52:	000788a3          	sb	zero,17(a5)
            p->msg_node_list_head = NULL;
 8010b56:	fdc42783          	lw	a5,-36(s0)
 8010b5a:	0207a023          	sw	zero,32(a5)
            p->msg_node_list_tail = NULL;
 8010b5e:	fdc42783          	lw	a5,-36(s0)
 8010b62:	0207a223          	sw	zero,36(a5)
            return true;
 8010b66:	4785                	li	a5,1
 8010b68:	a801                	j	8010b78 <thmts_ctrl_cmd_proc_init+0x96>
        }
        else
        {
            free( serial_cmd_buf_ptr );
 8010b6a:	fec42503          	lw	a0,-20(s0)
 8010b6e:	073050ef          	jal	ra,80163e0 <free>
            return false;
 8010b72:	4781                	li	a5,0
 8010b74:	a011                	j	8010b78 <thmts_ctrl_cmd_proc_init+0x96>
        }
    }
    else return false;
 8010b76:	4781                	li	a5,0
}
 8010b78:	853e                	mv	a0,a5
 8010b7a:	50b2                	lw	ra,44(sp)
 8010b7c:	5422                	lw	s0,40(sp)
 8010b7e:	6145                	addi	sp,sp,48
 8010b80:	8082                	ret

08010b82 <thmts_ctrl_cmd_proc_insert_rx_bytes>:

inline void thmts_ctrl_cmd_proc_insert_rx_bytes( thmts_ctrl_cmd_proc_t* p, uint8_t* buf, uint32_t len )
{
 8010b82:	1101                	addi	sp,sp,-32
 8010b84:	ce06                	sw	ra,28(sp)
 8010b86:	cc22                	sw	s0,24(sp)
 8010b88:	1000                	addi	s0,sp,32
 8010b8a:	fea42623          	sw	a0,-20(s0)
 8010b8e:	feb42423          	sw	a1,-24(s0)
 8010b92:	fec42223          	sw	a2,-28(s0)
    ring_buf_put( &( p->cmd_ringbuf ), buf, len );
 8010b96:	fec42783          	lw	a5,-20(s0)
 8010b9a:	fe442603          	lw	a2,-28(s0)
 8010b9e:	fe842583          	lw	a1,-24(s0)
 8010ba2:	853e                	mv	a0,a5
 8010ba4:	c1bfd0ef          	jal	ra,800e7be <ring_buf_put>
}
 8010ba8:	0001                	nop
 8010baa:	40f2                	lw	ra,28(sp)
 8010bac:	4462                	lw	s0,24(sp)
 8010bae:	6105                	addi	sp,sp,32
 8010bb0:	8082                	ret

08010bb2 <thmts_ctrl_cmd_proc_per_byte>:

static inline void thmts_ctrl_cmd_proc_per_byte( thmts_ctrl_cmd_proc_t* p, uint8_t msg_byte )
{
 8010bb2:	7179                	addi	sp,sp,-48
 8010bb4:	d606                	sw	ra,44(sp)
 8010bb6:	d422                	sw	s0,40(sp)
 8010bb8:	1800                	addi	s0,sp,48
 8010bba:	fca42e23          	sw	a0,-36(s0)
 8010bbe:	87ae                	mv	a5,a1
 8010bc0:	fcf40da3          	sb	a5,-37(s0)
    if( p->curr_msg_byte_num <THMTS_CTRL_SERIAL_CMD_HEAD_LEN )
 8010bc4:	fdc42783          	lw	a5,-36(s0)
 8010bc8:	0147d703          	lhu	a4,20(a5)
 8010bcc:	4785                	li	a5,1
 8010bce:	04e7e363          	bltu	a5,a4,8010c14 <thmts_ctrl_cmd_proc_per_byte+0x62>
    {
        if( msg_byte == THMTS_CTRL_SERIAL_CMD_HEAD_BYTE( p->curr_msg_byte_num ) )
 8010bd2:	fdb44703          	lbu	a4,-37(s0)
 8010bd6:	fdc42783          	lw	a5,-36(s0)
 8010bda:	0147d783          	lhu	a5,20(a5)
 8010bde:	078e                	slli	a5,a5,0x3
 8010be0:	66a5                	lui	a3,0x9
 8010be2:	0eb68693          	addi	a3,a3,235 # 90eb <__HEAP_SIZE+0x88eb>
 8010be6:	40f6d7b3          	sra	a5,a3,a5
 8010bea:	0ff7f793          	zext.b	a5,a5
 8010bee:	00f71e63          	bne	a4,a5,8010c0a <thmts_ctrl_cmd_proc_per_byte+0x58>
        p->curr_msg_byte_num++;
 8010bf2:	fdc42783          	lw	a5,-36(s0)
 8010bf6:	0147d783          	lhu	a5,20(a5)
 8010bfa:	0785                	addi	a5,a5,1
 8010bfc:	0807c733          	zext.h	a4,a5
 8010c00:	fdc42783          	lw	a5,-36(s0)
 8010c04:	00e79a23          	sh	a4,20(a5)
        p->curr_msg_type = 0;
        p->curr_msg_status = 0;
        p->curr_msg_id = 0;
        p->curr_msg_buf_ptr = NULL;
    }
}
 8010c08:	a6cd                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
        p->curr_msg_byte_num = 0;
 8010c0a:	fdc42783          	lw	a5,-36(s0)
 8010c0e:	00079a23          	sh	zero,20(a5)
}
 8010c12:	aee1                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN )
 8010c14:	fdc42783          	lw	a5,-36(s0)
 8010c18:	0147d703          	lhu	a4,20(a5)
 8010c1c:	4789                	li	a5,2
 8010c1e:	04f71363          	bne	a4,a5,8010c64 <thmts_ctrl_cmd_proc_per_byte+0xb2>
        p->curr_msg_length = msg_byte;
 8010c22:	fdb44783          	lbu	a5,-37(s0)
 8010c26:	0807c733          	zext.h	a4,a5
 8010c2a:	fdc42783          	lw	a5,-36(s0)
 8010c2e:	00e79c23          	sh	a4,24(a5)
        p->curr_msg_crc += msg_byte;
 8010c32:	fdc42783          	lw	a5,-36(s0)
 8010c36:	0167c703          	lbu	a4,22(a5)
 8010c3a:	fdb44783          	lbu	a5,-37(s0)
 8010c3e:	97ba                	add	a5,a5,a4
 8010c40:	0ff7f713          	zext.b	a4,a5
 8010c44:	fdc42783          	lw	a5,-36(s0)
 8010c48:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8010c4c:	fdc42783          	lw	a5,-36(s0)
 8010c50:	0147d783          	lhu	a5,20(a5)
 8010c54:	0785                	addi	a5,a5,1
 8010c56:	0807c733          	zext.h	a4,a5
 8010c5a:	fdc42783          	lw	a5,-36(s0)
 8010c5e:	00e79a23          	sh	a4,20(a5)
}
 8010c62:	a661                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 )
 8010c64:	fdc42783          	lw	a5,-36(s0)
 8010c68:	0147d703          	lhu	a4,20(a5)
 8010c6c:	478d                	li	a5,3
 8010c6e:	0cf71763          	bne	a4,a5,8010d3c <thmts_ctrl_cmd_proc_per_byte+0x18a>
        p->curr_msg_length |= ( msg_byte << 8 );
 8010c72:	fdc42783          	lw	a5,-36(s0)
 8010c76:	0187d783          	lhu	a5,24(a5)
 8010c7a:	01079713          	slli	a4,a5,0x10
 8010c7e:	8741                	srai	a4,a4,0x10
 8010c80:	fdb44783          	lbu	a5,-37(s0)
 8010c84:	07a2                	slli	a5,a5,0x8
 8010c86:	07c2                	slli	a5,a5,0x10
 8010c88:	87c1                	srai	a5,a5,0x10
 8010c8a:	8fd9                	or	a5,a5,a4
 8010c8c:	07c2                	slli	a5,a5,0x10
 8010c8e:	87c1                	srai	a5,a5,0x10
 8010c90:	0807c733          	zext.h	a4,a5
 8010c94:	fdc42783          	lw	a5,-36(s0)
 8010c98:	00e79c23          	sh	a4,24(a5)
        p->curr_msg_crc += msg_byte;
 8010c9c:	fdc42783          	lw	a5,-36(s0)
 8010ca0:	0167c703          	lbu	a4,22(a5)
 8010ca4:	fdb44783          	lbu	a5,-37(s0)
 8010ca8:	97ba                	add	a5,a5,a4
 8010caa:	0ff7f713          	zext.b	a4,a5
 8010cae:	fdc42783          	lw	a5,-36(s0)
 8010cb2:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8010cb6:	fdc42783          	lw	a5,-36(s0)
 8010cba:	0147d783          	lhu	a5,20(a5)
 8010cbe:	0785                	addi	a5,a5,1
 8010cc0:	0807c733          	zext.h	a4,a5
 8010cc4:	fdc42783          	lw	a5,-36(s0)
 8010cc8:	00e79a23          	sh	a4,20(a5)
        if( p->curr_msg_length >= 2048 || ( p->curr_msg_buf_ptr = ( void* )malloc( p->curr_msg_length - 4 ) ) == NULL )
 8010ccc:	fdc42783          	lw	a5,-36(s0)
 8010cd0:	0187d703          	lhu	a4,24(a5)
 8010cd4:	7ff00793          	li	a5,2047
 8010cd8:	02e7e463          	bltu	a5,a4,8010d00 <thmts_ctrl_cmd_proc_per_byte+0x14e>
 8010cdc:	fdc42783          	lw	a5,-36(s0)
 8010ce0:	0187d783          	lhu	a5,24(a5)
 8010ce4:	17f1                	addi	a5,a5,-4
 8010ce6:	853e                	mv	a0,a5
 8010ce8:	6f0050ef          	jal	ra,80163d8 <malloc>
 8010cec:	87aa                	mv	a5,a0
 8010cee:	873e                	mv	a4,a5
 8010cf0:	fdc42783          	lw	a5,-36(s0)
 8010cf4:	cfd8                	sw	a4,28(a5)
 8010cf6:	fdc42783          	lw	a5,-36(s0)
 8010cfa:	4fdc                	lw	a5,28(a5)
 8010cfc:	2e079763          	bnez	a5,8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
            p->curr_msg_byte_num = 0;
 8010d00:	fdc42783          	lw	a5,-36(s0)
 8010d04:	00079a23          	sh	zero,20(a5)
            p->curr_msg_crc = 0;
 8010d08:	fdc42783          	lw	a5,-36(s0)
 8010d0c:	00078b23          	sb	zero,22(a5)
            p->curr_msg_length = 0xffff;    // Set to max value.
 8010d10:	fdc42783          	lw	a5,-36(s0)
 8010d14:	577d                	li	a4,-1
 8010d16:	00e79c23          	sh	a4,24(a5)
            p->curr_msg_type = 0;
 8010d1a:	fdc42783          	lw	a5,-36(s0)
 8010d1e:	000788a3          	sb	zero,17(a5)
            p->curr_msg_status = 0;
 8010d22:	fdc42783          	lw	a5,-36(s0)
 8010d26:	00078923          	sb	zero,18(a5)
            p->curr_msg_id = 0;
 8010d2a:	fdc42783          	lw	a5,-36(s0)
 8010d2e:	000789a3          	sb	zero,19(a5)
            p->curr_msg_buf_ptr = NULL;
 8010d32:	fdc42783          	lw	a5,-36(s0)
 8010d36:	0007ae23          	sw	zero,28(a5)
}
 8010d3a:	ac45                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num <= THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 )
 8010d3c:	fdc42783          	lw	a5,-36(s0)
 8010d40:	0187d703          	lhu	a4,24(a5)
 8010d44:	fdc42783          	lw	a5,-36(s0)
 8010d48:	0147d783          	lhu	a5,20(a5)
 8010d4c:	04e7f863          	bgeu	a5,a4,8010d9c <thmts_ctrl_cmd_proc_per_byte+0x1ea>
        p->curr_msg_crc += msg_byte;
 8010d50:	fdc42783          	lw	a5,-36(s0)
 8010d54:	0167c703          	lbu	a4,22(a5)
 8010d58:	fdb44783          	lbu	a5,-37(s0)
 8010d5c:	97ba                	add	a5,a5,a4
 8010d5e:	0ff7f713          	zext.b	a4,a5
 8010d62:	fdc42783          	lw	a5,-36(s0)
 8010d66:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_buf_ptr[ p->curr_msg_byte_num - THMTS_CTRL_SERIAL_CMD_HEAD_LEN - 2 ] = msg_byte;
 8010d6a:	fdc42783          	lw	a5,-36(s0)
 8010d6e:	4fd8                	lw	a4,28(a5)
 8010d70:	fdc42783          	lw	a5,-36(s0)
 8010d74:	0147d783          	lhu	a5,20(a5)
 8010d78:	17f1                	addi	a5,a5,-4
 8010d7a:	97ba                	add	a5,a5,a4
 8010d7c:	fdb44703          	lbu	a4,-37(s0)
 8010d80:	00e78023          	sb	a4,0(a5)
        p->curr_msg_byte_num++;
 8010d84:	fdc42783          	lw	a5,-36(s0)
 8010d88:	0147d783          	lhu	a5,20(a5)
 8010d8c:	0785                	addi	a5,a5,1
 8010d8e:	0807c733          	zext.h	a4,a5
 8010d92:	fdc42783          	lw	a5,-36(s0)
 8010d96:	00e79a23          	sh	a4,20(a5)
}
 8010d9a:	ac81                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 1 )
 8010d9c:	fdc42783          	lw	a5,-36(s0)
 8010da0:	0147d703          	lhu	a4,20(a5)
 8010da4:	fdc42783          	lw	a5,-36(s0)
 8010da8:	0187d783          	lhu	a5,24(a5)
 8010dac:	04f71163          	bne	a4,a5,8010dee <thmts_ctrl_cmd_proc_per_byte+0x23c>
        p->curr_msg_type = msg_byte;
 8010db0:	fdc42783          	lw	a5,-36(s0)
 8010db4:	fdb44703          	lbu	a4,-37(s0)
 8010db8:	00e788a3          	sb	a4,17(a5)
        p->curr_msg_crc += msg_byte;
 8010dbc:	fdc42783          	lw	a5,-36(s0)
 8010dc0:	0167c703          	lbu	a4,22(a5)
 8010dc4:	fdb44783          	lbu	a5,-37(s0)
 8010dc8:	97ba                	add	a5,a5,a4
 8010dca:	0ff7f713          	zext.b	a4,a5
 8010dce:	fdc42783          	lw	a5,-36(s0)
 8010dd2:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8010dd6:	fdc42783          	lw	a5,-36(s0)
 8010dda:	0147d783          	lhu	a5,20(a5)
 8010dde:	0785                	addi	a5,a5,1
 8010de0:	0807c733          	zext.h	a4,a5
 8010de4:	fdc42783          	lw	a5,-36(s0)
 8010de8:	00e79a23          	sh	a4,20(a5)
}
 8010dec:	aafd                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 2 )
 8010dee:	fdc42783          	lw	a5,-36(s0)
 8010df2:	0147d783          	lhu	a5,20(a5)
 8010df6:	873e                	mv	a4,a5
 8010df8:	fdc42783          	lw	a5,-36(s0)
 8010dfc:	0187d783          	lhu	a5,24(a5)
 8010e00:	0785                	addi	a5,a5,1
 8010e02:	04f71163          	bne	a4,a5,8010e44 <thmts_ctrl_cmd_proc_per_byte+0x292>
        p->curr_msg_status = msg_byte;
 8010e06:	fdc42783          	lw	a5,-36(s0)
 8010e0a:	fdb44703          	lbu	a4,-37(s0)
 8010e0e:	00e78923          	sb	a4,18(a5)
        p->curr_msg_crc += msg_byte;
 8010e12:	fdc42783          	lw	a5,-36(s0)
 8010e16:	0167c703          	lbu	a4,22(a5)
 8010e1a:	fdb44783          	lbu	a5,-37(s0)
 8010e1e:	97ba                	add	a5,a5,a4
 8010e20:	0ff7f713          	zext.b	a4,a5
 8010e24:	fdc42783          	lw	a5,-36(s0)
 8010e28:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8010e2c:	fdc42783          	lw	a5,-36(s0)
 8010e30:	0147d783          	lhu	a5,20(a5)
 8010e34:	0785                	addi	a5,a5,1
 8010e36:	0807c733          	zext.h	a4,a5
 8010e3a:	fdc42783          	lw	a5,-36(s0)
 8010e3e:	00e79a23          	sh	a4,20(a5)
}
 8010e42:	a265                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 3 )
 8010e44:	fdc42783          	lw	a5,-36(s0)
 8010e48:	0147d783          	lhu	a5,20(a5)
 8010e4c:	873e                	mv	a4,a5
 8010e4e:	fdc42783          	lw	a5,-36(s0)
 8010e52:	0187d783          	lhu	a5,24(a5)
 8010e56:	0789                	addi	a5,a5,2
 8010e58:	04f71163          	bne	a4,a5,8010e9a <thmts_ctrl_cmd_proc_per_byte+0x2e8>
        p->curr_msg_id = msg_byte;
 8010e5c:	fdc42783          	lw	a5,-36(s0)
 8010e60:	fdb44703          	lbu	a4,-37(s0)
 8010e64:	00e789a3          	sb	a4,19(a5)
        p->curr_msg_crc += msg_byte;
 8010e68:	fdc42783          	lw	a5,-36(s0)
 8010e6c:	0167c703          	lbu	a4,22(a5)
 8010e70:	fdb44783          	lbu	a5,-37(s0)
 8010e74:	97ba                	add	a5,a5,a4
 8010e76:	0ff7f713          	zext.b	a4,a5
 8010e7a:	fdc42783          	lw	a5,-36(s0)
 8010e7e:	00e78b23          	sb	a4,22(a5)
        p->curr_msg_byte_num++;
 8010e82:	fdc42783          	lw	a5,-36(s0)
 8010e86:	0147d783          	lhu	a5,20(a5)
 8010e8a:	0785                	addi	a5,a5,1
 8010e8c:	0807c733          	zext.h	a4,a5
 8010e90:	fdc42783          	lw	a5,-36(s0)
 8010e94:	00e79a23          	sh	a4,20(a5)
}
 8010e98:	aa89                	j	8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
    else if( p->curr_msg_byte_num == THMTS_CTRL_SERIAL_CMD_HEAD_LEN + 1 + p->curr_msg_length - 4 + 4 )
 8010e9a:	fdc42783          	lw	a5,-36(s0)
 8010e9e:	0147d783          	lhu	a5,20(a5)
 8010ea2:	873e                	mv	a4,a5
 8010ea4:	fdc42783          	lw	a5,-36(s0)
 8010ea8:	0187d783          	lhu	a5,24(a5)
 8010eac:	078d                	addi	a5,a5,3
 8010eae:	12f71e63          	bne	a4,a5,8010fea <thmts_ctrl_cmd_proc_per_byte+0x438>
        if( p->curr_msg_crc == msg_byte )
 8010eb2:	fdc42783          	lw	a5,-36(s0)
 8010eb6:	0167c783          	lbu	a5,22(a5)
 8010eba:	fdb44703          	lbu	a4,-37(s0)
 8010ebe:	0ef71463          	bne	a4,a5,8010fa6 <thmts_ctrl_cmd_proc_per_byte+0x3f4>
            thmts_ctrl_cmd_proc_msg_t* p_msg_node = ( thmts_ctrl_cmd_proc_msg_t* )malloc( sizeof( thmts_ctrl_cmd_proc_msg_t ) );
 8010ec2:	4551                	li	a0,20
 8010ec4:	514050ef          	jal	ra,80163d8 <malloc>
 8010ec8:	87aa                	mv	a5,a0
 8010eca:	fef42623          	sw	a5,-20(s0)
            if( p_msg_node )
 8010ece:	fec42783          	lw	a5,-20(s0)
 8010ed2:	c3f9                	beqz	a5,8010f98 <thmts_ctrl_cmd_proc_per_byte+0x3e6>
                p_msg_node->msg_buf_ptr = p->curr_msg_buf_ptr;
 8010ed4:	fdc42783          	lw	a5,-36(s0)
 8010ed8:	4fd8                	lw	a4,28(a5)
 8010eda:	fec42783          	lw	a5,-20(s0)
 8010ede:	c7d8                	sw	a4,12(a5)
                p_msg_node->msg_id = p->curr_msg_id;
 8010ee0:	fdc42783          	lw	a5,-36(s0)
 8010ee4:	0137c703          	lbu	a4,19(a5)
 8010ee8:	fec42783          	lw	a5,-20(s0)
 8010eec:	00e78123          	sb	a4,2(a5)
                p_msg_node->msg_length = p->curr_msg_length - 4;
 8010ef0:	fdc42783          	lw	a5,-36(s0)
 8010ef4:	0187d783          	lhu	a5,24(a5)
 8010ef8:	17f1                	addi	a5,a5,-4
 8010efa:	0807c733          	zext.h	a4,a5
 8010efe:	fec42783          	lw	a5,-20(s0)
 8010f02:	00e79323          	sh	a4,6(a5)
                p_msg_node->msg_status = p->curr_msg_status;
 8010f06:	fdc42783          	lw	a5,-36(s0)
 8010f0a:	0127c703          	lbu	a4,18(a5)
 8010f0e:	fec42783          	lw	a5,-20(s0)
 8010f12:	00e780a3          	sb	a4,1(a5)
                p_msg_node->msg_type = p->curr_msg_type;
 8010f16:	fdc42783          	lw	a5,-36(s0)
 8010f1a:	0117c703          	lbu	a4,17(a5)
 8010f1e:	fec42783          	lw	a5,-20(s0)
 8010f22:	00e78023          	sb	a4,0(a5)
                p_msg_node->CRC = msg_byte;
 8010f26:	fdb44703          	lbu	a4,-37(s0)
 8010f2a:	fec42783          	lw	a5,-20(s0)
 8010f2e:	c798                	sw	a4,8(a5)
                p_msg_node->next_msg_ptr = NULL;
 8010f30:	fec42783          	lw	a5,-20(s0)
 8010f34:	0007a823          	sw	zero,16(a5)
                printf("p_msg_node->msg_type = %d , \r\n" , p_msg_node->msg_type);
 8010f38:	fec42783          	lw	a5,-20(s0)
 8010f3c:	0007c783          	lbu	a5,0(a5)
 8010f40:	85be                	mv	a1,a5
 8010f42:	2bc18513          	addi	a0,gp,700 # 81188dc <__global_pointer$+0x2bc>
 8010f46:	7a6050ef          	jal	ra,80166ec <iprintf>
                if( p->msg_node_list_tail ) 
 8010f4a:	fdc42783          	lw	a5,-36(s0)
 8010f4e:	53dc                	lw	a5,36(a5)
 8010f50:	cf89                	beqz	a5,8010f6a <thmts_ctrl_cmd_proc_per_byte+0x3b8>
                    p->msg_node_list_tail->next_msg_ptr = p_msg_node;
 8010f52:	fdc42783          	lw	a5,-36(s0)
 8010f56:	53dc                	lw	a5,36(a5)
 8010f58:	fec42703          	lw	a4,-20(s0)
 8010f5c:	cb98                	sw	a4,16(a5)
                    p->msg_node_list_tail = p_msg_node;
 8010f5e:	fdc42783          	lw	a5,-36(s0)
 8010f62:	fec42703          	lw	a4,-20(s0)
 8010f66:	d3d8                	sw	a4,36(a5)
 8010f68:	a821                	j	8010f80 <thmts_ctrl_cmd_proc_per_byte+0x3ce>
                else p->msg_node_list_head = p->msg_node_list_tail = p_msg_node;
 8010f6a:	fdc42783          	lw	a5,-36(s0)
 8010f6e:	fec42703          	lw	a4,-20(s0)
 8010f72:	d3d8                	sw	a4,36(a5)
 8010f74:	fdc42783          	lw	a5,-36(s0)
 8010f78:	53d8                	lw	a4,36(a5)
 8010f7a:	fdc42783          	lw	a5,-36(s0)
 8010f7e:	d398                	sw	a4,32(a5)
                p->curr_msg_node_cnt++;
 8010f80:	fdc42783          	lw	a5,-36(s0)
 8010f84:	0107c783          	lbu	a5,16(a5)
 8010f88:	0785                	addi	a5,a5,1
 8010f8a:	0ff7f713          	zext.b	a4,a5
 8010f8e:	fdc42783          	lw	a5,-36(s0)
 8010f92:	00e78823          	sb	a4,16(a5)
 8010f96:	a831                	j	8010fb2 <thmts_ctrl_cmd_proc_per_byte+0x400>
                free( p->curr_msg_buf_ptr );
 8010f98:	fdc42783          	lw	a5,-36(s0)
 8010f9c:	4fdc                	lw	a5,28(a5)
 8010f9e:	853e                	mv	a0,a5
 8010fa0:	440050ef          	jal	ra,80163e0 <free>
 8010fa4:	a039                	j	8010fb2 <thmts_ctrl_cmd_proc_per_byte+0x400>
            free( p->curr_msg_buf_ptr );
 8010fa6:	fdc42783          	lw	a5,-36(s0)
 8010faa:	4fdc                	lw	a5,28(a5)
 8010fac:	853e                	mv	a0,a5
 8010fae:	432050ef          	jal	ra,80163e0 <free>
        p->curr_msg_byte_num = 0;
 8010fb2:	fdc42783          	lw	a5,-36(s0)
 8010fb6:	00079a23          	sh	zero,20(a5)
        p->curr_msg_crc = 0;
 8010fba:	fdc42783          	lw	a5,-36(s0)
 8010fbe:	00078b23          	sb	zero,22(a5)
        p->curr_msg_length = 0;
 8010fc2:	fdc42783          	lw	a5,-36(s0)
 8010fc6:	00079c23          	sh	zero,24(a5)
        p->curr_msg_type = 0;
 8010fca:	fdc42783          	lw	a5,-36(s0)
 8010fce:	000788a3          	sb	zero,17(a5)
        p->curr_msg_status = 0;
 8010fd2:	fdc42783          	lw	a5,-36(s0)
 8010fd6:	00078923          	sb	zero,18(a5)
        p->curr_msg_id = 0;
 8010fda:	fdc42783          	lw	a5,-36(s0)
 8010fde:	000789a3          	sb	zero,19(a5)
        p->curr_msg_buf_ptr = NULL;
 8010fe2:	fdc42783          	lw	a5,-36(s0)
 8010fe6:	0007ae23          	sw	zero,28(a5)
}
 8010fea:	0001                	nop
 8010fec:	50b2                	lw	ra,44(sp)
 8010fee:	5422                	lw	s0,40(sp)
 8010ff0:	6145                	addi	sp,sp,48
 8010ff2:	8082                	ret

08010ff4 <thmts_ctrl_cmd_proc_exec>:

void thmts_ctrl_cmd_proc_exec( thmts_ctrl_cmd_proc_t* p )
{
 8010ff4:	7179                	addi	sp,sp,-48
 8010ff6:	d606                	sw	ra,44(sp)
 8010ff8:	d422                	sw	s0,40(sp)
 8010ffa:	1800                	addi	s0,sp,48
 8010ffc:	fca42e23          	sw	a0,-36(s0)
    if( p->cmd_ringbuf.front != p->cmd_ringbuf.rear )
 8011000:	fdc42783          	lw	a5,-36(s0)
 8011004:	4798                	lw	a4,8(a5)
 8011006:	fdc42783          	lw	a5,-36(s0)
 801100a:	47dc                	lw	a5,12(a5)
 801100c:	0cf70b63          	beq	a4,a5,80110e2 <thmts_ctrl_cmd_proc_exec+0xee>
    {
        unsigned int left = p->cmd_ringbuf.rear - p->cmd_ringbuf.front;
 8011010:	fdc42783          	lw	a5,-36(s0)
 8011014:	47d8                	lw	a4,12(a5)
 8011016:	fdc42783          	lw	a5,-36(s0)
 801101a:	479c                	lw	a5,8(a5)
 801101c:	40f707b3          	sub	a5,a4,a5
 8011020:	fef42223          	sw	a5,-28(s0)
        unsigned int left_unwrap = ( left < ( p->cmd_ringbuf.size - ( p->cmd_ringbuf.front & p->cmd_ringbuf.size - 1 ) ) ? left : 
 8011024:	fdc42783          	lw	a5,-36(s0)
 8011028:	43d8                	lw	a4,4(a5)
 801102a:	fdc42783          	lw	a5,-36(s0)
 801102e:	4794                	lw	a3,8(a5)
 8011030:	fdc42783          	lw	a5,-36(s0)
 8011034:	43dc                	lw	a5,4(a5)
 8011036:	17fd                	addi	a5,a5,-1
 8011038:	8ff5                	and	a5,a5,a3
 801103a:	40f707b3          	sub	a5,a4,a5
 801103e:	fe442703          	lw	a4,-28(s0)
 8011042:	0af757b3          	minu	a5,a4,a5
 8011046:	fef42023          	sw	a5,-32(s0)
                                    ( p->cmd_ringbuf.size - ( p->cmd_ringbuf.front & p->cmd_ringbuf.size - 1 ) ) );

        for( uint32_t i = 0; i < left_unwrap; i++ )
 801104a:	fe042623          	sw	zero,-20(s0)
 801104e:	a825                	j	8011086 <thmts_ctrl_cmd_proc_exec+0x92>
        {
            thmts_ctrl_cmd_proc_per_byte( p, p->cmd_ringbuf.buf[ ( p->cmd_ringbuf.front & p->cmd_ringbuf.size - 1) + i ] );
 8011050:	fdc42783          	lw	a5,-36(s0)
 8011054:	4398                	lw	a4,0(a5)
 8011056:	fdc42783          	lw	a5,-36(s0)
 801105a:	4794                	lw	a3,8(a5)
 801105c:	fdc42783          	lw	a5,-36(s0)
 8011060:	43dc                	lw	a5,4(a5)
 8011062:	17fd                	addi	a5,a5,-1
 8011064:	8efd                	and	a3,a3,a5
 8011066:	fec42783          	lw	a5,-20(s0)
 801106a:	97b6                	add	a5,a5,a3
 801106c:	97ba                	add	a5,a5,a4
 801106e:	0007c783          	lbu	a5,0(a5)
 8011072:	85be                	mv	a1,a5
 8011074:	fdc42503          	lw	a0,-36(s0)
 8011078:	b3bff0ef          	jal	ra,8010bb2 <thmts_ctrl_cmd_proc_per_byte>
        for( uint32_t i = 0; i < left_unwrap; i++ )
 801107c:	fec42783          	lw	a5,-20(s0)
 8011080:	0785                	addi	a5,a5,1
 8011082:	fef42623          	sw	a5,-20(s0)
 8011086:	fec42703          	lw	a4,-20(s0)
 801108a:	fe042783          	lw	a5,-32(s0)
 801108e:	fcf761e3          	bltu	a4,a5,8011050 <thmts_ctrl_cmd_proc_exec+0x5c>
        }

        for( uint32_t i = 0; i < ( left - left_unwrap ); i++ )
 8011092:	fe042423          	sw	zero,-24(s0)
 8011096:	a01d                	j	80110bc <thmts_ctrl_cmd_proc_exec+0xc8>
        {
            thmts_ctrl_cmd_proc_per_byte( p, p->cmd_ringbuf.buf[ i ] );
 8011098:	fdc42783          	lw	a5,-36(s0)
 801109c:	4398                	lw	a4,0(a5)
 801109e:	fe842783          	lw	a5,-24(s0)
 80110a2:	97ba                	add	a5,a5,a4
 80110a4:	0007c783          	lbu	a5,0(a5)
 80110a8:	85be                	mv	a1,a5
 80110aa:	fdc42503          	lw	a0,-36(s0)
 80110ae:	b05ff0ef          	jal	ra,8010bb2 <thmts_ctrl_cmd_proc_per_byte>
        for( uint32_t i = 0; i < ( left - left_unwrap ); i++ )
 80110b2:	fe842783          	lw	a5,-24(s0)
 80110b6:	0785                	addi	a5,a5,1
 80110b8:	fef42423          	sw	a5,-24(s0)
 80110bc:	fe442703          	lw	a4,-28(s0)
 80110c0:	fe042783          	lw	a5,-32(s0)
 80110c4:	40f707b3          	sub	a5,a4,a5
 80110c8:	fe842703          	lw	a4,-24(s0)
 80110cc:	fcf766e3          	bltu	a4,a5,8011098 <thmts_ctrl_cmd_proc_exec+0xa4>
        }

        p->cmd_ringbuf.front += left;
 80110d0:	fdc42783          	lw	a5,-36(s0)
 80110d4:	4798                	lw	a4,8(a5)
 80110d6:	fe442783          	lw	a5,-28(s0)
 80110da:	973e                	add	a4,a4,a5
 80110dc:	fdc42783          	lw	a5,-36(s0)
 80110e0:	c798                	sw	a4,8(a5)
    }
}
 80110e2:	0001                	nop
 80110e4:	50b2                	lw	ra,44(sp)
 80110e6:	5422                	lw	s0,40(sp)
 80110e8:	6145                	addi	sp,sp,48
 80110ea:	8082                	ret

080110ec <thmts_ctrl_cmd_proc_get_rx_msg>:

void thmts_ctrl_cmd_proc_get_rx_msg( thmts_ctrl_cmd_proc_t* p, thmts_ctrl_cmd_proc_msg_t* p_msg )
{
 80110ec:	1101                	addi	sp,sp,-32
 80110ee:	ce06                	sw	ra,28(sp)
 80110f0:	cc22                	sw	s0,24(sp)
 80110f2:	1000                	addi	s0,sp,32
 80110f4:	fea42623          	sw	a0,-20(s0)
 80110f8:	feb42423          	sw	a1,-24(s0)
    if( !p->msg_node_list_head )  
 80110fc:	fec42783          	lw	a5,-20(s0)
 8011100:	539c                	lw	a5,32(a5)
 8011102:	eb81                	bnez	a5,8011112 <thmts_ctrl_cmd_proc_get_rx_msg+0x26>
    {
        memset( ( void* )p_msg, 0, sizeof( thmts_ctrl_cmd_proc_msg_t ) );
 8011104:	4651                	li	a2,20
 8011106:	4581                	li	a1,0
 8011108:	fe842503          	lw	a0,-24(s0)
 801110c:	3b8050ef          	jal	ra,80164c4 <memset>
    }
    else
    {
        memcpy( ( void* )p_msg, ( void* )( p->msg_node_list_head ), sizeof( thmts_ctrl_cmd_proc_msg_t ) );
    }
}
 8011110:	a811                	j	8011124 <thmts_ctrl_cmd_proc_get_rx_msg+0x38>
        memcpy( ( void* )p_msg, ( void* )( p->msg_node_list_head ), sizeof( thmts_ctrl_cmd_proc_msg_t ) );
 8011112:	fec42783          	lw	a5,-20(s0)
 8011116:	539c                	lw	a5,32(a5)
 8011118:	4651                	li	a2,20
 801111a:	85be                	mv	a1,a5
 801111c:	fe842503          	lw	a0,-24(s0)
 8011120:	2c8050ef          	jal	ra,80163e8 <memcpy>
}
 8011124:	0001                	nop
 8011126:	40f2                	lw	ra,28(sp)
 8011128:	4462                	lw	s0,24(sp)
 801112a:	6105                	addi	sp,sp,32
 801112c:	8082                	ret

0801112e <thmts_ctrl_cmd_proc_pop_rx_msg>:

void thmts_ctrl_cmd_proc_pop_rx_msg( thmts_ctrl_cmd_proc_t* p )
{
 801112e:	7179                	addi	sp,sp,-48
 8011130:	d606                	sw	ra,44(sp)
 8011132:	d422                	sw	s0,40(sp)
 8011134:	1800                	addi	s0,sp,48
 8011136:	fca42e23          	sw	a0,-36(s0)
    if( p->msg_node_list_head )
 801113a:	fdc42783          	lw	a5,-36(s0)
 801113e:	539c                	lw	a5,32(a5)
 8011140:	c3b5                	beqz	a5,80111a4 <thmts_ctrl_cmd_proc_pop_rx_msg+0x76>
    {
        free( p->msg_node_list_head->msg_buf_ptr );
 8011142:	fdc42783          	lw	a5,-36(s0)
 8011146:	539c                	lw	a5,32(a5)
 8011148:	47dc                	lw	a5,12(a5)
 801114a:	853e                	mv	a0,a5
 801114c:	294050ef          	jal	ra,80163e0 <free>
        thmts_ctrl_cmd_proc_msg_t* next_msg_ptr = p->msg_node_list_head->next_msg_ptr;
 8011150:	fdc42783          	lw	a5,-36(s0)
 8011154:	539c                	lw	a5,32(a5)
 8011156:	4b9c                	lw	a5,16(a5)
 8011158:	fef42623          	sw	a5,-20(s0)
        free( p->msg_node_list_head );
 801115c:	fdc42783          	lw	a5,-36(s0)
 8011160:	539c                	lw	a5,32(a5)
 8011162:	853e                	mv	a0,a5
 8011164:	27c050ef          	jal	ra,80163e0 <free>
        if( !next_msg_ptr ) p->msg_node_list_head = p->msg_node_list_tail = NULL;
 8011168:	fec42783          	lw	a5,-20(s0)
 801116c:	ef81                	bnez	a5,8011184 <thmts_ctrl_cmd_proc_pop_rx_msg+0x56>
 801116e:	fdc42783          	lw	a5,-36(s0)
 8011172:	0207a223          	sw	zero,36(a5)
 8011176:	fdc42783          	lw	a5,-36(s0)
 801117a:	53d8                	lw	a4,36(a5)
 801117c:	fdc42783          	lw	a5,-36(s0)
 8011180:	d398                	sw	a4,32(a5)
 8011182:	a031                	j	801118e <thmts_ctrl_cmd_proc_pop_rx_msg+0x60>
        else p->msg_node_list_head = next_msg_ptr;
 8011184:	fdc42783          	lw	a5,-36(s0)
 8011188:	fec42703          	lw	a4,-20(s0)
 801118c:	d398                	sw	a4,32(a5)

        p->curr_msg_node_cnt--;
 801118e:	fdc42783          	lw	a5,-36(s0)
 8011192:	0107c783          	lbu	a5,16(a5)
 8011196:	17fd                	addi	a5,a5,-1
 8011198:	0ff7f713          	zext.b	a4,a5
 801119c:	fdc42783          	lw	a5,-36(s0)
 80111a0:	00e78823          	sb	a4,16(a5)
    }
}
 80111a4:	0001                	nop
 80111a6:	50b2                	lw	ra,44(sp)
 80111a8:	5422                	lw	s0,40(sp)
 80111aa:	6145                	addi	sp,sp,48
 80111ac:	8082                	ret

080111ae <init_node>:
#include "thmts_config.h"

THMTS_NodeInfo_t node;

void init_node()
{
 80111ae:	1101                	addi	sp,sp,-32
 80111b0:	ce06                	sw	ra,28(sp)
 80111b2:	cc22                	sw	s0,24(sp)
 80111b4:	1000                	addi	s0,sp,32
	node.role = node_config.role;
 80111b6:	081197b7          	lui	a5,0x8119
 80111ba:	67c78793          	addi	a5,a5,1660 # 811967c <node_config>
 80111be:	0027c703          	lbu	a4,2(a5)
 80111c2:	0812a7b7          	lui	a5,0x812a
 80111c6:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 80111ca:	00e78123          	sb	a4,2(a5)
	node.dev_id= node_config.dev_id;
 80111ce:	081197b7          	lui	a5,0x8119
 80111d2:	67c7c703          	lbu	a4,1660(a5) # 811967c <node_config>
 80111d6:	0812a7b7          	lui	a5,0x812a
 80111da:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 80111de:	00e78023          	sb	a4,0(a5)
	node.group_id= node_config.group_id;
 80111e2:	081197b7          	lui	a5,0x8119
 80111e6:	67c78793          	addi	a5,a5,1660 # 811967c <node_config>
 80111ea:	0017c703          	lbu	a4,1(a5)
 80111ee:	0812a7b7          	lui	a5,0x812a
 80111f2:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 80111f6:	00e780a3          	sb	a4,1(a5)
	node.state = NODE_STATE_IDLE;
 80111fa:	0812a7b7          	lui	a5,0x812a
 80111fe:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011202:	00078423          	sb	zero,8(a5)

    node.curr_slot_idx=0;
 8011206:	0812a7b7          	lui	a5,0x812a
 801120a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801120e:	000784a3          	sb	zero,9(a5)
    node.curr_subfrm_idx=0;
 8011212:	0812a7b7          	lui	a5,0x812a
 8011216:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801121a:	00078523          	sb	zero,10(a5)
    node.curr_frm_idx=0;
 801121e:	0812a7b7          	lui	a5,0x812a
 8011222:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011226:	000785a3          	sb	zero,11(a5)
    node.curr_user_data_frm_idx=0;
 801122a:	0812a7b7          	lui	a5,0x812a
 801122e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011232:	00078623          	sb	zero,12(a5)

	node.uwb_tx_busy=0;
 8011236:	0812a7b7          	lui	a5,0x812a
 801123a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801123e:	42078223          	sb	zero,1060(a5)
	node.uwb_rx_busy=0;
 8011242:	0812a7b7          	lui	a5,0x812a
 8011246:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801124a:	420782a3          	sb	zero,1061(a5)
	node.uwb_rx_OK=0;
 801124e:	0812a7b7          	lui	a5,0x812a
 8011252:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011256:	42078323          	sb	zero,1062(a5)
	node.comm_frm_tx_flag =0;
 801125a:	0812a7b7          	lui	a5,0x812a
 801125e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011262:	000786a3          	sb	zero,13(a5)
	node.confirm_slot_cnt=0;    // Confirm
 8011266:	0812a7b7          	lui	a5,0x812a
 801126a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801126e:	00079723          	sh	zero,14(a5)
	node.running_center_slot_cnt =0 ;
 8011272:	0812a7b7          	lui	a5,0x812a
 8011276:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801127a:	00079823          	sh	zero,16(a5)
	node.running_group_master_slot_cnt=0;
 801127e:	0812a7b7          	lui	a5,0x812a
 8011282:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011286:	00079923          	sh	zero,18(a5)
	node.confirm_center_rcv=0;
 801128a:	0812a7b7          	lui	a5,0x812a
 801128e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011292:	00078a23          	sb	zero,20(a5)

	for(int i = 0; i < USER_DATA_LENGTH; i++) {
 8011296:	fe042623          	sw	zero,-20(s0)
 801129a:	a099                	j	80112e0 <init_node+0x132>
		node.user_data[i] = USER_DATA_LENGTH*node.user_data_cnt + i;
 801129c:	0812a7b7          	lui	a5,0x812a
 80112a0:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 80112a4:	4187a783          	lw	a5,1048(a5)
 80112a8:	0807c7b3          	zext.h	a5,a5
 80112ac:	07a2                	slli	a5,a5,0x8
 80112ae:	0807c733          	zext.h	a4,a5
 80112b2:	fec42783          	lw	a5,-20(s0)
 80112b6:	0807c7b3          	zext.h	a5,a5
 80112ba:	97ba                	add	a5,a5,a4
 80112bc:	0807c733          	zext.h	a4,a5
 80112c0:	0812a7b7          	lui	a5,0x812a
 80112c4:	bd878693          	addi	a3,a5,-1064 # 8129bd8 <node>
 80112c8:	fec42783          	lw	a5,-20(s0)
 80112cc:	07a1                	addi	a5,a5,8
 80112ce:	0786                	slli	a5,a5,0x1
 80112d0:	97b6                	add	a5,a5,a3
 80112d2:	00e79323          	sh	a4,6(a5)
	for(int i = 0; i < USER_DATA_LENGTH; i++) {
 80112d6:	fec42783          	lw	a5,-20(s0)
 80112da:	0785                	addi	a5,a5,1
 80112dc:	fef42623          	sw	a5,-20(s0)
 80112e0:	fec42703          	lw	a4,-20(s0)
 80112e4:	0ff00793          	li	a5,255
 80112e8:	fae7dae3          	bge	a5,a4,801129c <init_node+0xee>
	}
	memset(node.user_data_rx,0,sizeof(node.user_data_rx));
 80112ec:	20000613          	li	a2,512
 80112f0:	4581                	li	a1,0
 80112f2:	0812a7b7          	lui	a5,0x812a
 80112f6:	dee78513          	addi	a0,a5,-530 # 8129dee <node+0x216>
 80112fa:	1ca050ef          	jal	ra,80164c4 <memset>
	node.user_data_rx_valid = 0;
 80112fe:	0812a7b7          	lui	a5,0x812a
 8011302:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011306:	40078b23          	sb	zero,1046(a5)
	node.user_data_cnt = 0;
 801130a:	0812a7b7          	lui	a5,0x812a
 801130e:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011312:	4007ac23          	sw	zero,1048(a5)
	node.user_data_frm_cnt = 0;
 8011316:	0812a7b7          	lui	a5,0x812a
 801131a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801131e:	4007ae23          	sw	zero,1052(a5)
	node.user_data_invalid_frm_cnt = 0;
 8011322:	0812a7b7          	lui	a5,0x812a
 8011326:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801132a:	4207a023          	sw	zero,1056(a5)

	node.ts_into_timer=-1;		// timeruwb-bbtime stamp
 801132e:	0812a7b7          	lui	a5,0x812a
 8011332:	bd878693          	addi	a3,a5,-1064 # 8129bd8 <node>
 8011336:	577d                	li	a4,-1
 8011338:	57fd                	li	a5,-1
 801133a:	42e6a423          	sw	a4,1064(a3)
 801133e:	42f6a623          	sw	a5,1068(a3)
	node.ts_curr_rmark=-1;
 8011342:	0812a7b7          	lui	a5,0x812a
 8011346:	bd878693          	addi	a3,a5,-1064 # 8129bd8 <node>
 801134a:	577d                	li	a4,-1
 801134c:	57fd                	li	a5,-1
 801134e:	42e6a823          	sw	a4,1072(a3)
 8011352:	42f6aa23          	sw	a5,1076(a3)

	node.arr_adjust=0;
 8011356:	0812a7b7          	lui	a5,0x812a
 801135a:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801135e:	4207ac23          	sw	zero,1080(a5)
	node.tcnt_adjust=0;
 8011362:	0812a7b7          	lui	a5,0x812a
 8011366:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 801136a:	4207ae23          	sw	zero,1084(a5)
	node.arr_adjust_flag=0;
 801136e:	0812a7b7          	lui	a5,0x812a
 8011372:	bd878793          	addi	a5,a5,-1064 # 8129bd8 <node>
 8011376:	4407a023          	sw	zero,1088(a5)

	memset(node.trx_stamps_subfrm0_ping, 0, sizeof(node.trx_stamps_subfrm0_ping));
 801137a:	02000613          	li	a2,32
 801137e:	4581                	li	a1,0
 8011380:	0812a7b7          	lui	a5,0x812a
 8011384:	02078513          	addi	a0,a5,32 # 812a020 <node+0x448>
 8011388:	13c050ef          	jal	ra,80164c4 <memset>
	memset(node.trx_stamps_subfrm1_ping, 0, sizeof(node.trx_stamps_subfrm1_ping));
 801138c:	02000613          	li	a2,32
 8011390:	4581                	li	a1,0
 8011392:	0812a7b7          	lui	a5,0x812a
 8011396:	04078513          	addi	a0,a5,64 # 812a040 <node+0x468>
 801139a:	12a050ef          	jal	ra,80164c4 <memset>
	memset(node.trx_stamps_subfrm2_ping, 0, sizeof(node.trx_stamps_subfrm2_ping));
 801139e:	02000613          	li	a2,32
 80113a2:	4581                	li	a1,0
 80113a4:	0812a7b7          	lui	a5,0x812a
 80113a8:	06078513          	addi	a0,a5,96 # 812a060 <node+0x488>
 80113ac:	118050ef          	jal	ra,80164c4 <memset>
	
}
 80113b0:	0001                	nop
 80113b2:	40f2                	lw	ra,28(sp)
 80113b4:	4462                	lw	s0,24(sp)
 80113b6:	6105                	addi	sp,sp,32
 80113b8:	8082                	ret

080113ba <start_thmts_tx>:

void start_thmts_tx(THMTS_NodeInfo_t* node_ptr, THMTS_PhyParamConfig_t* thmts_phycfg_ptr, thmts_ranging_packet_t* thmts_tx_frame_ptr)
{
 80113ba:	7139                	addi	sp,sp,-64
 80113bc:	de06                	sw	ra,60(sp)
 80113be:	dc22                	sw	s0,56(sp)
 80113c0:	da4a                	sw	s2,52(sp)
 80113c2:	d84e                	sw	s3,48(sp)
 80113c4:	d652                	sw	s4,44(sp)
 80113c6:	d456                	sw	s5,40(sp)
 80113c8:	0080                	addi	s0,sp,64
 80113ca:	fca42623          	sw	a0,-52(s0)
 80113ce:	fcb42423          	sw	a1,-56(s0)
 80113d2:	fcc42223          	sw	a2,-60(s0)
	uint64_t txdly_ts;
	txdly_ts = timestamp_add( node_ptr->ts_into_timer, 55 * TICK_PER_10US );
 80113d6:	fcc42783          	lw	a5,-52(s0)
 80113da:	4287a703          	lw	a4,1064(a5)
 80113de:	42c7a783          	lw	a5,1068(a5)
 80113e2:	02184637          	lui	a2,0x2184
 80113e6:	4681                	li	a3,0
 80113e8:	853a                	mv	a0,a4
 80113ea:	85be                	mv	a1,a5
 80113ec:	885fd0ef          	jal	ra,800ec70 <timestamp_add>
 80113f0:	872a                	mv	a4,a0
 80113f2:	87ae                	mv	a5,a1
 80113f4:	fce42c23          	sw	a4,-40(s0)
 80113f8:	fcf42e23          	sw	a5,-36(s0)

	thmts_tx_frame_ptr->head.slot_id = node_ptr->dev_id;
 80113fc:	fcc42783          	lw	a5,-52(s0)
 8011400:	0007c703          	lbu	a4,0(a5)
 8011404:	fc442783          	lw	a5,-60(s0)
 8011408:	00e78023          	sb	a4,0(a5)
	thmts_tx_frame_ptr->head.frm_id = node_ptr->curr_frm_idx;
 801140c:	fcc42783          	lw	a5,-52(s0)
 8011410:	00b7c703          	lbu	a4,11(a5)
 8011414:	fc442783          	lw	a5,-60(s0)
 8011418:	00e78123          	sb	a4,2(a5)
	thmts_tx_frame_ptr->head.group_id = node_ptr->group_id;
 801141c:	fcc42783          	lw	a5,-52(s0)
 8011420:	0017c703          	lbu	a4,1(a5)
 8011424:	fc442783          	lw	a5,-60(s0)
 8011428:	00e781a3          	sb	a4,3(a5)
	thmts_tx_frame_ptr->head.subfrm_id = node_ptr->curr_subfrm_idx;
 801142c:	fcc42783          	lw	a5,-52(s0)
 8011430:	00a7c703          	lbu	a4,10(a5)
 8011434:	fc442783          	lw	a5,-60(s0)
 8011438:	00e780a3          	sb	a4,1(a5)
	thmts_tx_frame_ptr->head.tx_stamp = (txdly_ts >> 9) << 9;
 801143c:	fd842783          	lw	a5,-40(s0)
 8011440:	e007f913          	andi	s2,a5,-512
 8011444:	fdc42783          	lw	a5,-36(s0)
 8011448:	fff7f993          	andi	s3,a5,-1
 801144c:	fc442783          	lw	a5,-60(s0)
 8011450:	0ff97613          	zext.b	a2,s2
 8011454:	0047c703          	lbu	a4,4(a5)
 8011458:	8b01                	andi	a4,a4,0
 801145a:	86ba                	mv	a3,a4
 801145c:	8732                	mv	a4,a2
 801145e:	8f55                	or	a4,a4,a3
 8011460:	00e78223          	sb	a4,4(a5)
 8011464:	00895713          	srli	a4,s2,0x8
 8011468:	0ff77613          	zext.b	a2,a4
 801146c:	0057c703          	lbu	a4,5(a5)
 8011470:	8b01                	andi	a4,a4,0
 8011472:	86ba                	mv	a3,a4
 8011474:	8732                	mv	a4,a2
 8011476:	8f55                	or	a4,a4,a3
 8011478:	00e782a3          	sb	a4,5(a5)
 801147c:	01095713          	srli	a4,s2,0x10
 8011480:	0ff77613          	zext.b	a2,a4
 8011484:	0067c703          	lbu	a4,6(a5)
 8011488:	8b01                	andi	a4,a4,0
 801148a:	86ba                	mv	a3,a4
 801148c:	8732                	mv	a4,a2
 801148e:	8f55                	or	a4,a4,a3
 8011490:	00e78323          	sb	a4,6(a5)
 8011494:	01895613          	srli	a2,s2,0x18
 8011498:	0077c703          	lbu	a4,7(a5)
 801149c:	8b01                	andi	a4,a4,0
 801149e:	86ba                	mv	a3,a4
 80114a0:	8732                	mv	a4,a2
 80114a2:	8f55                	or	a4,a4,a3
 80114a4:	00e783a3          	sb	a4,7(a5)
 80114a8:	0ff9f613          	zext.b	a2,s3
 80114ac:	0087c703          	lbu	a4,8(a5)
 80114b0:	8b01                	andi	a4,a4,0
 80114b2:	86ba                	mv	a3,a4
 80114b4:	8732                	mv	a4,a2
 80114b6:	8f55                	or	a4,a4,a3
 80114b8:	00e78423          	sb	a4,8(a5)
 80114bc:	0089d713          	srli	a4,s3,0x8
 80114c0:	0ff77613          	zext.b	a2,a4
 80114c4:	0097c703          	lbu	a4,9(a5)
 80114c8:	8b01                	andi	a4,a4,0
 80114ca:	86ba                	mv	a3,a4
 80114cc:	8732                	mv	a4,a2
 80114ce:	8f55                	or	a4,a4,a3
 80114d0:	00e784a3          	sb	a4,9(a5)
 80114d4:	0109d713          	srli	a4,s3,0x10
 80114d8:	0ff77613          	zext.b	a2,a4
 80114dc:	00a7c703          	lbu	a4,10(a5)
 80114e0:	8b01                	andi	a4,a4,0
 80114e2:	86ba                	mv	a3,a4
 80114e4:	8732                	mv	a4,a2
 80114e6:	8f55                	or	a4,a4,a3
 80114e8:	00e78523          	sb	a4,10(a5)
 80114ec:	0189d613          	srli	a2,s3,0x18
 80114f0:	00b7c703          	lbu	a4,11(a5)
 80114f4:	8b01                	andi	a4,a4,0
 80114f6:	86ba                	mv	a3,a4
 80114f8:	8732                	mv	a4,a2
 80114fa:	8f55                	or	a4,a4,a3
 80114fc:	00e785a3          	sb	a4,11(a5)

//	BB_TX_MODULE_POWER_DOWN;
//	BB_TX_MODULE_POWER_ON;

	set_thmts_bb_delaytxtime(thmts_phycfg_ptr, (txdly_ts>>9));
 8011500:	fdc42783          	lw	a5,-36(s0)
 8011504:	07de                	slli	a5,a5,0x17
 8011506:	fd842703          	lw	a4,-40(s0)
 801150a:	00975a13          	srli	s4,a4,0x9
 801150e:	0147ea33          	or	s4,a5,s4
 8011512:	fdc42783          	lw	a5,-36(s0)
 8011516:	0097da93          	srli	s5,a5,0x9
 801151a:	87d2                	mv	a5,s4
 801151c:	85be                	mv	a1,a5
 801151e:	fc842503          	lw	a0,-56(s0)
 8011522:	d39fd0ef          	jal	ra,800f25a <set_thmts_bb_delaytxtime>

	//memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR), thmts_tx_frame_ptr , 12);

	memcpy((uint32_t*)(THMTS_BB_BASE + CHIP_THURDZ_TX_DATA_ADDR), thmts_tx_frame_ptr ,  sizeof(thmts_ranging_packet_t));
 8011526:	22200613          	li	a2,546
 801152a:	fc442583          	lw	a1,-60(s0)
 801152e:	11208537          	lui	a0,0x11208
 8011532:	6b7040ef          	jal	ra,80163e8 <memcpy>

	start_thmts_bb_tx(thmts_phycfg_ptr, thmts_tx_frame_ptr, sizeof(thmts_ranging_packet_t));
 8011536:	22200613          	li	a2,546
 801153a:	fc442583          	lw	a1,-60(s0)
 801153e:	fc842503          	lw	a0,-56(s0)
 8011542:	bebfd0ef          	jal	ra,800f12c <start_thmts_bb_tx>
	PA_ENABLE;
 8011546:	0f600693          	li	a3,246
 801154a:	4621                	li	a2,8
 801154c:	45c1                	li	a1,16
 801154e:	00fe0537          	lui	a0,0xfe0
 8011552:	bcefd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
	RF_TX_POWER_ON;
 8011556:	4681                	li	a3,0
 8011558:	4605                	li	a2,1
 801155a:	4599                	li	a1,6
 801155c:	00fe0537          	lui	a0,0xfe0
 8011560:	bc0fd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>

	node_ptr->uwb_tx_busy = 1;
 8011564:	fcc42783          	lw	a5,-52(s0)
 8011568:	4705                	li	a4,1
 801156a:	42e78223          	sb	a4,1060(a5)
}
 801156e:	0001                	nop
 8011570:	50f2                	lw	ra,60(sp)
 8011572:	5462                	lw	s0,56(sp)
 8011574:	5952                	lw	s2,52(sp)
 8011576:	59c2                	lw	s3,48(sp)
 8011578:	5a32                	lw	s4,44(sp)
 801157a:	5aa2                	lw	s5,40(sp)
 801157c:	6121                	addi	sp,sp,64
 801157e:	8082                	ret

08011580 <start_thmts_rx>:

void start_thmts_rx(THMTS_NodeInfo_t* node_ptr, THMTS_PhyParamConfig_t* thmts_phycfg_ptr)
{
 8011580:	1101                	addi	sp,sp,-32
 8011582:	ce06                	sw	ra,28(sp)
 8011584:	cc22                	sw	s0,24(sp)
 8011586:	1000                	addi	s0,sp,32
 8011588:	fea42623          	sw	a0,-20(s0)
 801158c:	feb42423          	sw	a1,-24(s0)
	if (node_ptr->uwb_rx_busy == 0) {
 8011590:	fec42783          	lw	a5,-20(s0)
 8011594:	4257c783          	lbu	a5,1061(a5)
 8011598:	ef85                	bnez	a5,80115d0 <start_thmts_rx+0x50>
		//BB_RX_MODULE_POWER_DOWN;
		BB_RX_MODULE_POWER_ON;
 801159a:	4681                	li	a3,0
 801159c:	4675                	li	a2,29
 801159e:	4589                	li	a1,2
 80115a0:	00fb07b7          	lui	a5,0xfb0
 80115a4:	00478513          	addi	a0,a5,4 # fb0004 <__HEAP_SIZE+0xfaf804>
 80115a8:	b78fd0ef          	jal	ra,800e920 <write_thmts_bb_reg_with_offset>
		config_thmts_bb_rx_sw_lna_on(thmts_phycfg_ptr->rf_chan_num);
 80115ac:	fe842783          	lw	a5,-24(s0)
 80115b0:	0147c783          	lbu	a5,20(a5)
 80115b4:	853e                	mv	a0,a5
 80115b6:	c4cfe0ef          	jal	ra,800fa02 <config_thmts_bb_rx_sw_lna_on>
		start_thmts_bb_rx(thmts_phycfg_ptr, 1024);			// 1ms
 80115ba:	40000593          	li	a1,1024
 80115be:	fe842503          	lw	a0,-24(s0)
 80115c2:	d19fd0ef          	jal	ra,800f2da <start_thmts_bb_rx>

		node_ptr->uwb_rx_busy = 1;
 80115c6:	fec42783          	lw	a5,-20(s0)
 80115ca:	4705                	li	a4,1
 80115cc:	42e782a3          	sb	a4,1061(a5)
	}
}
 80115d0:	0001                	nop
 80115d2:	40f2                	lw	ra,28(sp)
 80115d4:	4462                	lw	s0,24(sp)
 80115d6:	6105                	addi	sp,sp,32
 80115d8:	8082                	ret

080115da <iq_from_u32>:
    char SN[16];    // SN
    unsigned short rangeCali[58];  // 
} uwb_config_t;

//  32bit  I/Q16=I16=Q
static inline c64 iq_from_u32(uint32_t x) {
 80115da:	711d                	addi	sp,sp,-96
 80115dc:	cea2                	sw	s0,92(sp)
 80115de:	1080                	addi	s0,sp,96
 80115e0:	faa42e23          	sw	a0,-68(s0)
    int16_t I = (int16_t)(x & 0xFFFF);
 80115e4:	fbc42783          	lw	a5,-68(s0)
 80115e8:	fef41723          	sh	a5,-18(s0)
    int16_t Q = (int16_t)((x >> 16) & 0xFFFF);
 80115ec:	fbc42783          	lw	a5,-68(s0)
 80115f0:	83c1                	srli	a5,a5,0x10
 80115f2:	fef41623          	sh	a5,-20(s0)
    c64 z = { (double)I, (double)Q };
 80115f6:	fee45783          	lhu	a5,-18(s0)
 80115fa:	07c2                	slli	a5,a5,0x10
 80115fc:	87c1                	srai	a5,a5,0x10
 80115fe:	d20787d3          	fcvt.d.w	fa5,a5
 8011602:	fcf43427          	fsd	fa5,-56(s0)
 8011606:	fec45783          	lhu	a5,-20(s0)
 801160a:	07c2                	slli	a5,a5,0x10
 801160c:	87c1                	srai	a5,a5,0x10
 801160e:	d20787d3          	fcvt.d.w	fa5,a5
 8011612:	fcf43827          	fsd	fa5,-48(s0)
    return z;
 8011616:	fc842603          	lw	a2,-56(s0)
 801161a:	fcc42683          	lw	a3,-52(s0)
 801161e:	fd042703          	lw	a4,-48(s0)
 8011622:	fd442783          	lw	a5,-44(s0)
 8011626:	fcc42c23          	sw	a2,-40(s0)
 801162a:	fcd42e23          	sw	a3,-36(s0)
 801162e:	fee42023          	sw	a4,-32(s0)
 8011632:	fef42223          	sw	a5,-28(s0)
 8011636:	fd843707          	fld	fa4,-40(s0)
 801163a:	fe043787          	fld	fa5,-32(s0)
}
 801163e:	22e70553          	fmv.d	fa0,fa4
 8011642:	22f785d3          	fmv.d	fa1,fa5
 8011646:	4476                	lw	s0,92(sp)
 8011648:	6125                	addi	sp,sp,96
 801164a:	8082                	ret

0801164c <wrap_idx>:
uint32_t CIR_data0[3][CIR_FOR_PDOA_LENGTH];         // 0CIRCIR_FOR_PDOA_LENGTH
uint32_t CIR_data1[3][CIR_FOR_PDOA_LENGTH];         // 1CIRCIR_FOR_PDOA_LENGTH
uint32_t CIR_data2[3][CIR_FOR_PDOA_LENGTH];         // 2CIRCIR_FOR_PDOA_LENGTH


static inline int wrap_idx(int i) {
 801164c:	1101                	addi	sp,sp,-32
 801164e:	ce22                	sw	s0,28(sp)
 8011650:	1000                	addi	s0,sp,32
 8011652:	fea42623          	sw	a0,-20(s0)
    i %= CIR_N;
 8011656:	fec42783          	lw	a5,-20(s0)
 801165a:	80402737          	lui	a4,0x80402
 801165e:	0745                	addi	a4,a4,17
 8011660:	02e785b3          	mul	a1,a5,a4
 8011664:	02e796b3          	mulh	a3,a5,a4
 8011668:	862e                	mv	a2,a1
 801166a:	00d78733          	add	a4,a5,a3
 801166e:	40975693          	srai	a3,a4,0x9
 8011672:	41f7d713          	srai	a4,a5,0x1f
 8011676:	8e99                	sub	a3,a3,a4
 8011678:	3fe00713          	li	a4,1022
 801167c:	02e68733          	mul	a4,a3,a4
 8011680:	8f99                	sub	a5,a5,a4
 8011682:	fef42623          	sw	a5,-20(s0)
    return (i < 0) ? (i + CIR_N) : i;
 8011686:	fec42783          	lw	a5,-20(s0)
 801168a:	0007d763          	bgez	a5,8011698 <wrap_idx+0x4c>
 801168e:	fec42783          	lw	a5,-20(s0)
 8011692:	3fe78793          	addi	a5,a5,1022
 8011696:	a019                	j	801169c <wrap_idx+0x50>
 8011698:	fec42783          	lw	a5,-20(s0)
}
 801169c:	853e                	mv	a0,a5
 801169e:	4472                	lw	s0,28(sp)
 80116a0:	6105                	addi	sp,sp,32
 80116a2:	8082                	ret

080116a4 <collect_cir_from>:
void collect_cir_from(const uint32_t* src,
                      uint32_t (*dst)[CIR_FOR_PDOA_LENGTH],
                      int subfrm_idx,
					  uint16_t firstPeakIdx
					  )
{
 80116a4:	7139                	addi	sp,sp,-64
 80116a6:	de06                	sw	ra,60(sp)
 80116a8:	dc22                	sw	s0,56(sp)
 80116aa:	0080                	addi	s0,sp,64
 80116ac:	fca42623          	sw	a0,-52(s0)
 80116b0:	fcb42423          	sw	a1,-56(s0)
 80116b4:	fcc42223          	sw	a2,-60(s0)
 80116b8:	87b6                	mv	a5,a3
 80116ba:	fcf41123          	sh	a5,-62(s0)
    if (!src || !dst) return;
 80116be:	fcc42783          	lw	a5,-52(s0)
 80116c2:	cbf9                	beqz	a5,8011798 <collect_cir_from+0xf4>
 80116c4:	fc842783          	lw	a5,-56(s0)
 80116c8:	cbe1                	beqz	a5,8011798 <collect_cir_from+0xf4>
    if (subfrm_idx < 0 || subfrm_idx >= 3) return;   // CIR_data03
 80116ca:	fc442783          	lw	a5,-60(s0)
 80116ce:	0c07c763          	bltz	a5,801179c <collect_cir_from+0xf8>
 80116d2:	fc442703          	lw	a4,-60(s0)
 80116d6:	4789                	li	a5,2
 80116d8:	0ce7c263          	blt	a5,a4,801179c <collect_cir_from+0xf8>

    const int L = CIR_FOR_PDOA_LENGTH;
 80116dc:	47bd                	li	a5,15
 80116de:	fef42423          	sw	a5,-24(s0)
    const int left  = L / 2;                         // floor(L/2)
 80116e2:	fe842783          	lw	a5,-24(s0)
 80116e6:	01f7d713          	srli	a4,a5,0x1f
 80116ea:	97ba                	add	a5,a5,a4
 80116ec:	8785                	srai	a5,a5,0x1
 80116ee:	fef42223          	sw	a5,-28(s0)
    const int start = wrap_idx((int)firstPeakIdx - left);
 80116f2:	fc245703          	lhu	a4,-62(s0)
 80116f6:	fe442783          	lw	a5,-28(s0)
 80116fa:	40f707b3          	sub	a5,a4,a5
 80116fe:	853e                	mv	a0,a5
 8011700:	f4dff0ef          	jal	ra,801164c <wrap_idx>
 8011704:	fea42023          	sw	a0,-32(s0)

    uint32_t* out = dst[subfrm_idx];                 // 
 8011708:	fc442703          	lw	a4,-60(s0)
 801170c:	03c00793          	li	a5,60
 8011710:	02f707b3          	mul	a5,a4,a5
 8011714:	fc842703          	lw	a4,-56(s0)
 8011718:	97ba                	add	a5,a5,a4
 801171a:	fcf42e23          	sw	a5,-36(s0)

    /* 1 start  */
    int chunk1 = CIR_N - start;
 801171e:	3fe00713          	li	a4,1022
 8011722:	fe042783          	lw	a5,-32(s0)
 8011726:	40f707b3          	sub	a5,a4,a5
 801172a:	fef42623          	sw	a5,-20(s0)
    if (chunk1 > L) chunk1 = L;
 801172e:	fec42703          	lw	a4,-20(s0)
 8011732:	fe842783          	lw	a5,-24(s0)
 8011736:	00e7d663          	bge	a5,a4,8011742 <collect_cir_from+0x9e>
 801173a:	fe842783          	lw	a5,-24(s0)
 801173e:	fef42623          	sw	a5,-20(s0)
    memcpy(out, src + start, (size_t)chunk1 * sizeof(uint32_t));
 8011742:	fe042783          	lw	a5,-32(s0)
 8011746:	078a                	slli	a5,a5,0x2
 8011748:	fcc42703          	lw	a4,-52(s0)
 801174c:	973e                	add	a4,a4,a5
 801174e:	fec42783          	lw	a5,-20(s0)
 8011752:	078a                	slli	a5,a5,0x2
 8011754:	863e                	mv	a2,a5
 8011756:	85ba                	mv	a1,a4
 8011758:	fdc42503          	lw	a0,-36(s0)
 801175c:	48d040ef          	jal	ra,80163e8 <memcpy>

    /* 2 */
    int remain = L - chunk1;
 8011760:	fe842703          	lw	a4,-24(s0)
 8011764:	fec42783          	lw	a5,-20(s0)
 8011768:	40f707b3          	sub	a5,a4,a5
 801176c:	fcf42c23          	sw	a5,-40(s0)
    if (remain > 0) {
 8011770:	fd842783          	lw	a5,-40(s0)
 8011774:	02f05563          	blez	a5,801179e <collect_cir_from+0xfa>
        memcpy(out + chunk1, src, (size_t)remain * sizeof(uint32_t));
 8011778:	fec42783          	lw	a5,-20(s0)
 801177c:	078a                	slli	a5,a5,0x2
 801177e:	fdc42703          	lw	a4,-36(s0)
 8011782:	973e                	add	a4,a4,a5
 8011784:	fd842783          	lw	a5,-40(s0)
 8011788:	078a                	slli	a5,a5,0x2
 801178a:	863e                	mv	a2,a5
 801178c:	fcc42583          	lw	a1,-52(s0)
 8011790:	853a                	mv	a0,a4
 8011792:	457040ef          	jal	ra,80163e8 <memcpy>
 8011796:	a021                	j	801179e <collect_cir_from+0xfa>
    if (!src || !dst) return;
 8011798:	0001                	nop
 801179a:	a011                	j	801179e <collect_cir_from+0xfa>
    if (subfrm_idx < 0 || subfrm_idx >= 3) return;   // CIR_data03
 801179c:	0001                	nop
    }
}
 801179e:	50f2                	lw	ra,60(sp)
 80117a0:	5462                	lw	s0,56(sp)
 80117a2:	6121                	addi	sp,sp,64
 80117a4:	8082                	ret

080117a6 <cal_pdoa>:
 *  0 CIR_a[0][k]  CIR_b[0][k]k=0..CIR_FOR_PDOA_LENGTH-1
 *  1 pdoa(b - a)
 */
double cal_pdoa(const uint32_t CIR_a[3][CIR_FOR_PDOA_LENGTH],
                const uint32_t CIR_b[3][CIR_FOR_PDOA_LENGTH])
{
 80117a6:	711d                	addi	sp,sp,-96
 80117a8:	ce86                	sw	ra,92(sp)
 80117aa:	cca2                	sw	s0,88(sp)
 80117ac:	1080                	addi	s0,sp,96
 80117ae:	faa42623          	sw	a0,-84(s0)
 80117b2:	fab42423          	sw	a1,-88(s0)
    double zr = 0.0, zi = 0.0;     // z = v_a^H * v_b /
 80117b6:	fe042423          	sw	zero,-24(s0)
 80117ba:	fe042623          	sw	zero,-20(s0)
 80117be:	fe042023          	sw	zero,-32(s0)
 80117c2:	fe042223          	sw	zero,-28(s0)

    // z = sum_k conj(a_k) * b_k
    for (int k = 0; k < CIR_FOR_PDOA_LENGTH; ++k) {
 80117c6:	fc042e23          	sw	zero,-36(s0)
 80117ca:	a065                	j	8011872 <cal_pdoa+0xcc>
        c64 a = iq_from_u32(CIR_a[0][k]);
 80117cc:	fac42703          	lw	a4,-84(s0)
 80117d0:	fdc42783          	lw	a5,-36(s0)
 80117d4:	078a                	slli	a5,a5,0x2
 80117d6:	97ba                	add	a5,a5,a4
 80117d8:	439c                	lw	a5,0(a5)
 80117da:	853e                	mv	a0,a5
 80117dc:	dffff0ef          	jal	ra,80115da <iq_from_u32>
 80117e0:	22a50753          	fmv.d	fa4,fa0
 80117e4:	22b587d3          	fmv.d	fa5,fa1
 80117e8:	fce43027          	fsd	fa4,-64(s0)
 80117ec:	fcf43427          	fsd	fa5,-56(s0)
        c64 b = iq_from_u32(CIR_b[0][k]);
 80117f0:	fa842703          	lw	a4,-88(s0)
 80117f4:	fdc42783          	lw	a5,-36(s0)
 80117f8:	078a                	slli	a5,a5,0x2
 80117fa:	97ba                	add	a5,a5,a4
 80117fc:	439c                	lw	a5,0(a5)
 80117fe:	853e                	mv	a0,a5
 8011800:	ddbff0ef          	jal	ra,80115da <iq_from_u32>
 8011804:	22a50753          	fmv.d	fa4,fa0
 8011808:	22b587d3          	fmv.d	fa5,fa1
 801180c:	fae43827          	fsd	fa4,-80(s0)
 8011810:	faf43c27          	fsd	fa5,-72(s0)

        // conj(a) * b = (ar - j ai) * (br + j bi)
        //  ar*br + ai*bi
        // -ar*bi + ai*br
        zr += ( a.re * b.re + a.im * b.im );
 8011814:	fc043707          	fld	fa4,-64(s0)
 8011818:	fb043787          	fld	fa5,-80(s0)
 801181c:	12f77753          	fmul.d	fa4,fa4,fa5
 8011820:	fc843687          	fld	fa3,-56(s0)
 8011824:	fb843787          	fld	fa5,-72(s0)
 8011828:	12f6f7d3          	fmul.d	fa5,fa3,fa5
 801182c:	02f777d3          	fadd.d	fa5,fa4,fa5
 8011830:	fe843707          	fld	fa4,-24(s0)
 8011834:	02f777d3          	fadd.d	fa5,fa4,fa5
 8011838:	fef43427          	fsd	fa5,-24(s0)
        zi += (-a.re * b.im + a.im * b.re );
 801183c:	fc043787          	fld	fa5,-64(s0)
 8011840:	22f79753          	fneg.d	fa4,fa5
 8011844:	fb843787          	fld	fa5,-72(s0)
 8011848:	12f77753          	fmul.d	fa4,fa4,fa5
 801184c:	fc843687          	fld	fa3,-56(s0)
 8011850:	fb043787          	fld	fa5,-80(s0)
 8011854:	12f6f7d3          	fmul.d	fa5,fa3,fa5
 8011858:	02f777d3          	fadd.d	fa5,fa4,fa5
 801185c:	fe043707          	fld	fa4,-32(s0)
 8011860:	02f777d3          	fadd.d	fa5,fa4,fa5
 8011864:	fef43027          	fsd	fa5,-32(s0)
    for (int k = 0; k < CIR_FOR_PDOA_LENGTH; ++k) {
 8011868:	fdc42783          	lw	a5,-36(s0)
 801186c:	0785                	addi	a5,a5,1
 801186e:	fcf42e23          	sw	a5,-36(s0)
 8011872:	fdc42703          	lw	a4,-36(s0)
 8011876:	47b9                	li	a5,14
 8011878:	f4e7dae3          	bge	a5,a4,80117cc <cal_pdoa+0x26>
    }

    if (zr == 0.0 && zi == 0.0) return 0.0;
 801187c:	fe843787          	fld	fa5,-24(s0)
 8011880:	d2000753          	fcvt.d.w	fa4,zero
 8011884:	a2e7a7d3          	feq.d	a5,fa5,fa4
 8011888:	cb99                	beqz	a5,801189e <cal_pdoa+0xf8>
 801188a:	fe043787          	fld	fa5,-32(s0)
 801188e:	d2000753          	fcvt.d.w	fa4,zero
 8011892:	a2e7a7d3          	feq.d	a5,fa5,fa4
 8011896:	c781                	beqz	a5,801189e <cal_pdoa+0xf8>
 8011898:	d20007d3          	fcvt.d.w	fa5,zero
 801189c:	a8b9                	j	80118fa <cal_pdoa+0x154>

    // atan2  (-pi, pi] (-180,180]  wrap 
    double deg = atan2(zi, zr) * 57.29577951308232; // 180/pi
 801189e:	fe843587          	fld	fa1,-24(s0)
 80118a2:	fe043507          	fld	fa0,-32(s0)
 80118a6:	74a030ef          	jal	ra,8014ff0 <atan2>
 80118aa:	22a50753          	fmv.d	fa4,fa0
 80118ae:	3081b787          	fld	fa5,776(gp) # 8118928 <__global_pointer$+0x308>
 80118b2:	12f777d3          	fmul.d	fa5,fa4,fa5
 80118b6:	fcf43827          	fsd	fa5,-48(s0)
    if (deg <= -180.0) deg += 360.0;
 80118ba:	fd043707          	fld	fa4,-48(s0)
 80118be:	3101b787          	fld	fa5,784(gp) # 8118930 <__global_pointer$+0x310>
 80118c2:	a2f707d3          	fle.d	a5,fa4,fa5
 80118c6:	cb89                	beqz	a5,80118d8 <cal_pdoa+0x132>
 80118c8:	fd043707          	fld	fa4,-48(s0)
 80118cc:	3181b787          	fld	fa5,792(gp) # 8118938 <__global_pointer$+0x318>
 80118d0:	02f777d3          	fadd.d	fa5,fa4,fa5
 80118d4:	fcf43827          	fsd	fa5,-48(s0)
    if (deg  >  180.0) deg -= 360.0;
 80118d8:	fd043707          	fld	fa4,-48(s0)
 80118dc:	3201b787          	fld	fa5,800(gp) # 8118940 <__global_pointer$+0x320>
 80118e0:	a2e797d3          	flt.d	a5,fa5,fa4
 80118e4:	cb89                	beqz	a5,80118f6 <cal_pdoa+0x150>
 80118e6:	fd043707          	fld	fa4,-48(s0)
 80118ea:	3181b787          	fld	fa5,792(gp) # 8118938 <__global_pointer$+0x318>
 80118ee:	0af777d3          	fsub.d	fa5,fa4,fa5
 80118f2:	fcf43827          	fsd	fa5,-48(s0)
    return deg;
 80118f6:	fd043787          	fld	fa5,-48(s0)
}
 80118fa:	22f78553          	fmv.d	fa0,fa5
 80118fe:	40f6                	lw	ra,92(sp)
 8011900:	4466                	lw	s0,88(sp)
 8011902:	6125                	addi	sp,sp,96
 8011904:	8082                	ret

08011906 <wrap_to_pi>:

// ---- wrap  (-pi, pi]  (-180, 180] ----
static inline double wrap_to_pi(double x_rad)
{
 8011906:	1101                	addi	sp,sp,-32
 8011908:	ce06                	sw	ra,28(sp)
 801190a:	cc22                	sw	s0,24(sp)
 801190c:	1000                	addi	s0,sp,32
 801190e:	fea43427          	fsd	fa0,-24(s0)
    x_rad = fmod(x_rad + M_PI, 2.0 * M_PI);
 8011912:	fe843707          	fld	fa4,-24(s0)
 8011916:	3281b787          	fld	fa5,808(gp) # 8118948 <__global_pointer$+0x328>
 801191a:	02f777d3          	fadd.d	fa5,fa4,fa5
 801191e:	3301b707          	fld	fa4,816(gp) # 8118950 <__global_pointer$+0x330>
 8011922:	22e705d3          	fmv.d	fa1,fa4
 8011926:	22f78553          	fmv.d	fa0,fa5
 801192a:	6c8030ef          	jal	ra,8014ff2 <fmod>
 801192e:	fea43427          	fsd	fa0,-24(s0)
    if (x_rad < 0) x_rad += 2.0 * M_PI;
 8011932:	fe843787          	fld	fa5,-24(s0)
 8011936:	d2000753          	fcvt.d.w	fa4,zero
 801193a:	a2e797d3          	flt.d	a5,fa5,fa4
 801193e:	cb89                	beqz	a5,8011950 <wrap_to_pi+0x4a>
 8011940:	fe843707          	fld	fa4,-24(s0)
 8011944:	3301b787          	fld	fa5,816(gp) # 8118950 <__global_pointer$+0x330>
 8011948:	02f777d3          	fadd.d	fa5,fa4,fa5
 801194c:	fef43427          	fsd	fa5,-24(s0)
    return x_rad - M_PI;           // (-pi, pi]
 8011950:	fe843707          	fld	fa4,-24(s0)
 8011954:	3281b787          	fld	fa5,808(gp) # 8118948 <__global_pointer$+0x328>
 8011958:	0af777d3          	fsub.d	fa5,fa4,fa5
}
 801195c:	22f78553          	fmv.d	fa0,fa5
 8011960:	40f2                	lw	ra,28(sp)
 8011962:	4462                	lw	s0,24(sp)
 8011964:	6105                	addi	sp,sp,32
 8011966:	8082                	ret

08011968 <wrap_to_180>:
static inline double wrap_to_180(double x_deg)
{
 8011968:	1101                	addi	sp,sp,-32
 801196a:	ce06                	sw	ra,28(sp)
 801196c:	cc22                	sw	s0,24(sp)
 801196e:	1000                	addi	s0,sp,32
 8011970:	fea43427          	fsd	fa0,-24(s0)
    x_deg = fmod(x_deg + 180.0, 360.0);
 8011974:	fe843707          	fld	fa4,-24(s0)
 8011978:	3201b787          	fld	fa5,800(gp) # 8118940 <__global_pointer$+0x320>
 801197c:	02f777d3          	fadd.d	fa5,fa4,fa5
 8011980:	3181b707          	fld	fa4,792(gp) # 8118938 <__global_pointer$+0x318>
 8011984:	22e705d3          	fmv.d	fa1,fa4
 8011988:	22f78553          	fmv.d	fa0,fa5
 801198c:	666030ef          	jal	ra,8014ff2 <fmod>
 8011990:	fea43427          	fsd	fa0,-24(s0)
    if (x_deg < 0) x_deg += 360.0;
 8011994:	fe843787          	fld	fa5,-24(s0)
 8011998:	d2000753          	fcvt.d.w	fa4,zero
 801199c:	a2e797d3          	flt.d	a5,fa5,fa4
 80119a0:	cb89                	beqz	a5,80119b2 <wrap_to_180+0x4a>
 80119a2:	fe843707          	fld	fa4,-24(s0)
 80119a6:	3181b787          	fld	fa5,792(gp) # 8118938 <__global_pointer$+0x318>
 80119aa:	02f777d3          	fadd.d	fa5,fa4,fa5
 80119ae:	fef43427          	fsd	fa5,-24(s0)
    return x_deg - 180.0;          // (-180, 180]
 80119b2:	fe843707          	fld	fa4,-24(s0)
 80119b6:	3201b787          	fld	fa5,800(gp) # 8118940 <__global_pointer$+0x320>
 80119ba:	0af777d3          	fsub.d	fa5,fa4,fa5
}
 80119be:	22f78553          	fmv.d	fa0,fa5
 80119c2:	40f2                	lw	ra,28(sp)
 80119c4:	4462                	lw	s0,24(sp)
 80119c6:	6105                	addi	sp,sp,32
 80119c8:	8082                	ret

080119ca <aoa_compute_from_pdoa>:

double aoa_compute_from_pdoa(double phi1_0, double phi2_0, double phi2_1, uwb_config_t *uwb_config)
{
 80119ca:	7175                	addi	sp,sp,-144
 80119cc:	c706                	sw	ra,140(sp)
 80119ce:	c522                	sw	s0,136(sp)
 80119d0:	0900                	addi	s0,sp,144
 80119d2:	f8a43427          	fsd	fa0,-120(s0)
 80119d6:	f8b43027          	fsd	fa1,-128(s0)
 80119da:	f6c43c27          	fsd	fa2,-136(s0)
 80119de:	f6a42a23          	sw	a0,-140(s0)
    // 
    if (uwb_config == NULL) {
 80119e2:	f7442783          	lw	a5,-140(s0)
 80119e6:	eb81                	bnez	a5,80119f6 <aoa_compute_from_pdoa+0x2c>
        // 
        printf("Error: uwb_config pointer is NULL\n");
 80119e8:	2e018513          	addi	a0,gp,736 # 8118900 <__global_pointer$+0x2e0>
 80119ec:	615040ef          	jal	ra,8016800 <puts>
        return 0.0;
 80119f0:	d20007d3          	fcvt.d.w	fa5,zero
 80119f4:	aa15                	j	8011b28 <aoa_compute_from_pdoa+0x15e>
    }

    // 1) count -> rad
    // pdoa1 = b21, pdoa2 = b31 b32 = b31 - b21
    const double b21_rad = ((double)uwb_config->pdoa1) * (M_PI / COUNT_PER_PI);
 80119f6:	f7442783          	lw	a5,-140(s0)
 80119fa:	0007d783          	lhu	a5,0(a5)
 80119fe:	07c2                	slli	a5,a5,0x10
 8011a00:	87c1                	srai	a5,a5,0x10
 8011a02:	d2078753          	fcvt.d.w	fa4,a5
 8011a06:	3381b787          	fld	fa5,824(gp) # 8118958 <__global_pointer$+0x338>
 8011a0a:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011a0e:	fef43427          	fsd	fa5,-24(s0)
    const double b31_rad = ((double)uwb_config->pdoa2) * (M_PI / COUNT_PER_PI);
 8011a12:	f7442783          	lw	a5,-140(s0)
 8011a16:	0027d783          	lhu	a5,2(a5)
 8011a1a:	07c2                	slli	a5,a5,0x10
 8011a1c:	87c1                	srai	a5,a5,0x10
 8011a1e:	d2078753          	fcvt.d.w	fa4,a5
 8011a22:	3381b787          	fld	fa5,824(gp) # 8118958 <__global_pointer$+0x338>
 8011a26:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011a2a:	fef43027          	fsd	fa5,-32(s0)
    const double b32_rad = b31_rad - b21_rad;
 8011a2e:	fe043707          	fld	fa4,-32(s0)
 8011a32:	fe843787          	fld	fa5,-24(s0)
 8011a36:	0af777d3          	fsub.d	fa5,fa4,fa5
 8011a3a:	fcf43c27          	fsd	fa5,-40(s0)

    // 2) deg -> rad
    const double phi21_rad = phi1_0 * (M_PI / 180.0);
 8011a3e:	f8843707          	fld	fa4,-120(s0)
 8011a42:	3401b787          	fld	fa5,832(gp) # 8118960 <__global_pointer$+0x340>
 8011a46:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011a4a:	fcf43827          	fsd	fa5,-48(s0)
    const double phi31_rad = phi2_0 * (M_PI / 180.0);
 8011a4e:	f8043707          	fld	fa4,-128(s0)
 8011a52:	3401b787          	fld	fa5,832(gp) # 8118960 <__global_pointer$+0x340>
 8011a56:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011a5a:	fcf43427          	fsd	fa5,-56(s0)
    const double phi32_rad = phi2_1 * (M_PI / 180.0);
 8011a5e:	f7843707          	fld	fa4,-136(s0)
 8011a62:	3401b787          	fld	fa5,832(gp) # 8118960 <__global_pointer$+0x340>
 8011a66:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011a6a:	fcf43027          	fsd	fa5,-64(s0)

    // 3)  + wrap  (-pi, pi]
    const double phi12_corr = wrap_to_pi(-phi21_rad - b21_rad);
 8011a6e:	fd043787          	fld	fa5,-48(s0)
 8011a72:	22f79753          	fneg.d	fa4,fa5
 8011a76:	fe843787          	fld	fa5,-24(s0)
 8011a7a:	0af777d3          	fsub.d	fa5,fa4,fa5
 8011a7e:	22f78553          	fmv.d	fa0,fa5
 8011a82:	e85ff0ef          	jal	ra,8011906 <wrap_to_pi>
 8011a86:	faa43c27          	fsd	fa0,-72(s0)
    const double phi13_corr = wrap_to_pi(-phi31_rad - b31_rad);
 8011a8a:	fc843787          	fld	fa5,-56(s0)
 8011a8e:	22f79753          	fneg.d	fa4,fa5
 8011a92:	fe043787          	fld	fa5,-32(s0)
 8011a96:	0af777d3          	fsub.d	fa5,fa4,fa5
 8011a9a:	22f78553          	fmv.d	fa0,fa5
 8011a9e:	e69ff0ef          	jal	ra,8011906 <wrap_to_pi>
 8011aa2:	faa43827          	fsd	fa0,-80(s0)
    //  32  b32 wrap
    const double phi23_corr = wrap_to_pi(-phi32_rad - b32_rad);
 8011aa6:	fc043787          	fld	fa5,-64(s0)
 8011aaa:	22f79753          	fneg.d	fa4,fa5
 8011aae:	fd843787          	fld	fa5,-40(s0)
 8011ab2:	0af777d3          	fsub.d	fa5,fa4,fa5
 8011ab6:	22f78553          	fmv.d	fa0,fa5
 8011aba:	e4dff0ef          	jal	ra,8011906 <wrap_to_pi>
 8011abe:	faa43427          	fsd	fa0,-88(s0)
    // wrap_to_pi(phi31_corr - phi21_corr)

    // 4) AOA  MATLAB 
    const double num = SQRT3 * (phi13_corr-phi12_corr);
 8011ac2:	fb043707          	fld	fa4,-80(s0)
 8011ac6:	fb843787          	fld	fa5,-72(s0)
 8011aca:	0af77753          	fsub.d	fa4,fa4,fa5
 8011ace:	3481b787          	fld	fa5,840(gp) # 8118968 <__global_pointer$+0x348>
 8011ad2:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011ad6:	faf43027          	fsd	fa5,-96(s0)
    const double den = phi12_corr + phi13_corr ;
 8011ada:	fb843707          	fld	fa4,-72(s0)
 8011ade:	fb043787          	fld	fa5,-80(s0)
 8011ae2:	02f777d3          	fadd.d	fa5,fa4,fa5
 8011ae6:	f8f43c27          	fsd	fa5,-104(s0)
    double angle_deg = atan2(num, den) * (180.0 / M_PI);
 8011aea:	f9843587          	fld	fa1,-104(s0)
 8011aee:	fa043507          	fld	fa0,-96(s0)
 8011af2:	4fe030ef          	jal	ra,8014ff0 <atan2>
 8011af6:	22a50753          	fmv.d	fa4,fa0
 8011afa:	3081b787          	fld	fa5,776(gp) # 8118928 <__global_pointer$+0x308>
 8011afe:	12f777d3          	fmul.d	fa5,fa4,fa5
 8011b02:	f8f43827          	fsd	fa5,-112(s0)

    // 5)  wrap  (-180, 180]
    angle_deg = wrap_to_180(angle_deg + (double)uwb_config->aoaOffset);
 8011b06:	f7442783          	lw	a5,-140(s0)
 8011b0a:	679c                	flw	fa5,8(a5)
 8011b0c:	42078753          	fcvt.d.s	fa4,fa5
 8011b10:	f9043787          	fld	fa5,-112(s0)
 8011b14:	02f777d3          	fadd.d	fa5,fa4,fa5
 8011b18:	22f78553          	fmv.d	fa0,fa5
 8011b1c:	e4dff0ef          	jal	ra,8011968 <wrap_to_180>
 8011b20:	f8a43827          	fsd	fa0,-112(s0)

    return angle_deg;
 8011b24:	f9043787          	fld	fa5,-112(s0)
}
 8011b28:	22f78553          	fmv.d	fa0,fa5
 8011b2c:	40ba                	lw	ra,140(sp)
 8011b2e:	442a                	lw	s0,136(sp)
 8011b30:	6149                	addi	sp,sp,144
 8011b32:	8082                	ret

08011b34 <Set_Channel_Config_By_Case>:
    .tx_delta_tick = 0
};


void Set_Channel_Config_By_Case( uint8_t case_idx )
{
 8011b34:	715d                	addi	sp,sp,-80
 8011b36:	c686                	sw	ra,76(sp)
 8011b38:	c4a2                	sw	s0,72(sp)
 8011b3a:	0880                	addi	s0,sp,80
 8011b3c:	87aa                	mv	a5,a0
 8011b3e:	faf40fa3          	sb	a5,-65(s0)
    switch( case_idx )
 8011b42:	fbf44783          	lbu	a5,-65(s0)
 8011b46:	4745                	li	a4,17
 8011b48:	42f76d63          	bltu	a4,a5,8011f82 <Set_Channel_Config_By_Case+0x44e>
 8011b4c:	00279713          	slli	a4,a5,0x2
 8011b50:	5f418793          	addi	a5,gp,1524 # 8118c14 <__global_pointer$+0x5f4>
 8011b54:	97ba                	add	a5,a5,a4
 8011b56:	439c                	lw	a5,0(a5)
 8011b58:	8782                	jr	a5
    {
    case BITRATE_1M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011b5a:	081137b7          	lui	a5,0x8113
 8011b5e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011b62:	4719                	li	a4,6
 8011b64:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011b68:	081137b7          	lui	a5,0x8113
 8011b6c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011b70:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011b74:	081137b7          	lui	a5,0x8113
 8011b78:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011b7c:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011b80:	081137b7          	lui	a5,0x8113
 8011b84:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011b88:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_1M_B500M\r\n" );
 8011b8c:	35018513          	addi	a0,gp,848 # 8118970 <__global_pointer$+0x350>
 8011b90:	471040ef          	jal	ra,8016800 <puts>
        break;
 8011b94:	a12d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_2M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_2M;
 8011b96:	081137b7          	lui	a5,0x8113
 8011b9a:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011b9e:	471d                	li	a4,7
 8011ba0:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011ba4:	081137b7          	lui	a5,0x8113
 8011ba8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011bac:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011bb0:	081137b7          	lui	a5,0x8113
 8011bb4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011bb8:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011bbc:	081137b7          	lui	a5,0x8113
 8011bc0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011bc4:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_2M_B500M\r\n" );
 8011bc8:	37418513          	addi	a0,gp,884 # 8118994 <__global_pointer$+0x374>
 8011bcc:	435040ef          	jal	ra,8016800 <puts>
        break;
 8011bd0:	a6fd                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_4M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_4M;
 8011bd2:	081137b7          	lui	a5,0x8113
 8011bd6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011bda:	4721                	li	a4,8
 8011bdc:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011be0:	081137b7          	lui	a5,0x8113
 8011be4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011be8:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011bec:	081137b7          	lui	a5,0x8113
 8011bf0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011bf4:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011bf8:	081137b7          	lui	a5,0x8113
 8011bfc:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c00:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_4M_B500M\r\n" );
 8011c04:	39818513          	addi	a0,gp,920 # 81189b8 <__global_pointer$+0x398>
 8011c08:	3f9040ef          	jal	ra,8016800 <puts>
        break;
 8011c0c:	ae4d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_8M_B500M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_8M;
 8011c0e:	081137b7          	lui	a5,0x8113
 8011c12:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c16:	4725                	li	a4,9
 8011c18:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011c1c:	081137b7          	lui	a5,0x8113
 8011c20:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c24:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011c28:	081137b7          	lui	a5,0x8113
 8011c2c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c30:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011c34:	081137b7          	lui	a5,0x8113
 8011c38:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c3c:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_8M_B500M\r\n" );
 8011c40:	3bc18513          	addi	a0,gp,956 # 81189dc <__global_pointer$+0x3bc>
 8011c44:	3bd040ef          	jal	ra,8016800 <puts>
        break;
 8011c48:	ae9d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011c4a:	081137b7          	lui	a5,0x8113
 8011c4e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c52:	4719                	li	a4,6
 8011c54:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011c58:	081137b7          	lui	a5,0x8113
 8011c5c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c60:	4705                	li	a4,1
 8011c62:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011c66:	081137b7          	lui	a5,0x8113
 8011c6a:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c6e:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011c72:	081137b7          	lui	a5,0x8113
 8011c76:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c7a:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_1M_B1000M\r\n" );
 8011c7e:	3e018513          	addi	a0,gp,992 # 8118a00 <__global_pointer$+0x3e0>
 8011c82:	37f040ef          	jal	ra,8016800 <puts>
        break;
 8011c86:	ae25                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_2M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_2M;
 8011c88:	081137b7          	lui	a5,0x8113
 8011c8c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c90:	471d                	li	a4,7
 8011c92:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011c96:	081137b7          	lui	a5,0x8113
 8011c9a:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011c9e:	4705                	li	a4,1
 8011ca0:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ca4:	081137b7          	lui	a5,0x8113
 8011ca8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011cac:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011cb0:	081137b7          	lui	a5,0x8113
 8011cb4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011cb8:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_2M_B1000M\r\n" );
 8011cbc:	40418513          	addi	a0,gp,1028 # 8118a24 <__global_pointer$+0x404>
 8011cc0:	341040ef          	jal	ra,8016800 <puts>
        break;
 8011cc4:	aced                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_4M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_4M;
 8011cc6:	081137b7          	lui	a5,0x8113
 8011cca:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011cce:	4721                	li	a4,8
 8011cd0:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011cd4:	081137b7          	lui	a5,0x8113
 8011cd8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011cdc:	4705                	li	a4,1
 8011cde:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ce2:	081137b7          	lui	a5,0x8113
 8011ce6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011cea:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011cee:	081137b7          	lui	a5,0x8113
 8011cf2:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011cf6:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_4M_B1000M\r\n" );
 8011cfa:	42818513          	addi	a0,gp,1064 # 8118a48 <__global_pointer$+0x428>
 8011cfe:	303040ef          	jal	ra,8016800 <puts>
        break;
 8011d02:	ac75                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_8M_B1000M:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_8M;
 8011d04:	081137b7          	lui	a5,0x8113
 8011d08:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d0c:	4725                	li	a4,9
 8011d0e:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011d12:	081137b7          	lui	a5,0x8113
 8011d16:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d1a:	4705                	li	a4,1
 8011d1c:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011d20:	081137b7          	lui	a5,0x8113
 8011d24:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d28:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011d2c:	081137b7          	lui	a5,0x8113
 8011d30:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d34:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_8M_B1000M\r\n" );
 8011d38:	44c18513          	addi	a0,gp,1100 # 8118a6c <__global_pointer$+0x44c>
 8011d3c:	2c5040ef          	jal	ra,8016800 <puts>
        break;
 8011d40:	acbd                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_850K_HRP31:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_850K;
 8011d42:	081137b7          	lui	a5,0x8113
 8011d46:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d4a:	4729                	li	a4,10
 8011d4c:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP31;
 8011d50:	081137b7          	lui	a5,0x8113
 8011d54:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d58:	4705                	li	a4,1
 8011d5a:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011d5e:	081137b7          	lui	a5,0x8113
 8011d62:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d66:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_850K_HRP31\r\n" );
 8011d6a:	47018513          	addi	a0,gp,1136 # 8118a90 <__global_pointer$+0x470>
 8011d6e:	293040ef          	jal	ra,8016800 <puts>
    	break;
 8011d72:	a4b1                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_850K_HRP127:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_850K;
 8011d74:	081137b7          	lui	a5,0x8113
 8011d78:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d7c:	4729                	li	a4,10
 8011d7e:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP127;
 8011d82:	081137b7          	lui	a5,0x8113
 8011d86:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d8a:	4709                	li	a4,2
 8011d8c:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011d90:	081137b7          	lui	a5,0x8113
 8011d94:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011d98:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_850K_HRP127\r\n" );
 8011d9c:	49418513          	addi	a0,gp,1172 # 8118ab4 <__global_pointer$+0x494>
 8011da0:	261040ef          	jal	ra,8016800 <puts>
    	break;
 8011da4:	ac29                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_6M8_HRP31:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_6M8;
 8011da6:	081137b7          	lui	a5,0x8113
 8011daa:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011dae:	472d                	li	a4,11
 8011db0:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP31;
 8011db4:	081137b7          	lui	a5,0x8113
 8011db8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011dbc:	4705                	li	a4,1
 8011dbe:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011dc2:	081137b7          	lui	a5,0x8113
 8011dc6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011dca:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_6M8_HRP31\r\n" );
 8011dce:	4bc18513          	addi	a0,gp,1212 # 8118adc <__global_pointer$+0x4bc>
 8011dd2:	22f040ef          	jal	ra,8016800 <puts>
    	break;
 8011dd6:	a2e5                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_6M8_HRP127:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_6M8;
 8011dd8:	081137b7          	lui	a5,0x8113
 8011ddc:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011de0:	472d                	li	a4,11
 8011de2:	00e781a3          	sb	a4,3(a5)
    	thmts_phycfg.preamble_type = THMTS_PREAMBLE_HRP127;
 8011de6:	081137b7          	lui	a5,0x8113
 8011dea:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011dee:	4709                	li	a4,2
 8011df0:	00e78123          	sb	a4,2(a5)
    	thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011df4:	081137b7          	lui	a5,0x8113
 8011df8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011dfc:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_6M8_HRP127\r\n" );
 8011e00:	4e018513          	addi	a0,gp,1248 # 8118b00 <__global_pointer$+0x4e0>
 8011e04:	1fd040ef          	jal	ra,8016800 <puts>
    	break;
 8011e08:	aa5d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011e0a:	081137b7          	lui	a5,0x8113
 8011e0e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e12:	4719                	li	a4,6
 8011e14:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011e18:	081137b7          	lui	a5,0x8113
 8011e1c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e20:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011e24:	081137b7          	lui	a5,0x8113
 8011e28:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e2c:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011e30:	081137b7          	lui	a5,0x8113
 8011e34:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e38:	4705                	li	a4,1
 8011e3a:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_1M_B500M_DIV2\r\n" );
 8011e3e:	50418513          	addi	a0,gp,1284 # 8118b24 <__global_pointer$+0x504>
 8011e42:	1bf040ef          	jal	ra,8016800 <puts>
        break;
 8011e46:	aaa5                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_2M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_2M;
 8011e48:	081137b7          	lui	a5,0x8113
 8011e4c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e50:	471d                	li	a4,7
 8011e52:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011e56:	081137b7          	lui	a5,0x8113
 8011e5a:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e5e:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011e62:	081137b7          	lui	a5,0x8113
 8011e66:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e6a:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011e6e:	081137b7          	lui	a5,0x8113
 8011e72:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e76:	4705                	li	a4,1
 8011e78:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_2M_B500M_DIV2\r\n" );
 8011e7c:	52c18513          	addi	a0,gp,1324 # 8118b4c <__global_pointer$+0x52c>
 8011e80:	181040ef          	jal	ra,8016800 <puts>
        break;
 8011e84:	aa2d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_4M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_4M;
 8011e86:	081137b7          	lui	a5,0x8113
 8011e8a:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e8e:	4721                	li	a4,8
 8011e90:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011e94:	081137b7          	lui	a5,0x8113
 8011e98:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011e9c:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ea0:	081137b7          	lui	a5,0x8113
 8011ea4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011ea8:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011eac:	081137b7          	lui	a5,0x8113
 8011eb0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011eb4:	4705                	li	a4,1
 8011eb6:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_4M_B500M_DIV2\r\n" );
 8011eba:	55418513          	addi	a0,gp,1364 # 8118b74 <__global_pointer$+0x554>
 8011ebe:	143040ef          	jal	ra,8016800 <puts>
        break;
 8011ec2:	a8f5                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_8M_B500M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_8M;
 8011ec4:	081137b7          	lui	a5,0x8113
 8011ec8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011ecc:	4725                	li	a4,9
 8011ece:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011ed2:	081137b7          	lui	a5,0x8113
 8011ed6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011eda:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011ede:	081137b7          	lui	a5,0x8113
 8011ee2:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011ee6:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011eea:	081137b7          	lui	a5,0x8113
 8011eee:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011ef2:	4705                	li	a4,1
 8011ef4:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_8M_B500M_DIV2\r\n" );
 8011ef8:	57c18513          	addi	a0,gp,1404 # 8118b9c <__global_pointer$+0x57c>
 8011efc:	105040ef          	jal	ra,8016800 <puts>
        break;
 8011f00:	a87d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B1000M_DIV2:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011f02:	081137b7          	lui	a5,0x8113
 8011f06:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f0a:	4719                	li	a4,6
 8011f0c:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011f10:	081137b7          	lui	a5,0x8113
 8011f14:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f18:	4705                	li	a4,1
 8011f1a:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011f1e:	081137b7          	lui	a5,0x8113
 8011f22:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f26:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_2;
 8011f2a:	081137b7          	lui	a5,0x8113
 8011f2e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f32:	4705                	li	a4,1
 8011f34:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_1M_B1000M_DIV2\r\n" );
 8011f38:	5a418513          	addi	a0,gp,1444 # 8118bc4 <__global_pointer$+0x5a4>
 8011f3c:	0c5040ef          	jal	ra,8016800 <puts>
        break;
 8011f40:	a8bd                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>
    case BITRATE_1M_B1000M_DIV4:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011f42:	081137b7          	lui	a5,0x8113
 8011f46:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f4a:	4719                	li	a4,6
 8011f4c:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_1G;
 8011f50:	081137b7          	lui	a5,0x8113
 8011f54:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f58:	4705                	li	a4,1
 8011f5a:	00e780a3          	sb	a4,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011f5e:	081137b7          	lui	a5,0x8113
 8011f62:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f66:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_4;
 8011f6a:	081137b7          	lui	a5,0x8113
 8011f6e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f72:	4709                	li	a4,2
 8011f74:	00e78323          	sb	a4,6(a5)
        printf( "configure bb to BITRATE_1M_B1000M_DIV4\r\n" );
 8011f78:	5cc18513          	addi	a0,gp,1484 # 8118bec <__global_pointer$+0x5cc>
 8011f7c:	085040ef          	jal	ra,8016800 <puts>
        break;
 8011f80:	a83d                	j	8011fbe <Set_Channel_Config_By_Case+0x48a>

    default:
    	thmts_phycfg.bit_rate = THMTS_BITRATE_1M;
 8011f82:	081137b7          	lui	a5,0x8113
 8011f86:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f8a:	4719                	li	a4,6
 8011f8c:	00e781a3          	sb	a4,3(a5)
        thmts_phycfg.rf_bandwidth = THMTS_RF_BANDWIDTH_500M;
 8011f90:	081137b7          	lui	a5,0x8113
 8011f94:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011f98:	000780a3          	sb	zero,1(a5)
        thmts_phycfg.preamble_type = THMTS_PREAMBLE_DS;
 8011f9c:	081137b7          	lui	a5,0x8113
 8011fa0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011fa4:	00078123          	sb	zero,2(a5)
        thmts_phycfg.div_ratio_sel = THMTS_DIVRATIO_1;
 8011fa8:	081137b7          	lui	a5,0x8113
 8011fac:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011fb0:	00078323          	sb	zero,6(a5)
        printf( "configure bb to BITRATE_1M_B500M\r\n" );
 8011fb4:	35018513          	addi	a0,gp,848 # 8118970 <__global_pointer$+0x350>
 8011fb8:	049040ef          	jal	ra,8016800 <puts>
        break;
 8011fbc:	0001                	nop
    }

    //
    thmts_phycfg.psdu_length = sizeof(thmts_ranging_packet_t) - 4;
 8011fbe:	081137b7          	lui	a5,0x8113
 8011fc2:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011fc6:	21e00713          	li	a4,542
 8011fca:	cf98                	sw	a4,24(a5)
    // 2CRC
    uint32_t txdata_length = sizeof(thmts_ranging_packet_t)  - 2;
 8011fcc:	22000793          	li	a5,544
 8011fd0:	fcf42a23          	sw	a5,-44(s0)

	uint32_t length_par = (thmts_phycfg.preamble_length << CHIP_THURDZ_TX_PRMB_LEN_OFFSET) | (thmts_phycfg.sfd_length << CHIP_THURDZ_TX_SFD_LEN_OFFSET) | (txdata_length & 0xfff);
 8011fd4:	081137b7          	lui	a5,0x8113
 8011fd8:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011fdc:	479c                	lw	a5,8(a5)
 8011fde:	01479713          	slli	a4,a5,0x14
 8011fe2:	081137b7          	lui	a5,0x8113
 8011fe6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8011fea:	47dc                	lw	a5,12(a5)
 8011fec:	07b2                	slli	a5,a5,0xc
 8011fee:	8f5d                	or	a4,a4,a5
 8011ff0:	fd442683          	lw	a3,-44(s0)
 8011ff4:	6785                	lui	a5,0x1
 8011ff6:	17fd                	addi	a5,a5,-1
 8011ff8:	8ff5                	and	a5,a5,a3
 8011ffa:	8fd9                	or	a5,a5,a4
 8011ffc:	fcf42823          	sw	a5,-48(s0)
	thmts_phycfg.length_cfg_word = length_par;
 8012000:	081137b7          	lui	a5,0x8113
 8012004:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012008:	fd042703          	lw	a4,-48(s0)
 801200c:	cfd8                	sw	a4,28(a5)

	uint32_t phr_info_bit = 0;
 801200e:	fe042623          	sw	zero,-20(s0)
	uint32_t phr_buf_word = 0;
 8012012:	fe042423          	sw	zero,-24(s0)

	// config phr buff word
	if ((thmts_phycfg.bit_rate != THMTS_BITRATE_850K) && (thmts_phycfg.bit_rate != THMTS_BITRATE_6M8))
 8012016:	081137b7          	lui	a5,0x8113
 801201a:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801201e:	0037c703          	lbu	a4,3(a5)
 8012022:	47a9                	li	a5,10
 8012024:	1ef70b63          	beq	a4,a5,801221a <Set_Channel_Config_By_Case+0x6e6>
 8012028:	081137b7          	lui	a5,0x8113
 801202c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012030:	0037c703          	lbu	a4,3(a5)
 8012034:	47ad                	li	a5,11
 8012036:	1ef70263          	beq	a4,a5,801221a <Set_Channel_Config_By_Case+0x6e6>
	{
		switch ( thmts_phycfg.bit_rate )
 801203a:	081137b7          	lui	a5,0x8113
 801203e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012042:	0037c783          	lbu	a5,3(a5)
 8012046:	4725                	li	a4,9
 8012048:	04e78a63          	beq	a5,a4,801209c <Set_Channel_Config_By_Case+0x568>
 801204c:	4725                	li	a4,9
 801204e:	04f74963          	blt	a4,a5,80120a0 <Set_Channel_Config_By_Case+0x56c>
 8012052:	4721                	li	a4,8
 8012054:	02e78c63          	beq	a5,a4,801208c <Set_Channel_Config_By_Case+0x558>
 8012058:	4721                	li	a4,8
 801205a:	04f74363          	blt	a4,a5,80120a0 <Set_Channel_Config_By_Case+0x56c>
 801205e:	4719                	li	a4,6
 8012060:	00e78663          	beq	a5,a4,801206c <Set_Channel_Config_By_Case+0x538>
 8012064:	471d                	li	a4,7
 8012066:	00e78b63          	beq	a5,a4,801207c <Set_Channel_Config_By_Case+0x548>
			break;
		case THMTS_BITRATE_8M:
			phr_info_bit |= 0x00000000;
			break;
		default:
			break;
 801206a:	a81d                	j	80120a0 <Set_Channel_Config_By_Case+0x56c>
			phr_info_bit |= 0xc0000000;
 801206c:	fec42703          	lw	a4,-20(s0)
 8012070:	c00007b7          	lui	a5,0xc0000
 8012074:	8fd9                	or	a5,a5,a4
 8012076:	fef42623          	sw	a5,-20(s0)
			break;
 801207a:	a025                	j	80120a2 <Set_Channel_Config_By_Case+0x56e>
			phr_info_bit |= 0x80000000;
 801207c:	fec42703          	lw	a4,-20(s0)
 8012080:	800007b7          	lui	a5,0x80000
 8012084:	8fd9                	or	a5,a5,a4
 8012086:	fef42623          	sw	a5,-20(s0)
			break;
 801208a:	a821                	j	80120a2 <Set_Channel_Config_By_Case+0x56e>
			phr_info_bit |= 0x40000000;
 801208c:	fec42703          	lw	a4,-20(s0)
 8012090:	400007b7          	lui	a5,0x40000
 8012094:	8fd9                	or	a5,a5,a4
 8012096:	fef42623          	sw	a5,-20(s0)
			break;
 801209a:	a021                	j	80120a2 <Set_Channel_Config_By_Case+0x56e>
			break;
 801209c:	0001                	nop
 801209e:	a011                	j	80120a2 <Set_Channel_Config_By_Case+0x56e>
			break;
 80120a0:	0001                	nop
		}
		phr_info_bit |= ((txdata_length & 0xfff) << 18);
 80120a2:	fd442783          	lw	a5,-44(s0)
 80120a6:	01279713          	slli	a4,a5,0x12
 80120aa:	3ffc07b7          	lui	a5,0x3ffc0
 80120ae:	8ff9                	and	a5,a5,a4
 80120b0:	fec42703          	lw	a4,-20(s0)
 80120b4:	8fd9                	or	a5,a5,a4
 80120b6:	fef42623          	sw	a5,-20(s0)
		// Detecting bit & Reserve field.
		phr_info_bit |= 0x00020000;
 80120ba:	fec42703          	lw	a4,-20(s0)
 80120be:	000207b7          	lui	a5,0x20
 80120c2:	8fd9                	or	a5,a5,a4
 80120c4:	fef42623          	sw	a5,-20(s0)

		uint32_t parity = ((phr_info_bit>>24)&0xff) + ((phr_info_bit>>16)&0xff) + ((phr_info_bit>>8)&0xff);
 80120c8:	fec42783          	lw	a5,-20(s0)
 80120cc:	0187d713          	srli	a4,a5,0x18
 80120d0:	fec42783          	lw	a5,-20(s0)
 80120d4:	83c1                	srli	a5,a5,0x10
 80120d6:	0ff7f793          	zext.b	a5,a5
 80120da:	973e                	add	a4,a4,a5
 80120dc:	fec42783          	lw	a5,-20(s0)
 80120e0:	83a1                	srli	a5,a5,0x8
 80120e2:	0ff7f793          	zext.b	a5,a5
 80120e6:	97ba                	add	a5,a5,a4
 80120e8:	fcf42623          	sw	a5,-52(s0)
		phr_info_bit |= (parity & 0xff);
 80120ec:	fcc42783          	lw	a5,-52(s0)
 80120f0:	0ff7f793          	zext.b	a5,a5
 80120f4:	fec42703          	lw	a4,-20(s0)
 80120f8:	8fd9                	or	a5,a5,a4
 80120fa:	fef42623          	sw	a5,-20(s0)



		thmts_phycfg.phr_info_bit = phr_info_bit;
 80120fe:	081137b7          	lui	a5,0x8113
 8012102:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012106:	fec42703          	lw	a4,-20(s0)
 801210a:	d398                	sw	a4,32(a5)
		if ((phr_info_bit>>31) & 0x1)
 801210c:	fec42783          	lw	a5,-20(s0)
 8012110:	0007d963          	bgez	a5,8012122 <Set_Channel_Config_By_Case+0x5ee>
			phr_buf_word |= 0x3;
 8012114:	fe842783          	lw	a5,-24(s0)
 8012118:	0037e793          	ori	a5,a5,3
 801211c:	fef42423          	sw	a5,-24(s0)
 8012120:	a039                	j	801212e <Set_Channel_Config_By_Case+0x5fa>
		else
			phr_buf_word |= 0x1;
 8012122:	fe842783          	lw	a5,-24(s0)
 8012126:	0017e793          	ori	a5,a5,1
 801212a:	fef42423          	sw	a5,-24(s0)

		for (uint32_t i = 1; i <16; i++)
 801212e:	4785                	li	a5,1
 8012130:	fef42223          	sw	a5,-28(s0)
 8012134:	a099                	j	801217a <Set_Channel_Config_By_Case+0x646>
		{
			phr_buf_word <<= 2;
 8012136:	fe842783          	lw	a5,-24(s0)
 801213a:	078a                	slli	a5,a5,0x2
 801213c:	fef42423          	sw	a5,-24(s0)
			if ((phr_info_bit>>(31-i)) & 0x1)
 8012140:	477d                	li	a4,31
 8012142:	fe442783          	lw	a5,-28(s0)
 8012146:	40f707b3          	sub	a5,a4,a5
 801214a:	fec42703          	lw	a4,-20(s0)
 801214e:	00f757b3          	srl	a5,a4,a5
 8012152:	8b85                	andi	a5,a5,1
 8012154:	cb81                	beqz	a5,8012164 <Set_Channel_Config_By_Case+0x630>
				phr_buf_word |= 0x3;
 8012156:	fe842783          	lw	a5,-24(s0)
 801215a:	0037e793          	ori	a5,a5,3
 801215e:	fef42423          	sw	a5,-24(s0)
 8012162:	a039                	j	8012170 <Set_Channel_Config_By_Case+0x63c>
			else
				phr_buf_word |= 0x1;
 8012164:	fe842783          	lw	a5,-24(s0)
 8012168:	0017e793          	ori	a5,a5,1
 801216c:	fef42423          	sw	a5,-24(s0)
		for (uint32_t i = 1; i <16; i++)
 8012170:	fe442783          	lw	a5,-28(s0)
 8012174:	0785                	addi	a5,a5,1
 8012176:	fef42223          	sw	a5,-28(s0)
 801217a:	fe442703          	lw	a4,-28(s0)
 801217e:	47bd                	li	a5,15
 8012180:	fae7fbe3          	bgeu	a5,a4,8012136 <Set_Channel_Config_By_Case+0x602>
		}
		thmts_phycfg.phr_buff_word1 = phr_buf_word;
 8012184:	081137b7          	lui	a5,0x8113
 8012188:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801218c:	fe842703          	lw	a4,-24(s0)
 8012190:	d3d8                	sw	a4,36(a5)

		if ((phr_info_bit>>15) & 0x1)
 8012192:	fec42783          	lw	a5,-20(s0)
 8012196:	83bd                	srli	a5,a5,0xf
 8012198:	8b85                	andi	a5,a5,1
 801219a:	cb81                	beqz	a5,80121aa <Set_Channel_Config_By_Case+0x676>
			phr_buf_word |= 0x3;
 801219c:	fe842783          	lw	a5,-24(s0)
 80121a0:	0037e793          	ori	a5,a5,3
 80121a4:	fef42423          	sw	a5,-24(s0)
 80121a8:	a039                	j	80121b6 <Set_Channel_Config_By_Case+0x682>
		else
			phr_buf_word |= 0x1;
 80121aa:	fe842783          	lw	a5,-24(s0)
 80121ae:	0017e793          	ori	a5,a5,1
 80121b2:	fef42423          	sw	a5,-24(s0)

		for (uint32_t i = 17; i <32; i++)
 80121b6:	47c5                	li	a5,17
 80121b8:	fef42023          	sw	a5,-32(s0)
 80121bc:	a099                	j	8012202 <Set_Channel_Config_By_Case+0x6ce>
		{
			phr_buf_word <<= 2;
 80121be:	fe842783          	lw	a5,-24(s0)
 80121c2:	078a                	slli	a5,a5,0x2
 80121c4:	fef42423          	sw	a5,-24(s0)
			if ((phr_info_bit>>(31-i)) & 0x1)
 80121c8:	477d                	li	a4,31
 80121ca:	fe042783          	lw	a5,-32(s0)
 80121ce:	40f707b3          	sub	a5,a4,a5
 80121d2:	fec42703          	lw	a4,-20(s0)
 80121d6:	00f757b3          	srl	a5,a4,a5
 80121da:	8b85                	andi	a5,a5,1
 80121dc:	cb81                	beqz	a5,80121ec <Set_Channel_Config_By_Case+0x6b8>
				phr_buf_word |= 0x3;
 80121de:	fe842783          	lw	a5,-24(s0)
 80121e2:	0037e793          	ori	a5,a5,3
 80121e6:	fef42423          	sw	a5,-24(s0)
 80121ea:	a039                	j	80121f8 <Set_Channel_Config_By_Case+0x6c4>
			else
				phr_buf_word |= 0x1;
 80121ec:	fe842783          	lw	a5,-24(s0)
 80121f0:	0017e793          	ori	a5,a5,1
 80121f4:	fef42423          	sw	a5,-24(s0)
		for (uint32_t i = 17; i <32; i++)
 80121f8:	fe042783          	lw	a5,-32(s0)
 80121fc:	0785                	addi	a5,a5,1
 80121fe:	fef42023          	sw	a5,-32(s0)
 8012202:	fe042703          	lw	a4,-32(s0)
 8012206:	47fd                	li	a5,31
 8012208:	fae7fbe3          	bgeu	a5,a4,80121be <Set_Channel_Config_By_Case+0x68a>
		}
		thmts_phycfg.phr_buff_word2 = phr_buf_word;
 801220c:	081137b7          	lui	a5,0x8113
 8012210:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012214:	fe842703          	lw	a4,-24(s0)
 8012218:	d798                	sw	a4,40(a5)
	{

	}


	uint32_t tx_config_word = 0;
 801221a:	fc042e23          	sw	zero,-36(s0)

	if (thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS)
 801221e:	081137b7          	lui	a5,0x8113
 8012222:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012226:	0027c783          	lbu	a5,2(a5)
 801222a:	efe9                	bnez	a5,8012304 <Set_Channel_Config_By_Case+0x7d0>
	{
		if (thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_500M)
 801222c:	081137b7          	lui	a5,0x8113
 8012230:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012234:	0017c783          	lbu	a5,1(a5)
 8012238:	e791                	bnez	a5,8012244 <Set_Channel_Config_By_Case+0x710>
			tx_config_word = 511;
 801223a:	1ff00793          	li	a5,511
 801223e:	fcf42e23          	sw	a5,-36(s0)
 8012242:	a831                	j	801225e <Set_Channel_Config_By_Case+0x72a>
		else if (thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_1G)
 8012244:	081137b7          	lui	a5,0x8113
 8012248:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801224c:	0017c703          	lbu	a4,1(a5)
 8012250:	4785                	li	a5,1
 8012252:	00f71663          	bne	a4,a5,801225e <Set_Channel_Config_By_Case+0x72a>
			tx_config_word = 1023;
 8012256:	3ff00793          	li	a5,1023
 801225a:	fcf42e23          	sw	a5,-36(s0)

		if( thmts_phycfg.bit_rate == THMTS_BITRATE_1M )
 801225e:	081137b7          	lui	a5,0x8113
 8012262:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012266:	0037c703          	lbu	a4,3(a5)
 801226a:	4799                	li	a5,6
 801226c:	00f71963          	bne	a4,a5,801227e <Set_Channel_Config_By_Case+0x74a>
			tx_config_word |= (1 << 16);
 8012270:	fdc42703          	lw	a4,-36(s0)
 8012274:	67c1                	lui	a5,0x10
 8012276:	8fd9                	or	a5,a5,a4
 8012278:	fcf42e23          	sw	a5,-36(s0)
 801227c:	a09d                	j	80122e2 <Set_Channel_Config_By_Case+0x7ae>
		else if( thmts_phycfg.bit_rate == THMTS_BITRATE_2M ) tx_config_word |= (2 << 16);
 801227e:	081137b7          	lui	a5,0x8113
 8012282:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012286:	0037c703          	lbu	a4,3(a5)
 801228a:	479d                	li	a5,7
 801228c:	00f71a63          	bne	a4,a5,80122a0 <Set_Channel_Config_By_Case+0x76c>
 8012290:	fdc42703          	lw	a4,-36(s0)
 8012294:	000207b7          	lui	a5,0x20
 8012298:	8fd9                	or	a5,a5,a4
 801229a:	fcf42e23          	sw	a5,-36(s0)
 801229e:	a091                	j	80122e2 <Set_Channel_Config_By_Case+0x7ae>
		else if( thmts_phycfg.bit_rate == THMTS_BITRATE_4M ) tx_config_word |= (4 << 16);
 80122a0:	081137b7          	lui	a5,0x8113
 80122a4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80122a8:	0037c703          	lbu	a4,3(a5)
 80122ac:	47a1                	li	a5,8
 80122ae:	00f71a63          	bne	a4,a5,80122c2 <Set_Channel_Config_By_Case+0x78e>
 80122b2:	fdc42703          	lw	a4,-36(s0)
 80122b6:	000407b7          	lui	a5,0x40
 80122ba:	8fd9                	or	a5,a5,a4
 80122bc:	fcf42e23          	sw	a5,-36(s0)
 80122c0:	a00d                	j	80122e2 <Set_Channel_Config_By_Case+0x7ae>
		else if( thmts_phycfg.bit_rate == THMTS_BITRATE_8M ) tx_config_word |= (8 << 16);
 80122c2:	081137b7          	lui	a5,0x8113
 80122c6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80122ca:	0037c703          	lbu	a4,3(a5)
 80122ce:	47a5                	li	a5,9
 80122d0:	00f71963          	bne	a4,a5,80122e2 <Set_Channel_Config_By_Case+0x7ae>
 80122d4:	fdc42703          	lw	a4,-36(s0)
 80122d8:	000807b7          	lui	a5,0x80
 80122dc:	8fd9                	or	a5,a5,a4
 80122de:	fcf42e23          	sw	a5,-36(s0)

		tx_config_word |= ( 1 << thmts_phycfg.div_ratio_sel ) << 24;
 80122e2:	081137b7          	lui	a5,0x8113
 80122e6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80122ea:	0067c783          	lbu	a5,6(a5)
 80122ee:	873e                	mv	a4,a5
 80122f0:	4785                	li	a5,1
 80122f2:	00e797b3          	sll	a5,a5,a4
 80122f6:	07e2                	slli	a5,a5,0x18
 80122f8:	873e                	mv	a4,a5
 80122fa:	fdc42783          	lw	a5,-36(s0)
 80122fe:	8fd9                	or	a5,a5,a4
 8012300:	fcf42e23          	sw	a5,-36(s0)
	{
	// todo: for HRP
	}

	//
	thmts_phycfg.tx_config_word = tx_config_word;
 8012304:	081137b7          	lui	a5,0x8113
 8012308:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801230c:	fdc42703          	lw	a4,-36(s0)
 8012310:	d7d8                	sw	a4,44(a5)
	thmts_phycfg.rx_config_word = tx_config_word;
 8012312:	081137b7          	lui	a5,0x8113
 8012316:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801231a:	fdc42703          	lw	a4,-36(s0)
 801231e:	db98                	sw	a4,48(a5)


	//delta tick
    uint32_t preamble_symbol_sample_count;

    if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS )
 8012320:	081137b7          	lui	a5,0x8113
 8012324:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012328:	0027c783          	lbu	a5,2(a5)
 801232c:	eb9d                	bnez	a5,8012362 <Set_Channel_Config_By_Case+0x82e>
    {
        switch( thmts_phycfg.rf_bandwidth )
 801232e:	081137b7          	lui	a5,0x8113
 8012332:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012336:	0017c783          	lbu	a5,1(a5)
 801233a:	c789                	beqz	a5,8012344 <Set_Channel_Config_By_Case+0x810>
 801233c:	4705                	li	a4,1
 801233e:	00e78863          	beq	a5,a4,801234e <Set_Channel_Config_By_Case+0x81a>
 8012342:	a819                	j	8012358 <Set_Channel_Config_By_Case+0x824>
        {
        case THMTS_RF_BANDWIDTH_500M:
            preamble_symbol_sample_count = 1022;
 8012344:	3fe00793          	li	a5,1022
 8012348:	fcf42c23          	sw	a5,-40(s0)
            break;
 801234c:	a0b1                	j	8012398 <Set_Channel_Config_By_Case+0x864>
        case THMTS_RF_BANDWIDTH_1G:
            preamble_symbol_sample_count = 2046;
 801234e:	7fe00793          	li	a5,2046
 8012352:	fcf42c23          	sw	a5,-40(s0)
            break;
 8012356:	a089                	j	8012398 <Set_Channel_Config_By_Case+0x864>
        default:
            preamble_symbol_sample_count = 1022;
 8012358:	3fe00793          	li	a5,1022
 801235c:	fcf42c23          	sw	a5,-40(s0)
            break;
 8012360:	a825                	j	8012398 <Set_Channel_Config_By_Case+0x864>
        }
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP31 )
 8012362:	081137b7          	lui	a5,0x8113
 8012366:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 801236a:	0027c703          	lbu	a4,2(a5)
 801236e:	4785                	li	a5,1
 8012370:	00f71763          	bne	a4,a5,801237e <Set_Channel_Config_By_Case+0x84a>
    {
        preamble_symbol_sample_count = 992;
 8012374:	3e000793          	li	a5,992
 8012378:	fcf42c23          	sw	a5,-40(s0)
 801237c:	a831                	j	8012398 <Set_Channel_Config_By_Case+0x864>
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP127 )
 801237e:	081137b7          	lui	a5,0x8113
 8012382:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012386:	0027c703          	lbu	a4,2(a5)
 801238a:	4789                	li	a5,2
 801238c:	00f71663          	bne	a4,a5,8012398 <Set_Channel_Config_By_Case+0x864>
    {
        preamble_symbol_sample_count = 1016;
 8012390:	3f800793          	li	a5,1016
 8012394:	fcf42c23          	sw	a5,-40(s0)
    }

    uint32_t preamble_symbol_count = thmts_phycfg.preamble_length + thmts_phycfg.sfd_length;
 8012398:	081137b7          	lui	a5,0x8113
 801239c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80123a0:	4798                	lw	a4,8(a5)
 80123a2:	081137b7          	lui	a5,0x8113
 80123a6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80123aa:	47dc                	lw	a5,12(a5)
 80123ac:	97ba                	add	a5,a5,a4
 80123ae:	fcf42423          	sw	a5,-56(s0)

    if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS && thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_500M )
 80123b2:	081137b7          	lui	a5,0x8113
 80123b6:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80123ba:	0027c783          	lbu	a5,2(a5)
 80123be:	efb9                	bnez	a5,801241c <Set_Channel_Config_By_Case+0x8e8>
 80123c0:	081137b7          	lui	a5,0x8113
 80123c4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80123c8:	0017c783          	lbu	a5,1(a5)
 80123cc:	eba1                	bnez	a5,801241c <Set_Channel_Config_By_Case+0x8e8>
    {
        thmts_phycfg.tx_delta_tick = ( ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) << thmts_phycfg.div_ratio_sel ) + 258 + 6;
 80123ce:	fc842703          	lw	a4,-56(s0)
 80123d2:	fd842783          	lw	a5,-40(s0)
 80123d6:	02f707b3          	mul	a5,a4,a5
 80123da:	838d                	srli	a5,a5,0x3
 80123dc:	08113737          	lui	a4,0x8113
 80123e0:	39470713          	addi	a4,a4,916 # 8113394 <thmts_phycfg>
 80123e4:	00674703          	lbu	a4,6(a4)
 80123e8:	00e797b3          	sll	a5,a5,a4
 80123ec:	10878713          	addi	a4,a5,264
 80123f0:	081137b7          	lui	a5,0x8113
 80123f4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80123f8:	dbd8                	sw	a4,52(a5)

        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 80123fa:	081137b7          	lui	a5,0x8113
 80123fe:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012402:	0067c703          	lbu	a4,6(a5)
 8012406:	4785                	li	a5,1
 8012408:	10f71363          	bne	a4,a5,801250e <Set_Channel_Config_By_Case+0x9da>
        {
        	thmts_phycfg.tx_delta_tick = 246 + 10;
 801240c:	081137b7          	lui	a5,0x8113
 8012410:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012414:	10000713          	li	a4,256
 8012418:	dbd8                	sw	a4,52(a5)
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 801241a:	a8d5                	j	801250e <Set_Channel_Config_By_Case+0x9da>
        }
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_DS && thmts_phycfg.rf_bandwidth == THMTS_RF_BANDWIDTH_1G )
 801241c:	081137b7          	lui	a5,0x8113
 8012420:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012424:	0027c783          	lbu	a5,2(a5)
 8012428:	e3d1                	bnez	a5,80124ac <Set_Channel_Config_By_Case+0x978>
 801242a:	081137b7          	lui	a5,0x8113
 801242e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012432:	0017c703          	lbu	a4,1(a5)
 8012436:	4785                	li	a5,1
 8012438:	06f71a63          	bne	a4,a5,80124ac <Set_Channel_Config_By_Case+0x978>
    {
        thmts_phycfg.tx_delta_tick = ( ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) << thmts_phycfg.div_ratio_sel ) + 258 + 256 + 6;
 801243c:	fc842703          	lw	a4,-56(s0)
 8012440:	fd842783          	lw	a5,-40(s0)
 8012444:	02f707b3          	mul	a5,a4,a5
 8012448:	838d                	srli	a5,a5,0x3
 801244a:	08113737          	lui	a4,0x8113
 801244e:	39470713          	addi	a4,a4,916 # 8113394 <thmts_phycfg>
 8012452:	00674703          	lbu	a4,6(a4)
 8012456:	00e797b3          	sll	a5,a5,a4
 801245a:	20878713          	addi	a4,a5,520
 801245e:	081137b7          	lui	a5,0x8113
 8012462:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012466:	dbd8                	sw	a4,52(a5)


        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 8012468:	081137b7          	lui	a5,0x8113
 801246c:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012470:	0067c703          	lbu	a4,6(a5)
 8012474:	4785                	li	a5,1
 8012476:	00f71a63          	bne	a4,a5,801248a <Set_Channel_Config_By_Case+0x956>
        {
        	thmts_phycfg.tx_delta_tick = ( 499 + 13 );
 801247a:	081137b7          	lui	a5,0x8113
 801247e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012482:	20000713          	li	a4,512
 8012486:	dbd8                	sw	a4,52(a5)
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 8012488:	a051                	j	801250c <Set_Channel_Config_By_Case+0x9d8>
        }
        else if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_4 )
 801248a:	081137b7          	lui	a5,0x8113
 801248e:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012492:	0067c703          	lbu	a4,6(a5)
 8012496:	4789                	li	a5,2
 8012498:	06f71a63          	bne	a4,a5,801250c <Set_Channel_Config_By_Case+0x9d8>
        {
        	thmts_phycfg.tx_delta_tick = ( 1496 + 39 );
 801249c:	081137b7          	lui	a5,0x8113
 80124a0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80124a4:	5ff00713          	li	a4,1535
 80124a8:	dbd8                	sw	a4,52(a5)
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 80124aa:	a08d                	j	801250c <Set_Channel_Config_By_Case+0x9d8>
        }
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP31 )
 80124ac:	081137b7          	lui	a5,0x8113
 80124b0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80124b4:	0027c703          	lbu	a4,2(a5)
 80124b8:	4785                	li	a5,1
 80124ba:	02f71163          	bne	a4,a5,80124dc <Set_Channel_Config_By_Case+0x9a8>
    {
        thmts_phycfg.tx_delta_tick = ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) + 251 + 6;
 80124be:	fc842703          	lw	a4,-56(s0)
 80124c2:	fd842783          	lw	a5,-40(s0)
 80124c6:	02f707b3          	mul	a5,a4,a5
 80124ca:	838d                	srli	a5,a5,0x3
 80124cc:	10178713          	addi	a4,a5,257
 80124d0:	081137b7          	lui	a5,0x8113
 80124d4:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80124d8:	dbd8                	sw	a4,52(a5)
    }
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP127 )
    {
    	thmts_phycfg.tx_delta_tick = ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) + 257 + 6;
    }
}
 80124da:	a815                	j	801250e <Set_Channel_Config_By_Case+0x9da>
    else if( thmts_phycfg.preamble_type == THMTS_PREAMBLE_HRP127 )
 80124dc:	081137b7          	lui	a5,0x8113
 80124e0:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 80124e4:	0027c703          	lbu	a4,2(a5)
 80124e8:	4789                	li	a5,2
 80124ea:	02f71263          	bne	a4,a5,801250e <Set_Channel_Config_By_Case+0x9da>
    	thmts_phycfg.tx_delta_tick = ( ( preamble_symbol_count * preamble_symbol_sample_count ) >> 3 ) + 257 + 6;
 80124ee:	fc842703          	lw	a4,-56(s0)
 80124f2:	fd842783          	lw	a5,-40(s0)
 80124f6:	02f707b3          	mul	a5,a4,a5
 80124fa:	838d                	srli	a5,a5,0x3
 80124fc:	10778713          	addi	a4,a5,263
 8012500:	081137b7          	lui	a5,0x8113
 8012504:	39478793          	addi	a5,a5,916 # 8113394 <thmts_phycfg>
 8012508:	dbd8                	sw	a4,52(a5)
}
 801250a:	a011                	j	801250e <Set_Channel_Config_By_Case+0x9da>
        if( thmts_phycfg.div_ratio_sel == THMTS_DIVRATIO_2 )
 801250c:	0001                	nop
}
 801250e:	0001                	nop
 8012510:	40b6                	lw	ra,76(sp)
 8012512:	4426                	lw	s0,72(sp)
 8012514:	6161                	addi	sp,sp,80
 8012516:	8082                	ret

08012518 <altds_dstwr_check>:
uint32_t rx_ok_cnt=0;
uint32_t crc_ok_cnt=0;
int valid_count=0;

uint8_t altds_dstwr_check(altds_twr_ptr altds_twr_p)
{
 8012518:	7179                	addi	sp,sp,-48
 801251a:	d622                	sw	s0,44(sp)
 801251c:	1800                	addi	s0,sp,48
 801251e:	fca42e23          	sw	a0,-36(s0)
	uint8_t altds_completed = 0;
 8012522:	fe0407a3          	sb	zero,-17(s0)
    	if(altds_twr_p->poll_rx_time != 0 &&
 8012526:	fdc42783          	lw	a5,-36(s0)
 801252a:	0087c703          	lbu	a4,8(a5)
 801252e:	0097c583          	lbu	a1,9(a5)
 8012532:	05a2                	slli	a1,a1,0x8
 8012534:	8f4d                	or	a4,a4,a1
 8012536:	00a7c583          	lbu	a1,10(a5)
 801253a:	05c2                	slli	a1,a1,0x10
 801253c:	8f4d                	or	a4,a4,a1
 801253e:	00b7c583          	lbu	a1,11(a5)
 8012542:	05e2                	slli	a1,a1,0x18
 8012544:	8f4d                	or	a4,a4,a1
 8012546:	863a                	mv	a2,a4
 8012548:	00c7c703          	lbu	a4,12(a5)
 801254c:	00d7c583          	lbu	a1,13(a5)
 8012550:	05a2                	slli	a1,a1,0x8
 8012552:	8f4d                	or	a4,a4,a1
 8012554:	00e7c583          	lbu	a1,14(a5)
 8012558:	05c2                	slli	a1,a1,0x10
 801255a:	8f4d                	or	a4,a4,a1
 801255c:	00f7c783          	lbu	a5,15(a5)
 8012560:	07e2                	slli	a5,a5,0x18
 8012562:	8fd9                	or	a5,a5,a4
 8012564:	86be                	mv	a3,a5
 8012566:	87b2                	mv	a5,a2
 8012568:	8fd5                	or	a5,a5,a3
 801256a:	16078563          	beqz	a5,80126d4 <altds_dstwr_check+0x1bc>
    			altds_twr_p->poll_tx_time != 0 &&
 801256e:	fdc42783          	lw	a5,-36(s0)
 8012572:	0007c703          	lbu	a4,0(a5)
 8012576:	0017c583          	lbu	a1,1(a5)
 801257a:	05a2                	slli	a1,a1,0x8
 801257c:	8f4d                	or	a4,a4,a1
 801257e:	0027c583          	lbu	a1,2(a5)
 8012582:	05c2                	slli	a1,a1,0x10
 8012584:	8f4d                	or	a4,a4,a1
 8012586:	0037c583          	lbu	a1,3(a5)
 801258a:	05e2                	slli	a1,a1,0x18
 801258c:	8f4d                	or	a4,a4,a1
 801258e:	863a                	mv	a2,a4
 8012590:	0047c703          	lbu	a4,4(a5)
 8012594:	0057c583          	lbu	a1,5(a5)
 8012598:	05a2                	slli	a1,a1,0x8
 801259a:	8f4d                	or	a4,a4,a1
 801259c:	0067c583          	lbu	a1,6(a5)
 80125a0:	05c2                	slli	a1,a1,0x10
 80125a2:	8f4d                	or	a4,a4,a1
 80125a4:	0077c783          	lbu	a5,7(a5)
 80125a8:	07e2                	slli	a5,a5,0x18
 80125aa:	8fd9                	or	a5,a5,a4
 80125ac:	86be                	mv	a3,a5
    	if(altds_twr_p->poll_rx_time != 0 &&
 80125ae:	87b2                	mv	a5,a2
 80125b0:	8fd5                	or	a5,a5,a3
 80125b2:	12078163          	beqz	a5,80126d4 <altds_dstwr_check+0x1bc>
				altds_twr_p->poll2_rx_time != 0 &&
 80125b6:	fdc42783          	lw	a5,-36(s0)
 80125ba:	0287c703          	lbu	a4,40(a5)
 80125be:	0297c583          	lbu	a1,41(a5)
 80125c2:	05a2                	slli	a1,a1,0x8
 80125c4:	8f4d                	or	a4,a4,a1
 80125c6:	02a7c583          	lbu	a1,42(a5)
 80125ca:	05c2                	slli	a1,a1,0x10
 80125cc:	8f4d                	or	a4,a4,a1
 80125ce:	02b7c583          	lbu	a1,43(a5)
 80125d2:	05e2                	slli	a1,a1,0x18
 80125d4:	8f4d                	or	a4,a4,a1
 80125d6:	863a                	mv	a2,a4
 80125d8:	02c7c703          	lbu	a4,44(a5)
 80125dc:	02d7c583          	lbu	a1,45(a5)
 80125e0:	05a2                	slli	a1,a1,0x8
 80125e2:	8f4d                	or	a4,a4,a1
 80125e4:	02e7c583          	lbu	a1,46(a5)
 80125e8:	05c2                	slli	a1,a1,0x10
 80125ea:	8f4d                	or	a4,a4,a1
 80125ec:	02f7c783          	lbu	a5,47(a5)
 80125f0:	07e2                	slli	a5,a5,0x18
 80125f2:	8fd9                	or	a5,a5,a4
 80125f4:	86be                	mv	a3,a5
    			altds_twr_p->poll_tx_time != 0 &&
 80125f6:	87b2                	mv	a5,a2
 80125f8:	8fd5                	or	a5,a5,a3
 80125fa:	cfe9                	beqz	a5,80126d4 <altds_dstwr_check+0x1bc>
				altds_twr_p->poll2_tx_time != 0 &&
 80125fc:	fdc42783          	lw	a5,-36(s0)
 8012600:	0207c703          	lbu	a4,32(a5)
 8012604:	0217c583          	lbu	a1,33(a5)
 8012608:	05a2                	slli	a1,a1,0x8
 801260a:	8f4d                	or	a4,a4,a1
 801260c:	0227c583          	lbu	a1,34(a5)
 8012610:	05c2                	slli	a1,a1,0x10
 8012612:	8f4d                	or	a4,a4,a1
 8012614:	0237c583          	lbu	a1,35(a5)
 8012618:	05e2                	slli	a1,a1,0x18
 801261a:	8f4d                	or	a4,a4,a1
 801261c:	863a                	mv	a2,a4
 801261e:	0247c703          	lbu	a4,36(a5)
 8012622:	0257c583          	lbu	a1,37(a5)
 8012626:	05a2                	slli	a1,a1,0x8
 8012628:	8f4d                	or	a4,a4,a1
 801262a:	0267c583          	lbu	a1,38(a5)
 801262e:	05c2                	slli	a1,a1,0x10
 8012630:	8f4d                	or	a4,a4,a1
 8012632:	0277c783          	lbu	a5,39(a5)
 8012636:	07e2                	slli	a5,a5,0x18
 8012638:	8fd9                	or	a5,a5,a4
 801263a:	86be                	mv	a3,a5
				altds_twr_p->poll2_rx_time != 0 &&
 801263c:	87b2                	mv	a5,a2
 801263e:	8fd5                	or	a5,a5,a3
 8012640:	cbd1                	beqz	a5,80126d4 <altds_dstwr_check+0x1bc>
				altds_twr_p->resp_rx_time != 0 &&
 8012642:	fdc42783          	lw	a5,-36(s0)
 8012646:	0187c703          	lbu	a4,24(a5)
 801264a:	0197c583          	lbu	a1,25(a5)
 801264e:	05a2                	slli	a1,a1,0x8
 8012650:	8f4d                	or	a4,a4,a1
 8012652:	01a7c583          	lbu	a1,26(a5)
 8012656:	05c2                	slli	a1,a1,0x10
 8012658:	8f4d                	or	a4,a4,a1
 801265a:	01b7c583          	lbu	a1,27(a5)
 801265e:	05e2                	slli	a1,a1,0x18
 8012660:	8f4d                	or	a4,a4,a1
 8012662:	863a                	mv	a2,a4
 8012664:	01c7c703          	lbu	a4,28(a5)
 8012668:	01d7c583          	lbu	a1,29(a5)
 801266c:	05a2                	slli	a1,a1,0x8
 801266e:	8f4d                	or	a4,a4,a1
 8012670:	01e7c583          	lbu	a1,30(a5)
 8012674:	05c2                	slli	a1,a1,0x10
 8012676:	8f4d                	or	a4,a4,a1
 8012678:	01f7c783          	lbu	a5,31(a5)
 801267c:	07e2                	slli	a5,a5,0x18
 801267e:	8fd9                	or	a5,a5,a4
 8012680:	86be                	mv	a3,a5
				altds_twr_p->poll2_tx_time != 0 &&
 8012682:	87b2                	mv	a5,a2
 8012684:	8fd5                	or	a5,a5,a3
 8012686:	c7b9                	beqz	a5,80126d4 <altds_dstwr_check+0x1bc>
				altds_twr_p->resp_tx_time != 0){
 8012688:	fdc42783          	lw	a5,-36(s0)
 801268c:	0107c703          	lbu	a4,16(a5)
 8012690:	0117c583          	lbu	a1,17(a5)
 8012694:	05a2                	slli	a1,a1,0x8
 8012696:	8f4d                	or	a4,a4,a1
 8012698:	0127c583          	lbu	a1,18(a5)
 801269c:	05c2                	slli	a1,a1,0x10
 801269e:	8f4d                	or	a4,a4,a1
 80126a0:	0137c583          	lbu	a1,19(a5)
 80126a4:	05e2                	slli	a1,a1,0x18
 80126a6:	8f4d                	or	a4,a4,a1
 80126a8:	863a                	mv	a2,a4
 80126aa:	0147c703          	lbu	a4,20(a5)
 80126ae:	0157c583          	lbu	a1,21(a5)
 80126b2:	05a2                	slli	a1,a1,0x8
 80126b4:	8f4d                	or	a4,a4,a1
 80126b6:	0167c583          	lbu	a1,22(a5)
 80126ba:	05c2                	slli	a1,a1,0x10
 80126bc:	8f4d                	or	a4,a4,a1
 80126be:	0177c783          	lbu	a5,23(a5)
 80126c2:	07e2                	slli	a5,a5,0x18
 80126c4:	8fd9                	or	a5,a5,a4
 80126c6:	86be                	mv	a3,a5
				altds_twr_p->resp_rx_time != 0 &&
 80126c8:	87b2                	mv	a5,a2
 80126ca:	8fd5                	or	a5,a5,a3
 80126cc:	c781                	beqz	a5,80126d4 <altds_dstwr_check+0x1bc>
    		altds_completed = 1;
 80126ce:	4785                	li	a5,1
 80126d0:	fef407a3          	sb	a5,-17(s0)
    }
    return altds_completed;
 80126d4:	fef44783          	lbu	a5,-17(s0)
}
 80126d8:	853e                	mv	a0,a5
 80126da:	5432                	lw	s0,44(sp)
 80126dc:	6145                	addi	sp,sp,48
 80126de:	8082                	ret

080126e0 <altds_dstwr_compute>:
        memset(altds_twr_p, 0, sizeof(altds_twr_t));
    }
}

double altds_dstwr_compute(altds_twr_ptr altds_twr_p)
{
 80126e0:	7159                	addi	sp,sp,-112
 80126e2:	d686                	sw	ra,108(sp)
 80126e4:	d4a2                	sw	s0,104(sp)
 80126e6:	d2ca                	sw	s2,100(sp)
 80126e8:	d0ce                	sw	s3,96(sp)
 80126ea:	ced2                	sw	s4,92(sp)
 80126ec:	ccd6                	sw	s5,88(sp)
 80126ee:	a4a2                	fsd	fs0,72(sp)
 80126f0:	1880                	addi	s0,sp,112
 80126f2:	f8a42e23          	sw	a0,-100(s0)
	double tof = 0;
 80126f6:	fc042423          	sw	zero,-56(s0)
 80126fa:	fc042623          	sw	zero,-52(s0)
	int64_t round1, round2, reply1, reply2 = 0;
 80126fe:	4781                	li	a5,0
 8012700:	4801                	li	a6,0
 8012702:	fcf42023          	sw	a5,-64(s0)
 8012706:	fd042223          	sw	a6,-60(s0)
	round1 = timestamp_minus(altds_twr_p->resp_rx_time,altds_twr_p->poll_tx_time);
 801270a:	f9c42783          	lw	a5,-100(s0)
 801270e:	0187c703          	lbu	a4,24(a5)
 8012712:	0197c683          	lbu	a3,25(a5)
 8012716:	06a2                	slli	a3,a3,0x8
 8012718:	8f55                	or	a4,a4,a3
 801271a:	01a7c683          	lbu	a3,26(a5)
 801271e:	06c2                	slli	a3,a3,0x10
 8012720:	8f55                	or	a4,a4,a3
 8012722:	01b7c683          	lbu	a3,27(a5)
 8012726:	06e2                	slli	a3,a3,0x18
 8012728:	8f55                	or	a4,a4,a3
 801272a:	853a                	mv	a0,a4
 801272c:	01c7c703          	lbu	a4,28(a5)
 8012730:	01d7c683          	lbu	a3,29(a5)
 8012734:	06a2                	slli	a3,a3,0x8
 8012736:	8f55                	or	a4,a4,a3
 8012738:	01e7c683          	lbu	a3,30(a5)
 801273c:	06c2                	slli	a3,a3,0x10
 801273e:	8f55                	or	a4,a4,a3
 8012740:	01f7c783          	lbu	a5,31(a5)
 8012744:	07e2                	slli	a5,a5,0x18
 8012746:	8fd9                	or	a5,a5,a4
 8012748:	85be                	mv	a1,a5
 801274a:	882a                	mv	a6,a0
 801274c:	88ae                	mv	a7,a1
 801274e:	f9c42783          	lw	a5,-100(s0)
 8012752:	0007c703          	lbu	a4,0(a5)
 8012756:	0017c683          	lbu	a3,1(a5)
 801275a:	06a2                	slli	a3,a3,0x8
 801275c:	8f55                	or	a4,a4,a3
 801275e:	0027c683          	lbu	a3,2(a5)
 8012762:	06c2                	slli	a3,a3,0x10
 8012764:	8f55                	or	a4,a4,a3
 8012766:	0037c683          	lbu	a3,3(a5)
 801276a:	06e2                	slli	a3,a3,0x18
 801276c:	8f55                	or	a4,a4,a3
 801276e:	853a                	mv	a0,a4
 8012770:	0047c703          	lbu	a4,4(a5)
 8012774:	0057c683          	lbu	a3,5(a5)
 8012778:	06a2                	slli	a3,a3,0x8
 801277a:	8f55                	or	a4,a4,a3
 801277c:	0067c683          	lbu	a3,6(a5)
 8012780:	06c2                	slli	a3,a3,0x10
 8012782:	8f55                	or	a4,a4,a3
 8012784:	0077c783          	lbu	a5,7(a5)
 8012788:	07e2                	slli	a5,a5,0x18
 801278a:	8fd9                	or	a5,a5,a4
 801278c:	85be                	mv	a1,a5
 801278e:	872a                	mv	a4,a0
 8012790:	87ae                	mv	a5,a1
 8012792:	863a                	mv	a2,a4
 8012794:	86be                	mv	a3,a5
 8012796:	8542                	mv	a0,a6
 8012798:	85c6                	mv	a1,a7
 801279a:	d96fc0ef          	jal	ra,800ed30 <timestamp_minus>
 801279e:	faa42c23          	sw	a0,-72(s0)
 80127a2:	fab42e23          	sw	a1,-68(s0)
	round2 = timestamp_minus(altds_twr_p->poll2_rx_time,altds_twr_p->resp_tx_time);
 80127a6:	f9c42783          	lw	a5,-100(s0)
 80127aa:	0287c703          	lbu	a4,40(a5)
 80127ae:	0297c683          	lbu	a3,41(a5)
 80127b2:	06a2                	slli	a3,a3,0x8
 80127b4:	8f55                	or	a4,a4,a3
 80127b6:	02a7c683          	lbu	a3,42(a5)
 80127ba:	06c2                	slli	a3,a3,0x10
 80127bc:	8f55                	or	a4,a4,a3
 80127be:	02b7c683          	lbu	a3,43(a5)
 80127c2:	06e2                	slli	a3,a3,0x18
 80127c4:	8f55                	or	a4,a4,a3
 80127c6:	853a                	mv	a0,a4
 80127c8:	02c7c703          	lbu	a4,44(a5)
 80127cc:	02d7c683          	lbu	a3,45(a5)
 80127d0:	06a2                	slli	a3,a3,0x8
 80127d2:	8f55                	or	a4,a4,a3
 80127d4:	02e7c683          	lbu	a3,46(a5)
 80127d8:	06c2                	slli	a3,a3,0x10
 80127da:	8f55                	or	a4,a4,a3
 80127dc:	02f7c783          	lbu	a5,47(a5)
 80127e0:	07e2                	slli	a5,a5,0x18
 80127e2:	8fd9                	or	a5,a5,a4
 80127e4:	85be                	mv	a1,a5
 80127e6:	882a                	mv	a6,a0
 80127e8:	88ae                	mv	a7,a1
 80127ea:	f9c42783          	lw	a5,-100(s0)
 80127ee:	0107c703          	lbu	a4,16(a5)
 80127f2:	0117c683          	lbu	a3,17(a5)
 80127f6:	06a2                	slli	a3,a3,0x8
 80127f8:	8f55                	or	a4,a4,a3
 80127fa:	0127c683          	lbu	a3,18(a5)
 80127fe:	06c2                	slli	a3,a3,0x10
 8012800:	8f55                	or	a4,a4,a3
 8012802:	0137c683          	lbu	a3,19(a5)
 8012806:	06e2                	slli	a3,a3,0x18
 8012808:	8f55                	or	a4,a4,a3
 801280a:	853a                	mv	a0,a4
 801280c:	0147c703          	lbu	a4,20(a5)
 8012810:	0157c683          	lbu	a3,21(a5)
 8012814:	06a2                	slli	a3,a3,0x8
 8012816:	8f55                	or	a4,a4,a3
 8012818:	0167c683          	lbu	a3,22(a5)
 801281c:	06c2                	slli	a3,a3,0x10
 801281e:	8f55                	or	a4,a4,a3
 8012820:	0177c783          	lbu	a5,23(a5)
 8012824:	07e2                	slli	a5,a5,0x18
 8012826:	8fd9                	or	a5,a5,a4
 8012828:	85be                	mv	a1,a5
 801282a:	872a                	mv	a4,a0
 801282c:	87ae                	mv	a5,a1
 801282e:	863a                	mv	a2,a4
 8012830:	86be                	mv	a3,a5
 8012832:	8542                	mv	a0,a6
 8012834:	85c6                	mv	a1,a7
 8012836:	cfafc0ef          	jal	ra,800ed30 <timestamp_minus>
 801283a:	faa42823          	sw	a0,-80(s0)
 801283e:	fab42a23          	sw	a1,-76(s0)
	reply1 = timestamp_minus(altds_twr_p->resp_tx_time,altds_twr_p->poll_rx_time);
 8012842:	f9c42783          	lw	a5,-100(s0)
 8012846:	0107c703          	lbu	a4,16(a5)
 801284a:	0117c683          	lbu	a3,17(a5)
 801284e:	06a2                	slli	a3,a3,0x8
 8012850:	8f55                	or	a4,a4,a3
 8012852:	0127c683          	lbu	a3,18(a5)
 8012856:	06c2                	slli	a3,a3,0x10
 8012858:	8f55                	or	a4,a4,a3
 801285a:	0137c683          	lbu	a3,19(a5)
 801285e:	06e2                	slli	a3,a3,0x18
 8012860:	8f55                	or	a4,a4,a3
 8012862:	853a                	mv	a0,a4
 8012864:	0147c703          	lbu	a4,20(a5)
 8012868:	0157c683          	lbu	a3,21(a5)
 801286c:	06a2                	slli	a3,a3,0x8
 801286e:	8f55                	or	a4,a4,a3
 8012870:	0167c683          	lbu	a3,22(a5)
 8012874:	06c2                	slli	a3,a3,0x10
 8012876:	8f55                	or	a4,a4,a3
 8012878:	0177c783          	lbu	a5,23(a5)
 801287c:	07e2                	slli	a5,a5,0x18
 801287e:	8fd9                	or	a5,a5,a4
 8012880:	85be                	mv	a1,a5
 8012882:	882a                	mv	a6,a0
 8012884:	88ae                	mv	a7,a1
 8012886:	f9c42783          	lw	a5,-100(s0)
 801288a:	0087c703          	lbu	a4,8(a5)
 801288e:	0097c683          	lbu	a3,9(a5)
 8012892:	06a2                	slli	a3,a3,0x8
 8012894:	8f55                	or	a4,a4,a3
 8012896:	00a7c683          	lbu	a3,10(a5)
 801289a:	06c2                	slli	a3,a3,0x10
 801289c:	8f55                	or	a4,a4,a3
 801289e:	00b7c683          	lbu	a3,11(a5)
 80128a2:	06e2                	slli	a3,a3,0x18
 80128a4:	8f55                	or	a4,a4,a3
 80128a6:	853a                	mv	a0,a4
 80128a8:	00c7c703          	lbu	a4,12(a5)
 80128ac:	00d7c683          	lbu	a3,13(a5)
 80128b0:	06a2                	slli	a3,a3,0x8
 80128b2:	8f55                	or	a4,a4,a3
 80128b4:	00e7c683          	lbu	a3,14(a5)
 80128b8:	06c2                	slli	a3,a3,0x10
 80128ba:	8f55                	or	a4,a4,a3
 80128bc:	00f7c783          	lbu	a5,15(a5)
 80128c0:	07e2                	slli	a5,a5,0x18
 80128c2:	8fd9                	or	a5,a5,a4
 80128c4:	85be                	mv	a1,a5
 80128c6:	872a                	mv	a4,a0
 80128c8:	87ae                	mv	a5,a1
 80128ca:	863a                	mv	a2,a4
 80128cc:	86be                	mv	a3,a5
 80128ce:	8542                	mv	a0,a6
 80128d0:	85c6                	mv	a1,a7
 80128d2:	c5efc0ef          	jal	ra,800ed30 <timestamp_minus>
 80128d6:	faa42423          	sw	a0,-88(s0)
 80128da:	fab42623          	sw	a1,-84(s0)
	reply2 = timestamp_minus(altds_twr_p->poll2_tx_time,altds_twr_p->resp_rx_time);
 80128de:	f9c42783          	lw	a5,-100(s0)
 80128e2:	0207c703          	lbu	a4,32(a5)
 80128e6:	0217c683          	lbu	a3,33(a5)
 80128ea:	06a2                	slli	a3,a3,0x8
 80128ec:	8f55                	or	a4,a4,a3
 80128ee:	0227c683          	lbu	a3,34(a5)
 80128f2:	06c2                	slli	a3,a3,0x10
 80128f4:	8f55                	or	a4,a4,a3
 80128f6:	0237c683          	lbu	a3,35(a5)
 80128fa:	06e2                	slli	a3,a3,0x18
 80128fc:	8f55                	or	a4,a4,a3
 80128fe:	853a                	mv	a0,a4
 8012900:	0247c703          	lbu	a4,36(a5)
 8012904:	0257c683          	lbu	a3,37(a5)
 8012908:	06a2                	slli	a3,a3,0x8
 801290a:	8f55                	or	a4,a4,a3
 801290c:	0267c683          	lbu	a3,38(a5)
 8012910:	06c2                	slli	a3,a3,0x10
 8012912:	8f55                	or	a4,a4,a3
 8012914:	0277c783          	lbu	a5,39(a5)
 8012918:	07e2                	slli	a5,a5,0x18
 801291a:	8fd9                	or	a5,a5,a4
 801291c:	85be                	mv	a1,a5
 801291e:	882a                	mv	a6,a0
 8012920:	88ae                	mv	a7,a1
 8012922:	f9c42783          	lw	a5,-100(s0)
 8012926:	0187c703          	lbu	a4,24(a5)
 801292a:	0197c683          	lbu	a3,25(a5)
 801292e:	06a2                	slli	a3,a3,0x8
 8012930:	8f55                	or	a4,a4,a3
 8012932:	01a7c683          	lbu	a3,26(a5)
 8012936:	06c2                	slli	a3,a3,0x10
 8012938:	8f55                	or	a4,a4,a3
 801293a:	01b7c683          	lbu	a3,27(a5)
 801293e:	06e2                	slli	a3,a3,0x18
 8012940:	8f55                	or	a4,a4,a3
 8012942:	853a                	mv	a0,a4
 8012944:	01c7c703          	lbu	a4,28(a5)
 8012948:	01d7c683          	lbu	a3,29(a5)
 801294c:	06a2                	slli	a3,a3,0x8
 801294e:	8f55                	or	a4,a4,a3
 8012950:	01e7c683          	lbu	a3,30(a5)
 8012954:	06c2                	slli	a3,a3,0x10
 8012956:	8f55                	or	a4,a4,a3
 8012958:	01f7c783          	lbu	a5,31(a5)
 801295c:	07e2                	slli	a5,a5,0x18
 801295e:	8fd9                	or	a5,a5,a4
 8012960:	85be                	mv	a1,a5
 8012962:	872a                	mv	a4,a0
 8012964:	87ae                	mv	a5,a1
 8012966:	863a                	mv	a2,a4
 8012968:	86be                	mv	a3,a5
 801296a:	8542                	mv	a0,a6
 801296c:	85c6                	mv	a1,a7
 801296e:	bc2fc0ef          	jal	ra,800ed30 <timestamp_minus>
 8012972:	fca42023          	sw	a0,-64(s0)
 8012976:	fcb42223          	sw	a1,-60(s0)
	tof = ( (double)(round1 * round2 - reply1 * reply2) ) / ( (double)(round1 + round2 + reply1 + reply2) ) * C_speed / 124.8 / 64 / 8 / 1000000;
 801297a:	fbc42703          	lw	a4,-68(s0)
 801297e:	fb042783          	lw	a5,-80(s0)
 8012982:	02f70733          	mul	a4,a4,a5
 8012986:	fb442683          	lw	a3,-76(s0)
 801298a:	fb842783          	lw	a5,-72(s0)
 801298e:	02f687b3          	mul	a5,a3,a5
 8012992:	00f706b3          	add	a3,a4,a5
 8012996:	fb842703          	lw	a4,-72(s0)
 801299a:	fb042783          	lw	a5,-80(s0)
 801299e:	02f70633          	mul	a2,a4,a5
 80129a2:	02f739b3          	mulhu	s3,a4,a5
 80129a6:	8932                	mv	s2,a2
 80129a8:	013687b3          	add	a5,a3,s3
 80129ac:	89be                	mv	s3,a5
 80129ae:	fac42703          	lw	a4,-84(s0)
 80129b2:	fc042783          	lw	a5,-64(s0)
 80129b6:	02f70733          	mul	a4,a4,a5
 80129ba:	fc442683          	lw	a3,-60(s0)
 80129be:	fa842783          	lw	a5,-88(s0)
 80129c2:	02f687b3          	mul	a5,a3,a5
 80129c6:	00f706b3          	add	a3,a4,a5
 80129ca:	fa842703          	lw	a4,-88(s0)
 80129ce:	fc042783          	lw	a5,-64(s0)
 80129d2:	02f70633          	mul	a2,a4,a5
 80129d6:	02f73ab3          	mulhu	s5,a4,a5
 80129da:	8a32                	mv	s4,a2
 80129dc:	015687b3          	add	a5,a3,s5
 80129e0:	8abe                	mv	s5,a5
 80129e2:	41490733          	sub	a4,s2,s4
 80129e6:	86ba                	mv	a3,a4
 80129e8:	00d936b3          	sltu	a3,s2,a3
 80129ec:	415987b3          	sub	a5,s3,s5
 80129f0:	40d786b3          	sub	a3,a5,a3
 80129f4:	87b6                	mv	a5,a3
 80129f6:	853a                	mv	a0,a4
 80129f8:	85be                	mv	a1,a5
 80129fa:	5be030ef          	jal	ra,8015fb8 <__floatdidf>
 80129fe:	22a50453          	fmv.d	fs0,fa0
 8012a02:	fb842703          	lw	a4,-72(s0)
 8012a06:	fbc42783          	lw	a5,-68(s0)
 8012a0a:	fb042503          	lw	a0,-80(s0)
 8012a0e:	fb442583          	lw	a1,-76(s0)
 8012a12:	00a70633          	add	a2,a4,a0
 8012a16:	8832                	mv	a6,a2
 8012a18:	00e83833          	sltu	a6,a6,a4
 8012a1c:	00b786b3          	add	a3,a5,a1
 8012a20:	00d807b3          	add	a5,a6,a3
 8012a24:	86be                	mv	a3,a5
 8012a26:	fa842503          	lw	a0,-88(s0)
 8012a2a:	fac42583          	lw	a1,-84(s0)
 8012a2e:	00a60733          	add	a4,a2,a0
 8012a32:	883a                	mv	a6,a4
 8012a34:	00c83833          	sltu	a6,a6,a2
 8012a38:	00b687b3          	add	a5,a3,a1
 8012a3c:	00f806b3          	add	a3,a6,a5
 8012a40:	87b6                	mv	a5,a3
 8012a42:	863a                	mv	a2,a4
 8012a44:	86be                	mv	a3,a5
 8012a46:	fc042503          	lw	a0,-64(s0)
 8012a4a:	fc442583          	lw	a1,-60(s0)
 8012a4e:	00a60733          	add	a4,a2,a0
 8012a52:	883a                	mv	a6,a4
 8012a54:	00c83833          	sltu	a6,a6,a2
 8012a58:	00b687b3          	add	a5,a3,a1
 8012a5c:	00f806b3          	add	a3,a6,a5
 8012a60:	87b6                	mv	a5,a3
 8012a62:	853a                	mv	a0,a4
 8012a64:	85be                	mv	a1,a5
 8012a66:	552030ef          	jal	ra,8015fb8 <__floatdidf>
 8012a6a:	22a507d3          	fmv.d	fa5,fa0
 8012a6e:	1af47753          	fdiv.d	fa4,fs0,fa5
 8012a72:	6401b787          	fld	fa5,1600(gp) # 8118c60 <__global_pointer$+0x640>
 8012a76:	12f77753          	fmul.d	fa4,fa4,fa5
 8012a7a:	6481b787          	fld	fa5,1608(gp) # 8118c68 <__global_pointer$+0x648>
 8012a7e:	1af77753          	fdiv.d	fa4,fa4,fa5
 8012a82:	6501b787          	fld	fa5,1616(gp) # 8118c70 <__global_pointer$+0x650>
 8012a86:	1af77753          	fdiv.d	fa4,fa4,fa5
 8012a8a:	6581b787          	fld	fa5,1624(gp) # 8118c78 <__global_pointer$+0x658>
 8012a8e:	1af77753          	fdiv.d	fa4,fa4,fa5
 8012a92:	6601b787          	fld	fa5,1632(gp) # 8118c80 <__global_pointer$+0x660>
 8012a96:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8012a9a:	fcf43427          	fsd	fa5,-56(s0)
	return tof;
 8012a9e:	fc843787          	fld	fa5,-56(s0)
}
 8012aa2:	22f78553          	fmv.d	fa0,fa5
 8012aa6:	50b6                	lw	ra,108(sp)
 8012aa8:	5426                	lw	s0,104(sp)
 8012aaa:	5916                	lw	s2,100(sp)
 8012aac:	5986                	lw	s3,96(sp)
 8012aae:	4a76                	lw	s4,92(sp)
 8012ab0:	4ae6                	lw	s5,88(sp)
 8012ab2:	2426                	fld	fs0,72(sp)
 8012ab4:	6165                	addi	sp,sp,112
 8012ab6:	8082                	ret

08012ab8 <write_thmts_rf_reg>:


#define RF_SPI QSPI1

void write_thmts_rf_reg(uint32_t addr, uint32_t data)
{
 8012ab8:	7179                	addi	sp,sp,-48
 8012aba:	d606                	sw	ra,44(sp)
 8012abc:	d422                	sw	s0,40(sp)
 8012abe:	1800                	addi	s0,sp,48
 8012ac0:	fca42e23          	sw	a0,-36(s0)
 8012ac4:	fcb42c23          	sw	a1,-40(s0)
    uint32_t spi_data;
    uint32_t rw_flag = 0;
 8012ac8:	fe042423          	sw	zero,-24(s0)
    QSPI_DirectionConfig(RF_SPI, QSPI_FMT_DIR_TX);
 8012acc:	45a1                	li	a1,8
 8012ace:	14003537          	lui	a0,0x14003
 8012ad2:	86bf30ef          	jal	ra,800633c <QSPI_DirectionConfig>
    spi_data = (addr << 24) + data + (rw_flag<<31);
 8012ad6:	fdc42783          	lw	a5,-36(s0)
 8012ada:	01879713          	slli	a4,a5,0x18
 8012ade:	fd842783          	lw	a5,-40(s0)
 8012ae2:	973e                	add	a4,a4,a5
 8012ae4:	fe842783          	lw	a5,-24(s0)
 8012ae8:	07fe                	slli	a5,a5,0x1f
 8012aea:	97ba                	add	a5,a5,a4
 8012aec:	fef42223          	sw	a5,-28(s0)
    while (SET == QSPI_GetFlag(RF_SPI, QSPI_STATUS_TX_FULL)) {}
 8012af0:	0001                	nop
 8012af2:	45c1                	li	a1,16
 8012af4:	14003537          	lui	a0,0x14003
 8012af8:	887f30ef          	jal	ra,800637e <QSPI_GetFlag>
 8012afc:	872a                	mv	a4,a0
 8012afe:	4785                	li	a5,1
 8012b00:	fef709e3          	beq	a4,a5,8012af2 <write_thmts_rf_reg+0x3a>
    QSPI_SendData(RF_SPI, spi_data);
 8012b04:	fe442583          	lw	a1,-28(s0)
 8012b08:	14003537          	lui	a0,0x14003
 8012b0c:	8bdf30ef          	jal	ra,80063c8 <QSPI_SendData>

    for( uint32_t i = 0; i < 38 * 200; i++ );
 8012b10:	fe042623          	sw	zero,-20(s0)
 8012b14:	a031                	j	8012b20 <write_thmts_rf_reg+0x68>
 8012b16:	fec42783          	lw	a5,-20(s0)
 8012b1a:	0785                	addi	a5,a5,1
 8012b1c:	fef42623          	sw	a5,-20(s0)
 8012b20:	fec42703          	lw	a4,-20(s0)
 8012b24:	6789                	lui	a5,0x2
 8012b26:	daf78793          	addi	a5,a5,-593 # 1daf <__HEAP_SIZE+0x15af>
 8012b2a:	fee7f6e3          	bgeu	a5,a4,8012b16 <write_thmts_rf_reg+0x5e>

    return;
 8012b2e:	0001                	nop
}
 8012b30:	50b2                	lw	ra,44(sp)
 8012b32:	5422                	lw	s0,40(sp)
 8012b34:	6145                	addi	sp,sp,48
 8012b36:	8082                	ret

08012b38 <read_thmts_rf_reg>:

uint32_t read_thmts_rf_reg(uint32_t addr)
{
 8012b38:	7179                	addi	sp,sp,-48
 8012b3a:	d606                	sw	ra,44(sp)
 8012b3c:	d422                	sw	s0,40(sp)
 8012b3e:	1800                	addi	s0,sp,48
 8012b40:	fca42e23          	sw	a0,-36(s0)
    uint32_t spi_data;
    uint32_t rw_flag = 1;
 8012b44:	4785                	li	a5,1
 8012b46:	fef42623          	sw	a5,-20(s0)
    QSPI_DirectionConfig(RF_SPI, QSPI_FMT_DIR_RX);
 8012b4a:	4581                	li	a1,0
 8012b4c:	14003537          	lui	a0,0x14003
 8012b50:	fecf30ef          	jal	ra,800633c <QSPI_DirectionConfig>
    spi_data = (addr << 24)  + (rw_flag<<31);
 8012b54:	fdc42783          	lw	a5,-36(s0)
 8012b58:	01879713          	slli	a4,a5,0x18
 8012b5c:	fec42783          	lw	a5,-20(s0)
 8012b60:	07fe                	slli	a5,a5,0x1f
 8012b62:	97ba                	add	a5,a5,a4
 8012b64:	fef42423          	sw	a5,-24(s0)
    while (SET == QSPI_GetFlag(RF_SPI, QSPI_STATUS_TX_FULL)) {}
 8012b68:	0001                	nop
 8012b6a:	45c1                	li	a1,16
 8012b6c:	14003537          	lui	a0,0x14003
 8012b70:	80ff30ef          	jal	ra,800637e <QSPI_GetFlag>
 8012b74:	872a                	mv	a4,a0
 8012b76:	4785                	li	a5,1
 8012b78:	fef709e3          	beq	a4,a5,8012b6a <read_thmts_rf_reg+0x32>
    QSPI_SendData(RF_SPI, spi_data);
 8012b7c:	fe842583          	lw	a1,-24(s0)
 8012b80:	14003537          	lui	a0,0x14003
 8012b84:	845f30ef          	jal	ra,80063c8 <QSPI_SendData>
    while (SET == QSPI_GetFlag(RF_SPI, QSPI_STATUS_RX_EMPTY)) {}
 8012b88:	0001                	nop
 8012b8a:	02000593          	li	a1,32
 8012b8e:	14003537          	lui	a0,0x14003
 8012b92:	fecf30ef          	jal	ra,800637e <QSPI_GetFlag>
 8012b96:	872a                	mv	a4,a0
 8012b98:	4785                	li	a5,1
 8012b9a:	fef708e3          	beq	a4,a5,8012b8a <read_thmts_rf_reg+0x52>
    spi_data = QSPI_ReceiveData(RF_SPI);
 8012b9e:	14003537          	lui	a0,0x14003
 8012ba2:	847f30ef          	jal	ra,80063e8 <QSPI_ReceiveData>
 8012ba6:	fea42423          	sw	a0,-24(s0)

    return spi_data;
 8012baa:	fe842783          	lw	a5,-24(s0)
}
 8012bae:	853e                	mv	a0,a5
 8012bb0:	50b2                	lw	ra,44(sp)
 8012bb2:	5422                	lw	s0,40(sp)
 8012bb4:	6145                	addi	sp,sp,48
 8012bb6:	8082                	ret

08012bb8 <config_thmts_rf_reg>:


void config_thmts_rf_reg(uint8_t addr, uint32_t data, uint32_t mask)
{
 8012bb8:	7179                	addi	sp,sp,-48
 8012bba:	d606                	sw	ra,44(sp)
 8012bbc:	d422                	sw	s0,40(sp)
 8012bbe:	1800                	addi	s0,sp,48
 8012bc0:	87aa                	mv	a5,a0
 8012bc2:	fcb42c23          	sw	a1,-40(s0)
 8012bc6:	fcc42a23          	sw	a2,-44(s0)
 8012bca:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t spi_data;
	spi_data = read_thmts_rf_reg(addr);
 8012bce:	fdf44783          	lbu	a5,-33(s0)
 8012bd2:	853e                	mv	a0,a5
 8012bd4:	f65ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8012bd8:	fea42623          	sw	a0,-20(s0)
	spi_data &= (~mask);
 8012bdc:	fd442783          	lw	a5,-44(s0)
 8012be0:	fff7c793          	not	a5,a5
 8012be4:	fec42703          	lw	a4,-20(s0)
 8012be8:	8ff9                	and	a5,a5,a4
 8012bea:	fef42623          	sw	a5,-20(s0)
	spi_data |= data;
 8012bee:	fec42703          	lw	a4,-20(s0)
 8012bf2:	fd842783          	lw	a5,-40(s0)
 8012bf6:	8fd9                	or	a5,a5,a4
 8012bf8:	fef42623          	sw	a5,-20(s0)
	write_thmts_rf_reg(addr, spi_data);
 8012bfc:	fdf44783          	lbu	a5,-33(s0)
 8012c00:	fec42583          	lw	a1,-20(s0)
 8012c04:	853e                	mv	a0,a5
 8012c06:	eb3ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	return;
 8012c0a:	0001                	nop
}
 8012c0c:	50b2                	lw	ra,44(sp)
 8012c0e:	5422                	lw	s0,40(sp)
 8012c10:	6145                	addi	sp,sp,48
 8012c12:	8082                	ret

08012c14 <config_thmts_rf_regs>:

void config_thmts_rf_regs(THMTS_RfRegConfig_t* p_cfg, uint32_t num)
{
 8012c14:	7139                	addi	sp,sp,-64
 8012c16:	de06                	sw	ra,60(sp)
 8012c18:	dc22                	sw	s0,56(sp)
 8012c1a:	0080                	addi	s0,sp,64
 8012c1c:	fca42623          	sw	a0,-52(s0)
 8012c20:	fcb42423          	sw	a1,-56(s0)
	uint8_t addr;
	uint32_t data, mask;
	uint32_t i,j;

	for (i=0; i<num; i++)
 8012c24:	fe042623          	sw	zero,-20(s0)
 8012c28:	a88d                	j	8012c9a <config_thmts_rf_regs+0x86>
	{
		addr = (p_cfg+i)->address;
 8012c2a:	fec42783          	lw	a5,-20(s0)
 8012c2e:	0792                	slli	a5,a5,0x4
 8012c30:	fcc42703          	lw	a4,-52(s0)
 8012c34:	97ba                	add	a5,a5,a4
 8012c36:	439c                	lw	a5,0(a5)
 8012c38:	fef403a3          	sb	a5,-25(s0)
		data = (p_cfg+i)->value;
 8012c3c:	fec42783          	lw	a5,-20(s0)
 8012c40:	0792                	slli	a5,a5,0x4
 8012c42:	fcc42703          	lw	a4,-52(s0)
 8012c46:	97ba                	add	a5,a5,a4
 8012c48:	43dc                	lw	a5,4(a5)
 8012c4a:	fef42023          	sw	a5,-32(s0)
		mask = (p_cfg+i)->mask;
 8012c4e:	fec42783          	lw	a5,-20(s0)
 8012c52:	0792                	slli	a5,a5,0x4
 8012c54:	fcc42703          	lw	a4,-52(s0)
 8012c58:	97ba                	add	a5,a5,a4
 8012c5a:	479c                	lw	a5,8(a5)
 8012c5c:	fcf42e23          	sw	a5,-36(s0)
		config_thmts_rf_reg(addr, data, mask);
 8012c60:	fe744783          	lbu	a5,-25(s0)
 8012c64:	fdc42603          	lw	a2,-36(s0)
 8012c68:	fe042583          	lw	a1,-32(s0)
 8012c6c:	853e                	mv	a0,a5
 8012c6e:	f4bff0ef          	jal	ra,8012bb8 <config_thmts_rf_reg>

		for (j=0; j<20000; j++);
 8012c72:	fe042423          	sw	zero,-24(s0)
 8012c76:	a031                	j	8012c82 <config_thmts_rf_regs+0x6e>
 8012c78:	fe842783          	lw	a5,-24(s0)
 8012c7c:	0785                	addi	a5,a5,1
 8012c7e:	fef42423          	sw	a5,-24(s0)
 8012c82:	fe842703          	lw	a4,-24(s0)
 8012c86:	6795                	lui	a5,0x5
 8012c88:	e1f78793          	addi	a5,a5,-481 # 4e1f <__HEAP_SIZE+0x461f>
 8012c8c:	fee7f6e3          	bgeu	a5,a4,8012c78 <config_thmts_rf_regs+0x64>
	for (i=0; i<num; i++)
 8012c90:	fec42783          	lw	a5,-20(s0)
 8012c94:	0785                	addi	a5,a5,1
 8012c96:	fef42623          	sw	a5,-20(s0)
 8012c9a:	fec42703          	lw	a4,-20(s0)
 8012c9e:	fc842783          	lw	a5,-56(s0)
 8012ca2:	f8f764e3          	bltu	a4,a5,8012c2a <config_thmts_rf_regs+0x16>
	}
}
 8012ca6:	0001                	nop
 8012ca8:	0001                	nop
 8012caa:	50f2                	lw	ra,60(sp)
 8012cac:	5462                	lw	s0,56(sp)
 8012cae:	6121                	addi	sp,sp,64
 8012cb0:	8082                	ret

08012cb2 <config_thmts_pll_init_mfc>:



// PLL
void config_thmts_pll_init_mfc()
{
 8012cb2:	1141                	addi	sp,sp,-16
 8012cb4:	c606                	sw	ra,12(sp)
 8012cb6:	c422                	sw	s0,8(sp)
 8012cb8:	0800                	addi	s0,sp,16

    write_thmts_rf_reg(58,0X300FFF);
 8012cba:	003017b7          	lui	a5,0x301
 8012cbe:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012cc2:	03a00513          	li	a0,58
 8012cc6:	df3ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012cca:	4551                	li	a0,20
 8012ccc:	6d8010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(41,0X300FFF);
 8012cd0:	003017b7          	lui	a5,0x301
 8012cd4:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012cd8:	02900513          	li	a0,41
 8012cdc:	dddff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ce0:	4551                	li	a0,20
 8012ce2:	6c2010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(27,0X00001A);
 8012ce6:	45e9                	li	a1,26
 8012ce8:	456d                	li	a0,27
 8012cea:	dcfff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012cee:	4551                	li	a0,20
 8012cf0:	6b4010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(30,0X00027F);
 8012cf4:	27f00593          	li	a1,639
 8012cf8:	4579                	li	a0,30
 8012cfa:	dbfff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012cfe:	4551                	li	a0,20
 8012d00:	6a4010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(31,0X6E0588);
 8012d04:	006e07b7          	lui	a5,0x6e0
 8012d08:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 8012d0c:	457d                	li	a0,31
 8012d0e:	dabff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d12:	4551                	li	a0,20
 8012d14:	690010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(34,0X7DFADF);
 8012d18:	007e07b7          	lui	a5,0x7e0
 8012d1c:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012d20:	02200513          	li	a0,34
 8012d24:	d95ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d28:	4551                	li	a0,20
 8012d2a:	67a010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(37,0XA84020);
 8012d2e:	00a847b7          	lui	a5,0xa84
 8012d32:	02078593          	addi	a1,a5,32 # a84020 <__HEAP_SIZE+0xa83820>
 8012d36:	02500513          	li	a0,37
 8012d3a:	d7fff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d3e:	4551                	li	a0,20
 8012d40:	664010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(38,0X80001F);
 8012d44:	008007b7          	lui	a5,0x800
 8012d48:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 8012d4c:	02600513          	li	a0,38
 8012d50:	d69ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d54:	4551                	li	a0,20
 8012d56:	64e010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(36,0X1FFF40);
 8012d5a:	002007b7          	lui	a5,0x200
 8012d5e:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012d62:	02400513          	li	a0,36
 8012d66:	d53ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d6a:	4551                	li	a0,20
 8012d6c:	638010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(39,0X03845F);
 8012d70:	000387b7          	lui	a5,0x38
 8012d74:	45f78593          	addi	a1,a5,1119 # 3845f <__HEAP_SIZE+0x37c5f>
 8012d78:	02700513          	li	a0,39
 8012d7c:	d3dff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d80:	4551                	li	a0,20
 8012d82:	622010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(47,0X00027F);
 8012d86:	27f00593          	li	a1,639
 8012d8a:	02f00513          	li	a0,47
 8012d8e:	d2bff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012d92:	4551                	li	a0,20
 8012d94:	610010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(53,0X1FFF40);
 8012d98:	002007b7          	lui	a5,0x200
 8012d9c:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012da0:	03500513          	li	a0,53
 8012da4:	d15ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012da8:	4551                	li	a0,20
 8012daa:	5fa010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(56,0X01805F);
 8012dae:	67e1                	lui	a5,0x18
 8012db0:	05f78593          	addi	a1,a5,95 # 1805f <__HEAP_SIZE+0x1785f>
 8012db4:	03800513          	li	a0,56
 8012db8:	d01ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dbc:	4551                	li	a0,20
 8012dbe:	5e6010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(55,0X80001F);
 8012dc2:	008007b7          	lui	a5,0x800
 8012dc6:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 8012dca:	03700513          	li	a0,55
 8012dce:	cebff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dd2:	4551                	li	a0,20
 8012dd4:	5d0010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(54,0XE0CD20);
 8012dd8:	00e0d7b7          	lui	a5,0xe0d
 8012ddc:	d2078593          	addi	a1,a5,-736 # e0cd20 <__HEAP_SIZE+0xe0c520>
 8012de0:	03600513          	li	a0,54
 8012de4:	cd5ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012de8:	4551                	li	a0,20
 8012dea:	5ba010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(51,0X7DFADF);
 8012dee:	007e07b7          	lui	a5,0x7e0
 8012df2:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012df6:	03300513          	li	a0,51
 8012dfa:	cbfff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012dfe:	4551                	li	a0,20
 8012e00:	5a4010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(45,0XF14627);
 8012e04:	00f147b7          	lui	a5,0xf14
 8012e08:	62778593          	addi	a1,a5,1575 # f14627 <__HEAP_SIZE+0xf13e27>
 8012e0c:	02d00513          	li	a0,45
 8012e10:	ca9ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e14:	4551                	li	a0,20
 8012e16:	58e010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(45,0XF14727);
 8012e1a:	00f147b7          	lui	a5,0xf14
 8012e1e:	72778593          	addi	a1,a5,1831 # f14727 <__HEAP_SIZE+0xf13f27>
 8012e22:	02d00513          	li	a0,45
 8012e26:	c93ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e2a:	4551                	li	a0,20
 8012e2c:	578010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(28,0X82175B);
 8012e30:	008217b7          	lui	a5,0x821
 8012e34:	75b78593          	addi	a1,a5,1883 # 82175b <__HEAP_SIZE+0x820f5b>
 8012e38:	4571                	li	a0,28
 8012e3a:	c7fff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8012e3e:	0c800513          	li	a0,200
 8012e42:	562010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(28,0X83175B);
 8012e46:	008317b7          	lui	a5,0x831
 8012e4a:	75b78593          	addi	a1,a5,1883 # 83175b <__HEAP_SIZE+0x830f5b>
 8012e4e:	4571                	li	a0,28
 8012e50:	c69ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8012e54:	0c800513          	li	a0,200
 8012e58:	54c010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(58,0X300FFF);
 8012e5c:	003017b7          	lui	a5,0x301
 8012e60:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012e64:	03a00513          	li	a0,58
 8012e68:	c51ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e6c:	4551                	li	a0,20
 8012e6e:	536010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(41,0X300FFF);
 8012e72:	003017b7          	lui	a5,0x301
 8012e76:	fff78593          	addi	a1,a5,-1 # 300fff <__HEAP_SIZE+0x3007ff>
 8012e7a:	02900513          	li	a0,41
 8012e7e:	c3bff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e82:	4551                	li	a0,20
 8012e84:	520010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(27,0X00001A);
 8012e88:	45e9                	li	a1,26
 8012e8a:	456d                	li	a0,27
 8012e8c:	c2dff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012e90:	4551                	li	a0,20
 8012e92:	512010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(30,0X00027F);
 8012e96:	27f00593          	li	a1,639
 8012e9a:	4579                	li	a0,30
 8012e9c:	c1dff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ea0:	4551                	li	a0,20
 8012ea2:	502010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(31,0X6E0588);
 8012ea6:	006e07b7          	lui	a5,0x6e0
 8012eaa:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 8012eae:	457d                	li	a0,31
 8012eb0:	c09ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012eb4:	4551                	li	a0,20
 8012eb6:	4ee010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(34,0X7DFADF);
 8012eba:	007e07b7          	lui	a5,0x7e0
 8012ebe:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012ec2:	02200513          	li	a0,34
 8012ec6:	bf3ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012eca:	4551                	li	a0,20
 8012ecc:	4d8010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(37,0XA84020);
 8012ed0:	00a847b7          	lui	a5,0xa84
 8012ed4:	02078593          	addi	a1,a5,32 # a84020 <__HEAP_SIZE+0xa83820>
 8012ed8:	02500513          	li	a0,37
 8012edc:	bddff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ee0:	4551                	li	a0,20
 8012ee2:	4c2010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(38,0XFFFFF0);
 8012ee6:	010007b7          	lui	a5,0x1000
 8012eea:	ff078593          	addi	a1,a5,-16 # fffff0 <__HEAP_SIZE+0xfff7f0>
 8012eee:	02600513          	li	a0,38
 8012ef2:	bc7ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012ef6:	4551                	li	a0,20
 8012ef8:	4ac010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(36,0X1FFF40);
 8012efc:	002007b7          	lui	a5,0x200
 8012f00:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012f04:	02400513          	li	a0,36
 8012f08:	bb1ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f0c:	4551                	li	a0,20
 8012f0e:	496010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(39,0X03845F);
 8012f12:	000387b7          	lui	a5,0x38
 8012f16:	45f78593          	addi	a1,a5,1119 # 3845f <__HEAP_SIZE+0x37c5f>
 8012f1a:	02700513          	li	a0,39
 8012f1e:	b9bff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f22:	4551                	li	a0,20
 8012f24:	480010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(47,0X00027F);
 8012f28:	27f00593          	li	a1,639
 8012f2c:	02f00513          	li	a0,47
 8012f30:	b89ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f34:	4551                	li	a0,20
 8012f36:	46e010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(53,0X1FFF40);
 8012f3a:	002007b7          	lui	a5,0x200
 8012f3e:	f4078593          	addi	a1,a5,-192 # 1fff40 <__HEAP_SIZE+0x1ff740>
 8012f42:	03500513          	li	a0,53
 8012f46:	b73ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f4a:	4551                	li	a0,20
 8012f4c:	458010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(56,0X01805F);
 8012f50:	67e1                	lui	a5,0x18
 8012f52:	05f78593          	addi	a1,a5,95 # 1805f <__HEAP_SIZE+0x1785f>
 8012f56:	03800513          	li	a0,56
 8012f5a:	b5fff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f5e:	4551                	li	a0,20
 8012f60:	444010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(55,0XFFFFF0);
 8012f64:	010007b7          	lui	a5,0x1000
 8012f68:	ff078593          	addi	a1,a5,-16 # fffff0 <__HEAP_SIZE+0xfff7f0>
 8012f6c:	03700513          	li	a0,55
 8012f70:	b49ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f74:	4551                	li	a0,20
 8012f76:	42e010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(54,0XE0CD20);
 8012f7a:	00e0d7b7          	lui	a5,0xe0d
 8012f7e:	d2078593          	addi	a1,a5,-736 # e0cd20 <__HEAP_SIZE+0xe0c520>
 8012f82:	03600513          	li	a0,54
 8012f86:	b33ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012f8a:	4551                	li	a0,20
 8012f8c:	418010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(51,0X7DFADF);
 8012f90:	007e07b7          	lui	a5,0x7e0
 8012f94:	adf78593          	addi	a1,a5,-1313 # 7dfadf <__HEAP_SIZE+0x7df2df>
 8012f98:	03300513          	li	a0,51
 8012f9c:	b1dff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fa0:	4551                	li	a0,20
 8012fa2:	402010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(45,0XF14627);
 8012fa6:	00f147b7          	lui	a5,0xf14
 8012faa:	62778593          	addi	a1,a5,1575 # f14627 <__HEAP_SIZE+0xf13e27>
 8012fae:	02d00513          	li	a0,45
 8012fb2:	b07ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fb6:	4551                	li	a0,20
 8012fb8:	3ec010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(45,0XF14727);
 8012fbc:	00f147b7          	lui	a5,0xf14
 8012fc0:	72778593          	addi	a1,a5,1831 # f14727 <__HEAP_SIZE+0xf13f27>
 8012fc4:	02d00513          	li	a0,45
 8012fc8:	af1ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(20);
 8012fcc:	4551                	li	a0,20
 8012fce:	3d6010ef          	jal	ra,80143a4 <thmts_sleep_us>

   write_thmts_rf_reg(28,0X82175B);
 8012fd2:	008217b7          	lui	a5,0x821
 8012fd6:	75b78593          	addi	a1,a5,1883 # 82175b <__HEAP_SIZE+0x820f5b>
 8012fda:	4571                	li	a0,28
 8012fdc:	addff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8012fe0:	0c800513          	li	a0,200
 8012fe4:	3c0010ef          	jal	ra,80143a4 <thmts_sleep_us>
   write_thmts_rf_reg(28,0X83175B);
 8012fe8:	008317b7          	lui	a5,0x831
 8012fec:	75b78593          	addi	a1,a5,1883 # 83175b <__HEAP_SIZE+0x830f5b>
 8012ff0:	4571                	li	a0,28
 8012ff2:	ac7ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
   thmts_sleep_us(200);
 8012ff6:	0c800513          	li	a0,200
 8012ffa:	3aa010ef          	jal	ra,80143a4 <thmts_sleep_us>


}
 8012ffe:	0001                	nop
 8013000:	40b2                	lw	ra,12(sp)
 8013002:	4422                	lw	s0,8(sp)
 8013004:	0141                	addi	sp,sp,16
 8013006:	8082                	ret

08013008 <config_thmts_rf_lopll_mfc>:



// lo pll
void config_thmts_rf_lopll_mfc(uint8_t NintSet)
{
 8013008:	7135                	addi	sp,sp,-160
 801300a:	cf06                	sw	ra,156(sp)
 801300c:	cd22                	sw	s0,152(sp)
 801300e:	a522                	fsd	fs0,136(sp)
 8013010:	1100                	addi	s0,sp,160
 8013012:	87aa                	mv	a5,a0
 8013014:	f6f407a3          	sb	a5,-145(s0)


	printf("begin config lo pll mfc regs\r\n");
 8013018:	66818513          	addi	a0,gp,1640 # 8118c88 <__global_pointer$+0x668>
 801301c:	7e4030ef          	jal	ra,8016800 <puts>

	int tmep_n=0;
 8013020:	fc042423          	sw	zero,-56(s0)

//	uint64_t Fre_Set,fdsm;
	uint32_t CT_REF,FT_REF;
	uint32_t VCO_CntCT,VCO_CntFT,REG28,REG30,Ct,Ft,Nint,VCO_R32CT,VCO_R32FT,VCO_R32FT_F,VCO_R32CT_F,VCO_R32_LF,VCO_R32RED,VCO_CntCTFF,VCO_R32_LF1,VCO_R32RED1,VCO_R32FT_F1,VCO_R32CT_F1,VCO_R33RED0,VCO_R33RED1;
	int i=0;
 8013024:	fc042623          	sw	zero,-52(s0)
//	int j=0;

	REG28=0X831700;			//20-28    WIFI
 8013028:	008317b7          	lui	a5,0x831
 801302c:	70078793          	addi	a5,a5,1792 # 831700 <__HEAP_SIZE+0x830f00>
 8013030:	fcf42223          	sw	a5,-60(s0)
	REG30=0X00027F;
 8013034:	27f00793          	li	a5,639
 8013038:	fcf42023          	sw	a5,-64(s0)
	Ct=32;
 801303c:	02000793          	li	a5,32
 8013040:	fcf42a23          	sw	a5,-44(s0)
	Ft=8;
 8013044:	47a1                	li	a5,8
 8013046:	fcf42823          	sw	a5,-48(s0)



	Nint= NintSet/2;
 801304a:	f6f44783          	lbu	a5,-145(s0)
 801304e:	8385                	srli	a5,a5,0x1
 8013050:	0ff7f793          	zext.b	a5,a5
 8013054:	faf42e23          	sw	a5,-68(s0)
//	Nfrac= (uint64_t)(((Fre_Set*2*pow(2,23)) / fdsm) - (Nint*pow(2,23)));


	FT_REF = Nint*64;
 8013058:	fbc42783          	lw	a5,-68(s0)
 801305c:	079a                	slli	a5,a5,0x6
 801305e:	faf42c23          	sw	a5,-72(s0)
	CT_REF = Nint*8;
 8013062:	fbc42783          	lw	a5,-68(s0)
 8013066:	078e                	slli	a5,a5,0x3
 8013068:	faf42a23          	sw	a5,-76(s0)



	REG28= REG28 & 0XFF8FFF;
 801306c:	fc442703          	lw	a4,-60(s0)
 8013070:	00ff97b7          	lui	a5,0xff9
 8013074:	17fd                	addi	a5,a5,-1
 8013076:	8ff9                	and	a5,a5,a4
 8013078:	fcf42223          	sw	a5,-60(s0)
	REG28= REG28 | (1 << 12);  //
 801307c:	fc442703          	lw	a4,-60(s0)
 8013080:	6785                	lui	a5,0x1
 8013082:	8fd9                	or	a5,a5,a4
 8013084:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(42,0XFFCC10);   //36-42
 8013088:	00ffd7b7          	lui	a5,0xffd
 801308c:	c1078593          	addi	a1,a5,-1008 # ffcc10 <__HEAP_SIZE+0xffc410>
 8013090:	02a00513          	li	a0,42
 8013094:	a25ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(42,0XFFCC13);
 8013098:	00ffd7b7          	lui	a5,0xffd
 801309c:	c1378593          	addi	a1,a5,-1005 # ffcc13 <__HEAP_SIZE+0xffc413>
 80130a0:	02a00513          	li	a0,42
 80130a4:	a15ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	REG28=REG28&0XFFFF00;
 80130a8:	fc442703          	lw	a4,-60(s0)
 80130ac:	010007b7          	lui	a5,0x1000
 80130b0:	f0078793          	addi	a5,a5,-256 # ffff00 <__HEAP_SIZE+0xfff700>
 80130b4:	8ff9                	and	a5,a5,a4
 80130b6:	fcf42223          	sw	a5,-60(s0)
	REG28=REG28 | (Nint & 0Xff);
 80130ba:	fbc42783          	lw	a5,-68(s0)
 80130be:	0ff7f793          	zext.b	a5,a5
 80130c2:	fc442703          	lw	a4,-60(s0)
 80130c6:	8fd9                	or	a5,a5,a4
 80130c8:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(28,REG28);
 80130cc:	fc442583          	lw	a1,-60(s0)
 80130d0:	4571                	li	a0,28
 80130d2:	9e7ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(50);
 80130d6:	03200513          	li	a0,50
 80130da:	2ca010ef          	jal	ra,80143a4 <thmts_sleep_us>

	REG28=REG28 & 0XFFF2FF;
 80130de:	fc442703          	lw	a4,-60(s0)
 80130e2:	00fff7b7          	lui	a5,0xfff
 80130e6:	2ff78793          	addi	a5,a5,767 # fff2ff <__HEAP_SIZE+0xffeaff>
 80130ea:	8ff9                	and	a5,a5,a4
 80130ec:	fcf42223          	sw	a5,-60(s0)
	REG28=REG28 | 0X010200;    //D16+D9=1
 80130f0:	fc442703          	lw	a4,-60(s0)
 80130f4:	67c1                	lui	a5,0x10
 80130f6:	20078793          	addi	a5,a5,512 # 10200 <__HEAP_SIZE+0xfa00>
 80130fa:	8fd9                	or	a5,a5,a4
 80130fc:	fcf42223          	sw	a5,-60(s0)
	write_thmts_rf_reg(28,REG28 ); //AFC ??
 8013100:	fc442583          	lw	a1,-60(s0)
 8013104:	4571                	li	a0,28
 8013106:	9b3ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	write_thmts_rf_reg(31,0X01F388);				//26-31   
 801310a:	67fd                	lui	a5,0x1f
 801310c:	38878593          	addi	a1,a5,904 # 1f388 <__HEAP_SIZE+0x1eb88>
 8013110:	457d                	li	a0,31
 8013112:	9a7ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X030000);       //??SDM,step2.5   24-29
 8013116:	000305b7          	lui	a1,0x30
 801311a:	4575                	li	a0,29
 801311c:	99dff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X070000);
 8013120:	000705b7          	lui	a1,0x70
 8013124:	4575                	li	a0,29
 8013126:	993ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	REG30= REG30 & 0X00000F;
 801312a:	fc042783          	lw	a5,-64(s0)
 801312e:	8bbd                	andi	a5,a5,15
 8013130:	fcf42023          	sw	a5,-64(s0)
	REG30= REG30 | (1 << 10);    //CT
 8013134:	fc042783          	lw	a5,-64(s0)
 8013138:	4007e793          	ori	a5,a5,1024
 801313c:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));  //25-30
 8013140:	fd442783          	lw	a5,-44(s0)
 8013144:	01279713          	slli	a4,a5,0x12
 8013148:	fd042783          	lw	a5,-48(s0)
 801314c:	07ba                	slli	a5,a5,0xe
 801314e:	8f5d                	or	a4,a4,a5
 8013150:	fc042783          	lw	a5,-64(s0)
 8013154:	8fd9                	or	a5,a5,a4
 8013156:	85be                	mv	a1,a5
 8013158:	4579                	li	a0,30
 801315a:	95fff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	write_thmts_rf_reg(29,0X070000);
 801315e:	000705b7          	lui	a1,0x70
 8013162:	4575                	li	a0,29
 8013164:	955ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 8013168:	4529                	li	a0,10
 801316a:	23a010ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X050000);
 801316e:	000505b7          	lui	a1,0x50
 8013172:	4575                	li	a0,29
 8013174:	945ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 8013178:	4529                	li	a0,10
 801317a:	22a010ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X070000);
 801317e:	000705b7          	lui	a1,0x70
 8013182:	4575                	li	a0,29
 8013184:	935ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>


//	write_thmts_rf_reg(0,34,0X7DDADF);			//27-34
//	write_thmts_rf_reg(0,34,0X7DFADF);//VCO BUFF 

	write_thmts_rf_reg(29,0X074000);
 8013188:	000745b7          	lui	a1,0x74
 801318c:	4575                	li	a0,29
 801318e:	92bff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 8013192:	4529                	li	a0,10
 8013194:	210010ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X054000);
 8013198:	000545b7          	lui	a1,0x54
 801319c:	4575                	li	a0,29
 801319e:	91bff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 80131a2:	4529                	li	a0,10
 80131a4:	200010ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(29,0X074000);
 80131a8:	000745b7          	lui	a1,0x74
 80131ac:	4575                	li	a0,29
 80131ae:	90bff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	thmts_sleep_us(200);
 80131b2:	0c800513          	li	a0,200
 80131b6:	1ee010ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_CntCTFF  = read_thmts_rf_reg(33)&0X003FFF;
 80131ba:	02100513          	li	a0,33
 80131be:	97bff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 80131c2:	872a                	mv	a4,a0
 80131c4:	6791                	lui	a5,0x4
 80131c6:	17fd                	addi	a5,a5,-1
 80131c8:	8ff9                	and	a5,a5,a4
 80131ca:	faf42823          	sw	a5,-80(s0)
	// uart_save(0xB0,tmep_n++,VCO_CntCTFF);
	VCO_CntCT = VCO_CntCTFF;
 80131ce:	fb042783          	lw	a5,-80(s0)
 80131d2:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 80131d6:	fc042623          	sw	zero,-52(s0)
 80131da:	a255                	j	801337e <config_thmts_rf_lopll_mfc+0x376>
	{
		printf("epoch %d adjust CT---------\r\n",i);
 80131dc:	fcc42583          	lw	a1,-52(s0)
 80131e0:	68818513          	addi	a0,gp,1672 # 8118ca8 <__global_pointer$+0x688>
 80131e4:	508030ef          	jal	ra,80166ec <iprintf>
		printf("i = %d , VCO_CntCT = %d , CT_REF = %d , Ct = %d\r\n" ,
 80131e8:	fd442703          	lw	a4,-44(s0)
 80131ec:	fb442683          	lw	a3,-76(s0)
 80131f0:	fdc42603          	lw	a2,-36(s0)
 80131f4:	fcc42583          	lw	a1,-52(s0)
 80131f8:	6a818513          	addi	a0,gp,1704 # 8118cc8 <__global_pointer$+0x6a8>
 80131fc:	4f0030ef          	jal	ra,80166ec <iprintf>
				i,
				VCO_CntCT,
				CT_REF,
				Ct);

		if (VCO_CntCT >= CT_REF )
 8013200:	fdc42703          	lw	a4,-36(s0)
 8013204:	fb442783          	lw	a5,-76(s0)
 8013208:	04f76f63          	bltu	a4,a5,8013266 <config_thmts_rf_lopll_mfc+0x25e>
		{
			if (i==5)
 801320c:	fcc42703          	lw	a4,-52(s0)
 8013210:	4795                	li	a5,5
 8013212:	00f71e63          	bne	a4,a5,801322e <config_thmts_rf_lopll_mfc+0x226>
			{
				if (Ct!=63)
 8013216:	fd442703          	lw	a4,-44(s0)
 801321a:	03f00793          	li	a5,63
 801321e:	08f70463          	beq	a4,a5,80132a6 <config_thmts_rf_lopll_mfc+0x29e>
				{
					Ct= Ct-1;
 8013222:	fd442783          	lw	a5,-44(s0)
 8013226:	17fd                	addi	a5,a5,-1
 8013228:	fcf42a23          	sw	a5,-44(s0)
 801322c:	a8ad                	j	80132a6 <config_thmts_rf_lopll_mfc+0x29e>
				}
			}
			else
			{
					Ct= Ct-pow(2,4-i);
 801322e:	fd442783          	lw	a5,-44(s0)
 8013232:	d2178453          	fcvt.d.wu	fs0,a5
 8013236:	4711                	li	a4,4
 8013238:	fcc42783          	lw	a5,-52(s0)
 801323c:	40f707b3          	sub	a5,a4,a5
 8013240:	d2078753          	fcvt.d.w	fa4,a5
 8013244:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 8013248:	22e705d3          	fmv.d	fa1,fa4
 801324c:	22f78553          	fmv.d	fa0,fa5
 8013250:	5ff010ef          	jal	ra,801504e <pow>
 8013254:	22a507d3          	fmv.d	fa5,fa0
 8013258:	0af477d3          	fsub.d	fa5,fs0,fa5
 801325c:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013260:	fcf42a23          	sw	a5,-44(s0)
 8013264:	a089                	j	80132a6 <config_thmts_rf_lopll_mfc+0x29e>
			}
		}
		else
		{
			if (i==5)
 8013266:	fcc42703          	lw	a4,-52(s0)
 801326a:	4795                	li	a5,5
 801326c:	02f70d63          	beq	a4,a5,80132a6 <config_thmts_rf_lopll_mfc+0x29e>
			{
				Ct=Ct+0;
			}
			else
			{
				 Ct= Ct+pow(2,4-i);
 8013270:	fd442783          	lw	a5,-44(s0)
 8013274:	d2178453          	fcvt.d.wu	fs0,a5
 8013278:	4711                	li	a4,4
 801327a:	fcc42783          	lw	a5,-52(s0)
 801327e:	40f707b3          	sub	a5,a4,a5
 8013282:	d2078753          	fcvt.d.w	fa4,a5
 8013286:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 801328a:	22e705d3          	fmv.d	fa1,fa4
 801328e:	22f78553          	fmv.d	fa0,fa5
 8013292:	5bd010ef          	jal	ra,801504e <pow>
 8013296:	22a507d3          	fmv.d	fa5,fa0
 801329a:	02f477d3          	fadd.d	fa5,fs0,fa5
 801329e:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 80132a2:	fcf42a23          	sw	a5,-44(s0)
			}
		}

		printf("i = %d , VCO_CntCT = %d , CT_REF = %d , Ct = %d\r\n" ,
 80132a6:	fd442703          	lw	a4,-44(s0)
 80132aa:	fb442683          	lw	a3,-76(s0)
 80132ae:	fdc42603          	lw	a2,-36(s0)
 80132b2:	fcc42583          	lw	a1,-52(s0)
 80132b6:	6a818513          	addi	a0,gp,1704 # 8118cc8 <__global_pointer$+0x6a8>
 80132ba:	432030ef          	jal	ra,80166ec <iprintf>
				i,
				VCO_CntCT,
				CT_REF,
				Ct);
			write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));
 80132be:	fd442783          	lw	a5,-44(s0)
 80132c2:	01279713          	slli	a4,a5,0x12
 80132c6:	fd042783          	lw	a5,-48(s0)
 80132ca:	07ba                	slli	a5,a5,0xe
 80132cc:	8f5d                	or	a4,a4,a5
 80132ce:	fc042783          	lw	a5,-64(s0)
 80132d2:	8fd9                	or	a5,a5,a4
 80132d4:	85be                	mv	a1,a5
 80132d6:	4579                	li	a0,30
 80132d8:	fe0ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

			write_thmts_rf_reg(29,0X070000);
 80132dc:	000705b7          	lui	a1,0x70
 80132e0:	4575                	li	a0,29
 80132e2:	fd6ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 80132e6:	4529                	li	a0,10
 80132e8:	0bc010ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X050000);
 80132ec:	000505b7          	lui	a1,0x50
 80132f0:	4575                	li	a0,29
 80132f2:	fc6ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 80132f6:	4529                	li	a0,10
 80132f8:	0ac010ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X070000);
 80132fc:	000705b7          	lui	a1,0x70
 8013300:	4575                	li	a0,29
 8013302:	fb6ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(50);
 8013306:	03200513          	li	a0,50
 801330a:	09a010ef          	jal	ra,80143a4 <thmts_sleep_us>

			write_thmts_rf_reg(29,0X074000);
 801330e:	000745b7          	lui	a1,0x74
 8013312:	4575                	li	a0,29
 8013314:	fa4ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013318:	4529                	li	a0,10
 801331a:	08a010ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X054000);
 801331e:	000545b7          	lui	a1,0x54
 8013322:	4575                	li	a0,29
 8013324:	f94ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013328:	4529                	li	a0,10
 801332a:	07a010ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(29,0X074000);
 801332e:	000745b7          	lui	a1,0x74
 8013332:	4575                	li	a0,29
 8013334:	f84ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013338:	4529                	li	a0,10
 801333a:	06a010ef          	jal	ra,80143a4 <thmts_sleep_us>


			thmts_sleep_us(20);
 801333e:	4551                	li	a0,20
 8013340:	064010ef          	jal	ra,80143a4 <thmts_sleep_us>
		  VCO_R32CT  = (read_thmts_rf_reg(32)&0X0003F0) >> 4;
 8013344:	02000513          	li	a0,32
 8013348:	ff0ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 801334c:	87aa                	mv	a5,a0
 801334e:	8391                	srli	a5,a5,0x4
 8013350:	03f7f793          	andi	a5,a5,63
 8013354:	f6f42e23          	sw	a5,-132(s0)
			thmts_sleep_us(200);
 8013358:	0c800513          	li	a0,200
 801335c:	048010ef          	jal	ra,80143a4 <thmts_sleep_us>
			VCO_CntCT  = read_thmts_rf_reg(33)&0X003FFF;
 8013360:	02100513          	li	a0,33
 8013364:	fd4ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013368:	872a                	mv	a4,a0
 801336a:	6791                	lui	a5,0x4
 801336c:	17fd                	addi	a5,a5,-1
 801336e:	8ff9                	and	a5,a5,a4
 8013370:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 8013374:	fcc42783          	lw	a5,-52(s0)
 8013378:	0785                	addi	a5,a5,1
 801337a:	fcf42623          	sw	a5,-52(s0)
 801337e:	fcc42703          	lw	a4,-52(s0)
 8013382:	4795                	li	a5,5
 8013384:	e4e7dce3          	bge	a5,a4,80131dc <config_thmts_rf_lopll_mfc+0x1d4>
	}
	// uart_save(0xA0,tmep_n++,VCO_R32CT);
	// uart_save(0xA1,tmep_n++,VCO_CntCT);

	REG30= REG30 & 0X00000F;
 8013388:	fc042783          	lw	a5,-64(s0)
 801338c:	8bbd                	andi	a5,a5,15
 801338e:	fcf42023          	sw	a5,-64(s0)
	REG30= REG30 | (1 << 13);
 8013392:	fc042703          	lw	a4,-64(s0)
 8013396:	6789                	lui	a5,0x2
 8013398:	8fd9                	or	a5,a5,a4
 801339a:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));
 801339e:	fd442783          	lw	a5,-44(s0)
 80133a2:	01279713          	slli	a4,a5,0x12
 80133a6:	fd042783          	lw	a5,-48(s0)
 80133aa:	07ba                	slli	a5,a5,0xe
 80133ac:	8f5d                	or	a4,a4,a5
 80133ae:	fc042783          	lw	a5,-64(s0)
 80133b2:	8fd9                	or	a5,a5,a4
 80133b4:	85be                	mv	a1,a5
 80133b6:	4579                	li	a0,30
 80133b8:	f00ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X070000);
 80133bc:	000705b7          	lui	a1,0x70
 80133c0:	4575                	li	a0,29
 80133c2:	ef6ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X050000);
 80133c6:	000505b7          	lui	a1,0x50
 80133ca:	4575                	li	a0,29
 80133cc:	eecff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X070000);
 80133d0:	000705b7          	lui	a1,0x70
 80133d4:	4575                	li	a0,29
 80133d6:	ee2ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	write_thmts_rf_reg(29,0X074000);
 80133da:	000745b7          	lui	a1,0x74
 80133de:	4575                	li	a0,29
 80133e0:	ed8ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X054000);
 80133e4:	000545b7          	lui	a1,0x54
 80133e8:	4575                	li	a0,29
 80133ea:	eceff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(29,0X074000);
 80133ee:	000745b7          	lui	a1,0x74
 80133f2:	4575                	li	a0,29
 80133f4:	ec4ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	thmts_sleep_us(200);
 80133f8:	0c800513          	li	a0,200
 80133fc:	7a9000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_CntFT  = read_thmts_rf_reg(33)&0X003FFF;
 8013400:	02100513          	li	a0,33
 8013404:	f34ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013408:	872a                	mv	a4,a0
 801340a:	6791                	lui	a5,0x4
 801340c:	17fd                	addi	a5,a5,-1
 801340e:	8ff9                	and	a5,a5,a4
 8013410:	fcf42c23          	sw	a5,-40(s0)

	for (i=0; i<4;i++)
 8013414:	fc042623          	sw	zero,-52(s0)
 8013418:	a279                	j	80135a6 <config_thmts_rf_lopll_mfc+0x59e>
	{
		printf("epoch %d adjust FT---------\r\n",i);
 801341a:	fcc42583          	lw	a1,-52(s0)
 801341e:	6dc18513          	addi	a0,gp,1756 # 8118cfc <__global_pointer$+0x6dc>
 8013422:	2ca030ef          	jal	ra,80166ec <iprintf>
		printf("i = %d , VCO_CntFT = %d , FT_REF = %d , Ft = %d\r\n" ,
 8013426:	fd042703          	lw	a4,-48(s0)
 801342a:	fb842683          	lw	a3,-72(s0)
 801342e:	fd842603          	lw	a2,-40(s0)
 8013432:	fcc42583          	lw	a1,-52(s0)
 8013436:	6fc18513          	addi	a0,gp,1788 # 8118d1c <__global_pointer$+0x6fc>
 801343a:	2b2030ef          	jal	ra,80166ec <iprintf>
						i,
						VCO_CntFT,
						FT_REF,
						Ft);

		if (VCO_CntFT >= FT_REF)
 801343e:	fd842703          	lw	a4,-40(s0)
 8013442:	fb842783          	lw	a5,-72(s0)
 8013446:	04f76c63          	bltu	a4,a5,801349e <config_thmts_rf_lopll_mfc+0x496>
		{
			if (i==3 )
 801344a:	fcc42703          	lw	a4,-52(s0)
 801344e:	478d                	li	a5,3
 8013450:	00f71b63          	bne	a4,a5,8013466 <config_thmts_rf_lopll_mfc+0x45e>
			{
				if (Ft != 0)
 8013454:	fd042783          	lw	a5,-48(s0)
 8013458:	cfd1                	beqz	a5,80134f4 <config_thmts_rf_lopll_mfc+0x4ec>
				{
					 Ft= Ft-1;
 801345a:	fd042783          	lw	a5,-48(s0)
 801345e:	17fd                	addi	a5,a5,-1
 8013460:	fcf42823          	sw	a5,-48(s0)
 8013464:	a841                	j	80134f4 <config_thmts_rf_lopll_mfc+0x4ec>
				}
			}
			else
			{
				Ft= Ft - pow(2,2-i);
 8013466:	fd042783          	lw	a5,-48(s0)
 801346a:	d2178453          	fcvt.d.wu	fs0,a5
 801346e:	4709                	li	a4,2
 8013470:	fcc42783          	lw	a5,-52(s0)
 8013474:	40f707b3          	sub	a5,a4,a5
 8013478:	d2078753          	fcvt.d.w	fa4,a5
 801347c:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 8013480:	22e705d3          	fmv.d	fa1,fa4
 8013484:	22f78553          	fmv.d	fa0,fa5
 8013488:	3c7010ef          	jal	ra,801504e <pow>
 801348c:	22a507d3          	fmv.d	fa5,fa0
 8013490:	0af477d3          	fsub.d	fa5,fs0,fa5
 8013494:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013498:	fcf42823          	sw	a5,-48(s0)
 801349c:	a8a1                	j	80134f4 <config_thmts_rf_lopll_mfc+0x4ec>
			}
		}
		else
		{
			if (i==3 )
 801349e:	fcc42703          	lw	a4,-52(s0)
 80134a2:	478d                	li	a5,3
 80134a4:	00f71d63          	bne	a4,a5,80134be <config_thmts_rf_lopll_mfc+0x4b6>
			{
				if (Ft != 15)
 80134a8:	fd042703          	lw	a4,-48(s0)
 80134ac:	47bd                	li	a5,15
 80134ae:	04f70363          	beq	a4,a5,80134f4 <config_thmts_rf_lopll_mfc+0x4ec>
				{
					 Ft= Ft+1;
 80134b2:	fd042783          	lw	a5,-48(s0)
 80134b6:	0785                	addi	a5,a5,1
 80134b8:	fcf42823          	sw	a5,-48(s0)
 80134bc:	a825                	j	80134f4 <config_thmts_rf_lopll_mfc+0x4ec>
				}
			}
			else
			{
				 Ft= Ft + pow(2,2-i);
 80134be:	fd042783          	lw	a5,-48(s0)
 80134c2:	d2178453          	fcvt.d.wu	fs0,a5
 80134c6:	4709                	li	a4,2
 80134c8:	fcc42783          	lw	a5,-52(s0)
 80134cc:	40f707b3          	sub	a5,a4,a5
 80134d0:	d2078753          	fcvt.d.w	fa4,a5
 80134d4:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 80134d8:	22e705d3          	fmv.d	fa1,fa4
 80134dc:	22f78553          	fmv.d	fa0,fa5
 80134e0:	36f010ef          	jal	ra,801504e <pow>
 80134e4:	22a507d3          	fmv.d	fa5,fa0
 80134e8:	02f477d3          	fadd.d	fa5,fs0,fa5
 80134ec:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 80134f0:	fcf42823          	sw	a5,-48(s0)
			}
		}

		printf("i = %d , VCO_CntFT = %d , FT_REF = %d , Ft = %d\r\n" ,
 80134f4:	fd042703          	lw	a4,-48(s0)
 80134f8:	fb842683          	lw	a3,-72(s0)
 80134fc:	fd842603          	lw	a2,-40(s0)
 8013500:	fcc42583          	lw	a1,-52(s0)
 8013504:	6fc18513          	addi	a0,gp,1788 # 8118d1c <__global_pointer$+0x6fc>
 8013508:	1e4030ef          	jal	ra,80166ec <iprintf>
						i,
						VCO_CntFT,
						FT_REF,
						Ft);

			write_thmts_rf_reg(30,REG30 | ((Ct << 18) | (Ft << 14)));
 801350c:	fd442783          	lw	a5,-44(s0)
 8013510:	01279713          	slli	a4,a5,0x12
 8013514:	fd042783          	lw	a5,-48(s0)
 8013518:	07ba                	slli	a5,a5,0xe
 801351a:	8f5d                	or	a4,a4,a5
 801351c:	fc042783          	lw	a5,-64(s0)
 8013520:	8fd9                	or	a5,a5,a4
 8013522:	85be                	mv	a1,a5
 8013524:	4579                	li	a0,30
 8013526:	d92ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X070000);
 801352a:	000705b7          	lui	a1,0x70
 801352e:	4575                	li	a0,29
 8013530:	d88ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X050000);
 8013534:	000505b7          	lui	a1,0x50
 8013538:	4575                	li	a0,29
 801353a:	d7eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X070000);
 801353e:	000705b7          	lui	a1,0x70
 8013542:	4575                	li	a0,29
 8013544:	d74ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

			write_thmts_rf_reg(29,0X074000);
 8013548:	000745b7          	lui	a1,0x74
 801354c:	4575                	li	a0,29
 801354e:	d6aff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X054000);
 8013552:	000545b7          	lui	a1,0x54
 8013556:	4575                	li	a0,29
 8013558:	d60ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(29,0X074000);
 801355c:	000745b7          	lui	a1,0x74
 8013560:	4575                	li	a0,29
 8013562:	d56ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

			thmts_sleep_us(200);
 8013566:	0c800513          	li	a0,200
 801356a:	63b000ef          	jal	ra,80143a4 <thmts_sleep_us>
      VCO_R32FT  = (read_thmts_rf_reg(32)&0X003C00) >> 10;
 801356e:	02000513          	li	a0,32
 8013572:	dc6ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013576:	87aa                	mv	a5,a0
 8013578:	83a9                	srli	a5,a5,0xa
 801357a:	8bbd                	andi	a5,a5,15
 801357c:	f8f42023          	sw	a5,-128(s0)
			// uart_save(0xA2,tmep_n++,VCO_R32FT);
			thmts_sleep_us(200);
 8013580:	0c800513          	li	a0,200
 8013584:	621000ef          	jal	ra,80143a4 <thmts_sleep_us>
			VCO_CntFT  = read_thmts_rf_reg(33)&0X003FFF;
 8013588:	02100513          	li	a0,33
 801358c:	dacff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013590:	872a                	mv	a4,a0
 8013592:	6791                	lui	a5,0x4
 8013594:	17fd                	addi	a5,a5,-1
 8013596:	8ff9                	and	a5,a5,a4
 8013598:	fcf42c23          	sw	a5,-40(s0)
	for (i=0; i<4;i++)
 801359c:	fcc42783          	lw	a5,-52(s0)
 80135a0:	0785                	addi	a5,a5,1
 80135a2:	fcf42623          	sw	a5,-52(s0)
 80135a6:	fcc42703          	lw	a4,-52(s0)
 80135aa:	478d                	li	a5,3
 80135ac:	e6e7d7e3          	bge	a5,a4,801341a <config_thmts_rf_lopll_mfc+0x412>
			// uart_save(0xA3,tmep_n++,VCO_CntFT);
	}
	write_thmts_rf_reg(31,0X6E0588);			//
 80135b0:	006e07b7          	lui	a5,0x6e0
 80135b4:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 80135b8:	457d                	li	a0,31
 80135ba:	cfeff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	thmts_sleep_us(2000);
 80135be:	7d000513          	li	a0,2000
 80135c2:	5e3000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R32RED = read_thmts_rf_reg(32);
 80135c6:	02000513          	li	a0,32
 80135ca:	d6eff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 80135ce:	faa42623          	sw	a0,-84(s0)
	VCO_R32CT_F  = (VCO_R32RED&0X0003F0) >> 4;
 80135d2:	fac42783          	lw	a5,-84(s0)
 80135d6:	8391                	srli	a5,a5,0x4
 80135d8:	03f7f793          	andi	a5,a5,63
 80135dc:	faf42423          	sw	a5,-88(s0)
	// uart_save(0xA4,tmep_n++,VCO_R32CT_F);
	thmts_sleep_us(200);
 80135e0:	0c800513          	li	a0,200
 80135e4:	5c1000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R32FT_F  = (VCO_R32RED&0X003C00) >> 10;
 80135e8:	fac42783          	lw	a5,-84(s0)
 80135ec:	83a9                	srli	a5,a5,0xa
 80135ee:	8bbd                	andi	a5,a5,15
 80135f0:	faf42223          	sw	a5,-92(s0)
	// uart_save(0xA5,tmep_n++,VCO_R32FT_F);
	thmts_sleep_us(200);
 80135f4:	0c800513          	li	a0,200
 80135f8:	5ad000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R32_LF  = (VCO_R32RED&0X000001);
 80135fc:	fac42783          	lw	a5,-84(s0)
 8013600:	8b85                	andi	a5,a5,1
 8013602:	faf42023          	sw	a5,-96(s0)
	// uart_save(0xA6,tmep_n++,VCO_R32_LF);
	thmts_sleep_us(100);
 8013606:	06400513          	li	a0,100
 801360a:	59b000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R33RED0 = read_thmts_rf_reg(33) & 0X003FFF;
 801360e:	02100513          	li	a0,33
 8013612:	d26ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013616:	872a                	mv	a4,a0
 8013618:	6791                	lui	a5,0x4
 801361a:	17fd                	addi	a5,a5,-1
 801361c:	8ff9                	and	a5,a5,a4
 801361e:	f8f42e23          	sw	a5,-100(s0)
	// uart_save(0xA7,tmep_n++,VCO_R33RED0);

	thmts_sleep_us(2000);
 8013622:	7d000513          	li	a0,2000
 8013626:	57f000ef          	jal	ra,80143a4 <thmts_sleep_us>

	VCO_R32RED1 = read_thmts_rf_reg(32);
 801362a:	02000513          	li	a0,32
 801362e:	d0aff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013632:	f8a42c23          	sw	a0,-104(s0)
	VCO_R32CT_F1  = (VCO_R32RED1&0X0003F0) >> 4;
 8013636:	f9842783          	lw	a5,-104(s0)
 801363a:	8391                	srli	a5,a5,0x4
 801363c:	03f7f793          	andi	a5,a5,63
 8013640:	f8f42a23          	sw	a5,-108(s0)
	// uart_save(0xC1,tmep_n++,VCO_R32CT_F1);
	thmts_sleep_us(200);
 8013644:	0c800513          	li	a0,200
 8013648:	55d000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R32FT_F1  = (VCO_R32RED1&0X003C00) >> 10;
 801364c:	f9842783          	lw	a5,-104(s0)
 8013650:	83a9                	srli	a5,a5,0xa
 8013652:	8bbd                	andi	a5,a5,15
 8013654:	f8f42823          	sw	a5,-112(s0)
	// uart_save(0xC2,tmep_n++,VCO_R32FT_F1);
	thmts_sleep_us(200);
 8013658:	0c800513          	li	a0,200
 801365c:	549000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R32_LF1  = (VCO_R32RED1&0X000001);
 8013660:	f9842783          	lw	a5,-104(s0)
 8013664:	8b85                	andi	a5,a5,1
 8013666:	f8f42623          	sw	a5,-116(s0)
	// uart_save(0xC3,tmep_n++,VCO_R32_LF1);
	thmts_sleep_us(100);
 801366a:	06400513          	li	a0,100
 801366e:	537000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_R33RED1 = read_thmts_rf_reg(33) & 0X003FFF;
 8013672:	02100513          	li	a0,33
 8013676:	cc2ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 801367a:	872a                	mv	a4,a0
 801367c:	6791                	lui	a5,0x4
 801367e:	17fd                	addi	a5,a5,-1
 8013680:	8ff9                	and	a5,a5,a4
 8013682:	f8f42423          	sw	a5,-120(s0)



	//LO PLL7.987G
	// 
	write_thmts_rf_reg(38,0X80001F);//
 8013686:	008007b7          	lui	a5,0x800
 801368a:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 801368e:	02600513          	li	a0,38
 8013692:	c26ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(28,(REG28 | 0X400000));// bit2212
 8013696:	fc442703          	lw	a4,-60(s0)
 801369a:	004007b7          	lui	a5,0x400
 801369e:	8fd9                	or	a5,a5,a4
 80136a0:	85be                	mv	a1,a5
 80136a2:	4571                	li	a0,28
 80136a4:	c14ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	uint32_t read_reg;
	read_reg = read_thmts_rf_reg(00);
 80136a8:	4501                	li	a0,0
 80136aa:	c8eff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 80136ae:	f8a42223          	sw	a0,-124(s0)
	thmts_sleep_us(2000);
 80136b2:	7d000513          	li	a0,2000
 80136b6:	4ef000ef          	jal	ra,80143a4 <thmts_sleep_us>


	printf("lo pll CT = %d , FT =%d \r\n" , Ct , Ft);
 80136ba:	fd042603          	lw	a2,-48(s0)
 80136be:	fd442583          	lw	a1,-44(s0)
 80136c2:	73018513          	addi	a0,gp,1840 # 8118d50 <__global_pointer$+0x730>
 80136c6:	026030ef          	jal	ra,80166ec <iprintf>
	printf("config lo pll mfc regs OK\r\n");
 80136ca:	74c18513          	addi	a0,gp,1868 # 8118d6c <__global_pointer$+0x74c>
 80136ce:	132030ef          	jal	ra,8016800 <puts>


}
 80136d2:	0001                	nop
 80136d4:	40fa                	lw	ra,156(sp)
 80136d6:	446a                	lw	s0,152(sp)
 80136d8:	242a                	fld	fs0,136(sp)
 80136da:	610d                	addi	sp,sp,160
 80136dc:	8082                	ret

080136de <config_thmts_rf_clkpll_mfc>:



// clk pll
void config_thmts_rf_clkpll_mfc( uint8_t NintSet)  //CLK PLL
{
 80136de:	7159                	addi	sp,sp,-112
 80136e0:	d686                	sw	ra,108(sp)
 80136e2:	d4a2                	sw	s0,104(sp)
 80136e4:	aca2                	fsd	fs0,88(sp)
 80136e6:	1880                	addi	s0,sp,112
 80136e8:	87aa                	mv	a5,a0
 80136ea:	f8f40fa3          	sb	a5,-97(s0)
	printf("begin config clk pll mfc regs\r\n");
 80136ee:	76818513          	addi	a0,gp,1896 # 8118d88 <__global_pointer$+0x768>
 80136f2:	10e030ef          	jal	ra,8016800 <puts>

	int tmep_n=0;
 80136f6:	fc042423          	sw	zero,-56(s0)

//	uint64_t Fre_Set,fdsm;
	uint32_t CT_REF,FT_REF,VCO_Cnt_last;
    uint32_t VCO_CntCT,VCO_CntFT,REG45,REG47,Ct,Ft,Nint,VCO_R32CT,VCO_R32FT,VCO_R32FT_F,VCO_R32CT_F,VCO_R32_LF,VCO_R32RED,VCO_CntCTFF,VCO_R32_LF1,VCO_R32RED1,VCO_R32FT_F1,VCO_R32CT_F1,VCO_R33RED0,VCO_R33RED1;
	int i=0;
 80136fa:	fc042623          	sw	zero,-52(s0)
//	int j=0;

	REG45=0X811700;			//20-28    bit17RF
 80136fe:	008117b7          	lui	a5,0x811
 8013702:	70078793          	addi	a5,a5,1792 # 811700 <__HEAP_SIZE+0x810f00>
 8013706:	fcf42223          	sw	a5,-60(s0)
	REG47=0X00027F;
 801370a:	27f00793          	li	a5,639
 801370e:	fcf42023          	sw	a5,-64(s0)
	Ct=32;
 8013712:	02000793          	li	a5,32
 8013716:	fcf42a23          	sw	a5,-44(s0)
	Ft=8;
 801371a:	47a1                	li	a5,8
 801371c:	fcf42823          	sw	a5,-48(s0)



	Nint= NintSet/2;
 8013720:	f9f44783          	lbu	a5,-97(s0)
 8013724:	8385                	srli	a5,a5,0x1
 8013726:	0ff7f793          	zext.b	a5,a5
 801372a:	faf42e23          	sw	a5,-68(s0)
//	Nfrac= (uint64_t)(((Fre_Set*2*pow(2,23)) / fdsm) - (Nint*pow(2,23)));


	FT_REF = Nint*64;
 801372e:	fbc42783          	lw	a5,-68(s0)
 8013732:	079a                	slli	a5,a5,0x6
 8013734:	faf42c23          	sw	a5,-72(s0)
	CT_REF = Nint*64;
 8013738:	fbc42783          	lw	a5,-68(s0)
 801373c:	079a                	slli	a5,a5,0x6
 801373e:	faf42a23          	sw	a5,-76(s0)



	REG45= REG45 & 0XFF8FFF;
 8013742:	fc442703          	lw	a4,-60(s0)
 8013746:	00ff97b7          	lui	a5,0xff9
 801374a:	17fd                	addi	a5,a5,-1
 801374c:	8ff9                	and	a5,a5,a4
 801374e:	fcf42223          	sw	a5,-60(s0)
	REG45= REG45 | (1 << 12);  //
 8013752:	fc442703          	lw	a4,-60(s0)
 8013756:	6785                	lui	a5,0x1
 8013758:	8fd9                	or	a5,a5,a4
 801375a:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(42,0XFFCC10);   //36-42
 801375e:	00ffd7b7          	lui	a5,0xffd
 8013762:	c1078593          	addi	a1,a5,-1008 # ffcc10 <__HEAP_SIZE+0xffc410>
 8013766:	02a00513          	li	a0,42
 801376a:	b4eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(42,0XFFCC13);
 801376e:	00ffd7b7          	lui	a5,0xffd
 8013772:	c1378593          	addi	a1,a5,-1005 # ffcc13 <__HEAP_SIZE+0xffc413>
 8013776:	02a00513          	li	a0,42
 801377a:	b3eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	REG45=REG45&0XFFFF00;
 801377e:	fc442703          	lw	a4,-60(s0)
 8013782:	010007b7          	lui	a5,0x1000
 8013786:	f0078793          	addi	a5,a5,-256 # ffff00 <__HEAP_SIZE+0xfff700>
 801378a:	8ff9                	and	a5,a5,a4
 801378c:	fcf42223          	sw	a5,-60(s0)
	REG45=REG45 | (Nint & 0Xff);
 8013790:	fbc42783          	lw	a5,-68(s0)
 8013794:	0ff7f793          	zext.b	a5,a5
 8013798:	fc442703          	lw	a4,-60(s0)
 801379c:	8fd9                	or	a5,a5,a4
 801379e:	fcf42223          	sw	a5,-60(s0)

	write_thmts_rf_reg(45,REG45);
 80137a2:	fc442583          	lw	a1,-60(s0)
 80137a6:	02d00513          	li	a0,45
 80137aa:	b0eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(50);
 80137ae:	03200513          	li	a0,50
 80137b2:	3f3000ef          	jal	ra,80143a4 <thmts_sleep_us>

	REG45=REG45 & 0XFFF2FF;
 80137b6:	fc442703          	lw	a4,-60(s0)
 80137ba:	00fff7b7          	lui	a5,0xfff
 80137be:	2ff78793          	addi	a5,a5,767 # fff2ff <__HEAP_SIZE+0xffeaff>
 80137c2:	8ff9                	and	a5,a5,a4
 80137c4:	fcf42223          	sw	a5,-60(s0)
	REG45=REG45 | 0X010200;    //D16+D9=1
 80137c8:	fc442703          	lw	a4,-60(s0)
 80137cc:	67c1                	lui	a5,0x10
 80137ce:	20078793          	addi	a5,a5,512 # 10200 <__HEAP_SIZE+0xfa00>
 80137d2:	8fd9                	or	a5,a5,a4
 80137d4:	fcf42223          	sw	a5,-60(s0)
	write_thmts_rf_reg(45,REG45 ); //AFC ??
 80137d8:	fc442583          	lw	a1,-60(s0)
 80137dc:	02d00513          	li	a0,45
 80137e0:	ad8ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	write_thmts_rf_reg(48,0X01F388);				//26-31   
 80137e4:	67fd                	lui	a5,0x1f
 80137e6:	38878593          	addi	a1,a5,904 # 1f388 <__HEAP_SIZE+0x1eb88>
 80137ea:	03000513          	li	a0,48
 80137ee:	acaff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X030000);       //??SDM,step2.5   24-29
 80137f2:	000305b7          	lui	a1,0x30
 80137f6:	02e00513          	li	a0,46
 80137fa:	abeff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X070000);
 80137fe:	000705b7          	lui	a1,0x70
 8013802:	02e00513          	li	a0,46
 8013806:	ab2ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	REG47= REG47 & 0X00000F;
 801380a:	fc042783          	lw	a5,-64(s0)
 801380e:	8bbd                	andi	a5,a5,15
 8013810:	fcf42023          	sw	a5,-64(s0)
	REG47= REG47 | (1 << 13);    //CT
 8013814:	fc042703          	lw	a4,-64(s0)
 8013818:	6789                	lui	a5,0x2
 801381a:	8fd9                	or	a5,a5,a4
 801381c:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));  //25-30
 8013820:	fd442783          	lw	a5,-44(s0)
 8013824:	01279713          	slli	a4,a5,0x12
 8013828:	fd042783          	lw	a5,-48(s0)
 801382c:	07ba                	slli	a5,a5,0xe
 801382e:	8f5d                	or	a4,a4,a5
 8013830:	fc042783          	lw	a5,-64(s0)
 8013834:	8fd9                	or	a5,a5,a4
 8013836:	85be                	mv	a1,a5
 8013838:	02f00513          	li	a0,47
 801383c:	a7cff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	write_thmts_rf_reg(46,0X070000);
 8013840:	000705b7          	lui	a1,0x70
 8013844:	02e00513          	li	a0,46
 8013848:	a70ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 801384c:	4529                	li	a0,10
 801384e:	357000ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X050000);
 8013852:	000505b7          	lui	a1,0x50
 8013856:	02e00513          	li	a0,46
 801385a:	a5eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 801385e:	4529                	li	a0,10
 8013860:	345000ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X070000);
 8013864:	000705b7          	lui	a1,0x70
 8013868:	02e00513          	li	a0,46
 801386c:	a4cff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>


//	write_thmts_rf_reg(34,0X7DDADF);			//27-34
//	write_thmts_rf_reg(34,0X7DFADF);//VCO BUFF 

	write_thmts_rf_reg(46,0X074000);
 8013870:	000745b7          	lui	a1,0x74
 8013874:	02e00513          	li	a0,46
 8013878:	a40ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 801387c:	4529                	li	a0,10
 801387e:	327000ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X054000);
 8013882:	000545b7          	lui	a1,0x54
 8013886:	02e00513          	li	a0,46
 801388a:	a2eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(10);
 801388e:	4529                	li	a0,10
 8013890:	315000ef          	jal	ra,80143a4 <thmts_sleep_us>
	write_thmts_rf_reg(46,0X074000);
 8013894:	000745b7          	lui	a1,0x74
 8013898:	02e00513          	li	a0,46
 801389c:	a1cff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	thmts_sleep_us(200);
 80138a0:	0c800513          	li	a0,200
 80138a4:	301000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_CntCTFF  = read_thmts_rf_reg(50)&0X003FFF;
 80138a8:	03200513          	li	a0,50
 80138ac:	a8cff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 80138b0:	872a                	mv	a4,a0
 80138b2:	6791                	lui	a5,0x4
 80138b4:	17fd                	addi	a5,a5,-1
 80138b6:	8ff9                	and	a5,a5,a4
 80138b8:	faf42823          	sw	a5,-80(s0)
	//uart_save(0xB0,tmep_n++,VCO_CntCTFF);	 //  //uart0
	VCO_CntCT = VCO_CntCTFF;
 80138bc:	fb042783          	lw	a5,-80(s0)
 80138c0:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 80138c4:	fc042623          	sw	zero,-52(s0)
 80138c8:	a699                	j	8013c0e <config_thmts_rf_clkpll_mfc+0x530>
	{
	 if (abs(VCO_CntCT-CT_REF) > 20)
 80138ca:	fdc42703          	lw	a4,-36(s0)
 80138ce:	fb442783          	lw	a5,-76(s0)
 80138d2:	40f707b3          	sub	a5,a4,a5
 80138d6:	40f00733          	neg	a4,a5
 80138da:	0ae7e733          	max	a4,a5,a4
 80138de:	47d1                	li	a5,20
 80138e0:	32e7d263          	bge	a5,a4,8013c04 <config_thmts_rf_clkpll_mfc+0x526>
	 {

		if (VCO_CntCT >= CT_REF )
 80138e4:	fdc42703          	lw	a4,-36(s0)
 80138e8:	fb442783          	lw	a5,-76(s0)
 80138ec:	12f76c63          	bltu	a4,a5,8013a24 <config_thmts_rf_clkpll_mfc+0x346>
		{
			if (i==5)
 80138f0:	fcc42703          	lw	a4,-52(s0)
 80138f4:	4795                	li	a5,5
 80138f6:	0ef71b63          	bne	a4,a5,80139ec <config_thmts_rf_clkpll_mfc+0x30e>
			{
				if (Ct!=63)
 80138fa:	fd442703          	lw	a4,-44(s0)
 80138fe:	03f00793          	li	a5,63
 8013902:	22f70f63          	beq	a4,a5,8013b40 <config_thmts_rf_clkpll_mfc+0x462>
				{
					Ct= Ct-1;
 8013906:	fd442783          	lw	a5,-44(s0)
 801390a:	17fd                	addi	a5,a5,-1
 801390c:	fcf42a23          	sw	a5,-44(s0)
				///

				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013910:	fd442783          	lw	a5,-44(s0)
 8013914:	01279713          	slli	a4,a5,0x12
 8013918:	fd042783          	lw	a5,-48(s0)
 801391c:	07ba                	slli	a5,a5,0xe
 801391e:	8f5d                	or	a4,a4,a5
 8013920:	fc042783          	lw	a5,-64(s0)
 8013924:	8fd9                	or	a5,a5,a4
 8013926:	85be                	mv	a1,a5
 8013928:	02f00513          	li	a0,47
 801392c:	98cff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013930:	000705b7          	lui	a1,0x70
 8013934:	02e00513          	li	a0,46
 8013938:	980ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 801393c:	4529                	li	a0,10
 801393e:	267000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013942:	000505b7          	lui	a1,0x50
 8013946:	02e00513          	li	a0,46
 801394a:	96eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 801394e:	4529                	li	a0,10
 8013950:	255000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013954:	000705b7          	lui	a1,0x70
 8013958:	02e00513          	li	a0,46
 801395c:	95cff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013960:	03200513          	li	a0,50
 8013964:	241000ef          	jal	ra,80143a4 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013968:	000745b7          	lui	a1,0x74
 801396c:	02e00513          	li	a0,46
 8013970:	948ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013974:	4529                	li	a0,10
 8013976:	22f000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 801397a:	000545b7          	lui	a1,0x54
 801397e:	02e00513          	li	a0,46
 8013982:	936ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013986:	4529                	li	a0,10
 8013988:	21d000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 801398c:	000745b7          	lui	a1,0x74
 8013990:	02e00513          	li	a0,46
 8013994:	924ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013998:	4529                	li	a0,10
 801399a:	20b000ef          	jal	ra,80143a4 <thmts_sleep_us>

				thmts_sleep_us(200);
 801399e:	0c800513          	li	a0,200
 80139a2:	203000ef          	jal	ra,80143a4 <thmts_sleep_us>
				VCO_CntCT  = read_thmts_rf_reg(50)&0X003FFF;
 80139a6:	03200513          	li	a0,50
 80139aa:	98eff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 80139ae:	872a                	mv	a4,a0
 80139b0:	6791                	lui	a5,0x4
 80139b2:	17fd                	addi	a5,a5,-1
 80139b4:	8ff9                	and	a5,a5,a4
 80139b6:	fcf42e23          	sw	a5,-36(s0)
				if (VCO_CntCT < CT_REF)
 80139ba:	fdc42703          	lw	a4,-36(s0)
 80139be:	fb442783          	lw	a5,-76(s0)
 80139c2:	16f77f63          	bgeu	a4,a5,8013b40 <config_thmts_rf_clkpll_mfc+0x462>
				{
					if ((VCO_Cnt_last - CT_REF) < (CT_REF - VCO_CntCT))
 80139c6:	fa842703          	lw	a4,-88(s0)
 80139ca:	fb442783          	lw	a5,-76(s0)
 80139ce:	8f1d                	sub	a4,a4,a5
 80139d0:	fb442683          	lw	a3,-76(s0)
 80139d4:	fdc42783          	lw	a5,-36(s0)
 80139d8:	40f687b3          	sub	a5,a3,a5
 80139dc:	16f77263          	bgeu	a4,a5,8013b40 <config_thmts_rf_clkpll_mfc+0x462>
					{
						Ct = Ct + 1;
 80139e0:	fd442783          	lw	a5,-44(s0)
 80139e4:	0785                	addi	a5,a5,1
 80139e6:	fcf42a23          	sw	a5,-44(s0)
 80139ea:	aa99                	j	8013b40 <config_thmts_rf_clkpll_mfc+0x462>

				}
			}
			else
			{
					Ct= Ct-pow(2,4-i);
 80139ec:	fd442783          	lw	a5,-44(s0)
 80139f0:	d2178453          	fcvt.d.wu	fs0,a5
 80139f4:	4711                	li	a4,4
 80139f6:	fcc42783          	lw	a5,-52(s0)
 80139fa:	40f707b3          	sub	a5,a4,a5
 80139fe:	d2078753          	fcvt.d.w	fa4,a5
 8013a02:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 8013a06:	22e705d3          	fmv.d	fa1,fa4
 8013a0a:	22f78553          	fmv.d	fa0,fa5
 8013a0e:	640010ef          	jal	ra,801504e <pow>
 8013a12:	22a507d3          	fmv.d	fa5,fa0
 8013a16:	0af477d3          	fsub.d	fa5,fs0,fa5
 8013a1a:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013a1e:	fcf42a23          	sw	a5,-44(s0)
 8013a22:	aa39                	j	8013b40 <config_thmts_rf_clkpll_mfc+0x462>
			}
		}
		else
		{
			if (i==5)
 8013a24:	fcc42703          	lw	a4,-52(s0)
 8013a28:	4795                	li	a5,5
 8013a2a:	0ef71063          	bne	a4,a5,8013b0a <config_thmts_rf_clkpll_mfc+0x42c>
			{
				Ct=Ct+0;
				///

				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013a2e:	fd442783          	lw	a5,-44(s0)
 8013a32:	01279713          	slli	a4,a5,0x12
 8013a36:	fd042783          	lw	a5,-48(s0)
 8013a3a:	07ba                	slli	a5,a5,0xe
 8013a3c:	8f5d                	or	a4,a4,a5
 8013a3e:	fc042783          	lw	a5,-64(s0)
 8013a42:	8fd9                	or	a5,a5,a4
 8013a44:	85be                	mv	a1,a5
 8013a46:	02f00513          	li	a0,47
 8013a4a:	86eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013a4e:	000705b7          	lui	a1,0x70
 8013a52:	02e00513          	li	a0,46
 8013a56:	862ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013a5a:	4529                	li	a0,10
 8013a5c:	149000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013a60:	000505b7          	lui	a1,0x50
 8013a64:	02e00513          	li	a0,46
 8013a68:	850ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013a6c:	4529                	li	a0,10
 8013a6e:	137000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013a72:	000705b7          	lui	a1,0x70
 8013a76:	02e00513          	li	a0,46
 8013a7a:	83eff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013a7e:	03200513          	li	a0,50
 8013a82:	123000ef          	jal	ra,80143a4 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013a86:	000745b7          	lui	a1,0x74
 8013a8a:	02e00513          	li	a0,46
 8013a8e:	82aff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013a92:	4529                	li	a0,10
 8013a94:	111000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 8013a98:	000545b7          	lui	a1,0x54
 8013a9c:	02e00513          	li	a0,46
 8013aa0:	818ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013aa4:	4529                	li	a0,10
 8013aa6:	0ff000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 8013aaa:	000745b7          	lui	a1,0x74
 8013aae:	02e00513          	li	a0,46
 8013ab2:	806ff0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ab6:	4529                	li	a0,10
 8013ab8:	0ed000ef          	jal	ra,80143a4 <thmts_sleep_us>

				thmts_sleep_us(200);
 8013abc:	0c800513          	li	a0,200
 8013ac0:	0e5000ef          	jal	ra,80143a4 <thmts_sleep_us>
				VCO_CntCT  = read_thmts_rf_reg(50)&0X003FFF;
 8013ac4:	03200513          	li	a0,50
 8013ac8:	870ff0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013acc:	872a                	mv	a4,a0
 8013ace:	6791                	lui	a5,0x4
 8013ad0:	17fd                	addi	a5,a5,-1
 8013ad2:	8ff9                	and	a5,a5,a4
 8013ad4:	fcf42e23          	sw	a5,-36(s0)
				if (VCO_CntCT > CT_REF)
 8013ad8:	fdc42703          	lw	a4,-36(s0)
 8013adc:	fb442783          	lw	a5,-76(s0)
 8013ae0:	06e7f063          	bgeu	a5,a4,8013b40 <config_thmts_rf_clkpll_mfc+0x462>
				{
						if ((CT_REF - VCO_Cnt_last) < (VCO_CntCT - CT_REF))
 8013ae4:	fb442703          	lw	a4,-76(s0)
 8013ae8:	fa842783          	lw	a5,-88(s0)
 8013aec:	8f1d                	sub	a4,a4,a5
 8013aee:	fdc42683          	lw	a3,-36(s0)
 8013af2:	fb442783          	lw	a5,-76(s0)
 8013af6:	40f687b3          	sub	a5,a3,a5
 8013afa:	04f77363          	bgeu	a4,a5,8013b40 <config_thmts_rf_clkpll_mfc+0x462>
						{
								Ct = Ct - 1;
 8013afe:	fd442783          	lw	a5,-44(s0)
 8013b02:	17fd                	addi	a5,a5,-1
 8013b04:	fcf42a23          	sw	a5,-44(s0)
 8013b08:	a825                	j	8013b40 <config_thmts_rf_clkpll_mfc+0x462>
						}
				}
			}
			else
			{
				 Ct= Ct+pow(2,4-i);
 8013b0a:	fd442783          	lw	a5,-44(s0)
 8013b0e:	d2178453          	fcvt.d.wu	fs0,a5
 8013b12:	4711                	li	a4,4
 8013b14:	fcc42783          	lw	a5,-52(s0)
 8013b18:	40f707b3          	sub	a5,a4,a5
 8013b1c:	d2078753          	fcvt.d.w	fa4,a5
 8013b20:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 8013b24:	22e705d3          	fmv.d	fa1,fa4
 8013b28:	22f78553          	fmv.d	fa0,fa5
 8013b2c:	522010ef          	jal	ra,801504e <pow>
 8013b30:	22a507d3          	fmv.d	fa5,fa0
 8013b34:	02f477d3          	fadd.d	fa5,fs0,fa5
 8013b38:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013b3c:	fcf42a23          	sw	a5,-44(s0)
			}
		}

			write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013b40:	fd442783          	lw	a5,-44(s0)
 8013b44:	01279713          	slli	a4,a5,0x12
 8013b48:	fd042783          	lw	a5,-48(s0)
 8013b4c:	07ba                	slli	a5,a5,0xe
 8013b4e:	8f5d                	or	a4,a4,a5
 8013b50:	fc042783          	lw	a5,-64(s0)
 8013b54:	8fd9                	or	a5,a5,a4
 8013b56:	85be                	mv	a1,a5
 8013b58:	02f00513          	li	a0,47
 8013b5c:	f5dfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

			write_thmts_rf_reg(46,0X070000);
 8013b60:	000705b7          	lui	a1,0x70
 8013b64:	02e00513          	li	a0,46
 8013b68:	f51fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013b6c:	4529                	li	a0,10
 8013b6e:	037000ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X050000);
 8013b72:	000505b7          	lui	a1,0x50
 8013b76:	02e00513          	li	a0,46
 8013b7a:	f3ffe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013b7e:	4529                	li	a0,10
 8013b80:	025000ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X070000);
 8013b84:	000705b7          	lui	a1,0x70
 8013b88:	02e00513          	li	a0,46
 8013b8c:	f2dfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(50);
 8013b90:	03200513          	li	a0,50
 8013b94:	011000ef          	jal	ra,80143a4 <thmts_sleep_us>

			write_thmts_rf_reg(46,0X074000);
 8013b98:	000745b7          	lui	a1,0x74
 8013b9c:	02e00513          	li	a0,46
 8013ba0:	f19fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013ba4:	4529                	li	a0,10
 8013ba6:	7fe000ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X054000);
 8013baa:	000545b7          	lui	a1,0x54
 8013bae:	02e00513          	li	a0,46
 8013bb2:	f07fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013bb6:	4529                	li	a0,10
 8013bb8:	7ec000ef          	jal	ra,80143a4 <thmts_sleep_us>
			write_thmts_rf_reg(46,0X074000);
 8013bbc:	000745b7          	lui	a1,0x74
 8013bc0:	02e00513          	li	a0,46
 8013bc4:	ef5fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			thmts_sleep_us(10);
 8013bc8:	4529                	li	a0,10
 8013bca:	7da000ef          	jal	ra,80143a4 <thmts_sleep_us>


			thmts_sleep_us(20);
 8013bce:	4551                	li	a0,20
 8013bd0:	7d4000ef          	jal	ra,80143a4 <thmts_sleep_us>
		  VCO_R32CT  = (read_thmts_rf_reg(49)&0X0003F0) >> 4;
 8013bd4:	03100513          	li	a0,49
 8013bd8:	f61fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013bdc:	87aa                	mv	a5,a0
 8013bde:	8391                	srli	a5,a5,0x4
 8013be0:	03f7f793          	andi	a5,a5,63
 8013be4:	faf42023          	sw	a5,-96(s0)
			thmts_sleep_us(200);
 8013be8:	0c800513          	li	a0,200
 8013bec:	7b8000ef          	jal	ra,80143a4 <thmts_sleep_us>
			VCO_CntCT  = read_thmts_rf_reg(50)&0X003FFF;
 8013bf0:	03200513          	li	a0,50
 8013bf4:	f45fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013bf8:	872a                	mv	a4,a0
 8013bfa:	6791                	lui	a5,0x4
 8013bfc:	17fd                	addi	a5,a5,-1
 8013bfe:	8ff9                	and	a5,a5,a4
 8013c00:	fcf42e23          	sw	a5,-36(s0)
	for(i=0;i<6;i++)
 8013c04:	fcc42783          	lw	a5,-52(s0)
 8013c08:	0785                	addi	a5,a5,1
 8013c0a:	fcf42623          	sw	a5,-52(s0)
 8013c0e:	fcc42703          	lw	a4,-52(s0)
 8013c12:	4795                	li	a5,5
 8013c14:	cae7dbe3          	bge	a5,a4,80138ca <config_thmts_rf_clkpll_mfc+0x1ec>
  	}
   }
	//uart_save(0xA0,tmep_n++,VCO_R32CT);  //  //uart1
	//uart_save(0xA1,tmep_n++,VCO_CntCT);	 //  //uart2

	REG47= REG47 & 0X00000F;
 8013c18:	fc042783          	lw	a5,-64(s0)
 8013c1c:	8bbd                	andi	a5,a5,15
 8013c1e:	fcf42023          	sw	a5,-64(s0)
	REG47= REG47 | (1 << 13);
 8013c22:	fc042703          	lw	a4,-64(s0)
 8013c26:	6789                	lui	a5,0x2
 8013c28:	8fd9                	or	a5,a5,a4
 8013c2a:	fcf42023          	sw	a5,-64(s0)
	write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013c2e:	fd442783          	lw	a5,-44(s0)
 8013c32:	01279713          	slli	a4,a5,0x12
 8013c36:	fd042783          	lw	a5,-48(s0)
 8013c3a:	07ba                	slli	a5,a5,0xe
 8013c3c:	8f5d                	or	a4,a4,a5
 8013c3e:	fc042783          	lw	a5,-64(s0)
 8013c42:	8fd9                	or	a5,a5,a4
 8013c44:	85be                	mv	a1,a5
 8013c46:	02f00513          	li	a0,47
 8013c4a:	e6ffe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X070000);
 8013c4e:	000705b7          	lui	a1,0x70
 8013c52:	02e00513          	li	a0,46
 8013c56:	e63fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X050000);
 8013c5a:	000505b7          	lui	a1,0x50
 8013c5e:	02e00513          	li	a0,46
 8013c62:	e57fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X070000);
 8013c66:	000705b7          	lui	a1,0x70
 8013c6a:	02e00513          	li	a0,46
 8013c6e:	e4bfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	write_thmts_rf_reg(46,0X074000);
 8013c72:	000745b7          	lui	a1,0x74
 8013c76:	02e00513          	li	a0,46
 8013c7a:	e3ffe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X054000);
 8013c7e:	000545b7          	lui	a1,0x54
 8013c82:	02e00513          	li	a0,46
 8013c86:	e33fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	write_thmts_rf_reg(46,0X074000);
 8013c8a:	000745b7          	lui	a1,0x74
 8013c8e:	02e00513          	li	a0,46
 8013c92:	e27fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	thmts_sleep_us(200);
 8013c96:	0c800513          	li	a0,200
 8013c9a:	70a000ef          	jal	ra,80143a4 <thmts_sleep_us>
	VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013c9e:	03200513          	li	a0,50
 8013ca2:	e97fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013ca6:	872a                	mv	a4,a0
 8013ca8:	6791                	lui	a5,0x4
 8013caa:	17fd                	addi	a5,a5,-1
 8013cac:	8ff9                	and	a5,a5,a4
 8013cae:	fcf42c23          	sw	a5,-40(s0)

	for (i=0; i<4;i++)
 8013cb2:	fc042623          	sw	zero,-52(s0)
 8013cb6:	a615                	j	8013fda <config_thmts_rf_clkpll_mfc+0x8fc>
	{
		if(abs(VCO_CntFT-FT_REF) >5 )
 8013cb8:	fd842703          	lw	a4,-40(s0)
 8013cbc:	fb842783          	lw	a5,-72(s0)
 8013cc0:	40f707b3          	sub	a5,a4,a5
 8013cc4:	40f00733          	neg	a4,a5
 8013cc8:	0ae7e733          	max	a4,a5,a4
 8013ccc:	4795                	li	a5,5
 8013cce:	30e7d163          	bge	a5,a4,8013fd0 <config_thmts_rf_clkpll_mfc+0x8f2>
		{

		if (VCO_CntFT >= FT_REF)
 8013cd2:	fd842703          	lw	a4,-40(s0)
 8013cd6:	fb842783          	lw	a5,-72(s0)
 8013cda:	12f76a63          	bltu	a4,a5,8013e0e <config_thmts_rf_clkpll_mfc+0x730>
		{
			if (i==3 )
 8013cde:	fcc42703          	lw	a4,-52(s0)
 8013ce2:	478d                	li	a5,3
 8013ce4:	0ef71963          	bne	a4,a5,8013dd6 <config_thmts_rf_clkpll_mfc+0x6f8>
			{
				if (Ft != 0)
 8013ce8:	fd042783          	lw	a5,-48(s0)
 8013cec:	24078563          	beqz	a5,8013f36 <config_thmts_rf_clkpll_mfc+0x858>
				{
					 Ft= Ft-1;
 8013cf0:	fd042783          	lw	a5,-48(s0)
 8013cf4:	17fd                	addi	a5,a5,-1
 8013cf6:	fcf42823          	sw	a5,-48(s0)
					///
				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013cfa:	fd442783          	lw	a5,-44(s0)
 8013cfe:	01279713          	slli	a4,a5,0x12
 8013d02:	fd042783          	lw	a5,-48(s0)
 8013d06:	07ba                	slli	a5,a5,0xe
 8013d08:	8f5d                	or	a4,a4,a5
 8013d0a:	fc042783          	lw	a5,-64(s0)
 8013d0e:	8fd9                	or	a5,a5,a4
 8013d10:	85be                	mv	a1,a5
 8013d12:	02f00513          	li	a0,47
 8013d16:	da3fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013d1a:	000705b7          	lui	a1,0x70
 8013d1e:	02e00513          	li	a0,46
 8013d22:	d97fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d26:	4529                	li	a0,10
 8013d28:	67c000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013d2c:	000505b7          	lui	a1,0x50
 8013d30:	02e00513          	li	a0,46
 8013d34:	d85fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d38:	4529                	li	a0,10
 8013d3a:	66a000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013d3e:	000705b7          	lui	a1,0x70
 8013d42:	02e00513          	li	a0,46
 8013d46:	d73fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013d4a:	03200513          	li	a0,50
 8013d4e:	656000ef          	jal	ra,80143a4 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013d52:	000745b7          	lui	a1,0x74
 8013d56:	02e00513          	li	a0,46
 8013d5a:	d5ffe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d5e:	4529                	li	a0,10
 8013d60:	644000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 8013d64:	000545b7          	lui	a1,0x54
 8013d68:	02e00513          	li	a0,46
 8013d6c:	d4dfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d70:	4529                	li	a0,10
 8013d72:	632000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 8013d76:	000745b7          	lui	a1,0x74
 8013d7a:	02e00513          	li	a0,46
 8013d7e:	d3bfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013d82:	4529                	li	a0,10
 8013d84:	620000ef          	jal	ra,80143a4 <thmts_sleep_us>

				thmts_sleep_us(200);
 8013d88:	0c800513          	li	a0,200
 8013d8c:	618000ef          	jal	ra,80143a4 <thmts_sleep_us>
				VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013d90:	03200513          	li	a0,50
 8013d94:	da5fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013d98:	872a                	mv	a4,a0
 8013d9a:	6791                	lui	a5,0x4
 8013d9c:	17fd                	addi	a5,a5,-1
 8013d9e:	8ff9                	and	a5,a5,a4
 8013da0:	fcf42c23          	sw	a5,-40(s0)
					 if (VCO_CntFT < FT_REF)
 8013da4:	fd842703          	lw	a4,-40(s0)
 8013da8:	fb842783          	lw	a5,-72(s0)
 8013dac:	18f77563          	bgeu	a4,a5,8013f36 <config_thmts_rf_clkpll_mfc+0x858>
                    {
                        if ((VCO_Cnt_last - FT_REF) < (FT_REF - VCO_CntFT))
 8013db0:	fa842703          	lw	a4,-88(s0)
 8013db4:	fb842783          	lw	a5,-72(s0)
 8013db8:	8f1d                	sub	a4,a4,a5
 8013dba:	fb842683          	lw	a3,-72(s0)
 8013dbe:	fd842783          	lw	a5,-40(s0)
 8013dc2:	40f687b3          	sub	a5,a3,a5
 8013dc6:	16f77863          	bgeu	a4,a5,8013f36 <config_thmts_rf_clkpll_mfc+0x858>
                        {
                            Ft = Ft + 1;
 8013dca:	fd042783          	lw	a5,-48(s0)
 8013dce:	0785                	addi	a5,a5,1
 8013dd0:	fcf42823          	sw	a5,-48(s0)
 8013dd4:	a28d                	j	8013f36 <config_thmts_rf_clkpll_mfc+0x858>
                    }
				}
			}
			else
			{
				Ft= Ft - pow(2,2-i);
 8013dd6:	fd042783          	lw	a5,-48(s0)
 8013dda:	d2178453          	fcvt.d.wu	fs0,a5
 8013dde:	4709                	li	a4,2
 8013de0:	fcc42783          	lw	a5,-52(s0)
 8013de4:	40f707b3          	sub	a5,a4,a5
 8013de8:	d2078753          	fcvt.d.w	fa4,a5
 8013dec:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 8013df0:	22e705d3          	fmv.d	fa1,fa4
 8013df4:	22f78553          	fmv.d	fa0,fa5
 8013df8:	256010ef          	jal	ra,801504e <pow>
 8013dfc:	22a507d3          	fmv.d	fa5,fa0
 8013e00:	0af477d3          	fsub.d	fa5,fs0,fa5
 8013e04:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013e08:	fcf42823          	sw	a5,-48(s0)
 8013e0c:	a22d                	j	8013f36 <config_thmts_rf_clkpll_mfc+0x858>
			}
		}
		else
		{
			if (i==3 )
 8013e0e:	fcc42703          	lw	a4,-52(s0)
 8013e12:	478d                	li	a5,3
 8013e14:	0ef71663          	bne	a4,a5,8013f00 <config_thmts_rf_clkpll_mfc+0x822>
			{
				if (Ft != 15)
 8013e18:	fd042703          	lw	a4,-48(s0)
 8013e1c:	47bd                	li	a5,15
 8013e1e:	10f70c63          	beq	a4,a5,8013f36 <config_thmts_rf_clkpll_mfc+0x858>
				{
					 Ft= Ft+1;
 8013e22:	fd042783          	lw	a5,-48(s0)
 8013e26:	0785                	addi	a5,a5,1
 8013e28:	fcf42823          	sw	a5,-48(s0)
					////
				write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013e2c:	fd442783          	lw	a5,-44(s0)
 8013e30:	01279713          	slli	a4,a5,0x12
 8013e34:	fd042783          	lw	a5,-48(s0)
 8013e38:	07ba                	slli	a5,a5,0xe
 8013e3a:	8f5d                	or	a4,a4,a5
 8013e3c:	fc042783          	lw	a5,-64(s0)
 8013e40:	8fd9                	or	a5,a5,a4
 8013e42:	85be                	mv	a1,a5
 8013e44:	02f00513          	li	a0,47
 8013e48:	c71fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				write_thmts_rf_reg(46,0X070000);  //100CT,FT
 8013e4c:	000705b7          	lui	a1,0x70
 8013e50:	02e00513          	li	a0,46
 8013e54:	c65fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013e58:	4529                	li	a0,10
 8013e5a:	54a000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X050000);
 8013e5e:	000505b7          	lui	a1,0x50
 8013e62:	02e00513          	li	a0,46
 8013e66:	c53fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013e6a:	4529                	li	a0,10
 8013e6c:	538000ef          	jal	ra,80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X070000);
 8013e70:	000705b7          	lui	a1,0x70
 8013e74:	02e00513          	li	a0,46
 8013e78:	c41fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(50);
 8013e7c:	03200513          	li	a0,50
 8013e80:	524000ef          	jal	ra,80143a4 <thmts_sleep_us>

				write_thmts_rf_reg(46,0X074000);  //101,
 8013e84:	000745b7          	lui	a1,0x74
 8013e88:	02e00513          	li	a0,46
 8013e8c:	c2dfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013e90:	4529                	li	a0,10
 8013e92:	2b09                	jal	80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X054000);
 8013e94:	000545b7          	lui	a1,0x54
 8013e98:	02e00513          	li	a0,46
 8013e9c:	c1dfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013ea0:	4529                	li	a0,10
 8013ea2:	2309                	jal	80143a4 <thmts_sleep_us>
				write_thmts_rf_reg(46,0X074000);
 8013ea4:	000745b7          	lui	a1,0x74
 8013ea8:	02e00513          	li	a0,46
 8013eac:	c0dfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
				thmts_sleep_us(10);
 8013eb0:	4529                	li	a0,10
 8013eb2:	29cd                	jal	80143a4 <thmts_sleep_us>

				thmts_sleep_us(200);
 8013eb4:	0c800513          	li	a0,200
 8013eb8:	21f5                	jal	80143a4 <thmts_sleep_us>
				VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013eba:	03200513          	li	a0,50
 8013ebe:	c7bfe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013ec2:	872a                	mv	a4,a0
 8013ec4:	6791                	lui	a5,0x4
 8013ec6:	17fd                	addi	a5,a5,-1
 8013ec8:	8ff9                	and	a5,a5,a4
 8013eca:	fcf42c23          	sw	a5,-40(s0)
				           if (VCO_CntFT > FT_REF)
 8013ece:	fd842703          	lw	a4,-40(s0)
 8013ed2:	fb842783          	lw	a5,-72(s0)
 8013ed6:	06e7f063          	bgeu	a5,a4,8013f36 <config_thmts_rf_clkpll_mfc+0x858>
                    {
                        if ((FT_REF - VCO_Cnt_last) < (VCO_CntFT - FT_REF))
 8013eda:	fb842703          	lw	a4,-72(s0)
 8013ede:	fa842783          	lw	a5,-88(s0)
 8013ee2:	8f1d                	sub	a4,a4,a5
 8013ee4:	fd842683          	lw	a3,-40(s0)
 8013ee8:	fb842783          	lw	a5,-72(s0)
 8013eec:	40f687b3          	sub	a5,a3,a5
 8013ef0:	04f77363          	bgeu	a4,a5,8013f36 <config_thmts_rf_clkpll_mfc+0x858>
                        {
                            Ft = Ft - 1;
 8013ef4:	fd042783          	lw	a5,-48(s0)
 8013ef8:	17fd                	addi	a5,a5,-1
 8013efa:	fcf42823          	sw	a5,-48(s0)
 8013efe:	a825                	j	8013f36 <config_thmts_rf_clkpll_mfc+0x858>
                    }
				}
			}
			else
			{
				 Ft= Ft + pow(2,2-i);
 8013f00:	fd042783          	lw	a5,-48(s0)
 8013f04:	d2178453          	fcvt.d.wu	fs0,a5
 8013f08:	4709                	li	a4,2
 8013f0a:	fcc42783          	lw	a5,-52(s0)
 8013f0e:	40f707b3          	sub	a5,a4,a5
 8013f12:	d2078753          	fcvt.d.w	fa4,a5
 8013f16:	7f01b787          	fld	fa5,2032(gp) # 8118e10 <__global_pointer$+0x7f0>
 8013f1a:	22e705d3          	fmv.d	fa1,fa4
 8013f1e:	22f78553          	fmv.d	fa0,fa5
 8013f22:	12c010ef          	jal	ra,801504e <pow>
 8013f26:	22a507d3          	fmv.d	fa5,fa0
 8013f2a:	02f477d3          	fadd.d	fa5,fs0,fa5
 8013f2e:	c21797d3          	fcvt.wu.d	a5,fa5,rtz
 8013f32:	fcf42823          	sw	a5,-48(s0)
			}
		}
			write_thmts_rf_reg(47,REG47 | ((Ct << 18) | (Ft << 14)));
 8013f36:	fd442783          	lw	a5,-44(s0)
 8013f3a:	01279713          	slli	a4,a5,0x12
 8013f3e:	fd042783          	lw	a5,-48(s0)
 8013f42:	07ba                	slli	a5,a5,0xe
 8013f44:	8f5d                	or	a4,a4,a5
 8013f46:	fc042783          	lw	a5,-64(s0)
 8013f4a:	8fd9                	or	a5,a5,a4
 8013f4c:	85be                	mv	a1,a5
 8013f4e:	02f00513          	li	a0,47
 8013f52:	b67fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X070000);
 8013f56:	000705b7          	lui	a1,0x70
 8013f5a:	02e00513          	li	a0,46
 8013f5e:	b5bfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X050000);
 8013f62:	000505b7          	lui	a1,0x50
 8013f66:	02e00513          	li	a0,46
 8013f6a:	b4ffe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X070000);
 8013f6e:	000705b7          	lui	a1,0x70
 8013f72:	02e00513          	li	a0,46
 8013f76:	b43fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

			write_thmts_rf_reg(46,0X074000);
 8013f7a:	000745b7          	lui	a1,0x74
 8013f7e:	02e00513          	li	a0,46
 8013f82:	b37fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X054000);
 8013f86:	000545b7          	lui	a1,0x54
 8013f8a:	02e00513          	li	a0,46
 8013f8e:	b2bfe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
			write_thmts_rf_reg(46,0X074000);
 8013f92:	000745b7          	lui	a1,0x74
 8013f96:	02e00513          	li	a0,46
 8013f9a:	b1ffe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

			thmts_sleep_us(200);
 8013f9e:	0c800513          	li	a0,200
 8013fa2:	2109                	jal	80143a4 <thmts_sleep_us>
      VCO_R32FT  = (read_thmts_rf_reg(49)&0X003C00) >> 10;
 8013fa4:	03100513          	li	a0,49
 8013fa8:	b91fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013fac:	87aa                	mv	a5,a0
 8013fae:	83a9                	srli	a5,a5,0xa
 8013fb0:	8bbd                	andi	a5,a5,15
 8013fb2:	faf42223          	sw	a5,-92(s0)
			////uart_save(0xA2,tmep_n++,VCO_R32FT);
			thmts_sleep_us(200);
 8013fb6:	0c800513          	li	a0,200
 8013fba:	26ed                	jal	80143a4 <thmts_sleep_us>
			VCO_CntFT  = read_thmts_rf_reg(50)&0X003FFF;
 8013fbc:	03200513          	li	a0,50
 8013fc0:	b79fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8013fc4:	872a                	mv	a4,a0
 8013fc6:	6791                	lui	a5,0x4
 8013fc8:	17fd                	addi	a5,a5,-1
 8013fca:	8ff9                	and	a5,a5,a4
 8013fcc:	fcf42c23          	sw	a5,-40(s0)
	for (i=0; i<4;i++)
 8013fd0:	fcc42783          	lw	a5,-52(s0)
 8013fd4:	0785                	addi	a5,a5,1
 8013fd6:	fcf42623          	sw	a5,-52(s0)
 8013fda:	fcc42703          	lw	a4,-52(s0)
 8013fde:	478d                	li	a5,3
 8013fe0:	cce7dce3          	bge	a5,a4,8013cb8 <config_thmts_rf_clkpll_mfc+0x5da>
		//	//uart_save(0xA3,tmep_n++,VCO_CntFT);
	 }
  }
	write_thmts_rf_reg(48,0X6E0588);			//
 8013fe4:	006e07b7          	lui	a5,0x6e0
 8013fe8:	58878593          	addi	a1,a5,1416 # 6e0588 <__HEAP_SIZE+0x6dfd88>
 8013fec:	03000513          	li	a0,48
 8013ff0:	ac9fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>

	thmts_sleep_us(2000);
 8013ff4:	7d000513          	li	a0,2000
 8013ff8:	2675                	jal	80143a4 <thmts_sleep_us>

	write_thmts_rf_reg(55,0X80001F);//
 8013ffa:	008007b7          	lui	a5,0x800
 8013ffe:	01f78593          	addi	a1,a5,31 # 80001f <__HEAP_SIZE+0x7ff81f>
 8014002:	03700513          	li	a0,55
 8014006:	ab3fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>
	thmts_sleep_us(2000);
 801400a:	7d000513          	li	a0,2000
 801400e:	2e59                	jal	80143a4 <thmts_sleep_us>

	uint32_t REG54;
	REG54 = read_thmts_rf_reg(54);
 8014010:	03600513          	li	a0,54
 8014014:	b25fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8014018:	faa42623          	sw	a0,-84(s0)
	write_thmts_rf_reg(54,(REG54 & 0xFFF7FF ));// bit1103G
 801401c:	fac42703          	lw	a4,-84(s0)
 8014020:	00fff7b7          	lui	a5,0xfff
 8014024:	7ff78793          	addi	a5,a5,2047 # fff7ff <__HEAP_SIZE+0xffefff>
 8014028:	8ff9                	and	a5,a5,a4
 801402a:	85be                	mv	a1,a5
 801402c:	03600513          	li	a0,54
 8014030:	a89fe0ef          	jal	ra,8012ab8 <write_thmts_rf_reg>


	SystemCoreClock = get_cpu_freq();
 8014034:	f55f20ef          	jal	ra,8006f88 <get_cpu_freq>
 8014038:	872a                	mv	a4,a0
 801403a:	80e1a623          	sw	a4,-2036(gp) # 8117e2c <SystemCoreClock>
	DebugUart_Config();
 801403e:	d99fb0ef          	jal	ra,800fdd6 <DebugUart_Config>

	printf("SystemCoreClock after clk pll is %d Hz \r\n", SystemCoreClock);
 8014042:	80c1a783          	lw	a5,-2036(gp) # 8117e2c <SystemCoreClock>
 8014046:	85be                	mv	a1,a5
 8014048:	78818513          	addi	a0,gp,1928 # 8118da8 <__global_pointer$+0x788>
 801404c:	6a0020ef          	jal	ra,80166ec <iprintf>


	printf("clk pll CT = %d , FT =%d \r\n" , Ct , Ft);
 8014050:	fd042603          	lw	a2,-48(s0)
 8014054:	fd442583          	lw	a1,-44(s0)
 8014058:	7b418513          	addi	a0,gp,1972 # 8118dd4 <__global_pointer$+0x7b4>
 801405c:	690020ef          	jal	ra,80166ec <iprintf>
	printf("config clk pll mfc regs OK\r\n");
 8014060:	7d018513          	addi	a0,gp,2000 # 8118df0 <__global_pointer$+0x7d0>
 8014064:	79c020ef          	jal	ra,8016800 <puts>





}
 8014068:	0001                	nop
 801406a:	50b6                	lw	ra,108(sp)
 801406c:	5426                	lw	s0,104(sp)
 801406e:	2466                	fld	fs0,88(sp)
 8014070:	6165                	addi	sp,sp,112
 8014072:	8082                	ret

08014074 <config_thmts_rf_dac>:
//config dac0bit12
// DAC3G3G124.8M
// 0bit1238.4M124.8M
// 1  0
uint32_t config_thmts_rf_dac()
{
 8014074:	1101                	addi	sp,sp,-32
 8014076:	ce06                	sw	ra,28(sp)
 8014078:	cc22                	sw	s0,24(sp)
 801407a:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_dac) / sizeof(THMTS_RfRegConfig_t);
 801407c:	47cd                	li	a5,19
 801407e:	fef42423          	sw	a5,-24(s0)
	config_thmts_rf_regs(regconfig_dac, num);
 8014082:	fe842583          	lw	a1,-24(s0)
 8014086:	081137b7          	lui	a5,0x8113
 801408a:	3cc78513          	addi	a0,a5,972 # 81133cc <regconfig_dac>
 801408e:	b87fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>

    for (uint16_t j=0; j<20000; j++);
 8014092:	fe041723          	sh	zero,-18(s0)
 8014096:	a031                	j	80140a2 <config_thmts_rf_dac+0x2e>
 8014098:	fee45783          	lhu	a5,-18(s0)
 801409c:	0785                	addi	a5,a5,1
 801409e:	fef41723          	sh	a5,-18(s0)
 80140a2:	fee45703          	lhu	a4,-18(s0)
 80140a6:	6795                	lui	a5,0x5
 80140a8:	e1f78793          	addi	a5,a5,-481 # 4e1f <__HEAP_SIZE+0x461f>
 80140ac:	fee7f6e3          	bgeu	a5,a4,8014098 <config_thmts_rf_dac+0x24>
    uint32_t read_reg = read_thmts_rf_reg(0x00);
 80140b0:	4501                	li	a0,0
 80140b2:	a87fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 80140b6:	fea42223          	sw	a0,-28(s0)
    uint32_t dac_div_lock_flag = (read_reg>>12)&(0x00000001);
 80140ba:	fe442783          	lw	a5,-28(s0)
 80140be:	83b1                	srli	a5,a5,0xc
 80140c0:	8b85                	andi	a5,a5,1
 80140c2:	fef42023          	sw	a5,-32(s0)
	return dac_div_lock_flag;
 80140c6:	fe042783          	lw	a5,-32(s0)
}
 80140ca:	853e                	mv	a0,a5
 80140cc:	40f2                	lw	ra,28(sp)
 80140ce:	4462                	lw	s0,24(sp)
 80140d0:	6105                	addi	sp,sp,32
 80140d2:	8082                	ret

080140d4 <config_thmts_rf_da2lpf>:

void config_thmts_rf_da2lpf()
{
 80140d4:	1101                	addi	sp,sp,-32
 80140d6:	ce06                	sw	ra,28(sp)
 80140d8:	cc22                	sw	s0,24(sp)
 80140da:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_da2lpf) / sizeof(THMTS_RfRegConfig_t);
 80140dc:	4785                	li	a5,1
 80140de:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_da2lpf, num);
 80140e2:	fec42583          	lw	a1,-20(s0)
 80140e6:	081187b7          	lui	a5,0x8118
 80140ea:	d9c78513          	addi	a0,a5,-612 # 8117d9c <regconfig_da2lpf>
 80140ee:	b27fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 80140f2:	0001                	nop
}
 80140f4:	40f2                	lw	ra,28(sp)
 80140f6:	4462                	lw	s0,24(sp)
 80140f8:	6105                	addi	sp,sp,32
 80140fa:	8082                	ret

080140fc <config_thmts_rf_tx>:
	config_thmts_rf_regs(regconfig_da2pad, num);
	return;
}

void config_thmts_rf_tx()
{
 80140fc:	1101                	addi	sp,sp,-32
 80140fe:	ce06                	sw	ra,28(sp)
 8014100:	cc22                	sw	s0,24(sp)
 8014102:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_tx) / sizeof(THMTS_RfRegConfig_t);
 8014104:	4789                	li	a5,2
 8014106:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_tx, num);
 801410a:	fec42583          	lw	a1,-20(s0)
 801410e:	081147b7          	lui	a5,0x8114
 8014112:	f3c78513          	addi	a0,a5,-196 # 8113f3c <regconfig_tx>
 8014116:	afffe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 801411a:	0001                	nop
}
 801411c:	40f2                	lw	ra,28(sp)
 801411e:	4462                	lw	s0,24(sp)
 8014120:	6105                	addi	sp,sp,32
 8014122:	8082                	ret

08014124 <config_thmts_rf_adc0>:
	config_thmts_rf_regs(regconfig_tx_pd, 1);
}


void config_thmts_rf_adc0()
{
 8014124:	1101                	addi	sp,sp,-32
 8014126:	ce06                	sw	ra,28(sp)
 8014128:	cc22                	sw	s0,24(sp)
 801412a:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc0) / sizeof(THMTS_RfRegConfig_t);
 801412c:	02900793          	li	a5,41
 8014130:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc0, num);
 8014134:	fec42583          	lw	a1,-20(s0)
 8014138:	081137b7          	lui	a5,0x8113
 801413c:	4fc78513          	addi	a0,a5,1276 # 81134fc <regconfig_adc0>
 8014140:	ad5fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 8014144:	0001                	nop
}
 8014146:	40f2                	lw	ra,28(sp)
 8014148:	4462                	lw	s0,24(sp)
 801414a:	6105                	addi	sp,sp,32
 801414c:	8082                	ret

0801414e <config_thmts_rf_adc1>:


void config_thmts_rf_adc1()
{
 801414e:	1101                	addi	sp,sp,-32
 8014150:	ce06                	sw	ra,28(sp)
 8014152:	cc22                	sw	s0,24(sp)
 8014154:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc1) / sizeof(THMTS_RfRegConfig_t);
 8014156:	02900793          	li	a5,41
 801415a:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc1, num);
 801415e:	fec42583          	lw	a1,-20(s0)
 8014162:	081137b7          	lui	a5,0x8113
 8014166:	78c78513          	addi	a0,a5,1932 # 811378c <regconfig_adc1>
 801416a:	aabfe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 801416e:	0001                	nop
}
 8014170:	40f2                	lw	ra,28(sp)
 8014172:	4462                	lw	s0,24(sp)
 8014174:	6105                	addi	sp,sp,32
 8014176:	8082                	ret

08014178 <config_thmts_rf_adc2>:


void config_thmts_rf_adc2()
{
 8014178:	1101                	addi	sp,sp,-32
 801417a:	ce06                	sw	ra,28(sp)
 801417c:	cc22                	sw	s0,24(sp)
 801417e:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc2) / sizeof(THMTS_RfRegConfig_t);
 8014180:	02900793          	li	a5,41
 8014184:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc2, num);
 8014188:	fec42583          	lw	a1,-20(s0)
 801418c:	081147b7          	lui	a5,0x8114
 8014190:	a1c78513          	addi	a0,a5,-1508 # 8113a1c <regconfig_adc2>
 8014194:	a81fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 8014198:	0001                	nop
}
 801419a:	40f2                	lw	ra,28(sp)
 801419c:	4462                	lw	s0,24(sp)
 801419e:	6105                	addi	sp,sp,32
 80141a0:	8082                	ret

080141a2 <config_thmts_rf_adc3>:

void config_thmts_rf_adc3()
{
 80141a2:	1101                	addi	sp,sp,-32
 80141a4:	ce06                	sw	ra,28(sp)
 80141a6:	cc22                	sw	s0,24(sp)
 80141a8:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_adc3) / sizeof(THMTS_RfRegConfig_t);
 80141aa:	02900793          	li	a5,41
 80141ae:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_adc3, num);
 80141b2:	fec42583          	lw	a1,-20(s0)
 80141b6:	081147b7          	lui	a5,0x8114
 80141ba:	cac78513          	addi	a0,a5,-852 # 8113cac <regconfig_adc3>
 80141be:	a57fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 80141c2:	0001                	nop
}
 80141c4:	40f2                	lw	ra,28(sp)
 80141c6:	4462                	lw	s0,24(sp)
 80141c8:	6105                	addi	sp,sp,32
 80141ca:	8082                	ret

080141cc <config_thmts_rf_lpf2ad>:

void config_thmts_rf_lpf2ad()
{
 80141cc:	1101                	addi	sp,sp,-32
 80141ce:	ce06                	sw	ra,28(sp)
 80141d0:	cc22                	sw	s0,24(sp)
 80141d2:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_lpf2ad) / sizeof(THMTS_RfRegConfig_t);
 80141d4:	4785                	li	a5,1
 80141d6:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_lpf2ad, num);
 80141da:	fec42583          	lw	a1,-20(s0)
 80141de:	081187b7          	lui	a5,0x8118
 80141e2:	dac78513          	addi	a0,a5,-596 # 8117dac <regconfig_lpf2ad>
 80141e6:	a2ffe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 80141ea:	0001                	nop
}
 80141ec:	40f2                	lw	ra,28(sp)
 80141ee:	4462                	lw	s0,24(sp)
 80141f0:	6105                	addi	sp,sp,32
 80141f2:	8082                	ret

080141f4 <config_thmts_rf_rx0>:
	config_thmts_rf_regs(regconfig_pad2ad, num);
	return;
}

void config_thmts_rf_rx0()
{
 80141f4:	1101                	addi	sp,sp,-32
 80141f6:	ce06                	sw	ra,28(sp)
 80141f8:	cc22                	sw	s0,24(sp)
 80141fa:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx0) / sizeof(THMTS_RfRegConfig_t);
 80141fc:	0f700793          	li	a5,247
 8014200:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx0, num);
 8014204:	fec42583          	lw	a1,-20(s0)
 8014208:	081147b7          	lui	a5,0x8114
 801420c:	f5c78513          	addi	a0,a5,-164 # 8113f5c <regconfig_rx0>
 8014210:	a05fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 8014214:	0001                	nop
}
 8014216:	40f2                	lw	ra,28(sp)
 8014218:	4462                	lw	s0,24(sp)
 801421a:	6105                	addi	sp,sp,32
 801421c:	8082                	ret

0801421e <config_thmts_rf_rx1>:


void config_thmts_rf_rx1()
{
 801421e:	1101                	addi	sp,sp,-32
 8014220:	ce06                	sw	ra,28(sp)
 8014222:	cc22                	sw	s0,24(sp)
 8014224:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx1) / sizeof(THMTS_RfRegConfig_t);
 8014226:	0f700793          	li	a5,247
 801422a:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx1, num);
 801422e:	fec42583          	lw	a1,-20(s0)
 8014232:	081157b7          	lui	a5,0x8115
 8014236:	ecc78513          	addi	a0,a5,-308 # 8114ecc <regconfig_rx1>
 801423a:	9dbfe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 801423e:	0001                	nop
}
 8014240:	40f2                	lw	ra,28(sp)
 8014242:	4462                	lw	s0,24(sp)
 8014244:	6105                	addi	sp,sp,32
 8014246:	8082                	ret

08014248 <config_thmts_rf_rx2>:


void config_thmts_rf_rx2()
{
 8014248:	1101                	addi	sp,sp,-32
 801424a:	ce06                	sw	ra,28(sp)
 801424c:	cc22                	sw	s0,24(sp)
 801424e:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx2) / sizeof(THMTS_RfRegConfig_t);
 8014250:	0f700793          	li	a5,247
 8014254:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx2, num);
 8014258:	fec42583          	lw	a1,-20(s0)
 801425c:	081167b7          	lui	a5,0x8116
 8014260:	e3c78513          	addi	a0,a5,-452 # 8115e3c <regconfig_rx2>
 8014264:	9b1fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 8014268:	0001                	nop
}
 801426a:	40f2                	lw	ra,28(sp)
 801426c:	4462                	lw	s0,24(sp)
 801426e:	6105                	addi	sp,sp,32
 8014270:	8082                	ret

08014272 <config_thmts_rf_rx3>:



void config_thmts_rf_rx3()
{
 8014272:	1101                	addi	sp,sp,-32
 8014274:	ce06                	sw	ra,28(sp)
 8014276:	cc22                	sw	s0,24(sp)
 8014278:	1000                	addi	s0,sp,32
	uint32_t num = sizeof(regconfig_rx3) / sizeof(THMTS_RfRegConfig_t);
 801427a:	0f700793          	li	a5,247
 801427e:	fef42623          	sw	a5,-20(s0)
	config_thmts_rf_regs(regconfig_rx3, num);
 8014282:	fec42583          	lw	a1,-20(s0)
 8014286:	081177b7          	lui	a5,0x8117
 801428a:	dac78513          	addi	a0,a5,-596 # 8116dac <regconfig_rx3>
 801428e:	987fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 8014292:	0001                	nop
}
 8014294:	40f2                	lw	ra,28(sp)
 8014296:	4462                	lw	s0,24(sp)
 8014298:	6105                	addi	sp,sp,32
 801429a:	8082                	ret

0801429c <config_thmts_rf_dagc_enable>:

void config_thmts_rf_dagc_enable(uint8_t enable)
{
 801429c:	1101                	addi	sp,sp,-32
 801429e:	ce06                	sw	ra,28(sp)
 80142a0:	cc22                	sw	s0,24(sp)
 80142a2:	1000                	addi	s0,sp,32
 80142a4:	87aa                	mv	a5,a0
 80142a6:	fef407a3          	sb	a5,-17(s0)
	if(enable == 1)
 80142aa:	fef44703          	lbu	a4,-17(s0)
 80142ae:	4785                	li	a5,1
 80142b0:	00f71a63          	bne	a4,a5,80142c4 <config_thmts_rf_dagc_enable+0x28>
		config_thmts_rf_regs(regconfig_dagc_enable, 1);
 80142b4:	4585                	li	a1,1
 80142b6:	081187b7          	lui	a5,0x8118
 80142ba:	d1c78513          	addi	a0,a5,-740 # 8117d1c <regconfig_dagc_enable>
 80142be:	957fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	else
		config_thmts_rf_regs(regconfig_dagc_disable, 1);

	return;
 80142c2:	a809                	j	80142d4 <config_thmts_rf_dagc_enable+0x38>
		config_thmts_rf_regs(regconfig_dagc_disable, 1);
 80142c4:	4585                	li	a1,1
 80142c6:	081187b7          	lui	a5,0x8118
 80142ca:	d2c78513          	addi	a0,a5,-724 # 8117d2c <regconfig_dagc_disable>
 80142ce:	947fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 80142d2:	0001                	nop
}
 80142d4:	40f2                	lw	ra,28(sp)
 80142d6:	4462                	lw	s0,24(sp)
 80142d8:	6105                	addi	sp,sp,32
 80142da:	8082                	ret

080142dc <config_thmts_rf_trsw_enable>:

	return;
}

void config_thmts_rf_trsw_enable(uint8_t enable)
{
 80142dc:	1101                	addi	sp,sp,-32
 80142de:	ce06                	sw	ra,28(sp)
 80142e0:	cc22                	sw	s0,24(sp)
 80142e2:	1000                	addi	s0,sp,32
 80142e4:	87aa                	mv	a5,a0
 80142e6:	fef407a3          	sb	a5,-17(s0)
	if(enable == 1)
 80142ea:	fef44703          	lbu	a4,-17(s0)
 80142ee:	4785                	li	a5,1
 80142f0:	00f71a63          	bne	a4,a5,8014304 <config_thmts_rf_trsw_enable+0x28>
		config_thmts_rf_regs(regconfig_trsw_enable, 1);
 80142f4:	4585                	li	a1,1
 80142f6:	081187b7          	lui	a5,0x8118
 80142fa:	d3c78513          	addi	a0,a5,-708 # 8117d3c <regconfig_trsw_enable>
 80142fe:	917fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	else
		config_thmts_rf_regs(regconfig_trsw_disable, 1);

	return;
 8014302:	a809                	j	8014314 <config_thmts_rf_trsw_enable+0x38>
		config_thmts_rf_regs(regconfig_trsw_disable, 1);
 8014304:	4585                	li	a1,1
 8014306:	081187b7          	lui	a5,0x8118
 801430a:	d4c78513          	addi	a0,a5,-692 # 8117d4c <regconfig_trsw_disable>
 801430e:	907fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
	return;
 8014312:	0001                	nop
}
 8014314:	40f2                	lw	ra,28(sp)
 8014316:	4462                	lw	s0,24(sp)
 8014318:	6105                	addi	sp,sp,32
 801431a:	8082                	ret

0801431c <config_thmts_rf_clkmode>:
 * @param div2_en : output clk frequency divided by 2 0x00[10].
 * @param hi_freq_clk_en : if 1 output clk frequency is 249.6, if 0 output clk frequency is 38.4 0x00[11].
 */

void config_thmts_rf_clkmode( uint8_t div2_en, uint8_t hi_freq_clk_en)
{
 801431c:	7179                	addi	sp,sp,-48
 801431e:	d606                	sw	ra,44(sp)
 8014320:	d422                	sw	s0,40(sp)
 8014322:	1800                	addi	s0,sp,48
 8014324:	87aa                	mv	a5,a0
 8014326:	872e                	mv	a4,a1
 8014328:	fcf40fa3          	sb	a5,-33(s0)
 801432c:	87ba                	mv	a5,a4
 801432e:	fcf40f23          	sb	a5,-34(s0)

    if( hi_freq_clk_en )
 8014332:	fde44783          	lbu	a5,-34(s0)
 8014336:	cf89                	beqz	a5,8014350 <config_thmts_rf_clkmode+0x34>
    {
        uint32_t num = sizeof(regconfig_clk_enable) / sizeof(THMTS_RfRegConfig_t);
 8014338:	4785                	li	a5,1
 801433a:	fef42423          	sw	a5,-24(s0)
        config_thmts_rf_regs(regconfig_clk_enable, num);
 801433e:	fe842583          	lw	a1,-24(s0)
 8014342:	081187b7          	lui	a5,0x8118
 8014346:	d5c78513          	addi	a0,a5,-676 # 8117d5c <regconfig_clk_enable>
 801434a:	8cbfe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
 801434e:	a821                	j	8014366 <config_thmts_rf_clkmode+0x4a>
    }
    else
    {
        uint32_t num = sizeof(regconfig_clk_disable) / sizeof(THMTS_RfRegConfig_t);
 8014350:	4785                	li	a5,1
 8014352:	fef42623          	sw	a5,-20(s0)
        config_thmts_rf_regs(regconfig_clk_disable, num);
 8014356:	fec42583          	lw	a1,-20(s0)
 801435a:	081187b7          	lui	a5,0x8118
 801435e:	d6c78513          	addi	a0,a5,-660 # 8117d6c <regconfig_clk_disable>
 8014362:	8b3fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
    }

    if( div2_en )
 8014366:	fdf44783          	lbu	a5,-33(s0)
 801436a:	cf89                	beqz	a5,8014384 <config_thmts_rf_clkmode+0x68>
    {
        uint32_t num = sizeof(regconfig_clk_div_enable) / sizeof(THMTS_RfRegConfig_t);
 801436c:	4785                	li	a5,1
 801436e:	fef42023          	sw	a5,-32(s0)
        config_thmts_rf_regs(regconfig_clk_div_enable, num);
 8014372:	fe042583          	lw	a1,-32(s0)
 8014376:	081187b7          	lui	a5,0x8118
 801437a:	d7c78513          	addi	a0,a5,-644 # 8117d7c <regconfig_clk_div_enable>
 801437e:	897fe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
    {
        uint32_t num = sizeof(regconfig_clk_div_disable) / sizeof(THMTS_RfRegConfig_t);
        config_thmts_rf_regs(regconfig_clk_div_disable, num);
    }

    return;
 8014382:	a829                	j	801439c <config_thmts_rf_clkmode+0x80>
        uint32_t num = sizeof(regconfig_clk_div_disable) / sizeof(THMTS_RfRegConfig_t);
 8014384:	4785                	li	a5,1
 8014386:	fef42223          	sw	a5,-28(s0)
        config_thmts_rf_regs(regconfig_clk_div_disable, num);
 801438a:	fe442583          	lw	a1,-28(s0)
 801438e:	081187b7          	lui	a5,0x8118
 8014392:	d8c78513          	addi	a0,a5,-628 # 8117d8c <regconfig_clk_div_disable>
 8014396:	87ffe0ef          	jal	ra,8012c14 <config_thmts_rf_regs>
    return;
 801439a:	0001                	nop
}
 801439c:	50b2                	lw	ra,44(sp)
 801439e:	5422                	lw	s0,40(sp)
 80143a0:	6145                	addi	sp,sp,48
 80143a2:	8082                	ret

080143a4 <thmts_sleep_us>:


void thmts_sleep_us(uint32_t us)
{
 80143a4:	7179                	addi	sp,sp,-48
 80143a6:	d622                	sw	s0,44(sp)
 80143a8:	1800                	addi	s0,sp,48
 80143aa:	fca42e23          	sw	a0,-36(s0)
	for( uint32_t i = 0; i < 38 * us; i++ );
 80143ae:	fe042623          	sw	zero,-20(s0)
 80143b2:	a031                	j	80143be <thmts_sleep_us+0x1a>
 80143b4:	fec42783          	lw	a5,-20(s0)
 80143b8:	0785                	addi	a5,a5,1
 80143ba:	fef42623          	sw	a5,-20(s0)
 80143be:	fdc42703          	lw	a4,-36(s0)
 80143c2:	02600793          	li	a5,38
 80143c6:	02f707b3          	mul	a5,a4,a5
 80143ca:	fec42703          	lw	a4,-20(s0)
 80143ce:	fef763e3          	bltu	a4,a5,80143b4 <thmts_sleep_us+0x10>
}
 80143d2:	0001                	nop
 80143d4:	0001                	nop
 80143d6:	5432                	lw	s0,44(sp)
 80143d8:	6145                	addi	sp,sp,48
 80143da:	8082                	ret

080143dc <config_thmts_rf_pll_mfc>:



void config_thmts_rf_pll_mfc()
{
 80143dc:	1101                	addi	sp,sp,-32
 80143de:	ce06                	sw	ra,28(sp)
 80143e0:	cc22                	sw	s0,24(sp)
 80143e2:	1000                	addi	s0,sp,32
	//
	config_thmts_pll_init_mfc();
 80143e4:	8cffe0ef          	jal	ra,8012cb2 <config_thmts_pll_init_mfc>


	uint32_t lo_lock_flag = 0;
 80143e8:	fe042623          	sw	zero,-20(s0)
	// LO
	while(lo_lock_flag == 0)
 80143ec:	a00d                	j	801440e <config_thmts_rf_pll_mfc+0x32>
	{
		config_thmts_rf_lopll_mfc(208);
 80143ee:	0d000513          	li	a0,208
 80143f2:	c17fe0ef          	jal	ra,8013008 <config_thmts_rf_lopll_mfc>
		thmts_sleep_us(2000);
 80143f6:	7d000513          	li	a0,2000
 80143fa:	fabff0ef          	jal	ra,80143a4 <thmts_sleep_us>
		lo_lock_flag = read_thmts_rf_reg(0x20) & 0x00000001;
 80143fe:	02000513          	li	a0,32
 8014402:	f36fe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8014406:	87aa                	mv	a5,a0
 8014408:	8b85                	andi	a5,a5,1
 801440a:	fef42623          	sw	a5,-20(s0)
	while(lo_lock_flag == 0)
 801440e:	fec42783          	lw	a5,-20(s0)
 8014412:	dff1                	beqz	a5,80143ee <config_thmts_rf_pll_mfc+0x12>
	}


	uint32_t clk_lock_flag = 0;
 8014414:	fe042423          	sw	zero,-24(s0)
	// PLL
	while(clk_lock_flag == 0)
 8014418:	a00d                	j	801443a <config_thmts_rf_pll_mfc+0x5e>
	{
		config_thmts_rf_clkpll_mfc(156);
 801441a:	09c00513          	li	a0,156
 801441e:	ac0ff0ef          	jal	ra,80136de <config_thmts_rf_clkpll_mfc>
		thmts_sleep_us(2000);
 8014422:	7d000513          	li	a0,2000
 8014426:	f7fff0ef          	jal	ra,80143a4 <thmts_sleep_us>
		clk_lock_flag = read_thmts_rf_reg(0x31) & 0x00000001;
 801442a:	03100513          	li	a0,49
 801442e:	f0afe0ef          	jal	ra,8012b38 <read_thmts_rf_reg>
 8014432:	87aa                	mv	a5,a0
 8014434:	8b85                	andi	a5,a5,1
 8014436:	fef42423          	sw	a5,-24(s0)
	while(clk_lock_flag == 0)
 801443a:	fe842783          	lw	a5,-24(s0)
 801443e:	dff1                	beqz	a5,801441a <config_thmts_rf_pll_mfc+0x3e>
	}



    // config tx channel
    uint32_t dac_div_clk_valid = 0;
 8014440:	fe042223          	sw	zero,-28(s0)

	  dac_div_clk_valid = config_thmts_rf_dac();
 8014444:	c31ff0ef          	jal	ra,8014074 <config_thmts_rf_dac>
 8014448:	fea42223          	sw	a0,-28(s0)

//	  //124.8MHz
//    // Switch riscv clock freq to 124.8MHz
//    config_thmts_rf_clkmode(0, 1);
}
 801444c:	0001                	nop
 801444e:	40f2                	lw	ra,28(sp)
 8014450:	4462                	lw	s0,24(sp)
 8014452:	6105                	addi	sp,sp,32
 8014454:	8082                	ret

08014456 <config_thmts_rf_allinone>:




void config_thmts_rf_allinone(uint32_t rx_num)
{
 8014456:	1101                	addi	sp,sp,-32
 8014458:	ce06                	sw	ra,28(sp)
 801445a:	cc22                	sw	s0,24(sp)
 801445c:	1000                	addi	s0,sp,32
 801445e:	fea42623          	sw	a0,-20(s0)
	uint32_t i;



    config_thmts_rf_tx();
 8014462:	c9bff0ef          	jal	ra,80140fc <config_thmts_rf_tx>
    config_thmts_rf_da2lpf();
 8014466:	c6fff0ef          	jal	ra,80140d4 <config_thmts_rf_da2lpf>

    // config rx channel
    config_thmts_rf_rx0();
 801446a:	d8bff0ef          	jal	ra,80141f4 <config_thmts_rf_rx0>
    config_thmts_rf_adc0();
 801446e:	cb7ff0ef          	jal	ra,8014124 <config_thmts_rf_adc0>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 8014472:	d5bff0ef          	jal	ra,80141cc <config_thmts_rf_lpf2ad>

#ifdef AD_PAD_MODE
    config_thmts_rf_lpf2pad_and_lpf2ad();
#endif

    if (rx_num >= 2)
 8014476:	fec42703          	lw	a4,-20(s0)
 801447a:	4785                	li	a5,1
 801447c:	00e7f863          	bgeu	a5,a4,801448c <config_thmts_rf_allinone+0x36>
    {
    	config_thmts_rf_rx1();
 8014480:	d9fff0ef          	jal	ra,801421e <config_thmts_rf_rx1>
    	config_thmts_rf_adc1();
 8014484:	ccbff0ef          	jal	ra,801414e <config_thmts_rf_adc1>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 8014488:	d45ff0ef          	jal	ra,80141cc <config_thmts_rf_lpf2ad>
#ifdef AD_PAD_MODE
    config_thmts_rf_lpf2pad_and_lpf2ad();
#endif
    }

    if (rx_num >=3)
 801448c:	fec42703          	lw	a4,-20(s0)
 8014490:	4789                	li	a5,2
 8014492:	00e7f863          	bgeu	a5,a4,80144a2 <config_thmts_rf_allinone+0x4c>
    {
    	config_thmts_rf_rx2();
 8014496:	db3ff0ef          	jal	ra,8014248 <config_thmts_rf_rx2>
    	config_thmts_rf_adc2();
 801449a:	cdfff0ef          	jal	ra,8014178 <config_thmts_rf_adc2>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 801449e:	d2fff0ef          	jal	ra,80141cc <config_thmts_rf_lpf2ad>
#ifdef AD_PAD_MODE
    config_thmts_rf_lpf2pad_and_lpf2ad();
#endif
    }

    if (rx_num == 4)
 80144a2:	fec42703          	lw	a4,-20(s0)
 80144a6:	4791                	li	a5,4
 80144a8:	00f71863          	bne	a4,a5,80144b8 <config_thmts_rf_allinone+0x62>
    {
    	config_thmts_rf_rx3();
 80144ac:	dc7ff0ef          	jal	ra,8014272 <config_thmts_rf_rx3>
    	config_thmts_rf_adc3();
 80144b0:	cf3ff0ef          	jal	ra,80141a2 <config_thmts_rf_adc3>
#ifdef AD_MODE
    config_thmts_rf_lpf2ad();
 80144b4:	d19ff0ef          	jal	ra,80141cc <config_thmts_rf_lpf2ad>
#endif
    }


    // enable tx and rx sw
    config_thmts_rf_trsw_enable(1);
 80144b8:	4505                	li	a0,1
 80144ba:	e23ff0ef          	jal	ra,80142dc <config_thmts_rf_trsw_enable>

    // enable dagc
    config_thmts_rf_dagc_enable(1);
 80144be:	4505                	li	a0,1
 80144c0:	dddff0ef          	jal	ra,801429c <config_thmts_rf_dagc_enable>


//    // Switch riscv clock freq to 124.8MHz
//    config_thmts_rf_clkmode(0, 1);

    return;
 80144c4:	0001                	nop
}
 80144c6:	40f2                	lw	ra,28(sp)
 80144c8:	4462                	lw	s0,24(sp)
 80144ca:	6105                	addi	sp,sp,32
 80144cc:	8082                	ret

080144ce <crc_crc32>:
    0x54de5729, 0x23d967bf, 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94,
    0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d
};

uint32_t crc_crc32(uint32_t crc, const uint8_t *buf, uint32_t size)
{
 80144ce:	7179                	addi	sp,sp,-48
 80144d0:	d622                	sw	s0,44(sp)
 80144d2:	1800                	addi	s0,sp,48
 80144d4:	fca42e23          	sw	a0,-36(s0)
 80144d8:	fcb42c23          	sw	a1,-40(s0)
 80144dc:	fcc42a23          	sw	a2,-44(s0)
    for (uint32_t i=0; i<size; i++) {
 80144e0:	fe042623          	sw	zero,-20(s0)
 80144e4:	a081                	j	8014524 <crc_crc32+0x56>
        crc = crc32_tab[(crc ^ buf[i]) & 0xff] ^ (crc >> 8);
 80144e6:	fd842703          	lw	a4,-40(s0)
 80144ea:	fec42783          	lw	a5,-20(s0)
 80144ee:	97ba                	add	a5,a5,a4
 80144f0:	0007c783          	lbu	a5,0(a5)
 80144f4:	873e                	mv	a4,a5
 80144f6:	fdc42783          	lw	a5,-36(s0)
 80144fa:	8fb9                	xor	a5,a5,a4
 80144fc:	0ff7f793          	zext.b	a5,a5
 8014500:	08119737          	lui	a4,0x8119
 8014504:	e1870713          	addi	a4,a4,-488 # 8118e18 <crc32_tab>
 8014508:	078a                	slli	a5,a5,0x2
 801450a:	97ba                	add	a5,a5,a4
 801450c:	4398                	lw	a4,0(a5)
 801450e:	fdc42783          	lw	a5,-36(s0)
 8014512:	83a1                	srli	a5,a5,0x8
 8014514:	8fb9                	xor	a5,a5,a4
 8014516:	fcf42e23          	sw	a5,-36(s0)
    for (uint32_t i=0; i<size; i++) {
 801451a:	fec42783          	lw	a5,-20(s0)
 801451e:	0785                	addi	a5,a5,1
 8014520:	fef42623          	sw	a5,-20(s0)
 8014524:	fec42703          	lw	a4,-20(s0)
 8014528:	fd442783          	lw	a5,-44(s0)
 801452c:	faf76de3          	bltu	a4,a5,80144e6 <crc_crc32+0x18>
    }

    return crc;
 8014530:	fdc42783          	lw	a5,-36(s0)
}
 8014534:	853e                	mv	a0,a5
 8014536:	5432                	lw	s0,44(sp)
 8014538:	6145                	addi	sp,sp,48
 801453a:	8082                	ret

0801453c <SPI_ReadWriteByte16>:

/**
 * SPI
 */
uint16_t SPI_ReadWriteByte16(uint16_t cmd)
{
 801453c:	1101                	addi	sp,sp,-32
 801453e:	ce06                	sw	ra,28(sp)
 8014540:	cc22                	sw	s0,24(sp)
 8014542:	1000                	addi	s0,sp,32
 8014544:	87aa                	mv	a5,a0
 8014546:	fef41723          	sh	a5,-18(s0)

    while(SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_TX_FULL)){}
 801454a:	0001                	nop
 801454c:	45c1                	li	a1,16
 801454e:	18004537          	lui	a0,0x18004
 8014552:	e2df10ef          	jal	ra,800637e <QSPI_GetFlag>
 8014556:	872a                	mv	a4,a0
 8014558:	4785                	li	a5,1
 801455a:	fef709e3          	beq	a4,a5,801454c <SPI_ReadWriteByte16+0x10>
    QSPI2->TXDATA = cmd;
 801455e:	180047b7          	lui	a5,0x18004
 8014562:	fee45703          	lhu	a4,-18(s0)
 8014566:	c7b8                	sw	a4,72(a5)
    while (SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_BUSY)){}
 8014568:	0001                	nop
 801456a:	4585                	li	a1,1
 801456c:	18004537          	lui	a0,0x18004
 8014570:	e0ff10ef          	jal	ra,800637e <QSPI_GetFlag>
 8014574:	872a                	mv	a4,a0
 8014576:	4785                	li	a5,1
 8014578:	fef709e3          	beq	a4,a5,801456a <SPI_ReadWriteByte16+0x2e>
    while(SET == QSPI_GetFlag(QSPI2, QSPI_STATUS_RX_EMPTY)){}
 801457c:	0001                	nop
 801457e:	02000593          	li	a1,32
 8014582:	18004537          	lui	a0,0x18004
 8014586:	df9f10ef          	jal	ra,800637e <QSPI_GetFlag>
 801458a:	872a                	mv	a4,a0
 801458c:	4785                	li	a5,1
 801458e:	fef708e3          	beq	a4,a5,801457e <SPI_ReadWriteByte16+0x42>
    return (uint16_t)(QSPI2->RXDATA);
 8014592:	180047b7          	lui	a5,0x18004
 8014596:	47fc                	lw	a5,76(a5)
 8014598:	0807c7b3          	zext.h	a5,a5
}
 801459c:	853e                	mv	a0,a5
 801459e:	40f2                	lw	ra,28(sp)
 80145a0:	4462                	lw	s0,24(sp)
 80145a2:	6105                	addi	sp,sp,32
 80145a4:	8082                	ret

080145a6 <IMU_SPI_ReadReg>:

/**
 * SPI
 */
uint16_t IMU_SPI_ReadReg(uint16_t addr)
{
 80145a6:	1101                	addi	sp,sp,-32
 80145a8:	ce06                	sw	ra,28(sp)
 80145aa:	cc22                	sw	s0,24(sp)
 80145ac:	1000                	addi	s0,sp,32
 80145ae:	87aa                	mv	a5,a0
 80145b0:	fef41723          	sh	a5,-18(s0)
    SPI_ReadWriteByte16(addr);
 80145b4:	fee45783          	lhu	a5,-18(s0)
 80145b8:	853e                	mv	a0,a5
 80145ba:	f83ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
    SPI_ReadWriteByte16(DUMMY);
 80145be:	0ff00513          	li	a0,255
 80145c2:	f7bff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
    return SPI_ReadWriteByte16(DUMMY);
 80145c6:	0ff00513          	li	a0,255
 80145ca:	f73ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
 80145ce:	87aa                	mv	a5,a0
}
 80145d0:	853e                	mv	a0,a5
 80145d2:	40f2                	lw	ra,28(sp)
 80145d4:	4462                	lw	s0,24(sp)
 80145d6:	6105                	addi	sp,sp,32
 80145d8:	8082                	ret

080145da <IMU_Init>:
    rxdata = QSPI_ReceiveData(QSPI2);
    return (uint16_t)(rxdata);
}

void IMU_Init(void)
{
 80145da:	1141                	addi	sp,sp,-16
 80145dc:	c606                	sw	ra,12(sp)
 80145de:	c422                	sw	s0,8(sp)
 80145e0:	0800                	addi	s0,sp,16
    // CSIMU
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource5, 0);
 80145e2:	4601                	li	a2,0
 80145e4:	02000593          	li	a1,32
 80145e8:	18008537          	lui	a0,0x18008
 80145ec:	a72f10ef          	jal	ra,800585e <LGPIO_WriteBit>

    // 
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource7, 1);
 80145f0:	4605                	li	a2,1
 80145f2:	08000593          	li	a1,128
 80145f6:	18008537          	lui	a0,0x18008
 80145fa:	a64f10ef          	jal	ra,800585e <LGPIO_WriteBit>
    vTaskDelay(pdMS_TO_TICKS(100));
 80145fe:	4529                	li	a0,10
 8014600:	4581                	li	a1,0
 8014602:	cefee0ef          	jal	ra,80032f0 <vTaskDelay>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource7, 0);
 8014606:	4601                	li	a2,0
 8014608:	08000593          	li	a1,128
 801460c:	18008537          	lui	a0,0x18008
 8014610:	a4ef10ef          	jal	ra,800585e <LGPIO_WriteBit>
    vTaskDelay(pdMS_TO_TICKS(100));
 8014614:	4529                	li	a0,10
 8014616:	4581                	li	a1,0
 8014618:	cd9ee0ef          	jal	ra,80032f0 <vTaskDelay>
    LGPIO_WriteBit(LGPIO0, LGPIO_PinSource7, 1);
 801461c:	4605                	li	a2,1
 801461e:	08000593          	li	a1,128
 8014622:	18008537          	lui	a0,0x18008
 8014626:	a38f10ef          	jal	ra,800585e <LGPIO_WriteBit>
    vTaskDelay(pdMS_TO_TICKS(100)*30);  // IMU3sIMU
 801462a:	12c00513          	li	a0,300
 801462e:	4581                	li	a1,0
 8014630:	cc1ee0ef          	jal	ra,80032f0 <vTaskDelay>
}
 8014634:	0001                	nop
 8014636:	40b2                	lw	ra,12(sp)
 8014638:	4422                	lw	s0,8(sp)
 801463a:	0141                	addi	sp,sp,16
 801463c:	8082                	ret

0801463e <IMU_SPI_Init>:

void IMU_SPI_Init(void)
{
 801463e:	1101                	addi	sp,sp,-32
 8014640:	ce06                	sw	ra,28(sp)
 8014642:	cc22                	sw	s0,24(sp)
 8014644:	1000                	addi	s0,sp,32
    uint16_t filter_ctrl, imu_id[3], odr;

    SPI_ReadWriteByte16(0xFE01);//
 8014646:	67c1                	lui	a5,0x10
 8014648:	e0178513          	addi	a0,a5,-511 # fe01 <__HEAP_SIZE+0xf601>
 801464c:	ef1ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
    SPI_ReadWriteByte16(0x8655);//,15hz,
 8014650:	67a1                	lui	a5,0x8
 8014652:	65578513          	addi	a0,a5,1621 # 8655 <__HEAP_SIZE+0x7e55>
 8014656:	ee7ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
    filter_ctrl = IMU_SPI_ReadReg(0x0600);
 801465a:	60000513          	li	a0,1536
 801465e:	f49ff0ef          	jal	ra,80145a6 <IMU_SPI_ReadReg>
 8014662:	87aa                	mv	a5,a0
 8014664:	fef41723          	sh	a5,-18(s0)

    imu_id[0] = IMU_SPI_ReadReg(0x6C00);
 8014668:	679d                	lui	a5,0x7
 801466a:	c0078513          	addi	a0,a5,-1024 # 6c00 <__HEAP_SIZE+0x6400>
 801466e:	f39ff0ef          	jal	ra,80145a6 <IMU_SPI_ReadReg>
 8014672:	87aa                	mv	a5,a0
 8014674:	fef41223          	sh	a5,-28(s0)
    imu_id[1] = IMU_SPI_ReadReg(0x6E00);
 8014678:	679d                	lui	a5,0x7
 801467a:	e0078513          	addi	a0,a5,-512 # 6e00 <__HEAP_SIZE+0x6600>
 801467e:	f29ff0ef          	jal	ra,80145a6 <IMU_SPI_ReadReg>
 8014682:	87aa                	mv	a5,a0
 8014684:	fef41323          	sh	a5,-26(s0)
    imu_id[2] = IMU_SPI_ReadReg(0x7000);
 8014688:	651d                	lui	a0,0x7
 801468a:	f1dff0ef          	jal	ra,80145a6 <IMU_SPI_ReadReg>
 801468e:	87aa                	mv	a5,a0
 8014690:	fef41423          	sh	a5,-24(s0)

    SPI_ReadWriteByte16(0xC064);  // odr100Hz: C064  10Hz: 0xC00A
 8014694:	67b1                	lui	a5,0xc
 8014696:	06478513          	addi	a0,a5,100 # c064 <__HEAP_SIZE+0xb864>
 801469a:	ea3ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
    SPI_ReadWriteByte16(0xC100);
 801469e:	67b1                	lui	a5,0xc
 80146a0:	10078513          	addi	a0,a5,256 # c100 <__HEAP_SIZE+0xb900>
 80146a4:	e99ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>

    odr = IMU_SPI_ReadReg(0x4000);
 80146a8:	6511                	lui	a0,0x4
 80146aa:	efdff0ef          	jal	ra,80145a6 <IMU_SPI_ReadReg>
 80146ae:	87aa                	mv	a5,a0
 80146b0:	fef41623          	sh	a5,-20(s0)
    odr |= IMU_SPI_ReadReg(0x4100) << 8;
 80146b4:	6791                	lui	a5,0x4
 80146b6:	10078513          	addi	a0,a5,256 # 4100 <__HEAP_SIZE+0x3900>
 80146ba:	eedff0ef          	jal	ra,80145a6 <IMU_SPI_ReadReg>
 80146be:	87aa                	mv	a5,a0
 80146c0:	07a2                	slli	a5,a5,0x8
 80146c2:	01079713          	slli	a4,a5,0x10
 80146c6:	8741                	srai	a4,a4,0x10
 80146c8:	fec45783          	lhu	a5,-20(s0)
 80146cc:	07c2                	slli	a5,a5,0x10
 80146ce:	87c1                	srai	a5,a5,0x10
 80146d0:	8fd9                	or	a5,a5,a4
 80146d2:	07c2                	slli	a5,a5,0x10
 80146d4:	87c1                	srai	a5,a5,0x10
 80146d6:	fef41623          	sh	a5,-20(s0)

    // printf("spi filter_ctrl: %d, odr: %d\r\n", filter_ctrl, odr);

    SPI_ReadWriteByte16(0xFE00);//
 80146da:	67c1                	lui	a5,0x10
 80146dc:	e0078513          	addi	a0,a5,-512 # fe00 <__HEAP_SIZE+0xf600>
 80146e0:	e5dff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
	SPI_ReadWriteByte16(0x8D02);//Burst2
 80146e4:	67a5                	lui	a5,0x9
 80146e6:	d0278513          	addi	a0,a5,-766 # 8d02 <__HEAP_SIZE+0x8502>
 80146ea:	e53ff0ef          	jal	ra,801453c <SPI_ReadWriteByte16>
}
 80146ee:	0001                	nop
 80146f0:	40f2                	lw	ra,28(sp)
 80146f2:	4462                	lw	s0,24(sp)
 80146f4:	6105                	addi	sp,sp,32
 80146f6:	8082                	ret

080146f8 <IMU_SPI_Master_Read_Burst2>:

uint32_t spi_error = 0;
uint32_t time_cnt = 0;

void IMU_SPI_Master_Read_Burst2(uint16_t *imu_data, uint64_t imu_timestamp)
{
 80146f8:	7179                	addi	sp,sp,-48
 80146fa:	d606                	sw	ra,44(sp)
 80146fc:	d422                	sw	s0,40(sp)
 80146fe:	1800                	addi	s0,sp,48
 8014700:	fca42e23          	sw	a0,-36(s0)
 8014704:	fcb42823          	sw	a1,-48(s0)
 8014708:	fcc42a23          	sw	a2,-44(s0)
	/**
	*CRC
	*/
	uint32_t check_crc = 1;
 801470c:	4785                	li	a5,1
 801470e:	fef42623          	sw	a5,-20(s0)
    uint32_t data_crc = 0;
 8014712:	fe042423          	sw	zero,-24(s0)
    uint32_t data_u32 = 0;
 8014716:	fe042223          	sw	zero,-28(s0)

    // uint32_t timep[2] = {0};

	data_crc = crc_crc32(check_crc, (uint8_t *)(&(imu_data[2])), sizeof(spi_burst_ext_data_t_mode2) - 4);
 801471a:	fdc42783          	lw	a5,-36(s0)
 801471e:	0791                	addi	a5,a5,4
 8014720:	02c00613          	li	a2,44
 8014724:	85be                	mv	a1,a5
 8014726:	fec42503          	lw	a0,-20(s0)
 801472a:	da5ff0ef          	jal	ra,80144ce <crc_crc32>
 801472e:	fea42423          	sw	a0,-24(s0)

	/**
	*
	*/
	if((uint32_t)(imu_data[25]<<16 | imu_data[24]) == data_crc)
 8014732:	fdc42783          	lw	a5,-36(s0)
 8014736:	03278793          	addi	a5,a5,50
 801473a:	0007d783          	lhu	a5,0(a5)
 801473e:	07c2                	slli	a5,a5,0x10
 8014740:	fdc42703          	lw	a4,-36(s0)
 8014744:	03070713          	addi	a4,a4,48
 8014748:	00075703          	lhu	a4,0(a4)
 801474c:	8f5d                	or	a4,a4,a5
 801474e:	fe842783          	lw	a5,-24(s0)
 8014752:	7af71063          	bne	a4,a5,8014ef2 <IMU_SPI_Master_Read_Burst2+0x7fa>
	{
        data_u32 = (imu_data[3]<<16 | imu_data[2]);
 8014756:	fdc42783          	lw	a5,-36(s0)
 801475a:	0799                	addi	a5,a5,6
 801475c:	0007d783          	lhu	a5,0(a5)
 8014760:	07c2                	slli	a5,a5,0x10
 8014762:	fdc42703          	lw	a4,-36(s0)
 8014766:	0711                	addi	a4,a4,4
 8014768:	00075703          	lhu	a4,0(a4)
 801476c:	8fd9                	or	a5,a5,a4
 801476e:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.gyro[0] = *(float*)&data_u32;
 8014772:	fe440793          	addi	a5,s0,-28
 8014776:	639c                	flw	fa5,0(a5)
 8014778:	0812a7b7          	lui	a5,0x812a
 801477c:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014780:	e39c                	fsw	fa5,0(a5)
        
        data_u32 = (imu_data[5]<<16 | imu_data[4]);
 8014782:	fdc42783          	lw	a5,-36(s0)
 8014786:	07a9                	addi	a5,a5,10
 8014788:	0007d783          	lhu	a5,0(a5)
 801478c:	07c2                	slli	a5,a5,0x10
 801478e:	fdc42703          	lw	a4,-36(s0)
 8014792:	0721                	addi	a4,a4,8
 8014794:	00075703          	lhu	a4,0(a4)
 8014798:	8fd9                	or	a5,a5,a4
 801479a:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.gyro[1] = *(float*)&data_u32;
 801479e:	fe440793          	addi	a5,s0,-28
 80147a2:	639c                	flw	fa5,0(a5)
 80147a4:	0812a7b7          	lui	a5,0x812a
 80147a8:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 80147ac:	e3dc                	fsw	fa5,4(a5)
        
        data_u32 = (imu_data[7]<<16 | imu_data[6]);
 80147ae:	fdc42783          	lw	a5,-36(s0)
 80147b2:	07b9                	addi	a5,a5,14
 80147b4:	0007d783          	lhu	a5,0(a5)
 80147b8:	07c2                	slli	a5,a5,0x10
 80147ba:	fdc42703          	lw	a4,-36(s0)
 80147be:	0731                	addi	a4,a4,12
 80147c0:	00075703          	lhu	a4,0(a4)
 80147c4:	8fd9                	or	a5,a5,a4
 80147c6:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.gyro[2] = *(float*)&data_u32;
 80147ca:	fe440793          	addi	a5,s0,-28
 80147ce:	639c                	flw	fa5,0(a5)
 80147d0:	0812a7b7          	lui	a5,0x812a
 80147d4:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 80147d8:	e79c                	fsw	fa5,8(a5)
        
        data_u32 = (imu_data[9]<<16 | imu_data[8]);
 80147da:	fdc42783          	lw	a5,-36(s0)
 80147de:	07c9                	addi	a5,a5,18
 80147e0:	0007d783          	lhu	a5,0(a5)
 80147e4:	07c2                	slli	a5,a5,0x10
 80147e6:	fdc42703          	lw	a4,-36(s0)
 80147ea:	0741                	addi	a4,a4,16
 80147ec:	00075703          	lhu	a4,0(a4)
 80147f0:	8fd9                	or	a5,a5,a4
 80147f2:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.accel[0] = *(float*)&data_u32;
 80147f6:	fe440793          	addi	a5,s0,-28
 80147fa:	639c                	flw	fa5,0(a5)
 80147fc:	0812a7b7          	lui	a5,0x812a
 8014800:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014804:	e7dc                	fsw	fa5,12(a5)
        
        data_u32 = (imu_data[11]<<16 | imu_data[10]);
 8014806:	fdc42783          	lw	a5,-36(s0)
 801480a:	07d9                	addi	a5,a5,22
 801480c:	0007d783          	lhu	a5,0(a5)
 8014810:	07c2                	slli	a5,a5,0x10
 8014812:	fdc42703          	lw	a4,-36(s0)
 8014816:	0751                	addi	a4,a4,20
 8014818:	00075703          	lhu	a4,0(a4)
 801481c:	8fd9                	or	a5,a5,a4
 801481e:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.accel[1] = *(float*)&data_u32;
 8014822:	fe440793          	addi	a5,s0,-28
 8014826:	639c                	flw	fa5,0(a5)
 8014828:	0812a7b7          	lui	a5,0x812a
 801482c:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014830:	eb9c                	fsw	fa5,16(a5)
        
        data_u32 = (imu_data[13]<<16 | imu_data[12]);
 8014832:	fdc42783          	lw	a5,-36(s0)
 8014836:	07e9                	addi	a5,a5,26
 8014838:	0007d783          	lhu	a5,0(a5)
 801483c:	07c2                	slli	a5,a5,0x10
 801483e:	fdc42703          	lw	a4,-36(s0)
 8014842:	0761                	addi	a4,a4,24
 8014844:	00075703          	lhu	a4,0(a4)
 8014848:	8fd9                	or	a5,a5,a4
 801484a:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.accel[2] = *(float*)&data_u32;
 801484e:	fe440793          	addi	a5,s0,-28
 8014852:	639c                	flw	fa5,0(a5)
 8014854:	0812a7b7          	lui	a5,0x812a
 8014858:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 801485c:	ebdc                	fsw	fa5,20(a5)
        
        data_u32 = (imu_data[15]<<16 | imu_data[14]);
 801485e:	fdc42783          	lw	a5,-36(s0)
 8014862:	07f9                	addi	a5,a5,30
 8014864:	0007d783          	lhu	a5,0(a5)
 8014868:	07c2                	slli	a5,a5,0x10
 801486a:	fdc42703          	lw	a4,-36(s0)
 801486e:	0771                	addi	a4,a4,28
 8014870:	00075703          	lhu	a4,0(a4)
 8014874:	8fd9                	or	a5,a5,a4
 8014876:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.temperature = *(float*)&data_u32;
 801487a:	fe440793          	addi	a5,s0,-28
 801487e:	639c                	flw	fa5,0(a5)
 8014880:	0812a7b7          	lui	a5,0x812a
 8014884:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014888:	ef9c                	fsw	fa5,24(a5)
        
        data_u32 = (imu_data[17]<<16 | imu_data[16]);
 801488a:	fdc42783          	lw	a5,-36(s0)
 801488e:	02278793          	addi	a5,a5,34
 8014892:	0007d783          	lhu	a5,0(a5)
 8014896:	07c2                	slli	a5,a5,0x10
 8014898:	fdc42703          	lw	a4,-36(s0)
 801489c:	02070713          	addi	a4,a4,32
 80148a0:	00075703          	lhu	a4,0(a4)
 80148a4:	8fd9                	or	a5,a5,a4
 80148a6:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.attitude[0] = *(float*)&data_u32;
 80148aa:	fe440793          	addi	a5,s0,-28
 80148ae:	639c                	flw	fa5,0(a5)
 80148b0:	0812a7b7          	lui	a5,0x812a
 80148b4:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 80148b8:	efdc                	fsw	fa5,28(a5)
        
        data_u32 = (imu_data[19]<<16 | imu_data[18]);
 80148ba:	fdc42783          	lw	a5,-36(s0)
 80148be:	02678793          	addi	a5,a5,38
 80148c2:	0007d783          	lhu	a5,0(a5)
 80148c6:	07c2                	slli	a5,a5,0x10
 80148c8:	fdc42703          	lw	a4,-36(s0)
 80148cc:	02470713          	addi	a4,a4,36
 80148d0:	00075703          	lhu	a4,0(a4)
 80148d4:	8fd9                	or	a5,a5,a4
 80148d6:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.attitude[1] = *(float*)&data_u32;
 80148da:	fe440793          	addi	a5,s0,-28
 80148de:	639c                	flw	fa5,0(a5)
 80148e0:	0812a7b7          	lui	a5,0x812a
 80148e4:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 80148e8:	f39c                	fsw	fa5,32(a5)
        
        data_u32 = (imu_data[21]<<16 | imu_data[20]);
 80148ea:	fdc42783          	lw	a5,-36(s0)
 80148ee:	02a78793          	addi	a5,a5,42
 80148f2:	0007d783          	lhu	a5,0(a5)
 80148f6:	07c2                	slli	a5,a5,0x10
 80148f8:	fdc42703          	lw	a4,-36(s0)
 80148fc:	02870713          	addi	a4,a4,40
 8014900:	00075703          	lhu	a4,0(a4)
 8014904:	8fd9                	or	a5,a5,a4
 8014906:	fef42223          	sw	a5,-28(s0)
        spi_burst_data_mode2.attitude[2] = *(float*)&data_u32;
 801490a:	fe440793          	addi	a5,s0,-28
 801490e:	639c                	flw	fa5,0(a5)
 8014910:	0812a7b7          	lui	a5,0x812a
 8014914:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014918:	f3dc                	fsw	fa5,36(a5)
        
        spi_burst_data_mode2.status=((int32_t)(imu_data[23]<<16) | imu_data[22]);
 801491a:	fdc42783          	lw	a5,-36(s0)
 801491e:	02e78793          	addi	a5,a5,46
 8014922:	0007d783          	lhu	a5,0(a5)
 8014926:	07c2                	slli	a5,a5,0x10
 8014928:	fdc42703          	lw	a4,-36(s0)
 801492c:	02c70713          	addi	a4,a4,44
 8014930:	00075703          	lhu	a4,0(a4)
 8014934:	8fd9                	or	a5,a5,a4
 8014936:	873e                	mv	a4,a5
 8014938:	0812a7b7          	lui	a5,0x812a
 801493c:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014940:	d798                	sw	a4,40(a5)
        
        spi_burst_data_mode2.check_crc =((int32_t)(imu_data[25]<<16) | imu_data[24]);
 8014942:	fdc42783          	lw	a5,-36(s0)
 8014946:	03278793          	addi	a5,a5,50
 801494a:	0007d783          	lhu	a5,0(a5)
 801494e:	07c2                	slli	a5,a5,0x10
 8014950:	fdc42703          	lw	a4,-36(s0)
 8014954:	03070713          	addi	a4,a4,48
 8014958:	00075703          	lhu	a4,0(a4)
 801495c:	8fd9                	or	a5,a5,a4
 801495e:	873e                	mv	a4,a5
 8014960:	0812a7b7          	lui	a5,0x812a
 8014964:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014968:	d7d8                	sw	a4,44(a5)
        //     (int32_t)(spi_burst_data_mode2.attitude[0]),
        //     (int32_t)(spi_burst_data_mode2.attitude[1]),
        //     (int32_t)(spi_burst_data_mode2.attitude[2]),
        //     (int32_t)(spi_burst_data_mode2.temperature));
        
        Sensor_IMU_data.utime = 0; // imu_timestamp / 63897600000;
 801496a:	0812b7b7          	lui	a5,0x812b
 801496e:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014972:	0007c703          	lbu	a4,0(a5)
 8014976:	8b01                	andi	a4,a4,0
 8014978:	00e78023          	sb	a4,0(a5)
 801497c:	0017c703          	lbu	a4,1(a5)
 8014980:	8b01                	andi	a4,a4,0
 8014982:	00e780a3          	sb	a4,1(a5)
 8014986:	0027c703          	lbu	a4,2(a5)
 801498a:	8b01                	andi	a4,a4,0
 801498c:	00e78123          	sb	a4,2(a5)
 8014990:	0037c703          	lbu	a4,3(a5)
 8014994:	8b01                	andi	a4,a4,0
 8014996:	00e781a3          	sb	a4,3(a5)
 801499a:	0047c703          	lbu	a4,4(a5)
 801499e:	8b01                	andi	a4,a4,0
 80149a0:	00e78223          	sb	a4,4(a5)
 80149a4:	0057c703          	lbu	a4,5(a5)
 80149a8:	8b01                	andi	a4,a4,0
 80149aa:	00e782a3          	sb	a4,5(a5)
 80149ae:	0067c703          	lbu	a4,6(a5)
 80149b2:	8b01                	andi	a4,a4,0
 80149b4:	00e78323          	sb	a4,6(a5)
 80149b8:	0077c703          	lbu	a4,7(a5)
 80149bc:	8b01                	andi	a4,a4,0
 80149be:	00e783a3          	sb	a4,7(a5)
        Sensor_IMU_data.gyro[0] = spi_burst_data_mode2.gyro[0] * M_PI / 180;  // /s
 80149c2:	0812a7b7          	lui	a5,0x812a
 80149c6:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 80149ca:	639c                	flw	fa5,0(a5)
 80149cc:	42078753          	fcvt.d.s	fa4,fa5
 80149d0:	081197b7          	lui	a5,0x8119
 80149d4:	3007b787          	fld	fa5,768(a5) # 8119300 <crc32_tab+0x4e8>
 80149d8:	12f77753          	fmul.d	fa4,fa4,fa5
 80149dc:	081197b7          	lui	a5,0x8119
 80149e0:	3087b787          	fld	fa5,776(a5) # 8119308 <crc32_tab+0x4f0>
 80149e4:	1af777d3          	fdiv.d	fa5,fa4,fa5
 80149e8:	4017f7d3          	fcvt.s.d	fa5,fa5
 80149ec:	0812b7b7          	lui	a5,0x812b
 80149f0:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 80149f4:	e0078753          	fmv.x.w	a4,fa5
 80149f8:	0ff77593          	zext.b	a1,a4
 80149fc:	0087c683          	lbu	a3,8(a5)
 8014a00:	8a81                	andi	a3,a3,0
 8014a02:	8636                	mv	a2,a3
 8014a04:	86ae                	mv	a3,a1
 8014a06:	8ed1                	or	a3,a3,a2
 8014a08:	00d78423          	sb	a3,8(a5)
 8014a0c:	00875693          	srli	a3,a4,0x8
 8014a10:	0ff6f593          	zext.b	a1,a3
 8014a14:	0097c683          	lbu	a3,9(a5)
 8014a18:	8a81                	andi	a3,a3,0
 8014a1a:	8636                	mv	a2,a3
 8014a1c:	86ae                	mv	a3,a1
 8014a1e:	8ed1                	or	a3,a3,a2
 8014a20:	00d784a3          	sb	a3,9(a5)
 8014a24:	01075693          	srli	a3,a4,0x10
 8014a28:	0ff6f593          	zext.b	a1,a3
 8014a2c:	00a7c683          	lbu	a3,10(a5)
 8014a30:	8a81                	andi	a3,a3,0
 8014a32:	8636                	mv	a2,a3
 8014a34:	86ae                	mv	a3,a1
 8014a36:	8ed1                	or	a3,a3,a2
 8014a38:	00d78523          	sb	a3,10(a5)
 8014a3c:	01875613          	srli	a2,a4,0x18
 8014a40:	00b7c703          	lbu	a4,11(a5)
 8014a44:	8b01                	andi	a4,a4,0
 8014a46:	86ba                	mv	a3,a4
 8014a48:	8732                	mv	a4,a2
 8014a4a:	8f55                	or	a4,a4,a3
 8014a4c:	00e785a3          	sb	a4,11(a5)
        Sensor_IMU_data.gyro[1] = spi_burst_data_mode2.gyro[1] * M_PI / 180;
 8014a50:	0812a7b7          	lui	a5,0x812a
 8014a54:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014a58:	63dc                	flw	fa5,4(a5)
 8014a5a:	42078753          	fcvt.d.s	fa4,fa5
 8014a5e:	081197b7          	lui	a5,0x8119
 8014a62:	3007b787          	fld	fa5,768(a5) # 8119300 <crc32_tab+0x4e8>
 8014a66:	12f77753          	fmul.d	fa4,fa4,fa5
 8014a6a:	081197b7          	lui	a5,0x8119
 8014a6e:	3087b787          	fld	fa5,776(a5) # 8119308 <crc32_tab+0x4f0>
 8014a72:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8014a76:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014a7a:	0812b7b7          	lui	a5,0x812b
 8014a7e:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014a82:	e0078753          	fmv.x.w	a4,fa5
 8014a86:	0ff77593          	zext.b	a1,a4
 8014a8a:	00c7c683          	lbu	a3,12(a5)
 8014a8e:	8a81                	andi	a3,a3,0
 8014a90:	8636                	mv	a2,a3
 8014a92:	86ae                	mv	a3,a1
 8014a94:	8ed1                	or	a3,a3,a2
 8014a96:	00d78623          	sb	a3,12(a5)
 8014a9a:	00875693          	srli	a3,a4,0x8
 8014a9e:	0ff6f593          	zext.b	a1,a3
 8014aa2:	00d7c683          	lbu	a3,13(a5)
 8014aa6:	8a81                	andi	a3,a3,0
 8014aa8:	8636                	mv	a2,a3
 8014aaa:	86ae                	mv	a3,a1
 8014aac:	8ed1                	or	a3,a3,a2
 8014aae:	00d786a3          	sb	a3,13(a5)
 8014ab2:	01075693          	srli	a3,a4,0x10
 8014ab6:	0ff6f593          	zext.b	a1,a3
 8014aba:	00e7c683          	lbu	a3,14(a5)
 8014abe:	8a81                	andi	a3,a3,0
 8014ac0:	8636                	mv	a2,a3
 8014ac2:	86ae                	mv	a3,a1
 8014ac4:	8ed1                	or	a3,a3,a2
 8014ac6:	00d78723          	sb	a3,14(a5)
 8014aca:	01875613          	srli	a2,a4,0x18
 8014ace:	00f7c703          	lbu	a4,15(a5)
 8014ad2:	8b01                	andi	a4,a4,0
 8014ad4:	86ba                	mv	a3,a4
 8014ad6:	8732                	mv	a4,a2
 8014ad8:	8f55                	or	a4,a4,a3
 8014ada:	00e787a3          	sb	a4,15(a5)
        Sensor_IMU_data.gyro[2] = spi_burst_data_mode2.gyro[2] * M_PI / 180;
 8014ade:	0812a7b7          	lui	a5,0x812a
 8014ae2:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014ae6:	679c                	flw	fa5,8(a5)
 8014ae8:	42078753          	fcvt.d.s	fa4,fa5
 8014aec:	081197b7          	lui	a5,0x8119
 8014af0:	3007b787          	fld	fa5,768(a5) # 8119300 <crc32_tab+0x4e8>
 8014af4:	12f77753          	fmul.d	fa4,fa4,fa5
 8014af8:	081197b7          	lui	a5,0x8119
 8014afc:	3087b787          	fld	fa5,776(a5) # 8119308 <crc32_tab+0x4f0>
 8014b00:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8014b04:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014b08:	0812b7b7          	lui	a5,0x812b
 8014b0c:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014b10:	e0078753          	fmv.x.w	a4,fa5
 8014b14:	0ff77593          	zext.b	a1,a4
 8014b18:	0107c683          	lbu	a3,16(a5)
 8014b1c:	8a81                	andi	a3,a3,0
 8014b1e:	8636                	mv	a2,a3
 8014b20:	86ae                	mv	a3,a1
 8014b22:	8ed1                	or	a3,a3,a2
 8014b24:	00d78823          	sb	a3,16(a5)
 8014b28:	00875693          	srli	a3,a4,0x8
 8014b2c:	0ff6f593          	zext.b	a1,a3
 8014b30:	0117c683          	lbu	a3,17(a5)
 8014b34:	8a81                	andi	a3,a3,0
 8014b36:	8636                	mv	a2,a3
 8014b38:	86ae                	mv	a3,a1
 8014b3a:	8ed1                	or	a3,a3,a2
 8014b3c:	00d788a3          	sb	a3,17(a5)
 8014b40:	01075693          	srli	a3,a4,0x10
 8014b44:	0ff6f593          	zext.b	a1,a3
 8014b48:	0127c683          	lbu	a3,18(a5)
 8014b4c:	8a81                	andi	a3,a3,0
 8014b4e:	8636                	mv	a2,a3
 8014b50:	86ae                	mv	a3,a1
 8014b52:	8ed1                	or	a3,a3,a2
 8014b54:	00d78923          	sb	a3,18(a5)
 8014b58:	01875613          	srli	a2,a4,0x18
 8014b5c:	0137c703          	lbu	a4,19(a5)
 8014b60:	8b01                	andi	a4,a4,0
 8014b62:	86ba                	mv	a3,a4
 8014b64:	8732                	mv	a4,a2
 8014b66:	8f55                	or	a4,a4,a3
 8014b68:	00e789a3          	sb	a4,19(a5)
        Sensor_IMU_data.acc[0] = spi_burst_data_mode2.accel[0] * GRAVITY;  // m/s^2
 8014b6c:	0812a7b7          	lui	a5,0x812a
 8014b70:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014b74:	67dc                	flw	fa5,12(a5)
 8014b76:	42078753          	fcvt.d.s	fa4,fa5
 8014b7a:	081197b7          	lui	a5,0x8119
 8014b7e:	3107b787          	fld	fa5,784(a5) # 8119310 <crc32_tab+0x4f8>
 8014b82:	12f777d3          	fmul.d	fa5,fa4,fa5
 8014b86:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014b8a:	0812b7b7          	lui	a5,0x812b
 8014b8e:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014b92:	e0078753          	fmv.x.w	a4,fa5
 8014b96:	0ff77593          	zext.b	a1,a4
 8014b9a:	0147c683          	lbu	a3,20(a5)
 8014b9e:	8a81                	andi	a3,a3,0
 8014ba0:	8636                	mv	a2,a3
 8014ba2:	86ae                	mv	a3,a1
 8014ba4:	8ed1                	or	a3,a3,a2
 8014ba6:	00d78a23          	sb	a3,20(a5)
 8014baa:	00875693          	srli	a3,a4,0x8
 8014bae:	0ff6f593          	zext.b	a1,a3
 8014bb2:	0157c683          	lbu	a3,21(a5)
 8014bb6:	8a81                	andi	a3,a3,0
 8014bb8:	8636                	mv	a2,a3
 8014bba:	86ae                	mv	a3,a1
 8014bbc:	8ed1                	or	a3,a3,a2
 8014bbe:	00d78aa3          	sb	a3,21(a5)
 8014bc2:	01075693          	srli	a3,a4,0x10
 8014bc6:	0ff6f593          	zext.b	a1,a3
 8014bca:	0167c683          	lbu	a3,22(a5)
 8014bce:	8a81                	andi	a3,a3,0
 8014bd0:	8636                	mv	a2,a3
 8014bd2:	86ae                	mv	a3,a1
 8014bd4:	8ed1                	or	a3,a3,a2
 8014bd6:	00d78b23          	sb	a3,22(a5)
 8014bda:	01875613          	srli	a2,a4,0x18
 8014bde:	0177c703          	lbu	a4,23(a5)
 8014be2:	8b01                	andi	a4,a4,0
 8014be4:	86ba                	mv	a3,a4
 8014be6:	8732                	mv	a4,a2
 8014be8:	8f55                	or	a4,a4,a3
 8014bea:	00e78ba3          	sb	a4,23(a5)
        Sensor_IMU_data.acc[1] = spi_burst_data_mode2.accel[1] * GRAVITY;
 8014bee:	0812a7b7          	lui	a5,0x812a
 8014bf2:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014bf6:	6b9c                	flw	fa5,16(a5)
 8014bf8:	42078753          	fcvt.d.s	fa4,fa5
 8014bfc:	081197b7          	lui	a5,0x8119
 8014c00:	3107b787          	fld	fa5,784(a5) # 8119310 <crc32_tab+0x4f8>
 8014c04:	12f777d3          	fmul.d	fa5,fa4,fa5
 8014c08:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014c0c:	0812b7b7          	lui	a5,0x812b
 8014c10:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014c14:	e0078753          	fmv.x.w	a4,fa5
 8014c18:	0ff77593          	zext.b	a1,a4
 8014c1c:	0187c683          	lbu	a3,24(a5)
 8014c20:	8a81                	andi	a3,a3,0
 8014c22:	8636                	mv	a2,a3
 8014c24:	86ae                	mv	a3,a1
 8014c26:	8ed1                	or	a3,a3,a2
 8014c28:	00d78c23          	sb	a3,24(a5)
 8014c2c:	00875693          	srli	a3,a4,0x8
 8014c30:	0ff6f593          	zext.b	a1,a3
 8014c34:	0197c683          	lbu	a3,25(a5)
 8014c38:	8a81                	andi	a3,a3,0
 8014c3a:	8636                	mv	a2,a3
 8014c3c:	86ae                	mv	a3,a1
 8014c3e:	8ed1                	or	a3,a3,a2
 8014c40:	00d78ca3          	sb	a3,25(a5)
 8014c44:	01075693          	srli	a3,a4,0x10
 8014c48:	0ff6f593          	zext.b	a1,a3
 8014c4c:	01a7c683          	lbu	a3,26(a5)
 8014c50:	8a81                	andi	a3,a3,0
 8014c52:	8636                	mv	a2,a3
 8014c54:	86ae                	mv	a3,a1
 8014c56:	8ed1                	or	a3,a3,a2
 8014c58:	00d78d23          	sb	a3,26(a5)
 8014c5c:	01875613          	srli	a2,a4,0x18
 8014c60:	01b7c703          	lbu	a4,27(a5)
 8014c64:	8b01                	andi	a4,a4,0
 8014c66:	86ba                	mv	a3,a4
 8014c68:	8732                	mv	a4,a2
 8014c6a:	8f55                	or	a4,a4,a3
 8014c6c:	00e78da3          	sb	a4,27(a5)
        Sensor_IMU_data.acc[2] = spi_burst_data_mode2.accel[2] * GRAVITY;  
 8014c70:	0812a7b7          	lui	a5,0x812a
 8014c74:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014c78:	6bdc                	flw	fa5,20(a5)
 8014c7a:	42078753          	fcvt.d.s	fa4,fa5
 8014c7e:	081197b7          	lui	a5,0x8119
 8014c82:	3107b787          	fld	fa5,784(a5) # 8119310 <crc32_tab+0x4f8>
 8014c86:	12f777d3          	fmul.d	fa5,fa4,fa5
 8014c8a:	4017f7d3          	fcvt.s.d	fa5,fa5
 8014c8e:	0812b7b7          	lui	a5,0x812b
 8014c92:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014c96:	e0078753          	fmv.x.w	a4,fa5
 8014c9a:	0ff77593          	zext.b	a1,a4
 8014c9e:	01c7c683          	lbu	a3,28(a5)
 8014ca2:	8a81                	andi	a3,a3,0
 8014ca4:	8636                	mv	a2,a3
 8014ca6:	86ae                	mv	a3,a1
 8014ca8:	8ed1                	or	a3,a3,a2
 8014caa:	00d78e23          	sb	a3,28(a5)
 8014cae:	00875693          	srli	a3,a4,0x8
 8014cb2:	0ff6f593          	zext.b	a1,a3
 8014cb6:	01d7c683          	lbu	a3,29(a5)
 8014cba:	8a81                	andi	a3,a3,0
 8014cbc:	8636                	mv	a2,a3
 8014cbe:	86ae                	mv	a3,a1
 8014cc0:	8ed1                	or	a3,a3,a2
 8014cc2:	00d78ea3          	sb	a3,29(a5)
 8014cc6:	01075693          	srli	a3,a4,0x10
 8014cca:	0ff6f593          	zext.b	a1,a3
 8014cce:	01e7c683          	lbu	a3,30(a5)
 8014cd2:	8a81                	andi	a3,a3,0
 8014cd4:	8636                	mv	a2,a3
 8014cd6:	86ae                	mv	a3,a1
 8014cd8:	8ed1                	or	a3,a3,a2
 8014cda:	00d78f23          	sb	a3,30(a5)
 8014cde:	01875613          	srli	a2,a4,0x18
 8014ce2:	01f7c703          	lbu	a4,31(a5)
 8014ce6:	8b01                	andi	a4,a4,0
 8014ce8:	86ba                	mv	a3,a4
 8014cea:	8732                	mv	a4,a2
 8014cec:	8f55                	or	a4,a4,a3
 8014cee:	00e78fa3          	sb	a4,31(a5)
        Sensor_IMU_data.attitude[0] = spi_burst_data_mode2.attitude[1];  // roll
 8014cf2:	0812a7b7          	lui	a5,0x812a
 8014cf6:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014cfa:	739c                	flw	fa5,32(a5)
 8014cfc:	0812b7b7          	lui	a5,0x812b
 8014d00:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014d04:	e0078753          	fmv.x.w	a4,fa5
 8014d08:	0ff77593          	zext.b	a1,a4
 8014d0c:	0207c683          	lbu	a3,32(a5)
 8014d10:	8a81                	andi	a3,a3,0
 8014d12:	8636                	mv	a2,a3
 8014d14:	86ae                	mv	a3,a1
 8014d16:	8ed1                	or	a3,a3,a2
 8014d18:	02d78023          	sb	a3,32(a5)
 8014d1c:	00875693          	srli	a3,a4,0x8
 8014d20:	0ff6f593          	zext.b	a1,a3
 8014d24:	0217c683          	lbu	a3,33(a5)
 8014d28:	8a81                	andi	a3,a3,0
 8014d2a:	8636                	mv	a2,a3
 8014d2c:	86ae                	mv	a3,a1
 8014d2e:	8ed1                	or	a3,a3,a2
 8014d30:	02d780a3          	sb	a3,33(a5)
 8014d34:	01075693          	srli	a3,a4,0x10
 8014d38:	0ff6f593          	zext.b	a1,a3
 8014d3c:	0227c683          	lbu	a3,34(a5)
 8014d40:	8a81                	andi	a3,a3,0
 8014d42:	8636                	mv	a2,a3
 8014d44:	86ae                	mv	a3,a1
 8014d46:	8ed1                	or	a3,a3,a2
 8014d48:	02d78123          	sb	a3,34(a5)
 8014d4c:	01875613          	srli	a2,a4,0x18
 8014d50:	0237c703          	lbu	a4,35(a5)
 8014d54:	8b01                	andi	a4,a4,0
 8014d56:	86ba                	mv	a3,a4
 8014d58:	8732                	mv	a4,a2
 8014d5a:	8f55                	or	a4,a4,a3
 8014d5c:	02e781a3          	sb	a4,35(a5)
        Sensor_IMU_data.attitude[1] = spi_burst_data_mode2.attitude[0];  // pitch
 8014d60:	0812a7b7          	lui	a5,0x812a
 8014d64:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014d68:	6fdc                	flw	fa5,28(a5)
 8014d6a:	0812b7b7          	lui	a5,0x812b
 8014d6e:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014d72:	e0078753          	fmv.x.w	a4,fa5
 8014d76:	0ff77593          	zext.b	a1,a4
 8014d7a:	0247c683          	lbu	a3,36(a5)
 8014d7e:	8a81                	andi	a3,a3,0
 8014d80:	8636                	mv	a2,a3
 8014d82:	86ae                	mv	a3,a1
 8014d84:	8ed1                	or	a3,a3,a2
 8014d86:	02d78223          	sb	a3,36(a5)
 8014d8a:	00875693          	srli	a3,a4,0x8
 8014d8e:	0ff6f593          	zext.b	a1,a3
 8014d92:	0257c683          	lbu	a3,37(a5)
 8014d96:	8a81                	andi	a3,a3,0
 8014d98:	8636                	mv	a2,a3
 8014d9a:	86ae                	mv	a3,a1
 8014d9c:	8ed1                	or	a3,a3,a2
 8014d9e:	02d782a3          	sb	a3,37(a5)
 8014da2:	01075693          	srli	a3,a4,0x10
 8014da6:	0ff6f593          	zext.b	a1,a3
 8014daa:	0267c683          	lbu	a3,38(a5)
 8014dae:	8a81                	andi	a3,a3,0
 8014db0:	8636                	mv	a2,a3
 8014db2:	86ae                	mv	a3,a1
 8014db4:	8ed1                	or	a3,a3,a2
 8014db6:	02d78323          	sb	a3,38(a5)
 8014dba:	01875613          	srli	a2,a4,0x18
 8014dbe:	0277c703          	lbu	a4,39(a5)
 8014dc2:	8b01                	andi	a4,a4,0
 8014dc4:	86ba                	mv	a3,a4
 8014dc6:	8732                	mv	a4,a2
 8014dc8:	8f55                	or	a4,a4,a3
 8014dca:	02e783a3          	sb	a4,39(a5)
        Sensor_IMU_data.attitude[2] = spi_burst_data_mode2.attitude[2];  // yaw
 8014dce:	0812a7b7          	lui	a5,0x812a
 8014dd2:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014dd6:	73dc                	flw	fa5,36(a5)
 8014dd8:	0812b7b7          	lui	a5,0x812b
 8014ddc:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014de0:	e0078753          	fmv.x.w	a4,fa5
 8014de4:	0ff77593          	zext.b	a1,a4
 8014de8:	0287c683          	lbu	a3,40(a5)
 8014dec:	8a81                	andi	a3,a3,0
 8014dee:	8636                	mv	a2,a3
 8014df0:	86ae                	mv	a3,a1
 8014df2:	8ed1                	or	a3,a3,a2
 8014df4:	02d78423          	sb	a3,40(a5)
 8014df8:	00875693          	srli	a3,a4,0x8
 8014dfc:	0ff6f593          	zext.b	a1,a3
 8014e00:	0297c683          	lbu	a3,41(a5)
 8014e04:	8a81                	andi	a3,a3,0
 8014e06:	8636                	mv	a2,a3
 8014e08:	86ae                	mv	a3,a1
 8014e0a:	8ed1                	or	a3,a3,a2
 8014e0c:	02d784a3          	sb	a3,41(a5)
 8014e10:	01075693          	srli	a3,a4,0x10
 8014e14:	0ff6f593          	zext.b	a1,a3
 8014e18:	02a7c683          	lbu	a3,42(a5)
 8014e1c:	8a81                	andi	a3,a3,0
 8014e1e:	8636                	mv	a2,a3
 8014e20:	86ae                	mv	a3,a1
 8014e22:	8ed1                	or	a3,a3,a2
 8014e24:	02d78523          	sb	a3,42(a5)
 8014e28:	01875613          	srli	a2,a4,0x18
 8014e2c:	02b7c703          	lbu	a4,43(a5)
 8014e30:	8b01                	andi	a4,a4,0
 8014e32:	86ba                	mv	a3,a4
 8014e34:	8732                	mv	a4,a2
 8014e36:	8f55                	or	a4,a4,a3
 8014e38:	02e785a3          	sb	a4,43(a5)
        Sensor_IMU_data.temperature = spi_burst_data_mode2.temperature;
 8014e3c:	0812a7b7          	lui	a5,0x812a
 8014e40:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014e44:	6f9c                	flw	fa5,24(a5)
 8014e46:	0812b7b7          	lui	a5,0x812b
 8014e4a:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014e4e:	e0078753          	fmv.x.w	a4,fa5
 8014e52:	0ff77593          	zext.b	a1,a4
 8014e56:	02c7c683          	lbu	a3,44(a5)
 8014e5a:	8a81                	andi	a3,a3,0
 8014e5c:	8636                	mv	a2,a3
 8014e5e:	86ae                	mv	a3,a1
 8014e60:	8ed1                	or	a3,a3,a2
 8014e62:	02d78623          	sb	a3,44(a5)
 8014e66:	00875693          	srli	a3,a4,0x8
 8014e6a:	0ff6f593          	zext.b	a1,a3
 8014e6e:	02d7c683          	lbu	a3,45(a5)
 8014e72:	8a81                	andi	a3,a3,0
 8014e74:	8636                	mv	a2,a3
 8014e76:	86ae                	mv	a3,a1
 8014e78:	8ed1                	or	a3,a3,a2
 8014e7a:	02d786a3          	sb	a3,45(a5)
 8014e7e:	01075693          	srli	a3,a4,0x10
 8014e82:	0ff6f593          	zext.b	a1,a3
 8014e86:	02e7c683          	lbu	a3,46(a5)
 8014e8a:	8a81                	andi	a3,a3,0
 8014e8c:	8636                	mv	a2,a3
 8014e8e:	86ae                	mv	a3,a1
 8014e90:	8ed1                	or	a3,a3,a2
 8014e92:	02d78723          	sb	a3,46(a5)
 8014e96:	01875613          	srli	a2,a4,0x18
 8014e9a:	02f7c703          	lbu	a4,47(a5)
 8014e9e:	8b01                	andi	a4,a4,0
 8014ea0:	86ba                	mv	a3,a4
 8014ea2:	8732                	mv	a4,a2
 8014ea4:	8f55                	or	a4,a4,a3
 8014ea6:	02e787a3          	sb	a4,47(a5)
        Sensor_IMU_data.type = 0x01;
 8014eaa:	0812b7b7          	lui	a5,0x812b
 8014eae:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014eb2:	4705                	li	a4,1
 8014eb4:	02e78823          	sb	a4,48(a5)
        Sensor_IMU_data.status = (uint8_t)spi_burst_data_mode2.status;
 8014eb8:	0812a7b7          	lui	a5,0x812a
 8014ebc:	58078793          	addi	a5,a5,1408 # 812a580 <spi_burst_data_mode2>
 8014ec0:	579c                	lw	a5,40(a5)
 8014ec2:	0ff7f713          	zext.b	a4,a5
 8014ec6:	0812b7b7          	lui	a5,0x812b
 8014eca:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014ece:	02e788a3          	sb	a4,49(a5)
        Sensor_IMU_data.msg_cnt++;
 8014ed2:	0812b7b7          	lui	a5,0x812b
 8014ed6:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014eda:	0327c783          	lbu	a5,50(a5)
 8014ede:	0785                	addi	a5,a5,1
 8014ee0:	0ff7f713          	zext.b	a4,a5
 8014ee4:	0812b7b7          	lui	a5,0x812b
 8014ee8:	9ec78793          	addi	a5,a5,-1556 # 812a9ec <Sensor_IMU_data>
 8014eec:	02e78923          	sb	a4,50(a5)
	}
    else
    {
        spi_error++;
    }
}
 8014ef0:	a819                	j	8014f06 <IMU_SPI_Master_Read_Burst2+0x80e>
        spi_error++;
 8014ef2:	081197b7          	lui	a5,0x8119
 8014ef6:	7347a783          	lw	a5,1844(a5) # 8119734 <spi_error>
 8014efa:	00178713          	addi	a4,a5,1
 8014efe:	081197b7          	lui	a5,0x8119
 8014f02:	72e7aa23          	sw	a4,1844(a5) # 8119734 <spi_error>
}
 8014f06:	0001                	nop
 8014f08:	50b2                	lw	ra,44(sp)
 8014f0a:	5422                	lw	s0,40(sp)
 8014f0c:	6145                	addi	sp,sp,48
 8014f0e:	8082                	ret

08014f10 <read_and_send_IMU_data>:
//	}
}


void read_and_send_IMU_data(QueueHandle_t msgQueue)
{
 8014f10:	7179                	addi	sp,sp,-48
 8014f12:	d606                	sw	ra,44(sp)
 8014f14:	d422                	sw	s0,40(sp)
 8014f16:	1800                	addi	s0,sp,48
 8014f18:	fca42e23          	sw	a0,-36(s0)
	if (SWITCH_THMTS_SENSOR_IMU_DATA_T)
 8014f1c:	081197b7          	lui	a5,0x8119
 8014f20:	7407c783          	lbu	a5,1856(a5) # 8119740 <SWITCH_THMTS_SENSOR_IMU_DATA_T>
 8014f24:	c3e9                	beqz	a5,8014fe6 <read_and_send_IMU_data+0xd6>
	{
		thmts_tx_msg_info_t *ptMsg = pvPortMalloc(sizeof(thmts_tx_msg_info_t));
 8014f26:	4525                	li	a0,9
 8014f28:	fa6ec0ef          	jal	ra,80016ce <pvPortMalloc>
 8014f2c:	87aa                	mv	a5,a0
 8014f2e:	fef42623          	sw	a5,-20(s0)
		ptMsg->msg_id      = 1;
 8014f32:	fec42783          	lw	a5,-20(s0)
 8014f36:	4705                	li	a4,1
 8014f38:	00e78123          	sb	a4,2(a5)
		ptMsg->msg_type    = TYPE_THMTS_SENSOR_IMU_DATA_T;   // IMU
 8014f3c:	fec42783          	lw	a5,-20(s0)
 8014f40:	f9700713          	li	a4,-105
 8014f44:	00e78023          	sb	a4,0(a5)
		ptMsg->msg_status  = 1;
 8014f48:	fec42783          	lw	a5,-20(s0)
 8014f4c:	4705                	li	a4,1
 8014f4e:	00e780a3          	sb	a4,1(a5)
		ptMsg->msg_length  = sizeof(thmts_sensor_imu_data_t);
 8014f52:	fec42783          	lw	a5,-20(s0)
 8014f56:	0037c703          	lbu	a4,3(a5)
 8014f5a:	8b01                	andi	a4,a4,0
 8014f5c:	03376713          	ori	a4,a4,51
 8014f60:	00e781a3          	sb	a4,3(a5)
 8014f64:	0047c703          	lbu	a4,4(a5)
 8014f68:	8b01                	andi	a4,a4,0
 8014f6a:	00e78223          	sb	a4,4(a5)
		ptMsg->msg_ptr     = &Sensor_IMU_data;
 8014f6e:	fec42783          	lw	a5,-20(s0)
 8014f72:	0812b737          	lui	a4,0x812b
 8014f76:	9ec70713          	addi	a4,a4,-1556 # 812a9ec <Sensor_IMU_data>
 8014f7a:	0ff77593          	zext.b	a1,a4
 8014f7e:	0057c683          	lbu	a3,5(a5)
 8014f82:	8a81                	andi	a3,a3,0
 8014f84:	8636                	mv	a2,a3
 8014f86:	86ae                	mv	a3,a1
 8014f88:	8ed1                	or	a3,a3,a2
 8014f8a:	00d782a3          	sb	a3,5(a5)
 8014f8e:	00875693          	srli	a3,a4,0x8
 8014f92:	0ff6f593          	zext.b	a1,a3
 8014f96:	0067c683          	lbu	a3,6(a5)
 8014f9a:	8a81                	andi	a3,a3,0
 8014f9c:	8636                	mv	a2,a3
 8014f9e:	86ae                	mv	a3,a1
 8014fa0:	8ed1                	or	a3,a3,a2
 8014fa2:	00d78323          	sb	a3,6(a5)
 8014fa6:	01075693          	srli	a3,a4,0x10
 8014faa:	0ff6f593          	zext.b	a1,a3
 8014fae:	0077c683          	lbu	a3,7(a5)
 8014fb2:	8a81                	andi	a3,a3,0
 8014fb4:	8636                	mv	a2,a3
 8014fb6:	86ae                	mv	a3,a1
 8014fb8:	8ed1                	or	a3,a3,a2
 8014fba:	00d783a3          	sb	a3,7(a5)
 8014fbe:	01875613          	srli	a2,a4,0x18
 8014fc2:	0087c703          	lbu	a4,8(a5)
 8014fc6:	8b01                	andi	a4,a4,0
 8014fc8:	86ba                	mv	a3,a4
 8014fca:	8732                	mv	a4,a2
 8014fcc:	8f55                	or	a4,a4,a3
 8014fce:	00e78423          	sb	a4,8(a5)
		xQueueSend(msgQueue, &ptMsg, portMAX_DELAY);
 8014fd2:	fec40793          	addi	a5,s0,-20
 8014fd6:	4701                	li	a4,0
 8014fd8:	567d                	li	a2,-1
 8014fda:	56fd                	li	a3,-1
 8014fdc:	85be                	mv	a1,a5
 8014fde:	fdc42503          	lw	a0,-36(s0)
 8014fe2:	f1bec0ef          	jal	ra,8001efc <xQueueGenericSend>
	}
}
 8014fe6:	0001                	nop
 8014fe8:	50b2                	lw	ra,44(sp)
 8014fea:	5422                	lw	s0,40(sp)
 8014fec:	6145                	addi	sp,sp,48
 8014fee:	8082                	ret

08014ff0 <atan2>:
 8014ff0:	a21d                	j	8015116 <__ieee754_atan2>

08014ff2 <fmod>:
 8014ff2:	7179                	addi	sp,sp,-48
 8014ff4:	a42a                	fsd	fa0,8(sp)
 8014ff6:	4622                	lw	a2,8(sp)
 8014ff8:	46b2                	lw	a3,12(sp)
 8014ffa:	a826                	fsd	fs1,16(sp)
 8014ffc:	c432                	sw	a2,8(sp)
 8014ffe:	c636                	sw	a3,12(sp)
 8015000:	24a2                	fld	fs1,8(sp)
 8015002:	a42e                	fsd	fa1,8(sp)
 8015004:	4622                	lw	a2,8(sp)
 8015006:	46b2                	lw	a3,12(sp)
 8015008:	ac22                	fsd	fs0,24(sp)
 801500a:	c432                	sw	a2,8(sp)
 801500c:	c636                	sw	a3,12(sp)
 801500e:	2422                	fld	fs0,8(sp)
 8015010:	d606                	sw	ra,44(sp)
 8015012:	2c4d                	jal	80152c4 <__ieee754_fmod>
 8015014:	a42a                	fsd	fa0,8(sp)
 8015016:	4622                	lw	a2,8(sp)
 8015018:	46b2                	lw	a3,12(sp)
 801501a:	a294a7d3          	feq.d	a5,fs1,fs1
 801501e:	a2842753          	feq.d	a4,fs0,fs0
 8015022:	c432                	sw	a2,8(sp)
 8015024:	c636                	sw	a3,12(sp)
 8015026:	8ff9                	and	a5,a5,a4
 8015028:	2522                	fld	fa0,8(sp)
 801502a:	cf89                	beqz	a5,8015044 <fmod+0x52>
 801502c:	d20004d3          	fcvt.d.w	fs1,zero
 8015030:	a29427d3          	feq.d	a5,fs0,fs1
 8015034:	cb81                	beqz	a5,8015044 <fmod+0x52>
 8015036:	30a010ef          	jal	ra,8016340 <__errno>
 801503a:	1a94f553          	fdiv.d	fa0,fs1,fs1
 801503e:	02100793          	li	a5,33
 8015042:	c11c                	sw	a5,0(a0)
 8015044:	50b2                	lw	ra,44(sp)
 8015046:	2462                	fld	fs0,24(sp)
 8015048:	24c2                	fld	fs1,16(sp)
 801504a:	6145                	addi	sp,sp,48
 801504c:	8082                	ret

0801504e <pow>:
 801504e:	7139                	addi	sp,sp,-64
 8015050:	a42a                	fsd	fa0,8(sp)
 8015052:	4622                	lw	a2,8(sp)
 8015054:	46b2                	lw	a3,12(sp)
 8015056:	ac4a                	fsd	fs2,24(sp)
 8015058:	c432                	sw	a2,8(sp)
 801505a:	c636                	sw	a3,12(sp)
 801505c:	2922                	fld	fs2,8(sp)
 801505e:	a42e                	fsd	fa1,8(sp)
 8015060:	4622                	lw	a2,8(sp)
 8015062:	46b2                	lw	a3,12(sp)
 8015064:	b422                	fsd	fs0,40(sp)
 8015066:	c432                	sw	a2,8(sp)
 8015068:	c636                	sw	a3,12(sp)
 801506a:	2422                	fld	fs0,8(sp)
 801506c:	b026                	fsd	fs1,32(sp)
 801506e:	de06                	sw	ra,60(sp)
 8015070:	a84e                	fsd	fs3,16(sp)
 8015072:	2945                	jal	8015522 <__ieee754_pow>
 8015074:	a42a                	fsd	fa0,8(sp)
 8015076:	4622                	lw	a2,8(sp)
 8015078:	46b2                	lw	a3,12(sp)
 801507a:	a28427d3          	feq.d	a5,fs0,fs0
 801507e:	c432                	sw	a2,8(sp)
 8015080:	c636                	sw	a3,12(sp)
 8015082:	24a2                	fld	fs1,8(sp)
 8015084:	cbbd                	beqz	a5,80150fa <pow+0xac>
 8015086:	d20009d3          	fcvt.d.w	fs3,zero
 801508a:	a33927d3          	feq.d	a5,fs2,fs3
 801508e:	c38d                	beqz	a5,80150b0 <pow+0x62>
 8015090:	a33427d3          	feq.d	a5,fs0,fs3
 8015094:	efa5                	bnez	a5,801510c <pow+0xbe>
 8015096:	22840553          	fmv.d	fa0,fs0
 801509a:	5b7000ef          	jal	ra,8015e50 <finite>
 801509e:	cd31                	beqz	a0,80150fa <pow+0xac>
 80150a0:	a33417d3          	flt.d	a5,fs0,fs3
 80150a4:	cbb9                	beqz	a5,80150fa <pow+0xac>
 80150a6:	29a010ef          	jal	ra,8016340 <__errno>
 80150aa:	02200793          	li	a5,34
 80150ae:	a02d                	j	80150d8 <pow+0x8a>
 80150b0:	5a1000ef          	jal	ra,8015e50 <finite>
 80150b4:	e505                	bnez	a0,80150dc <pow+0x8e>
 80150b6:	23290553          	fmv.d	fa0,fs2
 80150ba:	597000ef          	jal	ra,8015e50 <finite>
 80150be:	cd19                	beqz	a0,80150dc <pow+0x8e>
 80150c0:	22840553          	fmv.d	fa0,fs0
 80150c4:	58d000ef          	jal	ra,8015e50 <finite>
 80150c8:	c911                	beqz	a0,80150dc <pow+0x8e>
 80150ca:	a294a7d3          	feq.d	a5,fs1,fs1
 80150ce:	ffe1                	bnez	a5,80150a6 <pow+0x58>
 80150d0:	270010ef          	jal	ra,8016340 <__errno>
 80150d4:	02100793          	li	a5,33
 80150d8:	c11c                	sw	a5,0(a0)
 80150da:	a005                	j	80150fa <pow+0xac>
 80150dc:	d20007d3          	fcvt.d.w	fa5,zero
 80150e0:	a2f4a7d3          	feq.d	a5,fs1,fa5
 80150e4:	cb99                	beqz	a5,80150fa <pow+0xac>
 80150e6:	23290553          	fmv.d	fa0,fs2
 80150ea:	567000ef          	jal	ra,8015e50 <finite>
 80150ee:	c511                	beqz	a0,80150fa <pow+0xac>
 80150f0:	22840553          	fmv.d	fa0,fs0
 80150f4:	55d000ef          	jal	ra,8015e50 <finite>
 80150f8:	f55d                	bnez	a0,80150a6 <pow+0x58>
 80150fa:	50f2                	lw	ra,60(sp)
 80150fc:	22948553          	fmv.d	fa0,fs1
 8015100:	3422                	fld	fs0,40(sp)
 8015102:	3482                	fld	fs1,32(sp)
 8015104:	2962                	fld	fs2,24(sp)
 8015106:	29c2                	fld	fs3,16(sp)
 8015108:	6121                	addi	sp,sp,64
 801510a:	8082                	ret
 801510c:	00103797          	auipc	a5,0x103
 8015110:	d4c7b487          	fld	fs1,-692(a5) # 8117e58 <_impure_ptr+0x8>
 8015114:	b7dd                	j	80150fa <pow+0xac>

08015116 <__ieee754_atan2>:
 8015116:	1101                	addi	sp,sp,-32
 8015118:	a02a                	fsd	fa0,0(sp)
 801511a:	a42e                	fsd	fa1,8(sp)
 801511c:	4602                	lw	a2,0(sp)
 801511e:	4692                	lw	a3,4(sp)
 8015120:	4722                	lw	a4,8(sp)
 8015122:	47b2                	lw	a5,12(sp)
 8015124:	c032                	sw	a2,0(sp)
 8015126:	c236                	sw	a3,4(sp)
 8015128:	863a                	mv	a2,a4
 801512a:	86be                	mv	a3,a5
 801512c:	40e00733          	neg	a4,a4
 8015130:	800007b7          	lui	a5,0x80000
 8015134:	fff7c793          	not	a5,a5
 8015138:	8f51                	or	a4,a4,a2
 801513a:	00d7f5b3          	and	a1,a5,a3
 801513e:	837d                	srli	a4,a4,0x1f
 8015140:	ce06                	sw	ra,28(sp)
 8015142:	cc22                	sw	s0,24(sp)
 8015144:	8f4d                	or	a4,a4,a1
 8015146:	7ff00537          	lui	a0,0x7ff00
 801514a:	00e56e63          	bltu	a0,a4,8015166 <__ieee754_atan2+0x50>
 801514e:	4882                	lw	a7,0(sp)
 8015150:	4812                	lw	a6,4(sp)
 8015152:	41100733          	neg	a4,a7
 8015156:	01176733          	or	a4,a4,a7
 801515a:	0107f7b3          	and	a5,a5,a6
 801515e:	837d                	srli	a4,a4,0x1f
 8015160:	8f5d                	or	a4,a4,a5
 8015162:	00e57a63          	bgeu	a0,a4,8015176 <__ieee754_atan2+0x60>
 8015166:	2782                	fld	fa5,0(sp)
 8015168:	c032                	sw	a2,0(sp)
 801516a:	c236                	sw	a3,4(sp)
 801516c:	2702                	fld	fa4,0(sp)
 801516e:	02e7f7d3          	fadd.d	fa5,fa5,fa4
 8015172:	a03e                	fsd	fa5,0(sp)
 8015174:	a0f9                	j	8015242 <__ieee754_atan2+0x12c>
 8015176:	c0100737          	lui	a4,0xc0100
 801517a:	9736                	add	a4,a4,a3
 801517c:	8f51                	or	a4,a4,a2
 801517e:	e711                	bnez	a4,801518a <__ieee754_atan2+0x74>
 8015180:	4462                	lw	s0,24(sp)
 8015182:	40f2                	lw	ra,28(sp)
 8015184:	6105                	addi	sp,sp,32
 8015186:	2cb0006f          	j	8015c50 <atan>
 801518a:	41e6d413          	srai	s0,a3,0x1e
 801518e:	01f85713          	srli	a4,a6,0x1f
 8015192:	8809                	andi	s0,s0,2
 8015194:	8c59                	or	s0,s0,a4
 8015196:	0117e733          	or	a4,a5,a7
 801519a:	ef01                	bnez	a4,80151b2 <__ieee754_atan2+0x9c>
 801519c:	4789                	li	a5,2
 801519e:	10f40463          	beq	s0,a5,80152a6 <__ieee754_atan2+0x190>
 80151a2:	478d                	li	a5,3
 80151a4:	08f41f63          	bne	s0,a5,8015242 <__ieee754_atan2+0x12c>
 80151a8:	00103797          	auipc	a5,0x103
 80151ac:	cc07b787          	fld	fa5,-832(a5) # 8117e68 <_impure_ptr+0x18>
 80151b0:	b7c9                	j	8015172 <__ieee754_atan2+0x5c>
 80151b2:	00c5e733          	or	a4,a1,a2
 80151b6:	eb01                	bnez	a4,80151c6 <__ieee754_atan2+0xb0>
 80151b8:	10085163          	bgez	a6,80152ba <__ieee754_atan2+0x1a4>
 80151bc:	00103797          	auipc	a5,0x103
 80151c0:	cc47b787          	fld	fa5,-828(a5) # 8117e80 <_impure_ptr+0x30>
 80151c4:	b77d                	j	8015172 <__ieee754_atan2+0x5c>
 80151c6:	02a59a63          	bne	a1,a0,80151fa <__ieee754_atan2+0xe4>
 80151ca:	147d                	addi	s0,s0,-1
 80151cc:	00b79d63          	bne	a5,a1,80151e6 <__ieee754_atan2+0xd0>
 80151d0:	4789                	li	a5,2
 80151d2:	0c87ef63          	bltu	a5,s0,80152b0 <__ieee754_atan2+0x19a>
 80151d6:	00104797          	auipc	a5,0x104
 80151da:	14278793          	addi	a5,a5,322 # 8119318 <CSWTCH.8>
 80151de:	20f46433          	sh3add	s0,s0,a5
 80151e2:	201c                	fld	fa5,0(s0)
 80151e4:	b779                	j	8015172 <__ieee754_atan2+0x5c>
 80151e6:	4789                	li	a5,2
 80151e8:	c002                	sw	zero,0(sp)
 80151ea:	c202                	sw	zero,4(sp)
 80151ec:	0487eb63          	bltu	a5,s0,8015242 <__ieee754_atan2+0x12c>
 80151f0:	00104797          	auipc	a5,0x104
 80151f4:	14078793          	addi	a5,a5,320 # 8119330 <CSWTCH.9>
 80151f8:	b7dd                	j	80151de <__ieee754_atan2+0xc8>
 80151fa:	faa78fe3          	beq	a5,a0,80151b8 <__ieee754_atan2+0xa2>
 80151fe:	8f8d                	sub	a5,a5,a1
 8015200:	87d1                	srai	a5,a5,0x14
 8015202:	03c00713          	li	a4,60
 8015206:	04f74363          	blt	a4,a5,801524c <__ieee754_atan2+0x136>
 801520a:	0006d663          	bgez	a3,8015216 <__ieee754_atan2+0x100>
 801520e:	fc400713          	li	a4,-60
 8015212:	04e7c363          	blt	a5,a4,8015258 <__ieee754_atan2+0x142>
 8015216:	2782                	fld	fa5,0(sp)
 8015218:	c032                	sw	a2,0(sp)
 801521a:	c236                	sw	a3,4(sp)
 801521c:	2702                	fld	fa4,0(sp)
 801521e:	1ae7f553          	fdiv.d	fa0,fa5,fa4
 8015222:	429000ef          	jal	ra,8015e4a <fabs>
 8015226:	22b000ef          	jal	ra,8015c50 <atan>
 801522a:	a02a                	fsd	fa0,0(sp)
 801522c:	4602                	lw	a2,0(sp)
 801522e:	4692                	lw	a3,4(sp)
 8015230:	c032                	sw	a2,0(sp)
 8015232:	c236                	sw	a3,4(sp)
 8015234:	4785                	li	a5,1
 8015236:	02f40463          	beq	s0,a5,801525e <__ieee754_atan2+0x148>
 801523a:	4789                	li	a5,2
 801523c:	02f40963          	beq	s0,a5,801526e <__ieee754_atan2+0x158>
 8015240:	e429                	bnez	s0,801528a <__ieee754_atan2+0x174>
 8015242:	40f2                	lw	ra,28(sp)
 8015244:	4462                	lw	s0,24(sp)
 8015246:	2502                	fld	fa0,0(sp)
 8015248:	6105                	addi	sp,sp,32
 801524a:	8082                	ret
 801524c:	00103797          	auipc	a5,0x103
 8015250:	c147b787          	fld	fa5,-1004(a5) # 8117e60 <_impure_ptr+0x10>
 8015254:	a03e                	fsd	fa5,0(sp)
 8015256:	bff9                	j	8015234 <__ieee754_atan2+0x11e>
 8015258:	c002                	sw	zero,0(sp)
 801525a:	c202                	sw	zero,4(sp)
 801525c:	bfe1                	j	8015234 <__ieee754_atan2+0x11e>
 801525e:	4692                	lw	a3,4(sp)
 8015260:	4702                	lw	a4,0(sp)
 8015262:	800007b7          	lui	a5,0x80000
 8015266:	8fb5                	xor	a5,a5,a3
 8015268:	c03a                	sw	a4,0(sp)
 801526a:	c23e                	sw	a5,4(sp)
 801526c:	bfd9                	j	8015242 <__ieee754_atan2+0x12c>
 801526e:	2702                	fld	fa4,0(sp)
 8015270:	00103797          	auipc	a5,0x103
 8015274:	c187b787          	fld	fa5,-1000(a5) # 8117e88 <_impure_ptr+0x38>
 8015278:	0af777d3          	fsub.d	fa5,fa4,fa5
 801527c:	00103797          	auipc	a5,0x103
 8015280:	bf47b707          	fld	fa4,-1036(a5) # 8117e70 <_impure_ptr+0x20>
 8015284:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015288:	b5ed                	j	8015172 <__ieee754_atan2+0x5c>
 801528a:	2702                	fld	fa4,0(sp)
 801528c:	00103797          	auipc	a5,0x103
 8015290:	bfc7b787          	fld	fa5,-1028(a5) # 8117e88 <_impure_ptr+0x38>
 8015294:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015298:	00103797          	auipc	a5,0x103
 801529c:	bd87b707          	fld	fa4,-1064(a5) # 8117e70 <_impure_ptr+0x20>
 80152a0:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 80152a4:	b5f9                	j	8015172 <__ieee754_atan2+0x5c>
 80152a6:	00103797          	auipc	a5,0x103
 80152aa:	bca7b787          	fld	fa5,-1078(a5) # 8117e70 <_impure_ptr+0x20>
 80152ae:	b5d1                	j	8015172 <__ieee754_atan2+0x5c>
 80152b0:	00103797          	auipc	a5,0x103
 80152b4:	bc87b787          	fld	fa5,-1080(a5) # 8117e78 <_impure_ptr+0x28>
 80152b8:	bd6d                	j	8015172 <__ieee754_atan2+0x5c>
 80152ba:	00103797          	auipc	a5,0x103
 80152be:	ba67b787          	fld	fa5,-1114(a5) # 8117e60 <_impure_ptr+0x10>
 80152c2:	bd45                	j	8015172 <__ieee754_atan2+0x5c>

080152c4 <__ieee754_fmod>:
 80152c4:	1101                	addi	sp,sp,-32
 80152c6:	a42e                	fsd	fa1,8(sp)
 80152c8:	a02a                	fsd	fa0,0(sp)
 80152ca:	47b2                	lw	a5,12(sp)
 80152cc:	4722                	lw	a4,8(sp)
 80152ce:	4602                	lw	a2,0(sp)
 80152d0:	4692                	lw	a3,4(sp)
 80152d2:	80000837          	lui	a6,0x80000
 80152d6:	fff84893          	not	a7,a6
 80152da:	00f8f333          	and	t1,a7,a5
 80152de:	ce22                	sw	s0,28(sp)
 80152e0:	cc26                	sw	s1,24(sp)
 80152e2:	c032                	sw	a2,0(sp)
 80152e4:	84be                	mv	s1,a5
 80152e6:	c236                	sw	a3,4(sp)
 80152e8:	00e367b3          	or	a5,t1,a4
 80152ec:	843a                	mv	s0,a4
 80152ee:	c395                	beqz	a5,8015312 <__ieee754_fmod+0x4e>
 80152f0:	4e92                	lw	t4,4(sp)
 80152f2:	7ff007b7          	lui	a5,0x7ff00
 80152f6:	01d8f8b3          	and	a7,a7,t4
 80152fa:	8e76                	mv	t3,t4
 80152fc:	00f8db63          	bge	a7,a5,8015312 <__ieee754_fmod+0x4e>
 8015300:	8f3a                	mv	t5,a4
 8015302:	40e00733          	neg	a4,a4
 8015306:	8f41                	or	a4,a4,s0
 8015308:	837d                	srli	a4,a4,0x1f
 801530a:	00676733          	or	a4,a4,t1
 801530e:	02e7f063          	bgeu	a5,a4,801532e <__ieee754_fmod+0x6a>
 8015312:	2782                	fld	fa5,0(sp)
 8015314:	c022                	sw	s0,0(sp)
 8015316:	c226                	sw	s1,4(sp)
 8015318:	2702                	fld	fa4,0(sp)
 801531a:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 801531e:	1af7f7d3          	fdiv.d	fa5,fa5,fa5
 8015322:	a03e                	fsd	fa5,0(sp)
 8015324:	4472                	lw	s0,28(sp)
 8015326:	2502                	fld	fa0,0(sp)
 8015328:	44e2                	lw	s1,24(sp)
 801532a:	6105                	addi	sp,sp,32
 801532c:	8082                	ret
 801532e:	4782                	lw	a5,0(sp)
 8015330:	010ef833          	and	a6,t4,a6
 8015334:	86be                	mv	a3,a5
 8015336:	03134263          	blt	t1,a7,801535a <__ieee754_fmod+0x96>
 801533a:	fe68c5e3          	blt	a7,t1,8015324 <__ieee754_fmod+0x60>
 801533e:	fe87e3e3          	bltu	a5,s0,8015324 <__ieee754_fmod+0x60>
 8015342:	00879c63          	bne	a5,s0,801535a <__ieee754_fmod+0x96>
 8015346:	01c85813          	srli	a6,a6,0x1c
 801534a:	00104797          	auipc	a5,0x104
 801534e:	ffe78793          	addi	a5,a5,-2 # 8119348 <Zero>
 8015352:	983e                	add	a6,a6,a5
 8015354:	00083787          	fld	fa5,0(a6) # 80000000 <_data_lma+0x5ffc8208>
 8015358:	b7e9                	j	8015322 <__ieee754_fmod+0x5e>
 801535a:	7ff007b7          	lui	a5,0x7ff00
 801535e:	00fe77b3          	and	a5,t3,a5
 8015362:	ebdd                	bnez	a5,8015418 <__ieee754_fmod+0x154>
 8015364:	0a089163          	bnez	a7,8015406 <__ieee754_fmod+0x142>
 8015368:	87b6                	mv	a5,a3
 801536a:	bed00613          	li	a2,-1043
 801536e:	08f04963          	bgtz	a5,8015400 <__ieee754_fmod+0x13c>
 8015372:	7ff007b7          	lui	a5,0x7ff00
 8015376:	8fe5                	and	a5,a5,s1
 8015378:	e3e9                	bnez	a5,801543a <__ieee754_fmod+0x176>
 801537a:	0a031763          	bnez	t1,8015428 <__ieee754_fmod+0x164>
 801537e:	87a2                	mv	a5,s0
 8015380:	bed00713          	li	a4,-1043
 8015384:	08f04f63          	bgtz	a5,8015422 <__ieee754_fmod+0x15e>
 8015388:	c0200e93          	li	t4,-1022
 801538c:	0bd64c63          	blt	a2,t4,8015444 <__ieee754_fmod+0x180>
 8015390:	001008b7          	lui	a7,0x100
 8015394:	fff88793          	addi	a5,a7,-1 # fffff <__HEAP_SIZE+0xff7ff>
 8015398:	00fe77b3          	and	a5,t3,a5
 801539c:	0117e7b3          	or	a5,a5,a7
 80153a0:	c0200e13          	li	t3,-1022
 80153a4:	0dc74763          	blt	a4,t3,8015472 <__ieee754_fmod+0x1ae>
 80153a8:	001008b7          	lui	a7,0x100
 80153ac:	fff88513          	addi	a0,a7,-1 # fffff <__HEAP_SIZE+0xff7ff>
 80153b0:	009575b3          	and	a1,a0,s1
 80153b4:	0115e5b3          	or	a1,a1,a7
 80153b8:	8e19                	sub	a2,a2,a4
 80153ba:	40b78533          	sub	a0,a5,a1
 80153be:	41e688b3          	sub	a7,a3,t5
 80153c2:	ee79                	bnez	a2,80154a0 <__ieee754_fmod+0x1dc>
 80153c4:	01e6f363          	bgeu	a3,t5,80153ca <__ieee754_fmod+0x106>
 80153c8:	157d                	addi	a0,a0,-1
 80153ca:	00054463          	bltz	a0,80153d2 <__ieee754_fmod+0x10e>
 80153ce:	86c6                	mv	a3,a7
 80153d0:	87aa                	mv	a5,a0
 80153d2:	00d7e633          	or	a2,a5,a3
 80153d6:	001005b7          	lui	a1,0x100
 80153da:	d635                	beqz	a2,8015346 <__ieee754_fmod+0x82>
 80153dc:	0eb7c963          	blt	a5,a1,80154ce <__ieee754_fmod+0x20a>
 80153e0:	c0200613          	li	a2,-1022
 80153e4:	0ec74c63          	blt	a4,a2,80154dc <__ieee754_fmod+0x218>
 80153e8:	8f8d                	sub	a5,a5,a1
 80153ea:	3ff70713          	addi	a4,a4,1023 # c01003ff <_data_lma+0xa00c8607>
 80153ee:	0107e833          	or	a6,a5,a6
 80153f2:	0752                	slli	a4,a4,0x14
 80153f4:	85b6                	mv	a1,a3
 80153f6:	00e86633          	or	a2,a6,a4
 80153fa:	c02e                	sw	a1,0(sp)
 80153fc:	c232                	sw	a2,4(sp)
 80153fe:	b71d                	j	8015324 <__ieee754_fmod+0x60>
 8015400:	167d                	addi	a2,a2,-1
 8015402:	0786                	slli	a5,a5,0x1
 8015404:	b7ad                	j	801536e <__ieee754_fmod+0xaa>
 8015406:	00b89793          	slli	a5,a7,0xb
 801540a:	c0200613          	li	a2,-1022
 801540e:	f6f052e3          	blez	a5,8015372 <__ieee754_fmod+0xae>
 8015412:	167d                	addi	a2,a2,-1
 8015414:	0786                	slli	a5,a5,0x1
 8015416:	bfe5                	j	801540e <__ieee754_fmod+0x14a>
 8015418:	4148d613          	srai	a2,a7,0x14
 801541c:	c0160613          	addi	a2,a2,-1023 # 2183c01 <__HEAP_SIZE+0x2183401>
 8015420:	bf89                	j	8015372 <__ieee754_fmod+0xae>
 8015422:	177d                	addi	a4,a4,-1
 8015424:	0786                	slli	a5,a5,0x1
 8015426:	bfb9                	j	8015384 <__ieee754_fmod+0xc0>
 8015428:	00b31793          	slli	a5,t1,0xb
 801542c:	c0200713          	li	a4,-1022
 8015430:	f4f05ce3          	blez	a5,8015388 <__ieee754_fmod+0xc4>
 8015434:	177d                	addi	a4,a4,-1
 8015436:	0786                	slli	a5,a5,0x1
 8015438:	bfe5                	j	8015430 <__ieee754_fmod+0x16c>
 801543a:	41435713          	srai	a4,t1,0x14
 801543e:	c0170713          	addi	a4,a4,-1023
 8015442:	b799                	j	8015388 <__ieee754_fmod+0xc4>
 8015444:	40ce8eb3          	sub	t4,t4,a2
 8015448:	47fd                	li	a5,31
 801544a:	01d7cd63          	blt	a5,t4,8015464 <__ieee754_fmod+0x1a0>
 801544e:	41e60793          	addi	a5,a2,1054
 8015452:	00f6de33          	srl	t3,a3,a5
 8015456:	01d897b3          	sll	a5,a7,t4
 801545a:	00fe67b3          	or	a5,t3,a5
 801545e:	01d696b3          	sll	a3,a3,t4
 8015462:	bf3d                	j	80153a0 <__ieee754_fmod+0xdc>
 8015464:	be200793          	li	a5,-1054
 8015468:	8f91                	sub	a5,a5,a2
 801546a:	00f697b3          	sll	a5,a3,a5
 801546e:	4681                	li	a3,0
 8015470:	bf05                	j	80153a0 <__ieee754_fmod+0xdc>
 8015472:	40ee0e33          	sub	t3,t3,a4
 8015476:	48fd                	li	a7,31
 8015478:	01c8cd63          	blt	a7,t3,8015492 <__ieee754_fmod+0x1ce>
 801547c:	41e70593          	addi	a1,a4,1054
 8015480:	00b455b3          	srl	a1,s0,a1
 8015484:	01c318b3          	sll	a7,t1,t3
 8015488:	0115e5b3          	or	a1,a1,a7
 801548c:	01c41f33          	sll	t5,s0,t3
 8015490:	b725                	j	80153b8 <__ieee754_fmod+0xf4>
 8015492:	be200593          	li	a1,-1054
 8015496:	8d99                	sub	a1,a1,a4
 8015498:	00b415b3          	sll	a1,s0,a1
 801549c:	4f01                	li	t5,0
 801549e:	bf29                	j	80153b8 <__ieee754_fmod+0xf4>
 80154a0:	01e6f363          	bgeu	a3,t5,80154a6 <__ieee754_fmod+0x1e2>
 80154a4:	157d                	addi	a0,a0,-1
 80154a6:	00055963          	bgez	a0,80154b8 <__ieee754_fmod+0x1f4>
 80154aa:	01f6d513          	srli	a0,a3,0x1f
 80154ae:	0686                	slli	a3,a3,0x1
 80154b0:	20a7a7b3          	sh1add	a5,a5,a0
 80154b4:	167d                	addi	a2,a2,-1
 80154b6:	b711                	j	80153ba <__ieee754_fmod+0xf6>
 80154b8:	011567b3          	or	a5,a0,a7
 80154bc:	e80785e3          	beqz	a5,8015346 <__ieee754_fmod+0x82>
 80154c0:	01f8d793          	srli	a5,a7,0x1f
 80154c4:	00189693          	slli	a3,a7,0x1
 80154c8:	20f527b3          	sh1add	a5,a0,a5
 80154cc:	b7e5                	j	80154b4 <__ieee754_fmod+0x1f0>
 80154ce:	01f6d613          	srli	a2,a3,0x1f
 80154d2:	177d                	addi	a4,a4,-1
 80154d4:	0686                	slli	a3,a3,0x1
 80154d6:	20c7a7b3          	sh1add	a5,a5,a2
 80154da:	b709                	j	80153dc <__ieee754_fmod+0x118>
 80154dc:	8e19                	sub	a2,a2,a4
 80154de:	45d1                	li	a1,20
 80154e0:	00c5cf63          	blt	a1,a2,80154fe <__ieee754_fmod+0x23a>
 80154e4:	41e70713          	addi	a4,a4,1054
 80154e8:	00e79733          	sll	a4,a5,a4
 80154ec:	00c6d6b3          	srl	a3,a3,a2
 80154f0:	8ed9                	or	a3,a3,a4
 80154f2:	40c7d7b3          	sra	a5,a5,a2
 80154f6:	85b6                	mv	a1,a3
 80154f8:	0107e633          	or	a2,a5,a6
 80154fc:	bdfd                	j	80153fa <__ieee754_fmod+0x136>
 80154fe:	45fd                	li	a1,31
 8015500:	00c5cb63          	blt	a1,a2,8015516 <__ieee754_fmod+0x252>
 8015504:	41e70713          	addi	a4,a4,1054
 8015508:	00c6d6b3          	srl	a3,a3,a2
 801550c:	00e797b3          	sll	a5,a5,a4
 8015510:	8edd                	or	a3,a3,a5
 8015512:	87c2                	mv	a5,a6
 8015514:	b7cd                	j	80154f6 <__ieee754_fmod+0x232>
 8015516:	be200693          	li	a3,-1054
 801551a:	8e99                	sub	a3,a3,a4
 801551c:	40d7d6b3          	sra	a3,a5,a3
 8015520:	bfcd                	j	8015512 <__ieee754_fmod+0x24e>

08015522 <__ieee754_pow>:
 8015522:	711d                	addi	sp,sp,-96
 8015524:	a42a                	fsd	fa0,8(sp)
 8015526:	46b2                	lw	a3,12(sp)
 8015528:	4622                	lw	a2,8(sp)
 801552a:	a42e                	fsd	fa1,8(sp)
 801552c:	ca36                	sw	a3,20(sp)
 801552e:	46b2                	lw	a3,12(sp)
 8015530:	c832                	sw	a2,16(sp)
 8015532:	4622                	lw	a2,8(sp)
 8015534:	ce36                	sw	a3,28(sp)
 8015536:	c6ce                	sw	s3,76(sp)
 8015538:	cc32                	sw	a2,24(sp)
 801553a:	49f2                	lw	s3,28(sp)
 801553c:	4762                	lw	a4,24(sp)
 801553e:	cca2                	sw	s0,88(sp)
 8015540:	80000437          	lui	s0,0x80000
 8015544:	fff44413          	not	s0,s0
 8015548:	c8ca                	sw	s2,80(sp)
 801554a:	01347933          	and	s2,s0,s3
 801554e:	ce86                	sw	ra,92(sp)
 8015550:	caa6                	sw	s1,84(sp)
 8015552:	c4d2                	sw	s4,72(sp)
 8015554:	c2d6                	sw	s5,68(sp)
 8015556:	bc22                	fsd	fs0,56(sp)
 8015558:	00e967b3          	or	a5,s2,a4
 801555c:	e3b9                	bnez	a5,80155a2 <__ieee754_pow+0x80>
 801555e:	47d2                	lw	a5,20(sp)
 8015560:	4742                	lw	a4,16(sp)
 8015562:	69379793          	binvi	a5,a5,0x13
 8015566:	837d                	srli	a4,a4,0x1f
 8015568:	0786                	slli	a5,a5,0x1
 801556a:	8fd9                	or	a5,a5,a4
 801556c:	4742                	lw	a4,16(sp)
 801556e:	00171693          	slli	a3,a4,0x1
 8015572:	fff00737          	lui	a4,0xfff00
 8015576:	00f76663          	bltu	a4,a5,8015582 <__ieee754_pow+0x60>
 801557a:	64e79d63          	bne	a5,a4,8015bd4 <__ieee754_pow+0x6b2>
 801557e:	64068b63          	beqz	a3,8015bd4 <__ieee754_pow+0x6b2>
 8015582:	27c2                	fld	fa5,16(sp)
 8015584:	2762                	fld	fa4,24(sp)
 8015586:	02e7f7d3          	fadd.d	fa5,fa5,fa4
 801558a:	a43e                	fsd	fa5,8(sp)
 801558c:	40f6                	lw	ra,92(sp)
 801558e:	4466                	lw	s0,88(sp)
 8015590:	2522                	fld	fa0,8(sp)
 8015592:	44d6                	lw	s1,84(sp)
 8015594:	4946                	lw	s2,80(sp)
 8015596:	49b6                	lw	s3,76(sp)
 8015598:	4a26                	lw	s4,72(sp)
 801559a:	4a96                	lw	s5,68(sp)
 801559c:	3462                	fld	fs0,56(sp)
 801559e:	6125                	addi	sp,sp,96
 80155a0:	8082                	ret
 80155a2:	4a52                	lw	s4,20(sp)
 80155a4:	7ff007b7          	lui	a5,0x7ff00
 80155a8:	4ac2                	lw	s5,16(sp)
 80155aa:	01447433          	and	s0,s0,s4
 80155ae:	0087cd63          	blt	a5,s0,80155c8 <__ieee754_pow+0xa6>
 80155b2:	00f41463          	bne	s0,a5,80155ba <__ieee754_pow+0x98>
 80155b6:	fc0a96e3          	bnez	s5,8015582 <__ieee754_pow+0x60>
 80155ba:	7ff007b7          	lui	a5,0x7ff00
 80155be:	0127c563          	blt	a5,s2,80155c8 <__ieee754_pow+0xa6>
 80155c2:	02f91363          	bne	s2,a5,80155e8 <__ieee754_pow+0xc6>
 80155c6:	c30d                	beqz	a4,80155e8 <__ieee754_pow+0xc6>
 80155c8:	4752                	lw	a4,20(sp)
 80155ca:	c01007b7          	lui	a5,0xc0100
 80155ce:	97ba                	add	a5,a5,a4
 80155d0:	4742                	lw	a4,16(sp)
 80155d2:	8fd9                	or	a5,a5,a4
 80155d4:	f7dd                	bnez	a5,8015582 <__ieee754_pow+0x60>
 80155d6:	47f2                	lw	a5,28(sp)
 80155d8:	4762                	lw	a4,24(sp)
 80155da:	69379793          	binvi	a5,a5,0x13
 80155de:	837d                	srli	a4,a4,0x1f
 80155e0:	0786                	slli	a5,a5,0x1
 80155e2:	8fd9                	or	a5,a5,a4
 80155e4:	4762                	lw	a4,24(sp)
 80155e6:	b761                	j	801556e <__ieee754_pow+0x4c>
 80155e8:	4481                	li	s1,0
 80155ea:	0c0a5463          	bgez	s4,80156b2 <__ieee754_pow+0x190>
 80155ee:	434007b7          	lui	a5,0x43400
 80155f2:	0af95f63          	bge	s2,a5,80156b0 <__ieee754_pow+0x18e>
 80155f6:	3ff007b7          	lui	a5,0x3ff00
 80155fa:	02f94663          	blt	s2,a5,8015626 <__ieee754_pow+0x104>
 80155fe:	41495793          	srai	a5,s2,0x14
 8015602:	c0178693          	addi	a3,a5,-1023 # 3feffc01 <_data_lma+0x1fec7e09>
 8015606:	47d1                	li	a5,20
 8015608:	06d7d963          	bge	a5,a3,801567a <__ieee754_pow+0x158>
 801560c:	03400793          	li	a5,52
 8015610:	8f95                	sub	a5,a5,a3
 8015612:	46e2                	lw	a3,24(sp)
 8015614:	00f6d6b3          	srl	a3,a3,a5
 8015618:	00f697b3          	sll	a5,a3,a5
 801561c:	00e79563          	bne	a5,a4,8015626 <__ieee754_pow+0x104>
 8015620:	8a85                	andi	a3,a3,1
 8015622:	4489                	li	s1,2
 8015624:	8c95                	sub	s1,s1,a3
 8015626:	c72d                	beqz	a4,8015690 <__ieee754_pow+0x16e>
 8015628:	2542                	fld	fa0,16(sp)
 801562a:	021000ef          	jal	ra,8015e4a <fabs>
 801562e:	a42a                	fsd	fa0,8(sp)
 8015630:	4622                	lw	a2,8(sp)
 8015632:	46b2                	lw	a3,12(sp)
 8015634:	c432                	sw	a2,8(sp)
 8015636:	c636                	sw	a3,12(sp)
 8015638:	0e0a9763          	bnez	s5,8015726 <__ieee754_pow+0x204>
 801563c:	c801                	beqz	s0,801564c <__ieee754_pow+0x12a>
 801563e:	47d2                	lw	a5,20(sp)
 8015640:	3ff00737          	lui	a4,0x3ff00
 8015644:	078a                	slli	a5,a5,0x2
 8015646:	8389                	srli	a5,a5,0x2
 8015648:	0ce79f63          	bne	a5,a4,8015726 <__ieee754_pow+0x204>
 801564c:	0009da63          	bgez	s3,8015660 <__ieee754_pow+0x13e>
 8015650:	2722                	fld	fa4,8(sp)
 8015652:	00103797          	auipc	a5,0x103
 8015656:	8067b787          	fld	fa5,-2042(a5) # 8117e58 <_impure_ptr+0x8>
 801565a:	1ae7f7d3          	fdiv.d	fa5,fa5,fa4
 801565e:	a43e                	fsd	fa5,8(sp)
 8015660:	f20a56e3          	bgez	s4,801558c <__ieee754_pow+0x6a>
 8015664:	c01007b7          	lui	a5,0xc0100
 8015668:	943e                	add	s0,s0,a5
 801566a:	8c45                	or	s0,s0,s1
 801566c:	e845                	bnez	s0,801571c <__ieee754_pow+0x1fa>
 801566e:	27a2                	fld	fa5,8(sp)
 8015670:	0af7f7d3          	fsub.d	fa5,fa5,fa5
 8015674:	1af7f7d3          	fdiv.d	fa5,fa5,fa5
 8015678:	bf09                	j	801558a <__ieee754_pow+0x68>
 801567a:	f75d                	bnez	a4,8015628 <__ieee754_pow+0x106>
 801567c:	8f95                	sub	a5,a5,a3
 801567e:	40f95733          	sra	a4,s2,a5
 8015682:	00f717b3          	sll	a5,a4,a5
 8015686:	01279563          	bne	a5,s2,8015690 <__ieee754_pow+0x16e>
 801568a:	8b05                	andi	a4,a4,1
 801568c:	4489                	li	s1,2
 801568e:	8c99                	sub	s1,s1,a4
 8015690:	3ff007b7          	lui	a5,0x3ff00
 8015694:	04f91b63          	bne	s2,a5,80156ea <__ieee754_pow+0x1c8>
 8015698:	27c2                	fld	fa5,16(sp)
 801569a:	a43e                	fsd	fa5,8(sp)
 801569c:	ee09d8e3          	bgez	s3,801558c <__ieee754_pow+0x6a>
 80156a0:	2722                	fld	fa4,8(sp)
 80156a2:	00102797          	auipc	a5,0x102
 80156a6:	7b67b787          	fld	fa5,1974(a5) # 8117e58 <_impure_ptr+0x8>
 80156aa:	1ae7f7d3          	fdiv.d	fa5,fa5,fa4
 80156ae:	bdf1                	j	801558a <__ieee754_pow+0x68>
 80156b0:	4489                	li	s1,2
 80156b2:	fb3d                	bnez	a4,8015628 <__ieee754_pow+0x106>
 80156b4:	7ff007b7          	lui	a5,0x7ff00
 80156b8:	fcf91ce3          	bne	s2,a5,8015690 <__ieee754_pow+0x16e>
 80156bc:	4742                	lw	a4,16(sp)
 80156be:	c01007b7          	lui	a5,0xc0100
 80156c2:	97a2                	add	a5,a5,s0
 80156c4:	8fd9                	or	a5,a5,a4
 80156c6:	50078763          	beqz	a5,8015bd4 <__ieee754_pow+0x6b2>
 80156ca:	3ff007b7          	lui	a5,0x3ff00
 80156ce:	c402                	sw	zero,8(sp)
 80156d0:	c602                	sw	zero,12(sp)
 80156d2:	00f44663          	blt	s0,a5,80156de <__ieee754_pow+0x1bc>
 80156d6:	ea09cbe3          	bltz	s3,801558c <__ieee754_pow+0x6a>
 80156da:	27e2                	fld	fa5,24(sp)
 80156dc:	b57d                	j	801558a <__ieee754_pow+0x68>
 80156de:	ea09d7e3          	bgez	s3,801558c <__ieee754_pow+0x6a>
 80156e2:	27e2                	fld	fa5,24(sp)
 80156e4:	22f797d3          	fneg.d	fa5,fa5
 80156e8:	b54d                	j	801558a <__ieee754_pow+0x68>
 80156ea:	400007b7          	lui	a5,0x40000
 80156ee:	00f99663          	bne	s3,a5,80156fa <__ieee754_pow+0x1d8>
 80156f2:	27c2                	fld	fa5,16(sp)
 80156f4:	12f7f7d3          	fmul.d	fa5,fa5,fa5
 80156f8:	bd49                	j	801558a <__ieee754_pow+0x68>
 80156fa:	3fe007b7          	lui	a5,0x3fe00
 80156fe:	f2f995e3          	bne	s3,a5,8015628 <__ieee754_pow+0x106>
 8015702:	f20a43e3          	bltz	s4,8015628 <__ieee754_pow+0x106>
 8015706:	4466                	lw	s0,88(sp)
 8015708:	2542                	fld	fa0,16(sp)
 801570a:	40f6                	lw	ra,92(sp)
 801570c:	44d6                	lw	s1,84(sp)
 801570e:	4946                	lw	s2,80(sp)
 8015710:	49b6                	lw	s3,76(sp)
 8015712:	4a26                	lw	s4,72(sp)
 8015714:	4a96                	lw	s5,68(sp)
 8015716:	3462                	fld	fs0,56(sp)
 8015718:	6125                	addi	sp,sp,96
 801571a:	a1d1                	j	8015bde <__ieee754_sqrt>
 801571c:	4785                	li	a5,1
 801571e:	e6f497e3          	bne	s1,a5,801558c <__ieee754_pow+0x6a>
 8015722:	27a2                	fld	fa5,8(sp)
 8015724:	b7c1                	j	80156e4 <__ieee754_pow+0x1c2>
 8015726:	47d2                	lw	a5,20(sp)
 8015728:	01f7d613          	srli	a2,a5,0x1f
 801572c:	167d                	addi	a2,a2,-1
 801572e:	00c4e7b3          	or	a5,s1,a2
 8015732:	e399                	bnez	a5,8015738 <__ieee754_pow+0x216>
 8015734:	27c2                	fld	fa5,16(sp)
 8015736:	bf2d                	j	8015670 <__ieee754_pow+0x14e>
 8015738:	41e007b7          	lui	a5,0x41e00
 801573c:	1127dc63          	bge	a5,s2,8015854 <__ieee754_pow+0x332>
 8015740:	43f007b7          	lui	a5,0x43f00
 8015744:	0327d363          	bge	a5,s2,801576a <__ieee754_pow+0x248>
 8015748:	3ff007b7          	lui	a5,0x3ff00
 801574c:	02f45763          	bge	s0,a5,801577a <__ieee754_pow+0x258>
 8015750:	0209d763          	bgez	s3,801577e <__ieee754_pow+0x25c>
 8015754:	4501                	li	a0,0
 8015756:	4466                	lw	s0,88(sp)
 8015758:	40f6                	lw	ra,92(sp)
 801575a:	44d6                	lw	s1,84(sp)
 801575c:	4946                	lw	s2,80(sp)
 801575e:	49b6                	lw	s3,76(sp)
 8015760:	4a26                	lw	s4,72(sp)
 8015762:	4a96                	lw	s5,68(sp)
 8015764:	3462                	fld	fs0,56(sp)
 8015766:	6125                	addi	sp,sp,96
 8015768:	a9f1                	j	8015c44 <__math_oflow>
 801576a:	3ff007b7          	lui	a5,0x3ff00
 801576e:	ffe78713          	addi	a4,a5,-2 # 3feffffe <_data_lma+0x1fec8206>
 8015772:	fc875fe3          	bge	a4,s0,8015750 <__ieee754_pow+0x22e>
 8015776:	0087df63          	bge	a5,s0,8015794 <__ieee754_pow+0x272>
 801577a:	fd304de3          	bgtz	s3,8015754 <__ieee754_pow+0x232>
 801577e:	4501                	li	a0,0
 8015780:	4466                	lw	s0,88(sp)
 8015782:	40f6                	lw	ra,92(sp)
 8015784:	44d6                	lw	s1,84(sp)
 8015786:	4946                	lw	s2,80(sp)
 8015788:	49b6                	lw	s3,76(sp)
 801578a:	4a26                	lw	s4,72(sp)
 801578c:	4a96                	lw	s5,68(sp)
 801578e:	3462                	fld	fs0,56(sp)
 8015790:	6125                	addi	sp,sp,96
 8015792:	a15d                	j	8015c38 <__math_uflow>
 8015794:	2722                	fld	fa4,8(sp)
 8015796:	00102797          	auipc	a5,0x102
 801579a:	6c27b787          	fld	fa5,1730(a5) # 8117e58 <_impure_ptr+0x8>
 801579e:	00102797          	auipc	a5,0x102
 80157a2:	7027b607          	fld	fa2,1794(a5) # 8117ea0 <_impure_ptr+0x50>
 80157a6:	0af777d3          	fsub.d	fa5,fa4,fa5
 80157aa:	00102797          	auipc	a5,0x102
 80157ae:	6ee7b687          	fld	fa3,1774(a5) # 8117e98 <_impure_ptr+0x48>
 80157b2:	c402                	sw	zero,8(sp)
 80157b4:	62d7f6cb          	fnmsub.d	fa3,fa5,fa3,fa2
 80157b8:	00102797          	auipc	a5,0x102
 80157bc:	6f07b607          	fld	fa2,1776(a5) # 8117ea8 <_impure_ptr+0x58>
 80157c0:	12f7f753          	fmul.d	fa4,fa5,fa5
 80157c4:	62f6f6cb          	fnmsub.d	fa3,fa3,fa5,fa2
 80157c8:	00102797          	auipc	a5,0x102
 80157cc:	6f87b607          	fld	fa2,1784(a5) # 8117ec0 <_impure_ptr+0x70>
 80157d0:	12d77753          	fmul.d	fa4,fa4,fa3
 80157d4:	00102797          	auipc	a5,0x102
 80157d8:	6dc7b687          	fld	fa3,1756(a5) # 8117eb0 <_impure_ptr+0x60>
 80157dc:	12d776d3          	fmul.d	fa3,fa4,fa3
 80157e0:	00102797          	auipc	a5,0x102
 80157e4:	6d87b707          	fld	fa4,1752(a5) # 8117eb8 <_impure_ptr+0x68>
 80157e8:	6ae7f747          	fmsub.d	fa4,fa5,fa4,fa3
 80157ec:	72c7f6c3          	fmadd.d	fa3,fa5,fa2,fa4
 80157f0:	a836                	fsd	fa3,16(sp)
 80157f2:	47d2                	lw	a5,20(sp)
 80157f4:	c63e                	sw	a5,12(sp)
 80157f6:	26a2                	fld	fa3,8(sp)
 80157f8:	6ac7f7cb          	fnmsub.d	fa5,fa5,fa2,fa3
 80157fc:	14fd                	addi	s1,s1,-1
 80157fe:	8e45                	or	a2,a2,s1
 8015800:	0af77753          	fsub.d	fa4,fa4,fa5
 8015804:	22061363          	bnez	a2,8015a2a <__ieee754_pow+0x508>
 8015808:	00102797          	auipc	a5,0x102
 801580c:	6887b407          	fld	fs0,1672(a5) # 8117e90 <_impure_ptr+0x40>
 8015810:	47f2                	lw	a5,28(sp)
 8015812:	c402                	sw	zero,8(sp)
 8015814:	27e2                	fld	fa5,24(sp)
 8015816:	c63e                	sw	a5,12(sp)
 8015818:	2622                	fld	fa2,8(sp)
 801581a:	409007b7          	lui	a5,0x40900
 801581e:	0ac7f7d3          	fsub.d	fa5,fa5,fa2
 8015822:	2662                	fld	fa2,24(sp)
 8015824:	12c77753          	fmul.d	fa4,fa4,fa2
 8015828:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 801582c:	2722                	fld	fa4,8(sp)
 801582e:	12e6f753          	fmul.d	fa4,fa3,fa4
 8015832:	02e7f6d3          	fadd.d	fa3,fa5,fa4
 8015836:	a436                	fsd	fa3,8(sp)
 8015838:	4832                	lw	a6,12(sp)
 801583a:	34f84863          	blt	a6,a5,8015b8a <__ieee754_pow+0x668>
 801583e:	4722                	lw	a4,8(sp)
 8015840:	40f807b3          	sub	a5,a6,a5
 8015844:	8fd9                	or	a5,a5,a4
 8015846:	1e078763          	beqz	a5,8015a34 <__ieee754_pow+0x512>
 801584a:	d20007d3          	fcvt.d.w	fa5,zero
 801584e:	a2f41553          	flt.d	a0,fs0,fa5
 8015852:	b711                	j	8015756 <__ieee754_pow+0x234>
 8015854:	4752                	lw	a4,20(sp)
 8015856:	7ff007b7          	lui	a5,0x7ff00
 801585a:	4681                	li	a3,0
 801585c:	8ff9                	and	a5,a5,a4
 801585e:	ef81                	bnez	a5,8015876 <__ieee754_pow+0x354>
 8015860:	2722                	fld	fa4,8(sp)
 8015862:	00102797          	auipc	a5,0x102
 8015866:	6667b787          	fld	fa5,1638(a5) # 8117ec8 <_impure_ptr+0x78>
 801586a:	fcb00693          	li	a3,-53
 801586e:	12f777d3          	fmul.d	fa5,fa4,fa5
 8015872:	a43e                	fsd	fa5,8(sp)
 8015874:	4432                	lw	s0,12(sp)
 8015876:	00100537          	lui	a0,0x100
 801587a:	41445713          	srai	a4,s0,0x14
 801587e:	fff50793          	addi	a5,a0,-1 # fffff <__HEAP_SIZE+0xff7ff>
 8015882:	0003a5b7          	lui	a1,0x3a
 8015886:	8c7d                	and	s0,s0,a5
 8015888:	c0170713          	addi	a4,a4,-1023 # 3feffc01 <_data_lma+0x1fec7e09>
 801588c:	3ff007b7          	lui	a5,0x3ff00
 8015890:	88e58593          	addi	a1,a1,-1906 # 3988e <__HEAP_SIZE+0x3908e>
 8015894:	9736                	add	a4,a4,a3
 8015896:	8fc1                	or	a5,a5,s0
 8015898:	4681                	li	a3,0
 801589a:	0085dc63          	bge	a1,s0,80158b2 <__ieee754_pow+0x390>
 801589e:	000bb5b7          	lui	a1,0xbb
 80158a2:	67958593          	addi	a1,a1,1657 # bb679 <__HEAP_SIZE+0xbae79>
 80158a6:	4685                	li	a3,1
 80158a8:	0085d563          	bge	a1,s0,80158b2 <__ieee754_pow+0x390>
 80158ac:	0705                	addi	a4,a4,1
 80158ae:	8f89                	sub	a5,a5,a0
 80158b0:	4681                	li	a3,0
 80158b2:	45a2                	lw	a1,8(sp)
 80158b4:	00104517          	auipc	a0,0x104
 80158b8:	aa450513          	addi	a0,a0,-1372 # 8119358 <bp>
 80158bc:	ca3e                	sw	a5,20(sp)
 80158be:	c82e                	sw	a1,16(sp)
 80158c0:	00369593          	slli	a1,a3,0x3
 80158c4:	952e                	add	a0,a0,a1
 80158c6:	2114                	fld	fa3,0(a0)
 80158c8:	27c2                	fld	fa5,16(sp)
 80158ca:	8785                	srai	a5,a5,0x1
 80158cc:	06ca                	slli	a3,a3,0x12
 80158ce:	02f6f653          	fadd.d	fa2,fa3,fa5
 80158d2:	0ad7f753          	fsub.d	fa4,fa5,fa3
 80158d6:	00102517          	auipc	a0,0x102
 80158da:	58253787          	fld	fa5,1410(a0) # 8117e58 <_impure_ptr+0x8>
 80158de:	29d79793          	bseti	a5,a5,0x1d
 80158e2:	d402                	sw	zero,40(sp)
 80158e4:	c402                	sw	zero,8(sp)
 80158e6:	1ac7f653          	fdiv.d	fa2,fa5,fa2
 80158ea:	12c777d3          	fmul.d	fa5,fa4,fa2
 80158ee:	b03e                	fsd	fa5,32(sp)
 80158f0:	5512                	lw	a0,36(sp)
 80158f2:	c62a                	sw	a0,12(sp)
 80158f4:	00080537          	lui	a0,0x80
 80158f8:	97aa                	add	a5,a5,a0
 80158fa:	97b6                	add	a5,a5,a3
 80158fc:	d63e                	sw	a5,44(sp)
 80158fe:	37a2                	fld	fa5,40(sp)
 8015900:	35a2                	fld	fa1,40(sp)
 8015902:	0ad7f7d3          	fsub.d	fa5,fa5,fa3
 8015906:	26c2                	fld	fa3,16(sp)
 8015908:	c802                	sw	zero,16(sp)
 801590a:	0af6f7d3          	fsub.d	fa5,fa3,fa5
 801590e:	26a2                	fld	fa3,8(sp)
 8015910:	72b6f74b          	fnmsub.d	fa4,fa3,fa1,fa4
 8015914:	00102797          	auipc	a5,0x102
 8015918:	5c47b587          	fld	fa1,1476(a5) # 8117ed8 <_impure_ptr+0x88>
 801591c:	72f6f7cb          	fnmsub.d	fa5,fa3,fa5,fa4
 8015920:	3702                	fld	fa4,32(sp)
 8015922:	12c7f7d3          	fmul.d	fa5,fa5,fa2
 8015926:	12e77653          	fmul.d	fa2,fa4,fa4
 801592a:	00102797          	auipc	a5,0x102
 801592e:	5a67b707          	fld	fa4,1446(a5) # 8117ed0 <_impure_ptr+0x80>
 8015932:	5ae67743          	fmadd.d	fa4,fa2,fa4,fa1
 8015936:	00102797          	auipc	a5,0x102
 801593a:	5aa7b587          	fld	fa1,1450(a5) # 8117ee0 <_impure_ptr+0x90>
 801593e:	12c676d3          	fmul.d	fa3,fa2,fa2
 8015942:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 8015946:	00102797          	auipc	a5,0x102
 801594a:	5a27b587          	fld	fa1,1442(a5) # 8117ee8 <_impure_ptr+0x98>
 801594e:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 8015952:	00102797          	auipc	a5,0x102
 8015956:	59e7b587          	fld	fa1,1438(a5) # 8117ef0 <_impure_ptr+0xa0>
 801595a:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 801595e:	00102797          	auipc	a5,0x102
 8015962:	59a7b587          	fld	fa1,1434(a5) # 8117ef8 <_impure_ptr+0xa8>
 8015966:	5ac77743          	fmadd.d	fa4,fa4,fa2,fa1
 801596a:	25a2                	fld	fa1,8(sp)
 801596c:	3602                	fld	fa2,32(sp)
 801596e:	02b67653          	fadd.d	fa2,fa2,fa1
 8015972:	12f67653          	fmul.d	fa2,fa2,fa5
 8015976:	62e6f743          	fmadd.d	fa4,fa3,fa4,fa2
 801597a:	00102797          	auipc	a5,0x102
 801597e:	5867b687          	fld	fa3,1414(a5) # 8117f00 <_impure_ptr+0xb0>
 8015982:	6ab5f643          	fmadd.d	fa2,fa1,fa1,fa3
 8015986:	02e67653          	fadd.d	fa2,fa2,fa4
 801598a:	b432                	fsd	fa2,40(sp)
 801598c:	57b2                	lw	a5,44(sp)
 801598e:	ca3e                	sw	a5,20(sp)
 8015990:	2642                	fld	fa2,16(sp)
 8015992:	0ad676d3          	fsub.d	fa3,fa2,fa3
 8015996:	6ab5f6cb          	fnmsub.d	fa3,fa1,fa1,fa3
 801599a:	0ad77753          	fsub.d	fa4,fa4,fa3
 801599e:	3682                	fld	fa3,32(sp)
 80159a0:	d002                	sw	zero,32(sp)
 80159a2:	12d77753          	fmul.d	fa4,fa4,fa3
 80159a6:	26c2                	fld	fa3,16(sp)
 80159a8:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 80159ac:	7ab6f743          	fmadd.d	fa4,fa3,fa1,fa5
 80159b0:	26c2                	fld	fa3,16(sp)
 80159b2:	b43a                	fsd	fa4,40(sp)
 80159b4:	57b2                	lw	a5,44(sp)
 80159b6:	d23e                	sw	a5,36(sp)
 80159b8:	3602                	fld	fa2,32(sp)
 80159ba:	62d5f74b          	fnmsub.d	fa4,fa1,fa3,fa2
 80159be:	22c606d3          	fmv.d	fa3,fa2
 80159c2:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 80159c6:	00102797          	auipc	a5,0x102
 80159ca:	5427b707          	fld	fa4,1346(a5) # 8117f08 <_impure_ptr+0xb8>
 80159ce:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 80159d2:	00102797          	auipc	a5,0x102
 80159d6:	53e7b707          	fld	fa4,1342(a5) # 8117f10 <_impure_ptr+0xc0>
 80159da:	00104797          	auipc	a5,0x104
 80159de:	99e78793          	addi	a5,a5,-1634 # 8119378 <dp_l>
 80159e2:	97ae                	add	a5,a5,a1
 80159e4:	7ac77743          	fmadd.d	fa4,fa4,fa2,fa5
 80159e8:	239c                	fld	fa5,0(a5)
 80159ea:	00102797          	auipc	a5,0x102
 80159ee:	52e7b607          	fld	fa2,1326(a5) # 8117f18 <_impure_ptr+0xc8>
 80159f2:	00104797          	auipc	a5,0x104
 80159f6:	97678793          	addi	a5,a5,-1674 # 8119368 <dp_h>
 80159fa:	97ae                	add	a5,a5,a1
 80159fc:	238c                	fld	fa1,0(a5)
 80159fe:	02f77753          	fadd.d	fa4,fa4,fa5
 8015a02:	d20707d3          	fcvt.d.w	fa5,a4
 8015a06:	72d676c3          	fmadd.d	fa3,fa2,fa3,fa4
 8015a0a:	02b6f6d3          	fadd.d	fa3,fa3,fa1
 8015a0e:	02f6f6d3          	fadd.d	fa3,fa3,fa5
 8015a12:	a836                	fsd	fa3,16(sp)
 8015a14:	47d2                	lw	a5,20(sp)
 8015a16:	c63e                	sw	a5,12(sp)
 8015a18:	26a2                	fld	fa3,8(sp)
 8015a1a:	0af6f7d3          	fsub.d	fa5,fa3,fa5
 8015a1e:	0ab7f7d3          	fsub.d	fa5,fa5,fa1
 8015a22:	3582                	fld	fa1,32(sp)
 8015a24:	7ac5f7cb          	fnmsub.d	fa5,fa1,fa2,fa5
 8015a28:	bbd1                	j	80157fc <__ieee754_pow+0x2da>
 8015a2a:	00102797          	auipc	a5,0x102
 8015a2e:	42e7b407          	fld	fs0,1070(a5) # 8117e58 <_impure_ptr+0x8>
 8015a32:	bbf9                	j	8015810 <__ieee754_pow+0x2ee>
 8015a34:	02e7f653          	fadd.d	fa2,fa5,fa4
 8015a38:	00102797          	auipc	a5,0x102
 8015a3c:	4e87b687          	fld	fa3,1256(a5) # 8117f20 <_impure_ptr+0xd0>
 8015a40:	02d7f6d3          	fadd.d	fa3,fa5,fa3
 8015a44:	0ae67653          	fsub.d	fa2,fa2,fa4
 8015a48:	a2d617d3          	flt.d	a5,fa2,fa3
 8015a4c:	de079fe3          	bnez	a5,801584a <__ieee754_pow+0x328>
 8015a50:	4732                	lw	a4,12(sp)
 8015a52:	800007b7          	lui	a5,0x80000
 8015a56:	4501                	li	a0,0
 8015a58:	40f777b3          	andn	a5,a4,a5
 8015a5c:	3fe00737          	lui	a4,0x3fe00
 8015a60:	04f75863          	bge	a4,a5,8015ab0 <__ieee754_pow+0x58e>
 8015a64:	4147d513          	srai	a0,a5,0x14
 8015a68:	47b2                	lw	a5,12(sp)
 8015a6a:	001005b7          	lui	a1,0x100
 8015a6e:	c0250513          	addi	a0,a0,-1022 # 7fc02 <__HEAP_SIZE+0x7f402>
 8015a72:	40a5d533          	sra	a0,a1,a0
 8015a76:	953e                	add	a0,a0,a5
 8015a78:	41455793          	srai	a5,a0,0x14
 8015a7c:	7ff7f793          	andi	a5,a5,2047
 8015a80:	c0178713          	addi	a4,a5,-1023 # 7ffffc01 <_data_lma+0x5ffc7e09>
 8015a84:	fff58793          	addi	a5,a1,-1 # fffff <__HEAP_SIZE+0xff7ff>
 8015a88:	40e7d6b3          	sra	a3,a5,a4
 8015a8c:	40d578b3          	andn	a7,a0,a3
 8015a90:	4301                	li	t1,0
 8015a92:	8d7d                	and	a0,a0,a5
 8015a94:	47d1                	li	a5,20
 8015a96:	c41a                	sw	t1,8(sp)
 8015a98:	c646                	sw	a7,12(sp)
 8015a9a:	8d4d                	or	a0,a0,a1
 8015a9c:	8f99                	sub	a5,a5,a4
 8015a9e:	26a2                	fld	fa3,8(sp)
 8015aa0:	40f55533          	sra	a0,a0,a5
 8015aa4:	00085463          	bgez	a6,8015aac <__ieee754_pow+0x58a>
 8015aa8:	40a00533          	neg	a0,a0
 8015aac:	0ad77753          	fsub.d	fa4,fa4,fa3
 8015ab0:	02f776d3          	fadd.d	fa3,fa4,fa5
 8015ab4:	c402                	sw	zero,8(sp)
 8015ab6:	a836                	fsd	fa3,16(sp)
 8015ab8:	47d2                	lw	a5,20(sp)
 8015aba:	c63e                	sw	a5,12(sp)
 8015abc:	26a2                	fld	fa3,8(sp)
 8015abe:	00102797          	auipc	a5,0x102
 8015ac2:	48a7b587          	fld	fa1,1162(a5) # 8117f48 <_impure_ptr+0xf8>
 8015ac6:	0ae6f753          	fsub.d	fa4,fa3,fa4
 8015aca:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015ace:	00102797          	auipc	a5,0x102
 8015ad2:	45a7b707          	fld	fa4,1114(a5) # 8117f28 <_impure_ptr+0xd8>
 8015ad6:	12d77753          	fmul.d	fa4,fa4,fa3
 8015ada:	00102797          	auipc	a5,0x102
 8015ade:	4567b687          	fld	fa3,1110(a5) # 8117f30 <_impure_ptr+0xe0>
 8015ae2:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015ae6:	26a2                	fld	fa3,8(sp)
 8015ae8:	00102797          	auipc	a5,0x102
 8015aec:	4507b707          	fld	fa4,1104(a5) # 8117f38 <_impure_ptr+0xe8>
 8015af0:	7ad77643          	fmadd.d	fa2,fa4,fa3,fa5
 8015af4:	62e6f74b          	fnmsub.d	fa4,fa3,fa4,fa2
 8015af8:	12c676d3          	fmul.d	fa3,fa2,fa2
 8015afc:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015b00:	00102797          	auipc	a5,0x102
 8015b04:	4407b707          	fld	fa4,1088(a5) # 8117f40 <_impure_ptr+0xf0>
 8015b08:	5ae6f743          	fmadd.d	fa4,fa3,fa4,fa1
 8015b0c:	00102797          	auipc	a5,0x102
 8015b10:	4447b587          	fld	fa1,1092(a5) # 8117f50 <_impure_ptr+0x100>
 8015b14:	7af677c3          	fmadd.d	fa5,fa2,fa5,fa5
 8015b18:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015b1c:	00102797          	auipc	a5,0x102
 8015b20:	43c7b587          	fld	fa1,1084(a5) # 8117f58 <_impure_ptr+0x108>
 8015b24:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015b28:	00102797          	auipc	a5,0x102
 8015b2c:	4387b587          	fld	fa1,1080(a5) # 8117f60 <_impure_ptr+0x110>
 8015b30:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015b34:	00102797          	auipc	a5,0x102
 8015b38:	4347b587          	fld	fa1,1076(a5) # 8117f68 <_impure_ptr+0x118>
 8015b3c:	62d7774b          	fnmsub.d	fa4,fa4,fa3,fa2
 8015b40:	12e676d3          	fmul.d	fa3,fa2,fa4
 8015b44:	0ab77753          	fsub.d	fa4,fa4,fa1
 8015b48:	1ae6f753          	fdiv.d	fa4,fa3,fa4
 8015b4c:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015b50:	00102797          	auipc	a5,0x102
 8015b54:	3087b707          	fld	fa4,776(a5) # 8117e58 <_impure_ptr+0x8>
 8015b58:	01451793          	slli	a5,a0,0x14
 8015b5c:	0ac7f7d3          	fsub.d	fa5,fa5,fa2
 8015b60:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015b64:	a43e                	fsd	fa5,8(sp)
 8015b66:	4732                	lw	a4,12(sp)
 8015b68:	97ba                	add	a5,a5,a4
 8015b6a:	4147d713          	srai	a4,a5,0x14
 8015b6e:	06e04063          	bgtz	a4,8015bce <__ieee754_pow+0x6ac>
 8015b72:	22f78553          	fmv.d	fa0,fa5
 8015b76:	24e5                	jal	8015e5e <scalbn>
 8015b78:	a42a                	fsd	fa0,8(sp)
 8015b7a:	4622                	lw	a2,8(sp)
 8015b7c:	46b2                	lw	a3,12(sp)
 8015b7e:	c432                	sw	a2,8(sp)
 8015b80:	c636                	sw	a3,12(sp)
 8015b82:	27a2                	fld	fa5,8(sp)
 8015b84:	1287f7d3          	fmul.d	fa5,fa5,fs0
 8015b88:	b409                	j	801558a <__ieee754_pow+0x68>
 8015b8a:	47b2                	lw	a5,12(sp)
 8015b8c:	80000737          	lui	a4,0x80000
 8015b90:	40e7f733          	andn	a4,a5,a4
 8015b94:	4090d7b7          	lui	a5,0x4090d
 8015b98:	bff78793          	addi	a5,a5,-1025 # 4090cbff <_data_lma+0x208d4e07>
 8015b9c:	eae7dae3          	bge	a5,a4,8015a50 <__ieee754_pow+0x52e>
 8015ba0:	4732                	lw	a4,12(sp)
 8015ba2:	3f6f37b7          	lui	a5,0x3f6f3
 8015ba6:	40078793          	addi	a5,a5,1024 # 3f6f3400 <_data_lma+0x1f6bb608>
 8015baa:	97ba                	add	a5,a5,a4
 8015bac:	4722                	lw	a4,8(sp)
 8015bae:	8fd9                	or	a5,a5,a4
 8015bb0:	c791                	beqz	a5,8015bbc <__ieee754_pow+0x69a>
 8015bb2:	d20007d3          	fcvt.d.w	fa5,zero
 8015bb6:	a2f41553          	flt.d	a0,fs0,fa5
 8015bba:	b6d9                	j	8015780 <__ieee754_pow+0x25e>
 8015bbc:	02e7f6d3          	fadd.d	fa3,fa5,fa4
 8015bc0:	0ae6f6d3          	fsub.d	fa3,fa3,fa4
 8015bc4:	a2d787d3          	fle.d	a5,fa5,fa3
 8015bc8:	e80784e3          	beqz	a5,8015a50 <__ieee754_pow+0x52e>
 8015bcc:	b7dd                	j	8015bb2 <__ieee754_pow+0x690>
 8015bce:	4622                	lw	a2,8(sp)
 8015bd0:	86be                	mv	a3,a5
 8015bd2:	b775                	j	8015b7e <__ieee754_pow+0x65c>
 8015bd4:	00102797          	auipc	a5,0x102
 8015bd8:	2847b787          	fld	fa5,644(a5) # 8117e58 <_impure_ptr+0x8>
 8015bdc:	b27d                	j	801558a <__ieee754_pow+0x68>

08015bde <__ieee754_sqrt>:
 8015bde:	5a057553          	fsqrt.d	fa0,fa0
 8015be2:	8082                	ret

08015be4 <with_errno>:
 8015be4:	1101                	addi	sp,sp,-32
 8015be6:	a42a                	fsd	fa0,8(sp)
 8015be8:	cc22                	sw	s0,24(sp)
 8015bea:	4432                	lw	s0,12(sp)
 8015bec:	ca26                	sw	s1,20(sp)
 8015bee:	c84a                	sw	s2,16(sp)
 8015bf0:	ce06                	sw	ra,28(sp)
 8015bf2:	44a2                	lw	s1,8(sp)
 8015bf4:	892a                	mv	s2,a0
 8015bf6:	27a9                	jal	8016340 <__errno>
 8015bf8:	40f2                	lw	ra,28(sp)
 8015bfa:	c622                	sw	s0,12(sp)
 8015bfc:	4462                	lw	s0,24(sp)
 8015bfe:	c426                	sw	s1,8(sp)
 8015c00:	01252023          	sw	s2,0(a0)
 8015c04:	2522                	fld	fa0,8(sp)
 8015c06:	44d2                	lw	s1,20(sp)
 8015c08:	4942                	lw	s2,16(sp)
 8015c0a:	6105                	addi	sp,sp,32
 8015c0c:	8082                	ret

08015c0e <xflow>:
 8015c0e:	1101                	addi	sp,sp,-32
 8015c10:	a42a                	fsd	fa0,8(sp)
 8015c12:	4622                	lw	a2,8(sp)
 8015c14:	46b2                	lw	a3,12(sp)
 8015c16:	c432                	sw	a2,8(sp)
 8015c18:	c636                	sw	a3,12(sp)
 8015c1a:	27a2                	fld	fa5,8(sp)
 8015c1c:	22f79753          	fneg.d	fa4,fa5
 8015c20:	e119                	bnez	a0,8015c26 <xflow+0x18>
 8015c22:	22f78753          	fmv.d	fa4,fa5
 8015c26:	ac3a                	fsd	fa4,24(sp)
 8015c28:	2562                	fld	fa0,24(sp)
 8015c2a:	02200513          	li	a0,34
 8015c2e:	12a7f553          	fmul.d	fa0,fa5,fa0
 8015c32:	6105                	addi	sp,sp,32
 8015c34:	fb1ff06f          	j	8015be4 <with_errno>

08015c38 <__math_uflow>:
 8015c38:	00102797          	auipc	a5,0x102
 8015c3c:	3387b507          	fld	fa0,824(a5) # 8117f70 <_impure_ptr+0x120>
 8015c40:	fcfff06f          	j	8015c0e <xflow>

08015c44 <__math_oflow>:
 8015c44:	00102797          	auipc	a5,0x102
 8015c48:	33c7b507          	fld	fa0,828(a5) # 8117f80 <_impure_ptr+0x130>
 8015c4c:	fc3ff06f          	j	8015c0e <xflow>

08015c50 <atan>:
 8015c50:	1101                	addi	sp,sp,-32
 8015c52:	a42a                	fsd	fa0,8(sp)
 8015c54:	46b2                	lw	a3,12(sp)
 8015c56:	4622                	lw	a2,8(sp)
 8015c58:	ca26                	sw	s1,20(sp)
 8015c5a:	c636                	sw	a3,12(sp)
 8015c5c:	44b2                	lw	s1,12(sp)
 8015c5e:	cc22                	sw	s0,24(sp)
 8015c60:	ce06                	sw	ra,28(sp)
 8015c62:	80000437          	lui	s0,0x80000
 8015c66:	c432                	sw	a2,8(sp)
 8015c68:	441007b7          	lui	a5,0x44100
 8015c6c:	4084f433          	andn	s0,s1,s0
 8015c70:	02f44663          	blt	s0,a5,8015c9c <atan+0x4c>
 8015c74:	7ff007b7          	lui	a5,0x7ff00
 8015c78:	0087c663          	blt	a5,s0,8015c84 <atan+0x34>
 8015c7c:	00f41963          	bne	s0,a5,8015c8e <atan+0x3e>
 8015c80:	47a2                	lw	a5,8(sp)
 8015c82:	c791                	beqz	a5,8015c8e <atan+0x3e>
 8015c84:	27a2                	fld	fa5,8(sp)
 8015c86:	02f7f7d3          	fadd.d	fa5,fa5,fa5
 8015c8a:	a43e                	fsd	fa5,8(sp)
 8015c8c:	a265                	j	8015e34 <atan+0x1e4>
 8015c8e:	1a904963          	bgtz	s1,8015e40 <atan+0x1f0>
 8015c92:	00102797          	auipc	a5,0x102
 8015c96:	1ee7b787          	fld	fa5,494(a5) # 8117e80 <_impure_ptr+0x30>
 8015c9a:	bfc5                	j	8015c8a <atan+0x3a>
 8015c9c:	3fdc07b7          	lui	a5,0x3fdc0
 8015ca0:	02f45763          	bge	s0,a5,8015cce <atan+0x7e>
 8015ca4:	3e2007b7          	lui	a5,0x3e200
 8015ca8:	02f45163          	bge	s0,a5,8015cca <atan+0x7a>
 8015cac:	2722                	fld	fa4,8(sp)
 8015cae:	00102797          	auipc	a5,0x102
 8015cb2:	2e27b787          	fld	fa5,738(a5) # 8117f90 <_impure_ptr+0x140>
 8015cb6:	02f777d3          	fadd.d	fa5,fa4,fa5
 8015cba:	00102797          	auipc	a5,0x102
 8015cbe:	19e7b707          	fld	fa4,414(a5) # 8117e58 <_impure_ptr+0x8>
 8015cc2:	a2f717d3          	flt.d	a5,fa4,fa5
 8015cc6:	16079763          	bnez	a5,8015e34 <atan+0x1e4>
 8015cca:	57fd                	li	a5,-1
 8015ccc:	a081                	j	8015d0c <atan+0xbc>
 8015cce:	2ab5                	jal	8015e4a <fabs>
 8015cd0:	a42a                	fsd	fa0,8(sp)
 8015cd2:	4622                	lw	a2,8(sp)
 8015cd4:	46b2                	lw	a3,12(sp)
 8015cd6:	3ff307b7          	lui	a5,0x3ff30
 8015cda:	c432                	sw	a2,8(sp)
 8015cdc:	c636                	sw	a3,12(sp)
 8015cde:	27a2                	fld	fa5,8(sp)
 8015ce0:	0ef45363          	bge	s0,a5,8015dc6 <atan+0x176>
 8015ce4:	3fe607b7          	lui	a5,0x3fe60
 8015ce8:	0cf45263          	bge	s0,a5,8015dac <atan+0x15c>
 8015cec:	00102797          	auipc	a5,0x102
 8015cf0:	27c7b687          	fld	fa3,636(a5) # 8117f68 <_impure_ptr+0x118>
 8015cf4:	00102797          	auipc	a5,0x102
 8015cf8:	19c7b707          	fld	fa4,412(a5) # 8117e90 <_impure_ptr+0x40>
 8015cfc:	72d7f743          	fmadd.d	fa4,fa5,fa3,fa4
 8015d00:	02d7f7d3          	fadd.d	fa5,fa5,fa3
 8015d04:	4781                	li	a5,0
 8015d06:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8015d0a:	a43e                	fsd	fa5,8(sp)
 8015d0c:	27a2                	fld	fa5,8(sp)
 8015d0e:	00102717          	auipc	a4,0x102
 8015d12:	29a73707          	fld	fa4,666(a4) # 8117fa8 <_impure_ptr+0x158>
 8015d16:	00102717          	auipc	a4,0x102
 8015d1a:	2c273587          	fld	fa1,706(a4) # 8117fd8 <_impure_ptr+0x188>
 8015d1e:	12f7f653          	fmul.d	fa2,fa5,fa5
 8015d22:	00102717          	auipc	a4,0x102
 8015d26:	27e73787          	fld	fa5,638(a4) # 8117fa0 <_impure_ptr+0x150>
 8015d2a:	12c676d3          	fmul.d	fa3,fa2,fa2
 8015d2e:	72f6f7c3          	fmadd.d	fa5,fa3,fa5,fa4
 8015d32:	00102717          	auipc	a4,0x102
 8015d36:	27e73707          	fld	fa4,638(a4) # 8117fb0 <_impure_ptr+0x160>
 8015d3a:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015d3e:	00102717          	auipc	a4,0x102
 8015d42:	27a73707          	fld	fa4,634(a4) # 8117fb8 <_impure_ptr+0x168>
 8015d46:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015d4a:	00102717          	auipc	a4,0x102
 8015d4e:	27673707          	fld	fa4,630(a4) # 8117fc0 <_impure_ptr+0x170>
 8015d52:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015d56:	00102717          	auipc	a4,0x102
 8015d5a:	27273707          	fld	fa4,626(a4) # 8117fc8 <_impure_ptr+0x178>
 8015d5e:	72d7f7c3          	fmadd.d	fa5,fa5,fa3,fa4
 8015d62:	00102717          	auipc	a4,0x102
 8015d66:	26e73707          	fld	fa4,622(a4) # 8117fd0 <_impure_ptr+0x180>
 8015d6a:	5ae6f743          	fmadd.d	fa4,fa3,fa4,fa1
 8015d6e:	00102717          	auipc	a4,0x102
 8015d72:	27273587          	fld	fa1,626(a4) # 8117fe0 <_impure_ptr+0x190>
 8015d76:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015d7a:	00102717          	auipc	a4,0x102
 8015d7e:	26e73587          	fld	fa1,622(a4) # 8117fe8 <_impure_ptr+0x198>
 8015d82:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015d86:	00102717          	auipc	a4,0x102
 8015d8a:	26a73587          	fld	fa1,618(a4) # 8117ff0 <_impure_ptr+0x1a0>
 8015d8e:	577d                	li	a4,-1
 8015d90:	5ad77743          	fmadd.d	fa4,fa4,fa3,fa1
 8015d94:	12d77753          	fmul.d	fa4,fa4,fa3
 8015d98:	72c7f7c3          	fmadd.d	fa5,fa5,fa2,fa4
 8015d9c:	2722                	fld	fa4,8(sp)
 8015d9e:	12f777d3          	fmul.d	fa5,fa4,fa5
 8015da2:	06e79063          	bne	a5,a4,8015e02 <atan+0x1b2>
 8015da6:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015daa:	b5c5                	j	8015c8a <atan+0x3a>
 8015dac:	00102797          	auipc	a5,0x102
 8015db0:	0ac7b707          	fld	fa4,172(a5) # 8117e58 <_impure_ptr+0x8>
 8015db4:	0ae7f6d3          	fsub.d	fa3,fa5,fa4
 8015db8:	02e7f7d3          	fadd.d	fa5,fa5,fa4
 8015dbc:	4785                	li	a5,1
 8015dbe:	1af6f7d3          	fdiv.d	fa5,fa3,fa5
 8015dc2:	a43e                	fsd	fa5,8(sp)
 8015dc4:	b7a1                	j	8015d0c <atan+0xbc>
 8015dc6:	400387b7          	lui	a5,0x40038
 8015dca:	02f45363          	bge	s0,a5,8015df0 <atan+0x1a0>
 8015dce:	00102797          	auipc	a5,0x102
 8015dd2:	1ca7b707          	fld	fa4,458(a5) # 8117f98 <_impure_ptr+0x148>
 8015dd6:	00102797          	auipc	a5,0x102
 8015dda:	0827b607          	fld	fa2,130(a5) # 8117e58 <_impure_ptr+0x8>
 8015dde:	0ae7f6d3          	fsub.d	fa3,fa5,fa4
 8015de2:	62e7f7c3          	fmadd.d	fa5,fa5,fa4,fa2
 8015de6:	4789                	li	a5,2
 8015de8:	1af6f7d3          	fdiv.d	fa5,fa3,fa5
 8015dec:	a43e                	fsd	fa5,8(sp)
 8015dee:	bf39                	j	8015d0c <atan+0xbc>
 8015df0:	00102797          	auipc	a5,0x102
 8015df4:	0a07b707          	fld	fa4,160(a5) # 8117e90 <_impure_ptr+0x40>
 8015df8:	1af777d3          	fdiv.d	fa5,fa4,fa5
 8015dfc:	478d                	li	a5,3
 8015dfe:	a43e                	fsd	fa5,8(sp)
 8015e00:	b731                	j	8015d0c <atan+0xbc>
 8015e02:	078e                	slli	a5,a5,0x3
 8015e04:	00103717          	auipc	a4,0x103
 8015e08:	58470713          	addi	a4,a4,1412 # 8119388 <atanhi>
 8015e0c:	00103697          	auipc	a3,0x103
 8015e10:	59c68693          	addi	a3,a3,1436 # 81193a8 <atanlo>
 8015e14:	973e                	add	a4,a4,a5
 8015e16:	97b6                	add	a5,a5,a3
 8015e18:	2398                	fld	fa4,0(a5)
 8015e1a:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015e1e:	2722                	fld	fa4,8(sp)
 8015e20:	0ae7f7d3          	fsub.d	fa5,fa5,fa4
 8015e24:	2318                	fld	fa4,0(a4)
 8015e26:	0af777d3          	fsub.d	fa5,fa4,fa5
 8015e2a:	a43e                	fsd	fa5,8(sp)
 8015e2c:	22f797d3          	fneg.d	fa5,fa5
 8015e30:	e404cde3          	bltz	s1,8015c8a <atan+0x3a>
 8015e34:	40f2                	lw	ra,28(sp)
 8015e36:	4462                	lw	s0,24(sp)
 8015e38:	2522                	fld	fa0,8(sp)
 8015e3a:	44d2                	lw	s1,20(sp)
 8015e3c:	6105                	addi	sp,sp,32
 8015e3e:	8082                	ret
 8015e40:	00102797          	auipc	a5,0x102
 8015e44:	0207b787          	fld	fa5,32(a5) # 8117e60 <_impure_ptr+0x10>
 8015e48:	b589                	j	8015c8a <atan+0x3a>

08015e4a <fabs>:
 8015e4a:	22a52553          	fabs.d	fa0,fa0
 8015e4e:	8082                	ret

08015e50 <finite>:
 8015e50:	e2051553          	fclass.d	a0,fa0
 8015e54:	38157513          	andi	a0,a0,897
 8015e58:	00153513          	seqz	a0,a0
 8015e5c:	8082                	ret

08015e5e <scalbn>:
 8015e5e:	1141                	addi	sp,sp,-16
 8015e60:	a02a                	fsd	fa0,0(sp)
 8015e62:	4692                	lw	a3,4(sp)
 8015e64:	4602                	lw	a2,0(sp)
 8015e66:	c236                	sw	a3,4(sp)
 8015e68:	4712                	lw	a4,4(sp)
 8015e6a:	c032                	sw	a2,0(sp)
 8015e6c:	41475793          	srai	a5,a4,0x14
 8015e70:	7ff7f793          	andi	a5,a5,2047
 8015e74:	ef8d                	bnez	a5,8015eae <scalbn+0x50>
 8015e76:	800007b7          	lui	a5,0x80000
 8015e7a:	40f777b3          	andn	a5,a4,a5
 8015e7e:	4702                	lw	a4,0(sp)
 8015e80:	8fd9                	or	a5,a5,a4
 8015e82:	c7c1                	beqz	a5,8015f0a <scalbn+0xac>
 8015e84:	2702                	fld	fa4,0(sp)
 8015e86:	00102797          	auipc	a5,0x102
 8015e8a:	1727b787          	fld	fa5,370(a5) # 8117ff8 <_impure_ptr+0x1a8>
 8015e8e:	77d1                	lui	a5,0xffff4
 8015e90:	12f777d3          	fmul.d	fa5,fa4,fa5
 8015e94:	cb078793          	addi	a5,a5,-848 # ffff3cb0 <_data_lma+0xdffbbeb8>
 8015e98:	a03e                	fsd	fa5,0(sp)
 8015e9a:	02f55363          	bge	a0,a5,8015ec0 <scalbn+0x62>
 8015e9e:	2702                	fld	fa4,0(sp)
 8015ea0:	00102797          	auipc	a5,0x102
 8015ea4:	1607b787          	fld	fa5,352(a5) # 8118000 <_impure_ptr+0x1b0>
 8015ea8:	12e7f7d3          	fmul.d	fa5,fa5,fa4
 8015eac:	a801                	j	8015ebc <scalbn+0x5e>
 8015eae:	7ff00693          	li	a3,2047
 8015eb2:	00d79e63          	bne	a5,a3,8015ece <scalbn+0x70>
 8015eb6:	2782                	fld	fa5,0(sp)
 8015eb8:	02f7f7d3          	fadd.d	fa5,fa5,fa5
 8015ebc:	a03e                	fsd	fa5,0(sp)
 8015ebe:	a0b1                	j	8015f0a <scalbn+0xac>
 8015ec0:	4712                	lw	a4,4(sp)
 8015ec2:	41475793          	srai	a5,a4,0x14
 8015ec6:	7ff7f793          	andi	a5,a5,2047
 8015eca:	fca78793          	addi	a5,a5,-54
 8015ece:	66b1                	lui	a3,0xc
 8015ed0:	35068693          	addi	a3,a3,848 # c350 <__HEAP_SIZE+0xbb50>
 8015ed4:	00a6da63          	bge	a3,a0,8015ee8 <scalbn+0x8a>
 8015ed8:	00102797          	auipc	a5,0x102
 8015edc:	0b87b787          	fld	fa5,184(a5) # 8117f90 <_impure_ptr+0x140>
 8015ee0:	2702                	fld	fa4,0(sp)
 8015ee2:	22e78753          	fsgnj.d	fa4,fa5,fa4
 8015ee6:	b7c9                	j	8015ea8 <scalbn+0x4a>
 8015ee8:	953e                	add	a0,a0,a5
 8015eea:	7fe00793          	li	a5,2046
 8015eee:	fea7c5e3          	blt	a5,a0,8015ed8 <scalbn+0x7a>
 8015ef2:	00a05f63          	blez	a0,8015f10 <scalbn+0xb2>
 8015ef6:	801007b7          	lui	a5,0x80100
 8015efa:	4602                	lw	a2,0(sp)
 8015efc:	17fd                	addi	a5,a5,-1
 8015efe:	8f7d                	and	a4,a4,a5
 8015f00:	0552                	slli	a0,a0,0x14
 8015f02:	00a766b3          	or	a3,a4,a0
 8015f06:	c032                	sw	a2,0(sp)
 8015f08:	c236                	sw	a3,4(sp)
 8015f0a:	2502                	fld	fa0,0(sp)
 8015f0c:	0141                	addi	sp,sp,16
 8015f0e:	8082                	ret
 8015f10:	fcb00793          	li	a5,-53
 8015f14:	00f55763          	bge	a0,a5,8015f22 <scalbn+0xc4>
 8015f18:	00102797          	auipc	a5,0x102
 8015f1c:	0e87b787          	fld	fa5,232(a5) # 8118000 <_impure_ptr+0x1b0>
 8015f20:	b7c1                	j	8015ee0 <scalbn+0x82>
 8015f22:	801007b7          	lui	a5,0x80100
 8015f26:	17fd                	addi	a5,a5,-1
 8015f28:	8f7d                	and	a4,a4,a5
 8015f2a:	4782                	lw	a5,0(sp)
 8015f2c:	03650513          	addi	a0,a0,54
 8015f30:	0552                	slli	a0,a0,0x14
 8015f32:	c43e                	sw	a5,8(sp)
 8015f34:	00e567b3          	or	a5,a0,a4
 8015f38:	c63e                	sw	a5,12(sp)
 8015f3a:	2722                	fld	fa4,8(sp)
 8015f3c:	00102797          	auipc	a5,0x102
 8015f40:	0cc7b787          	fld	fa5,204(a5) # 8118008 <_impure_ptr+0x1b8>
 8015f44:	b795                	j	8015ea8 <scalbn+0x4a>

08015f46 <__fixdfdi>:
 8015f46:	1101                	addi	sp,sp,-32
 8015f48:	a42a                	fsd	fa0,8(sp)
 8015f4a:	4622                	lw	a2,8(sp)
 8015f4c:	46b2                	lw	a3,12(sp)
 8015f4e:	d2000753          	fcvt.d.w	fa4,zero
 8015f52:	c432                	sw	a2,8(sp)
 8015f54:	c636                	sw	a3,12(sp)
 8015f56:	27a2                	fld	fa5,8(sp)
 8015f58:	ce06                	sw	ra,28(sp)
 8015f5a:	a2e797d3          	flt.d	a5,fa5,fa4
 8015f5e:	e781                	bnez	a5,8015f66 <__fixdfdi+0x20>
 8015f60:	40f2                	lw	ra,28(sp)
 8015f62:	6105                	addi	sp,sp,32
 8015f64:	a839                	j	8015f82 <__fixunsdfdi>
 8015f66:	22f79553          	fneg.d	fa0,fa5
 8015f6a:	2821                	jal	8015f82 <__fixunsdfdi>
 8015f6c:	40f2                	lw	ra,28(sp)
 8015f6e:	00a037b3          	snez	a5,a0
 8015f72:	40a00733          	neg	a4,a0
 8015f76:	40b005b3          	neg	a1,a1
 8015f7a:	8d9d                	sub	a1,a1,a5
 8015f7c:	853a                	mv	a0,a4
 8015f7e:	6105                	addi	sp,sp,32
 8015f80:	8082                	ret

08015f82 <__fixunsdfdi>:
 8015f82:	1141                	addi	sp,sp,-16
 8015f84:	a42a                	fsd	fa0,8(sp)
 8015f86:	4622                	lw	a2,8(sp)
 8015f88:	46b2                	lw	a3,12(sp)
 8015f8a:	00102797          	auipc	a5,0x102
 8015f8e:	0867b707          	fld	fa4,134(a5) # 8118010 <_impure_ptr+0x1c0>
 8015f92:	c432                	sw	a2,8(sp)
 8015f94:	c636                	sw	a3,12(sp)
 8015f96:	27a2                	fld	fa5,8(sp)
 8015f98:	00102797          	auipc	a5,0x102
 8015f9c:	0807b687          	fld	fa3,128(a5) # 8118018 <_impure_ptr+0x1c8>
 8015fa0:	12e7f753          	fmul.d	fa4,fa5,fa4
 8015fa4:	0141                	addi	sp,sp,16
 8015fa6:	c21715d3          	fcvt.wu.d	a1,fa4,rtz
 8015faa:	d2158753          	fcvt.d.wu	fa4,a1
 8015fae:	7ad777cb          	fnmsub.d	fa5,fa4,fa3,fa5
 8015fb2:	c2179553          	fcvt.wu.d	a0,fa5,rtz
 8015fb6:	8082                	ret

08015fb8 <__floatdidf>:
 8015fb8:	d2058553          	fcvt.d.w	fa0,a1
 8015fbc:	d21507d3          	fcvt.d.wu	fa5,a0
 8015fc0:	00102797          	auipc	a5,0x102
 8015fc4:	0587b707          	fld	fa4,88(a5) # 8118018 <_impure_ptr+0x1c8>
 8015fc8:	7ae57543          	fmadd.d	fa0,fa0,fa4,fa5
 8015fcc:	8082                	ret

08015fce <__floatundidf>:
 8015fce:	d2158553          	fcvt.d.wu	fa0,a1
 8015fd2:	d21507d3          	fcvt.d.wu	fa5,a0
 8015fd6:	00102797          	auipc	a5,0x102
 8015fda:	0427b707          	fld	fa4,66(a5) # 8118018 <_impure_ptr+0x1c8>
 8015fde:	7ae57543          	fmadd.d	fa0,fa0,fa4,fa5
 8015fe2:	8082                	ret

08015fe4 <__udivdi3>:
 8015fe4:	88aa                	mv	a7,a0
 8015fe6:	87ae                	mv	a5,a1
 8015fe8:	8832                	mv	a6,a2
 8015fea:	8536                	mv	a0,a3
 8015fec:	8346                	mv	t1,a7
 8015fee:	20069163          	bnez	a3,80161f0 <__udivdi3+0x20c>
 8015ff2:	00103697          	auipc	a3,0x103
 8015ff6:	3d668693          	addi	a3,a3,982 # 81193c8 <__clz_tab>
 8015ffa:	0ac5fd63          	bgeu	a1,a2,80160b4 <__udivdi3+0xd0>
 8015ffe:	6741                	lui	a4,0x10
 8016000:	0ae67363          	bgeu	a2,a4,80160a6 <__udivdi3+0xc2>
 8016004:	0ff00713          	li	a4,255
 8016008:	00c73733          	sltu	a4,a4,a2
 801600c:	070e                	slli	a4,a4,0x3
 801600e:	00e65533          	srl	a0,a2,a4
 8016012:	96aa                	add	a3,a3,a0
 8016014:	0006c683          	lbu	a3,0(a3)
 8016018:	02000513          	li	a0,32
 801601c:	9736                	add	a4,a4,a3
 801601e:	40e506b3          	sub	a3,a0,a4
 8016022:	00e50b63          	beq	a0,a4,8016038 <__udivdi3+0x54>
 8016026:	00d795b3          	sll	a1,a5,a3
 801602a:	00e8d733          	srl	a4,a7,a4
 801602e:	00d61833          	sll	a6,a2,a3
 8016032:	8dd9                	or	a1,a1,a4
 8016034:	00d89333          	sll	t1,a7,a3
 8016038:	01085893          	srli	a7,a6,0x10
 801603c:	0315d6b3          	divu	a3,a1,a7
 8016040:	08084633          	zext.h	a2,a6
 8016044:	01035793          	srli	a5,t1,0x10
 8016048:	0315f733          	remu	a4,a1,a7
 801604c:	8536                	mv	a0,a3
 801604e:	02d605b3          	mul	a1,a2,a3
 8016052:	0742                	slli	a4,a4,0x10
 8016054:	8fd9                	or	a5,a5,a4
 8016056:	00b7fc63          	bgeu	a5,a1,801606e <__udivdi3+0x8a>
 801605a:	97c2                	add	a5,a5,a6
 801605c:	fff68513          	addi	a0,a3,-1
 8016060:	0107e763          	bltu	a5,a6,801606e <__udivdi3+0x8a>
 8016064:	00b7f563          	bgeu	a5,a1,801606e <__udivdi3+0x8a>
 8016068:	ffe68513          	addi	a0,a3,-2
 801606c:	97c2                	add	a5,a5,a6
 801606e:	8f8d                	sub	a5,a5,a1
 8016070:	0317f733          	remu	a4,a5,a7
 8016074:	08034333          	zext.h	t1,t1
 8016078:	0317d7b3          	divu	a5,a5,a7
 801607c:	0742                	slli	a4,a4,0x10
 801607e:	00676333          	or	t1,a4,t1
 8016082:	02f606b3          	mul	a3,a2,a5
 8016086:	863e                	mv	a2,a5
 8016088:	00d37b63          	bgeu	t1,a3,801609e <__udivdi3+0xba>
 801608c:	9342                	add	t1,t1,a6
 801608e:	fff78613          	addi	a2,a5,-1
 8016092:	01036663          	bltu	t1,a6,801609e <__udivdi3+0xba>
 8016096:	00d37463          	bgeu	t1,a3,801609e <__udivdi3+0xba>
 801609a:	ffe78613          	addi	a2,a5,-2
 801609e:	0542                	slli	a0,a0,0x10
 80160a0:	8d51                	or	a0,a0,a2
 80160a2:	4581                	li	a1,0
 80160a4:	a84d                	j	8016156 <__udivdi3+0x172>
 80160a6:	01000537          	lui	a0,0x1000
 80160aa:	4741                	li	a4,16
 80160ac:	f6a661e3          	bltu	a2,a0,801600e <__udivdi3+0x2a>
 80160b0:	4761                	li	a4,24
 80160b2:	bfb1                	j	801600e <__udivdi3+0x2a>
 80160b4:	e601                	bnez	a2,80160bc <__udivdi3+0xd8>
 80160b6:	4705                	li	a4,1
 80160b8:	02c75833          	divu	a6,a4,a2
 80160bc:	6741                	lui	a4,0x10
 80160be:	08e87d63          	bgeu	a6,a4,8016158 <__udivdi3+0x174>
 80160c2:	0ff00713          	li	a4,255
 80160c6:	01077363          	bgeu	a4,a6,80160cc <__udivdi3+0xe8>
 80160ca:	4521                	li	a0,8
 80160cc:	00a85733          	srl	a4,a6,a0
 80160d0:	96ba                	add	a3,a3,a4
 80160d2:	0006c703          	lbu	a4,0(a3)
 80160d6:	02000613          	li	a2,32
 80160da:	972a                	add	a4,a4,a0
 80160dc:	40e606b3          	sub	a3,a2,a4
 80160e0:	08e61363          	bne	a2,a4,8016166 <__udivdi3+0x182>
 80160e4:	410787b3          	sub	a5,a5,a6
 80160e8:	4585                	li	a1,1
 80160ea:	01085893          	srli	a7,a6,0x10
 80160ee:	08084633          	zext.h	a2,a6
 80160f2:	01035713          	srli	a4,t1,0x10
 80160f6:	0317f6b3          	remu	a3,a5,a7
 80160fa:	0317d7b3          	divu	a5,a5,a7
 80160fe:	06c2                	slli	a3,a3,0x10
 8016100:	8f55                	or	a4,a4,a3
 8016102:	02f60e33          	mul	t3,a2,a5
 8016106:	853e                	mv	a0,a5
 8016108:	01c77c63          	bgeu	a4,t3,8016120 <__udivdi3+0x13c>
 801610c:	9742                	add	a4,a4,a6
 801610e:	fff78513          	addi	a0,a5,-1
 8016112:	01076763          	bltu	a4,a6,8016120 <__udivdi3+0x13c>
 8016116:	01c77563          	bgeu	a4,t3,8016120 <__udivdi3+0x13c>
 801611a:	ffe78513          	addi	a0,a5,-2
 801611e:	9742                	add	a4,a4,a6
 8016120:	41c70733          	sub	a4,a4,t3
 8016124:	031777b3          	remu	a5,a4,a7
 8016128:	08034333          	zext.h	t1,t1
 801612c:	03175733          	divu	a4,a4,a7
 8016130:	07c2                	slli	a5,a5,0x10
 8016132:	0067e333          	or	t1,a5,t1
 8016136:	02e606b3          	mul	a3,a2,a4
 801613a:	863a                	mv	a2,a4
 801613c:	00d37b63          	bgeu	t1,a3,8016152 <__udivdi3+0x16e>
 8016140:	9342                	add	t1,t1,a6
 8016142:	fff70613          	addi	a2,a4,-1 # ffff <__HEAP_SIZE+0xf7ff>
 8016146:	01036663          	bltu	t1,a6,8016152 <__udivdi3+0x16e>
 801614a:	00d37463          	bgeu	t1,a3,8016152 <__udivdi3+0x16e>
 801614e:	ffe70613          	addi	a2,a4,-2
 8016152:	0542                	slli	a0,a0,0x10
 8016154:	8d51                	or	a0,a0,a2
 8016156:	8082                	ret
 8016158:	01000737          	lui	a4,0x1000
 801615c:	4541                	li	a0,16
 801615e:	f6e867e3          	bltu	a6,a4,80160cc <__udivdi3+0xe8>
 8016162:	4561                	li	a0,24
 8016164:	b7a5                	j	80160cc <__udivdi3+0xe8>
 8016166:	00d81833          	sll	a6,a6,a3
 801616a:	00e7d533          	srl	a0,a5,a4
 801616e:	00d89333          	sll	t1,a7,a3
 8016172:	00d797b3          	sll	a5,a5,a3
 8016176:	00e8d733          	srl	a4,a7,a4
 801617a:	01085893          	srli	a7,a6,0x10
 801617e:	00f76633          	or	a2,a4,a5
 8016182:	03157733          	remu	a4,a0,a7
 8016186:	080847b3          	zext.h	a5,a6
 801618a:	01065593          	srli	a1,a2,0x10
 801618e:	03155533          	divu	a0,a0,a7
 8016192:	0742                	slli	a4,a4,0x10
 8016194:	8f4d                	or	a4,a4,a1
 8016196:	02a786b3          	mul	a3,a5,a0
 801619a:	85aa                	mv	a1,a0
 801619c:	00d77c63          	bgeu	a4,a3,80161b4 <__udivdi3+0x1d0>
 80161a0:	9742                	add	a4,a4,a6
 80161a2:	fff50593          	addi	a1,a0,-1 # ffffff <__HEAP_SIZE+0xfff7ff>
 80161a6:	01076763          	bltu	a4,a6,80161b4 <__udivdi3+0x1d0>
 80161aa:	00d77563          	bgeu	a4,a3,80161b4 <__udivdi3+0x1d0>
 80161ae:	ffe50593          	addi	a1,a0,-2
 80161b2:	9742                	add	a4,a4,a6
 80161b4:	40d706b3          	sub	a3,a4,a3
 80161b8:	0316f733          	remu	a4,a3,a7
 80161bc:	08064633          	zext.h	a2,a2
 80161c0:	0316d6b3          	divu	a3,a3,a7
 80161c4:	0742                	slli	a4,a4,0x10
 80161c6:	02d78533          	mul	a0,a5,a3
 80161ca:	00c767b3          	or	a5,a4,a2
 80161ce:	8736                	mv	a4,a3
 80161d0:	00a7fc63          	bgeu	a5,a0,80161e8 <__udivdi3+0x204>
 80161d4:	97c2                	add	a5,a5,a6
 80161d6:	fff68713          	addi	a4,a3,-1
 80161da:	0107e763          	bltu	a5,a6,80161e8 <__udivdi3+0x204>
 80161de:	00a7f563          	bgeu	a5,a0,80161e8 <__udivdi3+0x204>
 80161e2:	ffe68713          	addi	a4,a3,-2
 80161e6:	97c2                	add	a5,a5,a6
 80161e8:	05c2                	slli	a1,a1,0x10
 80161ea:	8f89                	sub	a5,a5,a0
 80161ec:	8dd9                	or	a1,a1,a4
 80161ee:	bdf5                	j	80160ea <__udivdi3+0x106>
 80161f0:	14d5e063          	bltu	a1,a3,8016330 <__udivdi3+0x34c>
 80161f4:	6741                	lui	a4,0x10
 80161f6:	02e6ff63          	bgeu	a3,a4,8016234 <__udivdi3+0x250>
 80161fa:	0ff00713          	li	a4,255
 80161fe:	00d735b3          	sltu	a1,a4,a3
 8016202:	058e                	slli	a1,a1,0x3
 8016204:	00b6d533          	srl	a0,a3,a1
 8016208:	00103717          	auipc	a4,0x103
 801620c:	1c070713          	addi	a4,a4,448 # 81193c8 <__clz_tab>
 8016210:	972a                	add	a4,a4,a0
 8016212:	00074703          	lbu	a4,0(a4)
 8016216:	02000513          	li	a0,32
 801621a:	972e                	add	a4,a4,a1
 801621c:	40e505b3          	sub	a1,a0,a4
 8016220:	02e51163          	bne	a0,a4,8016242 <__udivdi3+0x25e>
 8016224:	4505                	li	a0,1
 8016226:	f2f6e8e3          	bltu	a3,a5,8016156 <__udivdi3+0x172>
 801622a:	00c8b533          	sltu	a0,a7,a2
 801622e:	00154513          	xori	a0,a0,1
 8016232:	b715                	j	8016156 <__udivdi3+0x172>
 8016234:	01000737          	lui	a4,0x1000
 8016238:	45c1                	li	a1,16
 801623a:	fce6e5e3          	bltu	a3,a4,8016204 <__udivdi3+0x220>
 801623e:	45e1                	li	a1,24
 8016240:	b7d1                	j	8016204 <__udivdi3+0x220>
 8016242:	00e65833          	srl	a6,a2,a4
 8016246:	00b696b3          	sll	a3,a3,a1
 801624a:	00d86833          	or	a6,a6,a3
 801624e:	00e7d333          	srl	t1,a5,a4
 8016252:	01085e93          	srli	t4,a6,0x10
 8016256:	03d376b3          	remu	a3,t1,t4
 801625a:	00b797b3          	sll	a5,a5,a1
 801625e:	00e8d733          	srl	a4,a7,a4
 8016262:	00b61e33          	sll	t3,a2,a1
 8016266:	00f76633          	or	a2,a4,a5
 801626a:	080847b3          	zext.h	a5,a6
 801626e:	01065713          	srli	a4,a2,0x10
 8016272:	03d35333          	divu	t1,t1,t4
 8016276:	06c2                	slli	a3,a3,0x10
 8016278:	8f55                	or	a4,a4,a3
 801627a:	02678f33          	mul	t5,a5,t1
 801627e:	851a                	mv	a0,t1
 8016280:	01e77c63          	bgeu	a4,t5,8016298 <__udivdi3+0x2b4>
 8016284:	9742                	add	a4,a4,a6
 8016286:	fff30513          	addi	a0,t1,-1
 801628a:	01076763          	bltu	a4,a6,8016298 <__udivdi3+0x2b4>
 801628e:	01e77563          	bgeu	a4,t5,8016298 <__udivdi3+0x2b4>
 8016292:	ffe30513          	addi	a0,t1,-2
 8016296:	9742                	add	a4,a4,a6
 8016298:	41e70733          	sub	a4,a4,t5
 801629c:	03d776b3          	remu	a3,a4,t4
 80162a0:	03d75733          	divu	a4,a4,t4
 80162a4:	06c2                	slli	a3,a3,0x10
 80162a6:	02e78333          	mul	t1,a5,a4
 80162aa:	080647b3          	zext.h	a5,a2
 80162ae:	8fd5                	or	a5,a5,a3
 80162b0:	863a                	mv	a2,a4
 80162b2:	0067fc63          	bgeu	a5,t1,80162ca <__udivdi3+0x2e6>
 80162b6:	97c2                	add	a5,a5,a6
 80162b8:	fff70613          	addi	a2,a4,-1 # ffffff <__HEAP_SIZE+0xfff7ff>
 80162bc:	0107e763          	bltu	a5,a6,80162ca <__udivdi3+0x2e6>
 80162c0:	0067f563          	bgeu	a5,t1,80162ca <__udivdi3+0x2e6>
 80162c4:	ffe70613          	addi	a2,a4,-2
 80162c8:	97c2                	add	a5,a5,a6
 80162ca:	0542                	slli	a0,a0,0x10
 80162cc:	6ec1                	lui	t4,0x10
 80162ce:	8d51                	or	a0,a0,a2
 80162d0:	fffe8693          	addi	a3,t4,-1 # ffff <__HEAP_SIZE+0xf7ff>
 80162d4:	010e5613          	srli	a2,t3,0x10
 80162d8:	01055813          	srli	a6,a0,0x10
 80162dc:	406787b3          	sub	a5,a5,t1
 80162e0:	00d57333          	and	t1,a0,a3
 80162e4:	00de76b3          	and	a3,t3,a3
 80162e8:	02d30e33          	mul	t3,t1,a3
 80162ec:	02d806b3          	mul	a3,a6,a3
 80162f0:	010e5713          	srli	a4,t3,0x10
 80162f4:	02c30333          	mul	t1,t1,a2
 80162f8:	9336                	add	t1,t1,a3
 80162fa:	971a                	add	a4,a4,t1
 80162fc:	02c80833          	mul	a6,a6,a2
 8016300:	00d77363          	bgeu	a4,a3,8016306 <__udivdi3+0x322>
 8016304:	9876                	add	a6,a6,t4
 8016306:	01075693          	srli	a3,a4,0x10
 801630a:	9836                	add	a6,a6,a3
 801630c:	0307e063          	bltu	a5,a6,801632c <__udivdi3+0x348>
 8016310:	d90799e3          	bne	a5,a6,80160a2 <__udivdi3+0xbe>
 8016314:	67c1                	lui	a5,0x10
 8016316:	17fd                	addi	a5,a5,-1
 8016318:	8f7d                	and	a4,a4,a5
 801631a:	0742                	slli	a4,a4,0x10
 801631c:	00fe7e33          	and	t3,t3,a5
 8016320:	00b898b3          	sll	a7,a7,a1
 8016324:	9772                	add	a4,a4,t3
 8016326:	4581                	li	a1,0
 8016328:	e2e8f7e3          	bgeu	a7,a4,8016156 <__udivdi3+0x172>
 801632c:	157d                	addi	a0,a0,-1
 801632e:	bb95                	j	80160a2 <__udivdi3+0xbe>
 8016330:	4581                	li	a1,0
 8016332:	4501                	li	a0,0
 8016334:	b50d                	j	8016156 <__udivdi3+0x172>

08016336 <atexit>:
 8016336:	85aa                	mv	a1,a0
 8016338:	4681                	li	a3,0
 801633a:	4601                	li	a2,0
 801633c:	4501                	li	a0,0
 801633e:	a721                	j	8016a46 <__register_exitproc>

08016340 <__errno>:
 8016340:	8301a503          	lw	a0,-2000(gp) # 8117e50 <_impure_ptr>
 8016344:	8082                	ret

08016346 <__libc_fini_array>:
 8016346:	1141                	addi	sp,sp,-16
 8016348:	c422                	sw	s0,8(sp)
 801634a:	c226                	sw	s1,4(sp)
 801634c:	00002417          	auipc	s0,0x2
 8016350:	8e440413          	addi	s0,s0,-1820 # 8017c30 <_etext>
 8016354:	00002497          	auipc	s1,0x2
 8016358:	8dc48493          	addi	s1,s1,-1828 # 8017c30 <_etext>
 801635c:	8c05                	sub	s0,s0,s1
 801635e:	c606                	sw	ra,12(sp)
 8016360:	8409                	srai	s0,s0,0x2
 8016362:	e411                	bnez	s0,801636e <__libc_fini_array+0x28>
 8016364:	40b2                	lw	ra,12(sp)
 8016366:	4422                	lw	s0,8(sp)
 8016368:	4492                	lw	s1,4(sp)
 801636a:	0141                	addi	sp,sp,16
 801636c:	8082                	ret
 801636e:	147d                	addi	s0,s0,-1
 8016370:	209447b3          	sh2add	a5,s0,s1
 8016374:	439c                	lw	a5,0(a5)
 8016376:	9782                	jalr	a5
 8016378:	b7ed                	j	8016362 <__libc_fini_array+0x1c>

0801637a <__libc_init_array>:
 801637a:	1141                	addi	sp,sp,-16
 801637c:	c422                	sw	s0,8(sp)
 801637e:	c226                	sw	s1,4(sp)
 8016380:	00002417          	auipc	s0,0x2
 8016384:	8b040413          	addi	s0,s0,-1872 # 8017c30 <_etext>
 8016388:	00002497          	auipc	s1,0x2
 801638c:	8a848493          	addi	s1,s1,-1880 # 8017c30 <_etext>
 8016390:	8c81                	sub	s1,s1,s0
 8016392:	c04a                	sw	s2,0(sp)
 8016394:	c606                	sw	ra,12(sp)
 8016396:	8489                	srai	s1,s1,0x2
 8016398:	4901                	li	s2,0
 801639a:	02991563          	bne	s2,s1,80163c4 <__libc_init_array+0x4a>
 801639e:	00002417          	auipc	s0,0x2
 80163a2:	89240413          	addi	s0,s0,-1902 # 8017c30 <_etext>
 80163a6:	00002497          	auipc	s1,0x2
 80163aa:	88a48493          	addi	s1,s1,-1910 # 8017c30 <_etext>
 80163ae:	8c81                	sub	s1,s1,s0
 80163b0:	8489                	srai	s1,s1,0x2
 80163b2:	4901                	li	s2,0
 80163b4:	00991d63          	bne	s2,s1,80163ce <__libc_init_array+0x54>
 80163b8:	40b2                	lw	ra,12(sp)
 80163ba:	4422                	lw	s0,8(sp)
 80163bc:	4492                	lw	s1,4(sp)
 80163be:	4902                	lw	s2,0(sp)
 80163c0:	0141                	addi	sp,sp,16
 80163c2:	8082                	ret
 80163c4:	401c                	lw	a5,0(s0)
 80163c6:	0905                	addi	s2,s2,1
 80163c8:	0411                	addi	s0,s0,4
 80163ca:	9782                	jalr	a5
 80163cc:	b7f9                	j	801639a <__libc_init_array+0x20>
 80163ce:	401c                	lw	a5,0(s0)
 80163d0:	0905                	addi	s2,s2,1
 80163d2:	0411                	addi	s0,s0,4
 80163d4:	9782                	jalr	a5
 80163d6:	bff9                	j	80163b4 <__libc_init_array+0x3a>

080163d8 <malloc>:
 80163d8:	85aa                	mv	a1,a0
 80163da:	8301a503          	lw	a0,-2000(gp) # 8117e50 <_impure_ptr>
 80163de:	ac15                	j	8016612 <_malloc_r>

080163e0 <free>:
 80163e0:	85aa                	mv	a1,a0
 80163e2:	8301a503          	lw	a0,-2000(gp) # 8117e50 <_impure_ptr>
 80163e6:	a259                	j	801656c <_free_r>

080163e8 <memcpy>:
 80163e8:	00a5c7b3          	xor	a5,a1,a0
 80163ec:	8b8d                	andi	a5,a5,3
 80163ee:	00c506b3          	add	a3,a0,a2
 80163f2:	e781                	bnez	a5,80163fa <memcpy+0x12>
 80163f4:	478d                	li	a5,3
 80163f6:	00c7ee63          	bltu	a5,a2,8016412 <memcpy+0x2a>
 80163fa:	87aa                	mv	a5,a0
 80163fc:	06d57163          	bgeu	a0,a3,801645e <memcpy+0x76>
 8016400:	0005c703          	lbu	a4,0(a1)
 8016404:	0785                	addi	a5,a5,1
 8016406:	0585                	addi	a1,a1,1
 8016408:	fee78fa3          	sb	a4,-1(a5) # ffff <__HEAP_SIZE+0xf7ff>
 801640c:	fed7eae3          	bltu	a5,a3,8016400 <memcpy+0x18>
 8016410:	8082                	ret
 8016412:	00357713          	andi	a4,a0,3
 8016416:	87aa                	mv	a5,a0
 8016418:	cb11                	beqz	a4,801642c <memcpy+0x44>
 801641a:	0005c703          	lbu	a4,0(a1)
 801641e:	0785                	addi	a5,a5,1
 8016420:	0585                	addi	a1,a1,1
 8016422:	fee78fa3          	sb	a4,-1(a5)
 8016426:	0037f713          	andi	a4,a5,3
 801642a:	b7fd                	j	8016418 <memcpy+0x30>
 801642c:	ffc6f713          	andi	a4,a3,-4
 8016430:	40f70833          	sub	a6,a4,a5
 8016434:	02000613          	li	a2,32
 8016438:	03064463          	blt	a2,a6,8016460 <memcpy+0x78>
 801643c:	882e                	mv	a6,a1
 801643e:	863e                	mv	a2,a5
 8016440:	06e66b63          	bltu	a2,a4,80164b6 <memcpy+0xce>
 8016444:	ffd78813          	addi	a6,a5,-3
 8016448:	4601                	li	a2,0
 801644a:	01076663          	bltu	a4,a6,8016456 <memcpy+0x6e>
 801644e:	070d                	addi	a4,a4,3
 8016450:	8f1d                	sub	a4,a4,a5
 8016452:	ffc77613          	andi	a2,a4,-4
 8016456:	97b2                	add	a5,a5,a2
 8016458:	95b2                	add	a1,a1,a2
 801645a:	fad7e3e3          	bltu	a5,a3,8016400 <memcpy+0x18>
 801645e:	8082                	ret
 8016460:	0005a383          	lw	t2,0(a1)
 8016464:	0045a283          	lw	t0,4(a1)
 8016468:	0085af83          	lw	t6,8(a1)
 801646c:	00c5af03          	lw	t5,12(a1)
 8016470:	0105ae83          	lw	t4,16(a1)
 8016474:	0145ae03          	lw	t3,20(a1)
 8016478:	0185a303          	lw	t1,24(a1)
 801647c:	01c5a883          	lw	a7,28(a1)
 8016480:	0077a023          	sw	t2,0(a5)
 8016484:	0057a223          	sw	t0,4(a5)
 8016488:	0205a803          	lw	a6,32(a1)
 801648c:	01f7a423          	sw	t6,8(a5)
 8016490:	01e7a623          	sw	t5,12(a5)
 8016494:	01d7a823          	sw	t4,16(a5)
 8016498:	01c7aa23          	sw	t3,20(a5)
 801649c:	0067ac23          	sw	t1,24(a5)
 80164a0:	0117ae23          	sw	a7,28(a5)
 80164a4:	02478793          	addi	a5,a5,36
 80164a8:	02458593          	addi	a1,a1,36
 80164ac:	ff07ae23          	sw	a6,-4(a5)
 80164b0:	40f70833          	sub	a6,a4,a5
 80164b4:	b751                	j	8016438 <memcpy+0x50>
 80164b6:	00082883          	lw	a7,0(a6)
 80164ba:	0611                	addi	a2,a2,4
 80164bc:	0811                	addi	a6,a6,4
 80164be:	ff162e23          	sw	a7,-4(a2)
 80164c2:	bfbd                	j	8016440 <memcpy+0x58>

080164c4 <memset>:
 80164c4:	433d                	li	t1,15
 80164c6:	872a                	mv	a4,a0
 80164c8:	02c37363          	bgeu	t1,a2,80164ee <memset+0x2a>
 80164cc:	00f77793          	andi	a5,a4,15
 80164d0:	efbd                	bnez	a5,801654e <memset+0x8a>
 80164d2:	e5ad                	bnez	a1,801653c <memset+0x78>
 80164d4:	ff067693          	andi	a3,a2,-16
 80164d8:	8a3d                	andi	a2,a2,15
 80164da:	96ba                	add	a3,a3,a4
 80164dc:	c30c                	sw	a1,0(a4)
 80164de:	c34c                	sw	a1,4(a4)
 80164e0:	c70c                	sw	a1,8(a4)
 80164e2:	c74c                	sw	a1,12(a4)
 80164e4:	0741                	addi	a4,a4,16
 80164e6:	fed76be3          	bltu	a4,a3,80164dc <memset+0x18>
 80164ea:	e211                	bnez	a2,80164ee <memset+0x2a>
 80164ec:	8082                	ret
 80164ee:	40c306b3          	sub	a3,t1,a2
 80164f2:	068a                	slli	a3,a3,0x2
 80164f4:	00000297          	auipc	t0,0x0
 80164f8:	9696                	add	a3,a3,t0
 80164fa:	00a68067          	jr	10(a3)
 80164fe:	00b70723          	sb	a1,14(a4)
 8016502:	00b706a3          	sb	a1,13(a4)
 8016506:	00b70623          	sb	a1,12(a4)
 801650a:	00b705a3          	sb	a1,11(a4)
 801650e:	00b70523          	sb	a1,10(a4)
 8016512:	00b704a3          	sb	a1,9(a4)
 8016516:	00b70423          	sb	a1,8(a4)
 801651a:	00b703a3          	sb	a1,7(a4)
 801651e:	00b70323          	sb	a1,6(a4)
 8016522:	00b702a3          	sb	a1,5(a4)
 8016526:	00b70223          	sb	a1,4(a4)
 801652a:	00b701a3          	sb	a1,3(a4)
 801652e:	00b70123          	sb	a1,2(a4)
 8016532:	00b700a3          	sb	a1,1(a4)
 8016536:	00b70023          	sb	a1,0(a4)
 801653a:	8082                	ret
 801653c:	0ff5f593          	zext.b	a1,a1
 8016540:	00859693          	slli	a3,a1,0x8
 8016544:	8dd5                	or	a1,a1,a3
 8016546:	01059693          	slli	a3,a1,0x10
 801654a:	8dd5                	or	a1,a1,a3
 801654c:	b761                	j	80164d4 <memset+0x10>
 801654e:	00279693          	slli	a3,a5,0x2
 8016552:	00000297          	auipc	t0,0x0
 8016556:	9696                	add	a3,a3,t0
 8016558:	8286                	mv	t0,ra
 801655a:	fa8680e7          	jalr	-88(a3)
 801655e:	8096                	mv	ra,t0
 8016560:	17c1                	addi	a5,a5,-16
 8016562:	8f1d                	sub	a4,a4,a5
 8016564:	963e                	add	a2,a2,a5
 8016566:	f8c374e3          	bgeu	t1,a2,80164ee <memset+0x2a>
 801656a:	b7a5                	j	80164d2 <memset+0xe>

0801656c <_free_r>:
 801656c:	c1d5                	beqz	a1,8016610 <_free_r+0xa4>
 801656e:	ffc5a783          	lw	a5,-4(a1)
 8016572:	1101                	addi	sp,sp,-32
 8016574:	cc22                	sw	s0,24(sp)
 8016576:	ce06                	sw	ra,28(sp)
 8016578:	ffc58413          	addi	s0,a1,-4
 801657c:	0007d363          	bgez	a5,8016582 <_free_r+0x16>
 8016580:	943e                	add	s0,s0,a5
 8016582:	c62a                	sw	a0,12(sp)
 8016584:	20d000ef          	jal	ra,8016f90 <__malloc_lock>
 8016588:	00103717          	auipc	a4,0x103
 801658c:	1bc70713          	addi	a4,a4,444 # 8119744 <__malloc_free_list>
 8016590:	431c                	lw	a5,0(a4)
 8016592:	4532                	lw	a0,12(sp)
 8016594:	eb89                	bnez	a5,80165a6 <_free_r+0x3a>
 8016596:	00042223          	sw	zero,4(s0)
 801659a:	c300                	sw	s0,0(a4)
 801659c:	4462                	lw	s0,24(sp)
 801659e:	40f2                	lw	ra,28(sp)
 80165a0:	6105                	addi	sp,sp,32
 80165a2:	1f10006f          	j	8016f92 <__malloc_unlock>
 80165a6:	00f47d63          	bgeu	s0,a5,80165c0 <_free_r+0x54>
 80165aa:	4010                	lw	a2,0(s0)
 80165ac:	00c406b3          	add	a3,s0,a2
 80165b0:	00d79663          	bne	a5,a3,80165bc <_free_r+0x50>
 80165b4:	4394                	lw	a3,0(a5)
 80165b6:	43dc                	lw	a5,4(a5)
 80165b8:	96b2                	add	a3,a3,a2
 80165ba:	c014                	sw	a3,0(s0)
 80165bc:	c05c                	sw	a5,4(s0)
 80165be:	bff1                	j	801659a <_free_r+0x2e>
 80165c0:	873e                	mv	a4,a5
 80165c2:	43dc                	lw	a5,4(a5)
 80165c4:	c399                	beqz	a5,80165ca <_free_r+0x5e>
 80165c6:	fef47de3          	bgeu	s0,a5,80165c0 <_free_r+0x54>
 80165ca:	4314                	lw	a3,0(a4)
 80165cc:	00d70633          	add	a2,a4,a3
 80165d0:	00861f63          	bne	a2,s0,80165ee <_free_r+0x82>
 80165d4:	4010                	lw	a2,0(s0)
 80165d6:	96b2                	add	a3,a3,a2
 80165d8:	c314                	sw	a3,0(a4)
 80165da:	00d70633          	add	a2,a4,a3
 80165de:	fac79fe3          	bne	a5,a2,801659c <_free_r+0x30>
 80165e2:	4390                	lw	a2,0(a5)
 80165e4:	43dc                	lw	a5,4(a5)
 80165e6:	96b2                	add	a3,a3,a2
 80165e8:	c314                	sw	a3,0(a4)
 80165ea:	c35c                	sw	a5,4(a4)
 80165ec:	bf45                	j	801659c <_free_r+0x30>
 80165ee:	00c47563          	bgeu	s0,a2,80165f8 <_free_r+0x8c>
 80165f2:	47b1                	li	a5,12
 80165f4:	c11c                	sw	a5,0(a0)
 80165f6:	b75d                	j	801659c <_free_r+0x30>
 80165f8:	4010                	lw	a2,0(s0)
 80165fa:	00c406b3          	add	a3,s0,a2
 80165fe:	00d79663          	bne	a5,a3,801660a <_free_r+0x9e>
 8016602:	4394                	lw	a3,0(a5)
 8016604:	43dc                	lw	a5,4(a5)
 8016606:	96b2                	add	a3,a3,a2
 8016608:	c014                	sw	a3,0(s0)
 801660a:	c05c                	sw	a5,4(s0)
 801660c:	c340                	sw	s0,4(a4)
 801660e:	b779                	j	801659c <_free_r+0x30>
 8016610:	8082                	ret

08016612 <_malloc_r>:
 8016612:	1101                	addi	sp,sp,-32
 8016614:	ca26                	sw	s1,20(sp)
 8016616:	00358493          	addi	s1,a1,3
 801661a:	98f1                	andi	s1,s1,-4
 801661c:	c84a                	sw	s2,16(sp)
 801661e:	04a1                	addi	s1,s1,8
 8016620:	47b1                	li	a5,12
 8016622:	ce06                	sw	ra,28(sp)
 8016624:	cc22                	sw	s0,24(sp)
 8016626:	c64e                	sw	s3,12(sp)
 8016628:	892a                	mv	s2,a0
 801662a:	0af4f4b3          	maxu	s1,s1,a5
 801662e:	0004c463          	bltz	s1,8016636 <_malloc_r+0x24>
 8016632:	00b4fd63          	bgeu	s1,a1,801664c <_malloc_r+0x3a>
 8016636:	47b1                	li	a5,12
 8016638:	00f92023          	sw	a5,0(s2)
 801663c:	4501                	li	a0,0
 801663e:	40f2                	lw	ra,28(sp)
 8016640:	4462                	lw	s0,24(sp)
 8016642:	44d2                	lw	s1,20(sp)
 8016644:	4942                	lw	s2,16(sp)
 8016646:	49b2                	lw	s3,12(sp)
 8016648:	6105                	addi	sp,sp,32
 801664a:	8082                	ret
 801664c:	145000ef          	jal	ra,8016f90 <__malloc_lock>
 8016650:	00103697          	auipc	a3,0x103
 8016654:	0f468693          	addi	a3,a3,244 # 8119744 <__malloc_free_list>
 8016658:	4298                	lw	a4,0(a3)
 801665a:	843a                	mv	s0,a4
 801665c:	e805                	bnez	s0,801668c <_malloc_r+0x7a>
 801665e:	00103417          	auipc	s0,0x103
 8016662:	0ea40413          	addi	s0,s0,234 # 8119748 <__malloc_sbrk_start>
 8016666:	401c                	lw	a5,0(s0)
 8016668:	e789                	bnez	a5,8016672 <_malloc_r+0x60>
 801666a:	4581                	li	a1,0
 801666c:	854a                	mv	a0,s2
 801666e:	2a71                	jal	801680a <_sbrk_r>
 8016670:	c008                	sw	a0,0(s0)
 8016672:	85a6                	mv	a1,s1
 8016674:	854a                	mv	a0,s2
 8016676:	2a51                	jal	801680a <_sbrk_r>
 8016678:	59fd                	li	s3,-1
 801667a:	05351d63          	bne	a0,s3,80166d4 <_malloc_r+0xc2>
 801667e:	47b1                	li	a5,12
 8016680:	00f92023          	sw	a5,0(s2)
 8016684:	854a                	mv	a0,s2
 8016686:	10d000ef          	jal	ra,8016f92 <__malloc_unlock>
 801668a:	bf4d                	j	801663c <_malloc_r+0x2a>
 801668c:	401c                	lw	a5,0(s0)
 801668e:	8f85                	sub	a5,a5,s1
 8016690:	0207cf63          	bltz	a5,80166ce <_malloc_r+0xbc>
 8016694:	462d                	li	a2,11
 8016696:	00f67663          	bgeu	a2,a5,80166a2 <_malloc_r+0x90>
 801669a:	c01c                	sw	a5,0(s0)
 801669c:	943e                	add	s0,s0,a5
 801669e:	c004                	sw	s1,0(s0)
 80166a0:	a029                	j	80166aa <_malloc_r+0x98>
 80166a2:	405c                	lw	a5,4(s0)
 80166a4:	02871363          	bne	a4,s0,80166ca <_malloc_r+0xb8>
 80166a8:	c29c                	sw	a5,0(a3)
 80166aa:	854a                	mv	a0,s2
 80166ac:	0e7000ef          	jal	ra,8016f92 <__malloc_unlock>
 80166b0:	00b40513          	addi	a0,s0,11
 80166b4:	00440793          	addi	a5,s0,4
 80166b8:	9961                	andi	a0,a0,-8
 80166ba:	40f50733          	sub	a4,a0,a5
 80166be:	f8f500e3          	beq	a0,a5,801663e <_malloc_r+0x2c>
 80166c2:	943a                	add	s0,s0,a4
 80166c4:	8f89                	sub	a5,a5,a0
 80166c6:	c01c                	sw	a5,0(s0)
 80166c8:	bf9d                	j	801663e <_malloc_r+0x2c>
 80166ca:	c35c                	sw	a5,4(a4)
 80166cc:	bff9                	j	80166aa <_malloc_r+0x98>
 80166ce:	8722                	mv	a4,s0
 80166d0:	4040                	lw	s0,4(s0)
 80166d2:	b769                	j	801665c <_malloc_r+0x4a>
 80166d4:	00350413          	addi	s0,a0,3
 80166d8:	9871                	andi	s0,s0,-4
 80166da:	fc8502e3          	beq	a0,s0,801669e <_malloc_r+0x8c>
 80166de:	40a405b3          	sub	a1,s0,a0
 80166e2:	854a                	mv	a0,s2
 80166e4:	221d                	jal	801680a <_sbrk_r>
 80166e6:	fb351ce3          	bne	a0,s3,801669e <_malloc_r+0x8c>
 80166ea:	bf51                	j	801667e <_malloc_r+0x6c>

080166ec <iprintf>:
 80166ec:	715d                	addi	sp,sp,-80
 80166ee:	d422                	sw	s0,40(sp)
 80166f0:	d606                	sw	ra,44(sp)
 80166f2:	842a                	mv	s0,a0
 80166f4:	da2e                	sw	a1,52(sp)
 80166f6:	dc32                	sw	a2,56(sp)
 80166f8:	de36                	sw	a3,60(sp)
 80166fa:	c0ba                	sw	a4,64(sp)
 80166fc:	c2be                	sw	a5,68(sp)
 80166fe:	c4c2                	sw	a6,72(sp)
 8016700:	c6c6                	sw	a7,76(sp)
 8016702:	8301a503          	lw	a0,-2000(gp) # 8117e50 <_impure_ptr>
 8016706:	c511                	beqz	a0,8016712 <iprintf+0x26>
 8016708:	4d1c                	lw	a5,24(a0)
 801670a:	e781                	bnez	a5,8016712 <iprintf+0x26>
 801670c:	c62a                	sw	a0,12(sp)
 801670e:	2539                	jal	8016d1c <__sinit>
 8016710:	4532                	lw	a0,12(sp)
 8016712:	450c                	lw	a1,8(a0)
 8016714:	1854                	addi	a3,sp,52
 8016716:	8622                	mv	a2,s0
 8016718:	ce36                	sw	a3,28(sp)
 801671a:	441000ef          	jal	ra,801735a <_vfiprintf_r>
 801671e:	50b2                	lw	ra,44(sp)
 8016720:	5422                	lw	s0,40(sp)
 8016722:	6161                	addi	sp,sp,80
 8016724:	8082                	ret

08016726 <_puts_r>:
 8016726:	1101                	addi	sp,sp,-32
 8016728:	ca26                	sw	s1,20(sp)
 801672a:	c84a                	sw	s2,16(sp)
 801672c:	ce06                	sw	ra,28(sp)
 801672e:	cc22                	sw	s0,24(sp)
 8016730:	c64e                	sw	s3,12(sp)
 8016732:	c452                	sw	s4,8(sp)
 8016734:	84aa                	mv	s1,a0
 8016736:	892e                	mv	s2,a1
 8016738:	c501                	beqz	a0,8016740 <_puts_r+0x1a>
 801673a:	4d1c                	lw	a5,24(a0)
 801673c:	e391                	bnez	a5,8016740 <_puts_r+0x1a>
 801673e:	2bf9                	jal	8016d1c <__sinit>
 8016740:	4c9c                	lw	a5,24(s1)
 8016742:	4480                	lw	s0,8(s1)
 8016744:	e399                	bnez	a5,801674a <_puts_r+0x24>
 8016746:	8526                	mv	a0,s1
 8016748:	2bd1                	jal	8016d1c <__sinit>
 801674a:	00103797          	auipc	a5,0x103
 801674e:	d9e78793          	addi	a5,a5,-610 # 81194e8 <__sf_fake_stdin>
 8016752:	02f41c63          	bne	s0,a5,801678a <_puts_r+0x64>
 8016756:	40c0                	lw	s0,4(s1)
 8016758:	00c45783          	lhu	a5,12(s0)
 801675c:	8ba1                	andi	a5,a5,8
 801675e:	c7b1                	beqz	a5,80167aa <_puts_r+0x84>
 8016760:	481c                	lw	a5,16(s0)
 8016762:	c7a1                	beqz	a5,80167aa <_puts_r+0x84>
 8016764:	59fd                	li	s3,-1
 8016766:	4a29                	li	s4,10
 8016768:	441c                	lw	a5,8(s0)
 801676a:	00094583          	lbu	a1,0(s2)
 801676e:	17fd                	addi	a5,a5,-1
 8016770:	e9b1                	bnez	a1,80167c4 <_puts_r+0x9e>
 8016772:	c41c                	sw	a5,8(s0)
 8016774:	0607de63          	bgez	a5,80167f0 <_puts_r+0xca>
 8016778:	8622                	mv	a2,s0
 801677a:	45a9                	li	a1,10
 801677c:	8526                	mv	a0,s1
 801677e:	2211                	jal	8016882 <__swbuf_r>
 8016780:	57fd                	li	a5,-1
 8016782:	02f50863          	beq	a0,a5,80167b2 <_puts_r+0x8c>
 8016786:	4529                	li	a0,10
 8016788:	a035                	j	80167b4 <_puts_r+0x8e>
 801678a:	00103797          	auipc	a5,0x103
 801678e:	d7e78793          	addi	a5,a5,-642 # 8119508 <__sf_fake_stdout>
 8016792:	00f41463          	bne	s0,a5,801679a <_puts_r+0x74>
 8016796:	4480                	lw	s0,8(s1)
 8016798:	b7c1                	j	8016758 <_puts_r+0x32>
 801679a:	00103797          	auipc	a5,0x103
 801679e:	d2e78793          	addi	a5,a5,-722 # 81194c8 <__sf_fake_stderr>
 80167a2:	faf41be3          	bne	s0,a5,8016758 <_puts_r+0x32>
 80167a6:	44c0                	lw	s0,12(s1)
 80167a8:	bf45                	j	8016758 <_puts_r+0x32>
 80167aa:	85a2                	mv	a1,s0
 80167ac:	8526                	mv	a0,s1
 80167ae:	2a51                	jal	8016942 <__swsetup_r>
 80167b0:	d955                	beqz	a0,8016764 <_puts_r+0x3e>
 80167b2:	557d                	li	a0,-1
 80167b4:	40f2                	lw	ra,28(sp)
 80167b6:	4462                	lw	s0,24(sp)
 80167b8:	44d2                	lw	s1,20(sp)
 80167ba:	4942                	lw	s2,16(sp)
 80167bc:	49b2                	lw	s3,12(sp)
 80167be:	4a22                	lw	s4,8(sp)
 80167c0:	6105                	addi	sp,sp,32
 80167c2:	8082                	ret
 80167c4:	c41c                	sw	a5,8(s0)
 80167c6:	0905                	addi	s2,s2,1
 80167c8:	0007d763          	bgez	a5,80167d6 <_puts_r+0xb0>
 80167cc:	4c18                	lw	a4,24(s0)
 80167ce:	00e7cb63          	blt	a5,a4,80167e4 <_puts_r+0xbe>
 80167d2:	01458963          	beq	a1,s4,80167e4 <_puts_r+0xbe>
 80167d6:	401c                	lw	a5,0(s0)
 80167d8:	00178713          	addi	a4,a5,1
 80167dc:	c018                	sw	a4,0(s0)
 80167de:	00b78023          	sb	a1,0(a5)
 80167e2:	b759                	j	8016768 <_puts_r+0x42>
 80167e4:	8622                	mv	a2,s0
 80167e6:	8526                	mv	a0,s1
 80167e8:	2869                	jal	8016882 <__swbuf_r>
 80167ea:	f7351fe3          	bne	a0,s3,8016768 <_puts_r+0x42>
 80167ee:	b7d1                	j	80167b2 <_puts_r+0x8c>
 80167f0:	401c                	lw	a5,0(s0)
 80167f2:	00178713          	addi	a4,a5,1
 80167f6:	c018                	sw	a4,0(s0)
 80167f8:	4729                	li	a4,10
 80167fa:	00e78023          	sb	a4,0(a5)
 80167fe:	b761                	j	8016786 <_puts_r+0x60>

08016800 <puts>:
 8016800:	85aa                	mv	a1,a0
 8016802:	8301a503          	lw	a0,-2000(gp) # 8117e50 <_impure_ptr>
 8016806:	f21ff06f          	j	8016726 <_puts_r>

0801680a <_sbrk_r>:
 801680a:	1141                	addi	sp,sp,-16
 801680c:	c422                	sw	s0,8(sp)
 801680e:	842a                	mv	s0,a0
 8016810:	852e                	mv	a0,a1
 8016812:	00103797          	auipc	a5,0x103
 8016816:	f207ad23          	sw	zero,-198(a5) # 811974c <errno>
 801681a:	c606                	sw	ra,12(sp)
 801681c:	b0cf00ef          	jal	ra,8006b28 <_sbrk>
 8016820:	57fd                	li	a5,-1
 8016822:	00f51863          	bne	a0,a5,8016832 <_sbrk_r+0x28>
 8016826:	00103797          	auipc	a5,0x103
 801682a:	f267a783          	lw	a5,-218(a5) # 811974c <errno>
 801682e:	c391                	beqz	a5,8016832 <_sbrk_r+0x28>
 8016830:	c01c                	sw	a5,0(s0)
 8016832:	40b2                	lw	ra,12(sp)
 8016834:	4422                	lw	s0,8(sp)
 8016836:	0141                	addi	sp,sp,16
 8016838:	8082                	ret

0801683a <siprintf>:
 801683a:	7135                	addi	sp,sp,-160
 801683c:	cb3e                	sw	a5,148(sp)
 801683e:	800007b7          	lui	a5,0x80000
 8016842:	fff7c793          	not	a5,a5
 8016846:	ce3e                	sw	a5,28(sp)
 8016848:	c83e                	sw	a5,16(sp)
 801684a:	77c1                	lui	a5,0xffff0
 801684c:	c532                	sw	a2,136(sp)
 801684e:	c736                	sw	a3,140(sp)
 8016850:	c42a                	sw	a0,8(sp)
 8016852:	cc2a                	sw	a0,24(sp)
 8016854:	20878793          	addi	a5,a5,520 # ffff0208 <_data_lma+0xdffb8410>
 8016858:	0134                	addi	a3,sp,136
 801685a:	862e                	mv	a2,a1
 801685c:	8301a503          	lw	a0,-2000(gp) # 8117e50 <_impure_ptr>
 8016860:	002c                	addi	a1,sp,8
 8016862:	de86                	sw	ra,124(sp)
 8016864:	ca3e                	sw	a5,20(sp)
 8016866:	c93a                	sw	a4,144(sp)
 8016868:	cd42                	sw	a6,152(sp)
 801686a:	cf46                	sw	a7,156(sp)
 801686c:	c236                	sw	a3,4(sp)
 801686e:	00d000ef          	jal	ra,801707a <_svfiprintf_r>
 8016872:	47a2                	lw	a5,8(sp)
 8016874:	00078023          	sb	zero,0(a5)
 8016878:	50f6                	lw	ra,124(sp)
 801687a:	610d                	addi	sp,sp,160
 801687c:	8082                	ret

0801687e <isatty>:
 801687e:	9d4f006f          	j	8006a52 <_isatty>

08016882 <__swbuf_r>:
 8016882:	1101                	addi	sp,sp,-32
 8016884:	cc22                	sw	s0,24(sp)
 8016886:	ca26                	sw	s1,20(sp)
 8016888:	c84a                	sw	s2,16(sp)
 801688a:	ce06                	sw	ra,28(sp)
 801688c:	c64e                	sw	s3,12(sp)
 801688e:	84aa                	mv	s1,a0
 8016890:	892e                	mv	s2,a1
 8016892:	8432                	mv	s0,a2
 8016894:	c501                	beqz	a0,801689c <__swbuf_r+0x1a>
 8016896:	4d1c                	lw	a5,24(a0)
 8016898:	e391                	bnez	a5,801689c <__swbuf_r+0x1a>
 801689a:	2149                	jal	8016d1c <__sinit>
 801689c:	00103797          	auipc	a5,0x103
 80168a0:	c4c78793          	addi	a5,a5,-948 # 81194e8 <__sf_fake_stdin>
 80168a4:	06f41963          	bne	s0,a5,8016916 <__swbuf_r+0x94>
 80168a8:	40c0                	lw	s0,4(s1)
 80168aa:	4c1c                	lw	a5,24(s0)
 80168ac:	c41c                	sw	a5,8(s0)
 80168ae:	00c45783          	lhu	a5,12(s0)
 80168b2:	8ba1                	andi	a5,a5,8
 80168b4:	c3c9                	beqz	a5,8016936 <__swbuf_r+0xb4>
 80168b6:	481c                	lw	a5,16(s0)
 80168b8:	cfbd                	beqz	a5,8016936 <__swbuf_r+0xb4>
 80168ba:	481c                	lw	a5,16(s0)
 80168bc:	4008                	lw	a0,0(s0)
 80168be:	0ff97993          	zext.b	s3,s2
 80168c2:	0ff97913          	zext.b	s2,s2
 80168c6:	8d1d                	sub	a0,a0,a5
 80168c8:	485c                	lw	a5,20(s0)
 80168ca:	00f54663          	blt	a0,a5,80168d6 <__swbuf_r+0x54>
 80168ce:	85a2                	mv	a1,s0
 80168d0:	8526                	mv	a0,s1
 80168d2:	2625                	jal	8016bfa <_fflush_r>
 80168d4:	e52d                	bnez	a0,801693e <__swbuf_r+0xbc>
 80168d6:	441c                	lw	a5,8(s0)
 80168d8:	0505                	addi	a0,a0,1
 80168da:	17fd                	addi	a5,a5,-1
 80168dc:	c41c                	sw	a5,8(s0)
 80168de:	401c                	lw	a5,0(s0)
 80168e0:	00178713          	addi	a4,a5,1
 80168e4:	c018                	sw	a4,0(s0)
 80168e6:	01378023          	sb	s3,0(a5)
 80168ea:	485c                	lw	a5,20(s0)
 80168ec:	00a78963          	beq	a5,a0,80168fe <__swbuf_r+0x7c>
 80168f0:	00c45783          	lhu	a5,12(s0)
 80168f4:	8b85                	andi	a5,a5,1
 80168f6:	cb81                	beqz	a5,8016906 <__swbuf_r+0x84>
 80168f8:	47a9                	li	a5,10
 80168fa:	00f91663          	bne	s2,a5,8016906 <__swbuf_r+0x84>
 80168fe:	85a2                	mv	a1,s0
 8016900:	8526                	mv	a0,s1
 8016902:	2ce5                	jal	8016bfa <_fflush_r>
 8016904:	ed0d                	bnez	a0,801693e <__swbuf_r+0xbc>
 8016906:	40f2                	lw	ra,28(sp)
 8016908:	4462                	lw	s0,24(sp)
 801690a:	44d2                	lw	s1,20(sp)
 801690c:	49b2                	lw	s3,12(sp)
 801690e:	854a                	mv	a0,s2
 8016910:	4942                	lw	s2,16(sp)
 8016912:	6105                	addi	sp,sp,32
 8016914:	8082                	ret
 8016916:	00103797          	auipc	a5,0x103
 801691a:	bf278793          	addi	a5,a5,-1038 # 8119508 <__sf_fake_stdout>
 801691e:	00f41463          	bne	s0,a5,8016926 <__swbuf_r+0xa4>
 8016922:	4480                	lw	s0,8(s1)
 8016924:	b759                	j	80168aa <__swbuf_r+0x28>
 8016926:	00103797          	auipc	a5,0x103
 801692a:	ba278793          	addi	a5,a5,-1118 # 81194c8 <__sf_fake_stderr>
 801692e:	f6f41ee3          	bne	s0,a5,80168aa <__swbuf_r+0x28>
 8016932:	44c0                	lw	s0,12(s1)
 8016934:	bf9d                	j	80168aa <__swbuf_r+0x28>
 8016936:	85a2                	mv	a1,s0
 8016938:	8526                	mv	a0,s1
 801693a:	2021                	jal	8016942 <__swsetup_r>
 801693c:	dd3d                	beqz	a0,80168ba <__swbuf_r+0x38>
 801693e:	597d                	li	s2,-1
 8016940:	b7d9                	j	8016906 <__swbuf_r+0x84>

08016942 <__swsetup_r>:
 8016942:	1141                	addi	sp,sp,-16
 8016944:	c422                	sw	s0,8(sp)
 8016946:	c226                	sw	s1,4(sp)
 8016948:	c04a                	sw	s2,0(sp)
 801694a:	c606                	sw	ra,12(sp)
 801694c:	8301a483          	lw	s1,-2000(gp) # 8117e50 <_impure_ptr>
 8016950:	892a                	mv	s2,a0
 8016952:	842e                	mv	s0,a1
 8016954:	c489                	beqz	s1,801695e <__swsetup_r+0x1c>
 8016956:	4c9c                	lw	a5,24(s1)
 8016958:	e399                	bnez	a5,801695e <__swsetup_r+0x1c>
 801695a:	8526                	mv	a0,s1
 801695c:	26c1                	jal	8016d1c <__sinit>
 801695e:	00103797          	auipc	a5,0x103
 8016962:	b8a78793          	addi	a5,a5,-1142 # 81194e8 <__sf_fake_stdin>
 8016966:	02f41663          	bne	s0,a5,8016992 <__swsetup_r+0x50>
 801696a:	40c0                	lw	s0,4(s1)
 801696c:	00c41783          	lh	a5,12(s0)
 8016970:	0087f693          	andi	a3,a5,8
 8016974:	0807c733          	zext.h	a4,a5
 8016978:	eab5                	bnez	a3,80169ec <__swsetup_r+0xaa>
 801697a:	01077693          	andi	a3,a4,16
 801697e:	ea95                	bnez	a3,80169b2 <__swsetup_r+0x70>
 8016980:	4725                	li	a4,9
 8016982:	00e92023          	sw	a4,0(s2)
 8016986:	0407e793          	ori	a5,a5,64
 801698a:	00f41623          	sh	a5,12(s0)
 801698e:	557d                	li	a0,-1
 8016990:	a871                	j	8016a2c <__swsetup_r+0xea>
 8016992:	00103797          	auipc	a5,0x103
 8016996:	b7678793          	addi	a5,a5,-1162 # 8119508 <__sf_fake_stdout>
 801699a:	00f41463          	bne	s0,a5,80169a2 <__swsetup_r+0x60>
 801699e:	4480                	lw	s0,8(s1)
 80169a0:	b7f1                	j	801696c <__swsetup_r+0x2a>
 80169a2:	00103797          	auipc	a5,0x103
 80169a6:	b2678793          	addi	a5,a5,-1242 # 81194c8 <__sf_fake_stderr>
 80169aa:	fcf411e3          	bne	s0,a5,801696c <__swsetup_r+0x2a>
 80169ae:	44c0                	lw	s0,12(s1)
 80169b0:	bf75                	j	801696c <__swsetup_r+0x2a>
 80169b2:	8b11                	andi	a4,a4,4
 80169b4:	c715                	beqz	a4,80169e0 <__swsetup_r+0x9e>
 80169b6:	584c                	lw	a1,52(s0)
 80169b8:	c991                	beqz	a1,80169cc <__swsetup_r+0x8a>
 80169ba:	04440793          	addi	a5,s0,68
 80169be:	00f58563          	beq	a1,a5,80169c8 <__swsetup_r+0x86>
 80169c2:	854a                	mv	a0,s2
 80169c4:	ba9ff0ef          	jal	ra,801656c <_free_r>
 80169c8:	02042a23          	sw	zero,52(s0)
 80169cc:	00c45783          	lhu	a5,12(s0)
 80169d0:	00042223          	sw	zero,4(s0)
 80169d4:	fdb7f793          	andi	a5,a5,-37
 80169d8:	00f41623          	sh	a5,12(s0)
 80169dc:	481c                	lw	a5,16(s0)
 80169de:	c01c                	sw	a5,0(s0)
 80169e0:	00c45783          	lhu	a5,12(s0)
 80169e4:	0087e793          	ori	a5,a5,8
 80169e8:	00f41623          	sh	a5,12(s0)
 80169ec:	481c                	lw	a5,16(s0)
 80169ee:	ef81                	bnez	a5,8016a06 <__swsetup_r+0xc4>
 80169f0:	00c45783          	lhu	a5,12(s0)
 80169f4:	20000713          	li	a4,512
 80169f8:	2807f793          	andi	a5,a5,640
 80169fc:	00e78563          	beq	a5,a4,8016a06 <__swsetup_r+0xc4>
 8016a00:	85a2                	mv	a1,s0
 8016a02:	854a                	mv	a0,s2
 8016a04:	21e5                	jal	8016eec <__smakebuf_r>
 8016a06:	00c41783          	lh	a5,12(s0)
 8016a0a:	0017f693          	andi	a3,a5,1
 8016a0e:	0807c733          	zext.h	a4,a5
 8016a12:	c29d                	beqz	a3,8016a38 <__swsetup_r+0xf6>
 8016a14:	4854                	lw	a3,20(s0)
 8016a16:	00042423          	sw	zero,8(s0)
 8016a1a:	40d006b3          	neg	a3,a3
 8016a1e:	cc14                	sw	a3,24(s0)
 8016a20:	4814                	lw	a3,16(s0)
 8016a22:	4501                	li	a0,0
 8016a24:	e681                	bnez	a3,8016a2c <__swsetup_r+0xea>
 8016a26:	08077713          	andi	a4,a4,128
 8016a2a:	ff31                	bnez	a4,8016986 <__swsetup_r+0x44>
 8016a2c:	40b2                	lw	ra,12(sp)
 8016a2e:	4422                	lw	s0,8(sp)
 8016a30:	4492                	lw	s1,4(sp)
 8016a32:	4902                	lw	s2,0(sp)
 8016a34:	0141                	addi	sp,sp,16
 8016a36:	8082                	ret
 8016a38:	00277693          	andi	a3,a4,2
 8016a3c:	4601                	li	a2,0
 8016a3e:	e291                	bnez	a3,8016a42 <__swsetup_r+0x100>
 8016a40:	4850                	lw	a2,20(s0)
 8016a42:	c410                	sw	a2,8(s0)
 8016a44:	bff1                	j	8016a20 <__swsetup_r+0xde>

08016a46 <__register_exitproc>:
 8016a46:	88aa                	mv	a7,a0
 8016a48:	00103517          	auipc	a0,0x103
 8016a4c:	d0850513          	addi	a0,a0,-760 # 8119750 <_global_atexit>
 8016a50:	4118                	lw	a4,0(a0)
 8016a52:	ef11                	bnez	a4,8016a6e <__register_exitproc+0x28>
 8016a54:	00114797          	auipc	a5,0x114
 8016a58:	fcc78793          	addi	a5,a5,-52 # 812aa20 <_global_atexit0>
 8016a5c:	c11c                	sw	a5,0(a0)
 8016a5e:	00000513          	li	a0,0
 8016a62:	873e                	mv	a4,a5
 8016a64:	c509                	beqz	a0,8016a6e <__register_exitproc+0x28>
 8016a66:	4118                	lw	a4,0(a0)
 8016a68:	08e7a423          	sw	a4,136(a5)
 8016a6c:	873e                	mv	a4,a5
 8016a6e:	435c                	lw	a5,4(a4)
 8016a70:	487d                	li	a6,31
 8016a72:	557d                	li	a0,-1
 8016a74:	04f84463          	blt	a6,a5,8016abc <__register_exitproc+0x76>
 8016a78:	02088b63          	beqz	a7,8016aae <__register_exitproc+0x68>
 8016a7c:	08872803          	lw	a6,136(a4)
 8016a80:	02080e63          	beqz	a6,8016abc <__register_exitproc+0x76>
 8016a84:	2107c333          	sh2add	t1,a5,a6
 8016a88:	00c32023          	sw	a2,0(t1)
 8016a8c:	10082603          	lw	a2,256(a6)
 8016a90:	28f01533          	bset	a0,zero,a5
 8016a94:	8e49                	or	a2,a2,a0
 8016a96:	10c82023          	sw	a2,256(a6)
 8016a9a:	08d32023          	sw	a3,128(t1)
 8016a9e:	4689                	li	a3,2
 8016aa0:	00d89763          	bne	a7,a3,8016aae <__register_exitproc+0x68>
 8016aa4:	10482683          	lw	a3,260(a6)
 8016aa8:	8ec9                	or	a3,a3,a0
 8016aaa:	10d82223          	sw	a3,260(a6)
 8016aae:	00178693          	addi	a3,a5,1
 8016ab2:	c354                	sw	a3,4(a4)
 8016ab4:	20e7c7b3          	sh2add	a5,a5,a4
 8016ab8:	4501                	li	a0,0
 8016aba:	c78c                	sw	a1,8(a5)
 8016abc:	8082                	ret

08016abe <__sflush_r>:
 8016abe:	00c5d783          	lhu	a5,12(a1)
 8016ac2:	1101                	addi	sp,sp,-32
 8016ac4:	cc22                	sw	s0,24(sp)
 8016ac6:	ca26                	sw	s1,20(sp)
 8016ac8:	ce06                	sw	ra,28(sp)
 8016aca:	c84a                	sw	s2,16(sp)
 8016acc:	c64e                	sw	s3,12(sp)
 8016ace:	0087f713          	andi	a4,a5,8
 8016ad2:	84aa                	mv	s1,a0
 8016ad4:	842e                	mv	s0,a1
 8016ad6:	ef69                	bnez	a4,8016bb0 <__sflush_r+0xf2>
 8016ad8:	41d8                	lw	a4,4(a1)
 8016ada:	00e04d63          	bgtz	a4,8016af4 <__sflush_r+0x36>
 8016ade:	41b8                	lw	a4,64(a1)
 8016ae0:	00e04a63          	bgtz	a4,8016af4 <__sflush_r+0x36>
 8016ae4:	4501                	li	a0,0
 8016ae6:	40f2                	lw	ra,28(sp)
 8016ae8:	4462                	lw	s0,24(sp)
 8016aea:	44d2                	lw	s1,20(sp)
 8016aec:	4942                	lw	s2,16(sp)
 8016aee:	49b2                	lw	s3,12(sp)
 8016af0:	6105                	addi	sp,sp,32
 8016af2:	8082                	ret
 8016af4:	5458                	lw	a4,44(s0)
 8016af6:	d77d                	beqz	a4,8016ae4 <__sflush_r+0x26>
 8016af8:	6685                	lui	a3,0x1
 8016afa:	0004a903          	lw	s2,0(s1)
 8016afe:	8ff5                	and	a5,a5,a3
 8016b00:	0004a023          	sw	zero,0(s1)
 8016b04:	cfa5                	beqz	a5,8016b7c <__sflush_r+0xbe>
 8016b06:	4868                	lw	a0,84(s0)
 8016b08:	00c45783          	lhu	a5,12(s0)
 8016b0c:	8b91                	andi	a5,a5,4
 8016b0e:	c799                	beqz	a5,8016b1c <__sflush_r+0x5e>
 8016b10:	405c                	lw	a5,4(s0)
 8016b12:	8d1d                	sub	a0,a0,a5
 8016b14:	585c                	lw	a5,52(s0)
 8016b16:	c399                	beqz	a5,8016b1c <__sflush_r+0x5e>
 8016b18:	403c                	lw	a5,64(s0)
 8016b1a:	8d1d                	sub	a0,a0,a5
 8016b1c:	545c                	lw	a5,44(s0)
 8016b1e:	500c                	lw	a1,32(s0)
 8016b20:	862a                	mv	a2,a0
 8016b22:	4681                	li	a3,0
 8016b24:	8526                	mv	a0,s1
 8016b26:	9782                	jalr	a5
 8016b28:	577d                	li	a4,-1
 8016b2a:	00c45783          	lhu	a5,12(s0)
 8016b2e:	00e51c63          	bne	a0,a4,8016b46 <__sflush_r+0x88>
 8016b32:	4094                	lw	a3,0(s1)
 8016b34:	4775                	li	a4,29
 8016b36:	06d76863          	bltu	a4,a3,8016ba6 <__sflush_r+0xe8>
 8016b3a:	20400737          	lui	a4,0x20400
 8016b3e:	0705                	addi	a4,a4,1
 8016b40:	48d75733          	bext	a4,a4,a3
 8016b44:	c32d                	beqz	a4,8016ba6 <__sflush_r+0xe8>
 8016b46:	4818                	lw	a4,16(s0)
 8016b48:	00042223          	sw	zero,4(s0)
 8016b4c:	c018                	sw	a4,0(s0)
 8016b4e:	6705                	lui	a4,0x1
 8016b50:	8ff9                	and	a5,a5,a4
 8016b52:	c799                	beqz	a5,8016b60 <__sflush_r+0xa2>
 8016b54:	57fd                	li	a5,-1
 8016b56:	00f51463          	bne	a0,a5,8016b5e <__sflush_r+0xa0>
 8016b5a:	409c                	lw	a5,0(s1)
 8016b5c:	e391                	bnez	a5,8016b60 <__sflush_r+0xa2>
 8016b5e:	c868                	sw	a0,84(s0)
 8016b60:	584c                	lw	a1,52(s0)
 8016b62:	0124a023          	sw	s2,0(s1)
 8016b66:	ddbd                	beqz	a1,8016ae4 <__sflush_r+0x26>
 8016b68:	04440793          	addi	a5,s0,68
 8016b6c:	00f58563          	beq	a1,a5,8016b76 <__sflush_r+0xb8>
 8016b70:	8526                	mv	a0,s1
 8016b72:	9fbff0ef          	jal	ra,801656c <_free_r>
 8016b76:	02042a23          	sw	zero,52(s0)
 8016b7a:	b7ad                	j	8016ae4 <__sflush_r+0x26>
 8016b7c:	500c                	lw	a1,32(s0)
 8016b7e:	4685                	li	a3,1
 8016b80:	4601                	li	a2,0
 8016b82:	8526                	mv	a0,s1
 8016b84:	9702                	jalr	a4
 8016b86:	57fd                	li	a5,-1
 8016b88:	f8f510e3          	bne	a0,a5,8016b08 <__sflush_r+0x4a>
 8016b8c:	409c                	lw	a5,0(s1)
 8016b8e:	dfad                	beqz	a5,8016b08 <__sflush_r+0x4a>
 8016b90:	4775                	li	a4,29
 8016b92:	00e78563          	beq	a5,a4,8016b9c <__sflush_r+0xde>
 8016b96:	4759                	li	a4,22
 8016b98:	00e79563          	bne	a5,a4,8016ba2 <__sflush_r+0xe4>
 8016b9c:	0124a023          	sw	s2,0(s1)
 8016ba0:	b791                	j	8016ae4 <__sflush_r+0x26>
 8016ba2:	00c45783          	lhu	a5,12(s0)
 8016ba6:	0407e793          	ori	a5,a5,64
 8016baa:	00f41623          	sh	a5,12(s0)
 8016bae:	bf25                	j	8016ae6 <__sflush_r+0x28>
 8016bb0:	0105a983          	lw	s3,16(a1)
 8016bb4:	f20988e3          	beqz	s3,8016ae4 <__sflush_r+0x26>
 8016bb8:	0005a903          	lw	s2,0(a1)
 8016bbc:	8b8d                	andi	a5,a5,3
 8016bbe:	0135a023          	sw	s3,0(a1)
 8016bc2:	41390933          	sub	s2,s2,s3
 8016bc6:	4701                	li	a4,0
 8016bc8:	e391                	bnez	a5,8016bcc <__sflush_r+0x10e>
 8016bca:	49d8                	lw	a4,20(a1)
 8016bcc:	c418                	sw	a4,8(s0)
 8016bce:	f1205be3          	blez	s2,8016ae4 <__sflush_r+0x26>
 8016bd2:	541c                	lw	a5,40(s0)
 8016bd4:	500c                	lw	a1,32(s0)
 8016bd6:	86ca                	mv	a3,s2
 8016bd8:	864e                	mv	a2,s3
 8016bda:	8526                	mv	a0,s1
 8016bdc:	9782                	jalr	a5
 8016bde:	00a04a63          	bgtz	a0,8016bf2 <__sflush_r+0x134>
 8016be2:	00c45783          	lhu	a5,12(s0)
 8016be6:	557d                	li	a0,-1
 8016be8:	0407e793          	ori	a5,a5,64
 8016bec:	00f41623          	sh	a5,12(s0)
 8016bf0:	bddd                	j	8016ae6 <__sflush_r+0x28>
 8016bf2:	99aa                	add	s3,s3,a0
 8016bf4:	40a90933          	sub	s2,s2,a0
 8016bf8:	bfd9                	j	8016bce <__sflush_r+0x110>

08016bfa <_fflush_r>:
 8016bfa:	499c                	lw	a5,16(a1)
 8016bfc:	c3a5                	beqz	a5,8016c5c <_fflush_r+0x62>
 8016bfe:	1101                	addi	sp,sp,-32
 8016c00:	cc22                	sw	s0,24(sp)
 8016c02:	ce06                	sw	ra,28(sp)
 8016c04:	842a                	mv	s0,a0
 8016c06:	c511                	beqz	a0,8016c12 <_fflush_r+0x18>
 8016c08:	4d1c                	lw	a5,24(a0)
 8016c0a:	e781                	bnez	a5,8016c12 <_fflush_r+0x18>
 8016c0c:	c62e                	sw	a1,12(sp)
 8016c0e:	2239                	jal	8016d1c <__sinit>
 8016c10:	45b2                	lw	a1,12(sp)
 8016c12:	00103797          	auipc	a5,0x103
 8016c16:	8d678793          	addi	a5,a5,-1834 # 81194e8 <__sf_fake_stdin>
 8016c1a:	00f59c63          	bne	a1,a5,8016c32 <_fflush_r+0x38>
 8016c1e:	404c                	lw	a1,4(s0)
 8016c20:	00c59783          	lh	a5,12(a1)
 8016c24:	c79d                	beqz	a5,8016c52 <_fflush_r+0x58>
 8016c26:	8522                	mv	a0,s0
 8016c28:	4462                	lw	s0,24(sp)
 8016c2a:	40f2                	lw	ra,28(sp)
 8016c2c:	6105                	addi	sp,sp,32
 8016c2e:	e91ff06f          	j	8016abe <__sflush_r>
 8016c32:	00103797          	auipc	a5,0x103
 8016c36:	8d678793          	addi	a5,a5,-1834 # 8119508 <__sf_fake_stdout>
 8016c3a:	00f59463          	bne	a1,a5,8016c42 <_fflush_r+0x48>
 8016c3e:	440c                	lw	a1,8(s0)
 8016c40:	b7c5                	j	8016c20 <_fflush_r+0x26>
 8016c42:	00103797          	auipc	a5,0x103
 8016c46:	88678793          	addi	a5,a5,-1914 # 81194c8 <__sf_fake_stderr>
 8016c4a:	fcf59be3          	bne	a1,a5,8016c20 <_fflush_r+0x26>
 8016c4e:	444c                	lw	a1,12(s0)
 8016c50:	bfc1                	j	8016c20 <_fflush_r+0x26>
 8016c52:	40f2                	lw	ra,28(sp)
 8016c54:	4462                	lw	s0,24(sp)
 8016c56:	4501                	li	a0,0
 8016c58:	6105                	addi	sp,sp,32
 8016c5a:	8082                	ret
 8016c5c:	4501                	li	a0,0
 8016c5e:	8082                	ret

08016c60 <std>:
 8016c60:	1141                	addi	sp,sp,-16
 8016c62:	c422                	sw	s0,8(sp)
 8016c64:	c606                	sw	ra,12(sp)
 8016c66:	842a                	mv	s0,a0
 8016c68:	00b51623          	sh	a1,12(a0)
 8016c6c:	00c51723          	sh	a2,14(a0)
 8016c70:	00052023          	sw	zero,0(a0)
 8016c74:	00052223          	sw	zero,4(a0)
 8016c78:	00052423          	sw	zero,8(a0)
 8016c7c:	06052223          	sw	zero,100(a0)
 8016c80:	00052823          	sw	zero,16(a0)
 8016c84:	00052a23          	sw	zero,20(a0)
 8016c88:	00052c23          	sw	zero,24(a0)
 8016c8c:	4621                	li	a2,8
 8016c8e:	4581                	li	a1,0
 8016c90:	05c50513          	addi	a0,a0,92
 8016c94:	831ff0ef          	jal	ra,80164c4 <memset>
 8016c98:	00001797          	auipc	a5,0x1
 8016c9c:	cc878793          	addi	a5,a5,-824 # 8017960 <__sread>
 8016ca0:	d05c                	sw	a5,36(s0)
 8016ca2:	00001797          	auipc	a5,0x1
 8016ca6:	cec78793          	addi	a5,a5,-788 # 801798e <__swrite>
 8016caa:	d41c                	sw	a5,40(s0)
 8016cac:	00001797          	auipc	a5,0x1
 8016cb0:	d2e78793          	addi	a5,a5,-722 # 80179da <__sseek>
 8016cb4:	d45c                	sw	a5,44(s0)
 8016cb6:	00001797          	auipc	a5,0x1
 8016cba:	d5878793          	addi	a5,a5,-680 # 8017a0e <__sclose>
 8016cbe:	40b2                	lw	ra,12(sp)
 8016cc0:	d000                	sw	s0,32(s0)
 8016cc2:	d81c                	sw	a5,48(s0)
 8016cc4:	4422                	lw	s0,8(sp)
 8016cc6:	0141                	addi	sp,sp,16
 8016cc8:	8082                	ret

08016cca <_cleanup_r>:
 8016cca:	00000597          	auipc	a1,0x0
 8016cce:	f3058593          	addi	a1,a1,-208 # 8016bfa <_fflush_r>
 8016cd2:	aa91                	j	8016e26 <_fwalk_reent>

08016cd4 <__sfmoreglue>:
 8016cd4:	1141                	addi	sp,sp,-16
 8016cd6:	c226                	sw	s1,4(sp)
 8016cd8:	06800613          	li	a2,104
 8016cdc:	fff58493          	addi	s1,a1,-1
 8016ce0:	02c484b3          	mul	s1,s1,a2
 8016ce4:	c04a                	sw	s2,0(sp)
 8016ce6:	892e                	mv	s2,a1
 8016ce8:	c422                	sw	s0,8(sp)
 8016cea:	c606                	sw	ra,12(sp)
 8016cec:	07448593          	addi	a1,s1,116
 8016cf0:	923ff0ef          	jal	ra,8016612 <_malloc_r>
 8016cf4:	842a                	mv	s0,a0
 8016cf6:	cd01                	beqz	a0,8016d0e <__sfmoreglue+0x3a>
 8016cf8:	00052023          	sw	zero,0(a0)
 8016cfc:	01252223          	sw	s2,4(a0)
 8016d00:	0531                	addi	a0,a0,12
 8016d02:	c408                	sw	a0,8(s0)
 8016d04:	06848613          	addi	a2,s1,104
 8016d08:	4581                	li	a1,0
 8016d0a:	fbaff0ef          	jal	ra,80164c4 <memset>
 8016d0e:	40b2                	lw	ra,12(sp)
 8016d10:	8522                	mv	a0,s0
 8016d12:	4422                	lw	s0,8(sp)
 8016d14:	4492                	lw	s1,4(sp)
 8016d16:	4902                	lw	s2,0(sp)
 8016d18:	0141                	addi	sp,sp,16
 8016d1a:	8082                	ret

08016d1c <__sinit>:
 8016d1c:	4d1c                	lw	a5,24(a0)
 8016d1e:	e7a5                	bnez	a5,8016d86 <__sinit+0x6a>
 8016d20:	1141                	addi	sp,sp,-16
 8016d22:	c422                	sw	s0,8(sp)
 8016d24:	c606                	sw	ra,12(sp)
 8016d26:	00000797          	auipc	a5,0x0
 8016d2a:	fa478793          	addi	a5,a5,-92 # 8016cca <_cleanup_r>
 8016d2e:	d51c                	sw	a5,40(a0)
 8016d30:	04052423          	sw	zero,72(a0)
 8016d34:	04052623          	sw	zero,76(a0)
 8016d38:	04052823          	sw	zero,80(a0)
 8016d3c:	a001a783          	lw	a5,-1536(gp) # 8118020 <_global_impure_ptr>
 8016d40:	842a                	mv	s0,a0
 8016d42:	00f51463          	bne	a0,a5,8016d4a <__sinit+0x2e>
 8016d46:	4785                	li	a5,1
 8016d48:	cd1c                	sw	a5,24(a0)
 8016d4a:	8522                	mv	a0,s0
 8016d4c:	2835                	jal	8016d88 <__sfp>
 8016d4e:	c048                	sw	a0,4(s0)
 8016d50:	8522                	mv	a0,s0
 8016d52:	281d                	jal	8016d88 <__sfp>
 8016d54:	c408                	sw	a0,8(s0)
 8016d56:	8522                	mv	a0,s0
 8016d58:	2805                	jal	8016d88 <__sfp>
 8016d5a:	c448                	sw	a0,12(s0)
 8016d5c:	4048                	lw	a0,4(s0)
 8016d5e:	4601                	li	a2,0
 8016d60:	4591                	li	a1,4
 8016d62:	effff0ef          	jal	ra,8016c60 <std>
 8016d66:	4408                	lw	a0,8(s0)
 8016d68:	4605                	li	a2,1
 8016d6a:	45a5                	li	a1,9
 8016d6c:	ef5ff0ef          	jal	ra,8016c60 <std>
 8016d70:	4448                	lw	a0,12(s0)
 8016d72:	4609                	li	a2,2
 8016d74:	45c9                	li	a1,18
 8016d76:	eebff0ef          	jal	ra,8016c60 <std>
 8016d7a:	4785                	li	a5,1
 8016d7c:	40b2                	lw	ra,12(sp)
 8016d7e:	cc1c                	sw	a5,24(s0)
 8016d80:	4422                	lw	s0,8(sp)
 8016d82:	0141                	addi	sp,sp,16
 8016d84:	8082                	ret
 8016d86:	8082                	ret

08016d88 <__sfp>:
 8016d88:	1141                	addi	sp,sp,-16
 8016d8a:	c226                	sw	s1,4(sp)
 8016d8c:	a001a483          	lw	s1,-1536(gp) # 8118020 <_global_impure_ptr>
 8016d90:	4c9c                	lw	a5,24(s1)
 8016d92:	c04a                	sw	s2,0(sp)
 8016d94:	c606                	sw	ra,12(sp)
 8016d96:	c422                	sw	s0,8(sp)
 8016d98:	892a                	mv	s2,a0
 8016d9a:	e781                	bnez	a5,8016da2 <__sfp+0x1a>
 8016d9c:	8526                	mv	a0,s1
 8016d9e:	f7fff0ef          	jal	ra,8016d1c <__sinit>
 8016da2:	04848493          	addi	s1,s1,72
 8016da6:	4480                	lw	s0,8(s1)
 8016da8:	40dc                	lw	a5,4(s1)
 8016daa:	17fd                	addi	a5,a5,-1
 8016dac:	0007d663          	bgez	a5,8016db8 <__sfp+0x30>
 8016db0:	409c                	lw	a5,0(s1)
 8016db2:	cfb9                	beqz	a5,8016e10 <__sfp+0x88>
 8016db4:	4084                	lw	s1,0(s1)
 8016db6:	bfc5                	j	8016da6 <__sfp+0x1e>
 8016db8:	00c41703          	lh	a4,12(s0)
 8016dbc:	e739                	bnez	a4,8016e0a <__sfp+0x82>
 8016dbe:	77c1                	lui	a5,0xffff0
 8016dc0:	0785                	addi	a5,a5,1
 8016dc2:	06042223          	sw	zero,100(s0)
 8016dc6:	00042023          	sw	zero,0(s0)
 8016dca:	00042223          	sw	zero,4(s0)
 8016dce:	00042423          	sw	zero,8(s0)
 8016dd2:	c45c                	sw	a5,12(s0)
 8016dd4:	00042823          	sw	zero,16(s0)
 8016dd8:	00042a23          	sw	zero,20(s0)
 8016ddc:	00042c23          	sw	zero,24(s0)
 8016de0:	4621                	li	a2,8
 8016de2:	4581                	li	a1,0
 8016de4:	05c40513          	addi	a0,s0,92
 8016de8:	edcff0ef          	jal	ra,80164c4 <memset>
 8016dec:	02042a23          	sw	zero,52(s0)
 8016df0:	02042c23          	sw	zero,56(s0)
 8016df4:	04042423          	sw	zero,72(s0)
 8016df8:	04042623          	sw	zero,76(s0)
 8016dfc:	40b2                	lw	ra,12(sp)
 8016dfe:	8522                	mv	a0,s0
 8016e00:	4422                	lw	s0,8(sp)
 8016e02:	4492                	lw	s1,4(sp)
 8016e04:	4902                	lw	s2,0(sp)
 8016e06:	0141                	addi	sp,sp,16
 8016e08:	8082                	ret
 8016e0a:	06840413          	addi	s0,s0,104
 8016e0e:	bf71                	j	8016daa <__sfp+0x22>
 8016e10:	4591                	li	a1,4
 8016e12:	854a                	mv	a0,s2
 8016e14:	ec1ff0ef          	jal	ra,8016cd4 <__sfmoreglue>
 8016e18:	c088                	sw	a0,0(s1)
 8016e1a:	842a                	mv	s0,a0
 8016e1c:	fd41                	bnez	a0,8016db4 <__sfp+0x2c>
 8016e1e:	47b1                	li	a5,12
 8016e20:	00f92023          	sw	a5,0(s2)
 8016e24:	bfe1                	j	8016dfc <__sfp+0x74>

08016e26 <_fwalk_reent>:
 8016e26:	7179                	addi	sp,sp,-48
 8016e28:	d422                	sw	s0,40(sp)
 8016e2a:	d04a                	sw	s2,32(sp)
 8016e2c:	ce4e                	sw	s3,28(sp)
 8016e2e:	cc52                	sw	s4,24(sp)
 8016e30:	c85a                	sw	s6,16(sp)
 8016e32:	c65e                	sw	s7,12(sp)
 8016e34:	d606                	sw	ra,44(sp)
 8016e36:	d226                	sw	s1,36(sp)
 8016e38:	ca56                	sw	s5,20(sp)
 8016e3a:	892a                	mv	s2,a0
 8016e3c:	8a2e                	mv	s4,a1
 8016e3e:	04850413          	addi	s0,a0,72
 8016e42:	4981                	li	s3,0
 8016e44:	4b05                	li	s6,1
 8016e46:	5bfd                	li	s7,-1
 8016e48:	4404                	lw	s1,8(s0)
 8016e4a:	00442a83          	lw	s5,4(s0)
 8016e4e:	1afd                	addi	s5,s5,-1
 8016e50:	020ad063          	bgez	s5,8016e70 <_fwalk_reent+0x4a>
 8016e54:	4000                	lw	s0,0(s0)
 8016e56:	f86d                	bnez	s0,8016e48 <_fwalk_reent+0x22>
 8016e58:	50b2                	lw	ra,44(sp)
 8016e5a:	5422                	lw	s0,40(sp)
 8016e5c:	5492                	lw	s1,36(sp)
 8016e5e:	5902                	lw	s2,32(sp)
 8016e60:	4a62                	lw	s4,24(sp)
 8016e62:	4ad2                	lw	s5,20(sp)
 8016e64:	4b42                	lw	s6,16(sp)
 8016e66:	4bb2                	lw	s7,12(sp)
 8016e68:	854e                	mv	a0,s3
 8016e6a:	49f2                	lw	s3,28(sp)
 8016e6c:	6145                	addi	sp,sp,48
 8016e6e:	8082                	ret
 8016e70:	00c4d783          	lhu	a5,12(s1)
 8016e74:	00fb7b63          	bgeu	s6,a5,8016e8a <_fwalk_reent+0x64>
 8016e78:	00e49783          	lh	a5,14(s1)
 8016e7c:	01778763          	beq	a5,s7,8016e8a <_fwalk_reent+0x64>
 8016e80:	85a6                	mv	a1,s1
 8016e82:	854a                	mv	a0,s2
 8016e84:	9a02                	jalr	s4
 8016e86:	00a9e9b3          	or	s3,s3,a0
 8016e8a:	06848493          	addi	s1,s1,104
 8016e8e:	b7c1                	j	8016e4e <_fwalk_reent+0x28>

08016e90 <__swhatbuf_r>:
 8016e90:	7159                	addi	sp,sp,-112
 8016e92:	d4a2                	sw	s0,104(sp)
 8016e94:	d2a6                	sw	s1,100(sp)
 8016e96:	d0ca                	sw	s2,96(sp)
 8016e98:	d686                	sw	ra,108(sp)
 8016e9a:	892e                	mv	s2,a1
 8016e9c:	8432                	mv	s0,a2
 8016e9e:	84b6                	mv	s1,a3
 8016ea0:	00e59583          	lh	a1,14(a1)
 8016ea4:	0005dc63          	bgez	a1,8016ebc <__swhatbuf_r+0x2c>
 8016ea8:	00c91783          	lh	a5,12(s2)
 8016eac:	0004a023          	sw	zero,0(s1)
 8016eb0:	0807f793          	andi	a5,a5,128
 8016eb4:	e395                	bnez	a5,8016ed8 <__swhatbuf_r+0x48>
 8016eb6:	40000793          	li	a5,1024
 8016eba:	a00d                	j	8016edc <__swhatbuf_r+0x4c>
 8016ebc:	0030                	addi	a2,sp,8
 8016ebe:	3bb000ef          	jal	ra,8017a78 <_fstat_r>
 8016ec2:	fe0543e3          	bltz	a0,8016ea8 <__swhatbuf_r+0x18>
 8016ec6:	4732                	lw	a4,12(sp)
 8016ec8:	67bd                	lui	a5,0xf
 8016eca:	8ff9                	and	a5,a5,a4
 8016ecc:	7779                	lui	a4,0xffffe
 8016ece:	97ba                	add	a5,a5,a4
 8016ed0:	0017b793          	seqz	a5,a5
 8016ed4:	c09c                	sw	a5,0(s1)
 8016ed6:	b7c5                	j	8016eb6 <__swhatbuf_r+0x26>
 8016ed8:	04000793          	li	a5,64
 8016edc:	50b6                	lw	ra,108(sp)
 8016ede:	c01c                	sw	a5,0(s0)
 8016ee0:	5426                	lw	s0,104(sp)
 8016ee2:	5496                	lw	s1,100(sp)
 8016ee4:	5906                	lw	s2,96(sp)
 8016ee6:	4501                	li	a0,0
 8016ee8:	6165                	addi	sp,sp,112
 8016eea:	8082                	ret

08016eec <__smakebuf_r>:
 8016eec:	00c5d783          	lhu	a5,12(a1)
 8016ef0:	1101                	addi	sp,sp,-32
 8016ef2:	cc22                	sw	s0,24(sp)
 8016ef4:	ce06                	sw	ra,28(sp)
 8016ef6:	ca26                	sw	s1,20(sp)
 8016ef8:	c84a                	sw	s2,16(sp)
 8016efa:	8b89                	andi	a5,a5,2
 8016efc:	842e                	mv	s0,a1
 8016efe:	cf89                	beqz	a5,8016f18 <__smakebuf_r+0x2c>
 8016f00:	04740793          	addi	a5,s0,71
 8016f04:	c01c                	sw	a5,0(s0)
 8016f06:	c81c                	sw	a5,16(s0)
 8016f08:	4785                	li	a5,1
 8016f0a:	c85c                	sw	a5,20(s0)
 8016f0c:	40f2                	lw	ra,28(sp)
 8016f0e:	4462                	lw	s0,24(sp)
 8016f10:	44d2                	lw	s1,20(sp)
 8016f12:	4942                	lw	s2,16(sp)
 8016f14:	6105                	addi	sp,sp,32
 8016f16:	8082                	ret
 8016f18:	0074                	addi	a3,sp,12
 8016f1a:	0030                	addi	a2,sp,8
 8016f1c:	892a                	mv	s2,a0
 8016f1e:	f73ff0ef          	jal	ra,8016e90 <__swhatbuf_r>
 8016f22:	45a2                	lw	a1,8(sp)
 8016f24:	84aa                	mv	s1,a0
 8016f26:	854a                	mv	a0,s2
 8016f28:	eeaff0ef          	jal	ra,8016612 <_malloc_r>
 8016f2c:	00c45783          	lhu	a5,12(s0)
 8016f30:	ed09                	bnez	a0,8016f4a <__smakebuf_r+0x5e>
 8016f32:	60579713          	sext.h	a4,a5
 8016f36:	2007f793          	andi	a5,a5,512
 8016f3a:	fbe9                	bnez	a5,8016f0c <__smakebuf_r+0x20>
 8016f3c:	ffc77793          	andi	a5,a4,-4
 8016f40:	0027e793          	ori	a5,a5,2
 8016f44:	00f41623          	sh	a5,12(s0)
 8016f48:	bf65                	j	8016f00 <__smakebuf_r+0x14>
 8016f4a:	00000717          	auipc	a4,0x0
 8016f4e:	d8070713          	addi	a4,a4,-640 # 8016cca <_cleanup_r>
 8016f52:	02e92423          	sw	a4,40(s2)
 8016f56:	0807e793          	ori	a5,a5,128
 8016f5a:	00f41623          	sh	a5,12(s0)
 8016f5e:	47a2                	lw	a5,8(sp)
 8016f60:	c008                	sw	a0,0(s0)
 8016f62:	c808                	sw	a0,16(s0)
 8016f64:	c85c                	sw	a5,20(s0)
 8016f66:	47b2                	lw	a5,12(sp)
 8016f68:	cf91                	beqz	a5,8016f84 <__smakebuf_r+0x98>
 8016f6a:	854a                	mv	a0,s2
 8016f6c:	00e41583          	lh	a1,14(s0)
 8016f70:	33b000ef          	jal	ra,8017aaa <_isatty_r>
 8016f74:	c901                	beqz	a0,8016f84 <__smakebuf_r+0x98>
 8016f76:	00c45783          	lhu	a5,12(s0)
 8016f7a:	9bf1                	andi	a5,a5,-4
 8016f7c:	0017e793          	ori	a5,a5,1
 8016f80:	00f41623          	sh	a5,12(s0)
 8016f84:	00c45503          	lhu	a0,12(s0)
 8016f88:	8cc9                	or	s1,s1,a0
 8016f8a:	00941623          	sh	s1,12(s0)
 8016f8e:	bfbd                	j	8016f0c <__smakebuf_r+0x20>

08016f90 <__malloc_lock>:
 8016f90:	8082                	ret

08016f92 <__malloc_unlock>:
 8016f92:	8082                	ret

08016f94 <__ssputs_r>:
 8016f94:	1101                	addi	sp,sp,-32
 8016f96:	c84a                	sw	s2,16(sp)
 8016f98:	0085a903          	lw	s2,8(a1)
 8016f9c:	cc22                	sw	s0,24(sp)
 8016f9e:	c64e                	sw	s3,12(sp)
 8016fa0:	c452                	sw	s4,8(sp)
 8016fa2:	ce06                	sw	ra,28(sp)
 8016fa4:	ca26                	sw	s1,20(sp)
 8016fa6:	c256                	sw	s5,4(sp)
 8016fa8:	c05a                	sw	s6,0(sp)
 8016faa:	842e                	mv	s0,a1
 8016fac:	8a32                	mv	s4,a2
 8016fae:	89b6                	mv	s3,a3
 8016fb0:	0926ec63          	bltu	a3,s2,8017048 <__ssputs_r+0xb4>
 8016fb4:	00c5d783          	lhu	a5,12(a1)
 8016fb8:	4807f713          	andi	a4,a5,1152
 8016fbc:	c741                	beqz	a4,8017044 <__ssputs_r+0xb0>
 8016fbe:	4004                	lw	s1,0(s0)
 8016fc0:	498c                	lw	a1,16(a1)
 8016fc2:	4858                	lw	a4,20(s0)
 8016fc4:	4007f793          	andi	a5,a5,1024
 8016fc8:	40b48ab3          	sub	s5,s1,a1
 8016fcc:	448d                	li	s1,3
 8016fce:	02e484b3          	mul	s1,s1,a4
 8016fd2:	4709                	li	a4,2
 8016fd4:	8b2a                	mv	s6,a0
 8016fd6:	02e4c4b3          	div	s1,s1,a4
 8016fda:	00168713          	addi	a4,a3,1 # 1001 <__HEAP_SIZE+0x801>
 8016fde:	9756                	add	a4,a4,s5
 8016fe0:	0ae4f4b3          	maxu	s1,s1,a4
 8016fe4:	c3c9                	beqz	a5,8017066 <__ssputs_r+0xd2>
 8016fe6:	85a6                	mv	a1,s1
 8016fe8:	e2aff0ef          	jal	ra,8016612 <_malloc_r>
 8016fec:	892a                	mv	s2,a0
 8016fee:	e50d                	bnez	a0,8017018 <__ssputs_r+0x84>
 8016ff0:	47b1                	li	a5,12
 8016ff2:	00fb2023          	sw	a5,0(s6)
 8016ff6:	00c45783          	lhu	a5,12(s0)
 8016ffa:	557d                	li	a0,-1
 8016ffc:	0407e793          	ori	a5,a5,64
 8017000:	00f41623          	sh	a5,12(s0)
 8017004:	40f2                	lw	ra,28(sp)
 8017006:	4462                	lw	s0,24(sp)
 8017008:	44d2                	lw	s1,20(sp)
 801700a:	4942                	lw	s2,16(sp)
 801700c:	49b2                	lw	s3,12(sp)
 801700e:	4a22                	lw	s4,8(sp)
 8017010:	4a92                	lw	s5,4(sp)
 8017012:	4b02                	lw	s6,0(sp)
 8017014:	6105                	addi	sp,sp,32
 8017016:	8082                	ret
 8017018:	480c                	lw	a1,16(s0)
 801701a:	8656                	mv	a2,s5
 801701c:	bccff0ef          	jal	ra,80163e8 <memcpy>
 8017020:	00c45783          	lhu	a5,12(s0)
 8017024:	b7f7f793          	andi	a5,a5,-1153
 8017028:	0807e793          	ori	a5,a5,128
 801702c:	00f41623          	sh	a5,12(s0)
 8017030:	01242823          	sw	s2,16(s0)
 8017034:	c844                	sw	s1,20(s0)
 8017036:	9956                	add	s2,s2,s5
 8017038:	415484b3          	sub	s1,s1,s5
 801703c:	01242023          	sw	s2,0(s0)
 8017040:	c404                	sw	s1,8(s0)
 8017042:	894e                	mv	s2,s3
 8017044:	0129f363          	bgeu	s3,s2,801704a <__ssputs_r+0xb6>
 8017048:	894e                	mv	s2,s3
 801704a:	4008                	lw	a0,0(s0)
 801704c:	864a                	mv	a2,s2
 801704e:	85d2                	mv	a1,s4
 8017050:	2d9000ef          	jal	ra,8017b28 <memmove>
 8017054:	441c                	lw	a5,8(s0)
 8017056:	4501                	li	a0,0
 8017058:	412787b3          	sub	a5,a5,s2
 801705c:	c41c                	sw	a5,8(s0)
 801705e:	401c                	lw	a5,0(s0)
 8017060:	97ca                	add	a5,a5,s2
 8017062:	c01c                	sw	a5,0(s0)
 8017064:	b745                	j	8017004 <__ssputs_r+0x70>
 8017066:	8626                	mv	a2,s1
 8017068:	30b000ef          	jal	ra,8017b72 <_realloc_r>
 801706c:	892a                	mv	s2,a0
 801706e:	f169                	bnez	a0,8017030 <__ssputs_r+0x9c>
 8017070:	480c                	lw	a1,16(s0)
 8017072:	855a                	mv	a0,s6
 8017074:	cf8ff0ef          	jal	ra,801656c <_free_r>
 8017078:	bfa5                	j	8016ff0 <__ssputs_r+0x5c>

0801707a <_svfiprintf_r>:
 801707a:	00c5d783          	lhu	a5,12(a1)
 801707e:	7135                	addi	sp,sp,-160
 8017080:	cd22                	sw	s0,152(sp)
 8017082:	cb26                	sw	s1,148(sp)
 8017084:	c94a                	sw	s2,144(sp)
 8017086:	c552                	sw	s4,136(sp)
 8017088:	cf06                	sw	ra,156(sp)
 801708a:	c74e                	sw	s3,140(sp)
 801708c:	c356                	sw	s5,132(sp)
 801708e:	c15a                	sw	s6,128(sp)
 8017090:	dede                	sw	s7,124(sp)
 8017092:	dce2                	sw	s8,120(sp)
 8017094:	0807f793          	andi	a5,a5,128
 8017098:	8a2a                	mv	s4,a0
 801709a:	892e                	mv	s2,a1
 801709c:	84b2                	mv	s1,a2
 801709e:	8436                	mv	s0,a3
 80170a0:	c3a1                	beqz	a5,80170e0 <_svfiprintf_r+0x66>
 80170a2:	499c                	lw	a5,16(a1)
 80170a4:	ef95                	bnez	a5,80170e0 <_svfiprintf_r+0x66>
 80170a6:	04000593          	li	a1,64
 80170aa:	d68ff0ef          	jal	ra,8016612 <_malloc_r>
 80170ae:	00a92023          	sw	a0,0(s2)
 80170b2:	00a92823          	sw	a0,16(s2)
 80170b6:	e10d                	bnez	a0,80170d8 <_svfiprintf_r+0x5e>
 80170b8:	47b1                	li	a5,12
 80170ba:	00fa2023          	sw	a5,0(s4)
 80170be:	557d                	li	a0,-1
 80170c0:	40fa                	lw	ra,156(sp)
 80170c2:	446a                	lw	s0,152(sp)
 80170c4:	44da                	lw	s1,148(sp)
 80170c6:	494a                	lw	s2,144(sp)
 80170c8:	49ba                	lw	s3,140(sp)
 80170ca:	4a2a                	lw	s4,136(sp)
 80170cc:	4a9a                	lw	s5,132(sp)
 80170ce:	4b0a                	lw	s6,128(sp)
 80170d0:	5bf6                	lw	s7,124(sp)
 80170d2:	5c66                	lw	s8,120(sp)
 80170d4:	610d                	addi	sp,sp,160
 80170d6:	8082                	ret
 80170d8:	04000793          	li	a5,64
 80170dc:	00f92a23          	sw	a5,20(s2)
 80170e0:	02000793          	li	a5,32
 80170e4:	02f104a3          	sb	a5,41(sp)
 80170e8:	03000793          	li	a5,48
 80170ec:	d202                	sw	zero,36(sp)
 80170ee:	02f10523          	sb	a5,42(sp)
 80170f2:	c622                	sw	s0,12(sp)
 80170f4:	02500b93          	li	s7,37
 80170f8:	00102a97          	auipc	s5,0x102
 80170fc:	430a8a93          	addi	s5,s5,1072 # 8119528 <__sf_fake_stdout+0x20>
 8017100:	4b29                	li	s6,10
 8017102:	8426                	mv	s0,s1
 8017104:	00044783          	lbu	a5,0(s0)
 8017108:	c399                	beqz	a5,801710e <_svfiprintf_r+0x94>
 801710a:	09779d63          	bne	a5,s7,80171a4 <_svfiprintf_r+0x12a>
 801710e:	40940c33          	sub	s8,s0,s1
 8017112:	00940e63          	beq	s0,s1,801712e <_svfiprintf_r+0xb4>
 8017116:	86e2                	mv	a3,s8
 8017118:	8626                	mv	a2,s1
 801711a:	85ca                	mv	a1,s2
 801711c:	8552                	mv	a0,s4
 801711e:	e77ff0ef          	jal	ra,8016f94 <__ssputs_r>
 8017122:	57fd                	li	a5,-1
 8017124:	1af50163          	beq	a0,a5,80172c6 <_svfiprintf_r+0x24c>
 8017128:	5792                	lw	a5,36(sp)
 801712a:	97e2                	add	a5,a5,s8
 801712c:	d23e                	sw	a5,36(sp)
 801712e:	00044783          	lbu	a5,0(s0)
 8017132:	18078a63          	beqz	a5,80172c6 <_svfiprintf_r+0x24c>
 8017136:	57fd                	li	a5,-1
 8017138:	00140493          	addi	s1,s0,1
 801713c:	c802                	sw	zero,16(sp)
 801713e:	ce02                	sw	zero,28(sp)
 8017140:	ca3e                	sw	a5,20(sp)
 8017142:	cc02                	sw	zero,24(sp)
 8017144:	040109a3          	sb	zero,83(sp)
 8017148:	d482                	sw	zero,104(sp)
 801714a:	0004c583          	lbu	a1,0(s1)
 801714e:	4615                	li	a2,5
 8017150:	8556                	mv	a0,s5
 8017152:	1bd000ef          	jal	ra,8017b0e <memchr>
 8017156:	47c2                	lw	a5,16(sp)
 8017158:	00148413          	addi	s0,s1,1
 801715c:	e531                	bnez	a0,80171a8 <_svfiprintf_r+0x12e>
 801715e:	0107f713          	andi	a4,a5,16
 8017162:	c709                	beqz	a4,801716c <_svfiprintf_r+0xf2>
 8017164:	02000713          	li	a4,32
 8017168:	04e109a3          	sb	a4,83(sp)
 801716c:	0087f713          	andi	a4,a5,8
 8017170:	c709                	beqz	a4,801717a <_svfiprintf_r+0x100>
 8017172:	02b00713          	li	a4,43
 8017176:	04e109a3          	sb	a4,83(sp)
 801717a:	0004c683          	lbu	a3,0(s1)
 801717e:	02a00713          	li	a4,42
 8017182:	02e68a63          	beq	a3,a4,80171b6 <_svfiprintf_r+0x13c>
 8017186:	47f2                	lw	a5,28(sp)
 8017188:	8426                	mv	s0,s1
 801718a:	4681                	li	a3,0
 801718c:	4625                	li	a2,9
 801718e:	00044703          	lbu	a4,0(s0)
 8017192:	00140593          	addi	a1,s0,1
 8017196:	fd070713          	addi	a4,a4,-48
 801719a:	06e67363          	bgeu	a2,a4,8017200 <_svfiprintf_r+0x186>
 801719e:	c685                	beqz	a3,80171c6 <_svfiprintf_r+0x14c>
 80171a0:	ce3e                	sw	a5,28(sp)
 80171a2:	a015                	j	80171c6 <_svfiprintf_r+0x14c>
 80171a4:	0405                	addi	s0,s0,1
 80171a6:	bfb9                	j	8017104 <_svfiprintf_r+0x8a>
 80171a8:	41550533          	sub	a0,a0,s5
 80171ac:	28a797b3          	bset	a5,a5,a0
 80171b0:	84a2                	mv	s1,s0
 80171b2:	c83e                	sw	a5,16(sp)
 80171b4:	bf59                	j	801714a <_svfiprintf_r+0xd0>
 80171b6:	4732                	lw	a4,12(sp)
 80171b8:	00470693          	addi	a3,a4,4
 80171bc:	4318                	lw	a4,0(a4)
 80171be:	c636                	sw	a3,12(sp)
 80171c0:	02074963          	bltz	a4,80171f2 <_svfiprintf_r+0x178>
 80171c4:	ce3a                	sw	a4,28(sp)
 80171c6:	00044703          	lbu	a4,0(s0)
 80171ca:	02e00793          	li	a5,46
 80171ce:	04f71f63          	bne	a4,a5,801722c <_svfiprintf_r+0x1b2>
 80171d2:	00144703          	lbu	a4,1(s0)
 80171d6:	02a00793          	li	a5,42
 80171da:	02f71b63          	bne	a4,a5,8017210 <_svfiprintf_r+0x196>
 80171de:	47b2                	lw	a5,12(sp)
 80171e0:	0409                	addi	s0,s0,2
 80171e2:	00478713          	addi	a4,a5,4 # f004 <__HEAP_SIZE+0xe804>
 80171e6:	439c                	lw	a5,0(a5)
 80171e8:	c63a                	sw	a4,12(sp)
 80171ea:	0207c163          	bltz	a5,801720c <_svfiprintf_r+0x192>
 80171ee:	ca3e                	sw	a5,20(sp)
 80171f0:	a835                	j	801722c <_svfiprintf_r+0x1b2>
 80171f2:	40e00733          	neg	a4,a4
 80171f6:	0027e793          	ori	a5,a5,2
 80171fa:	ce3a                	sw	a4,28(sp)
 80171fc:	c83e                	sw	a5,16(sp)
 80171fe:	b7e1                	j	80171c6 <_svfiprintf_r+0x14c>
 8017200:	036787b3          	mul	a5,a5,s6
 8017204:	842e                	mv	s0,a1
 8017206:	4685                	li	a3,1
 8017208:	97ba                	add	a5,a5,a4
 801720a:	b751                	j	801718e <_svfiprintf_r+0x114>
 801720c:	57fd                	li	a5,-1
 801720e:	b7c5                	j	80171ee <_svfiprintf_r+0x174>
 8017210:	0405                	addi	s0,s0,1
 8017212:	ca02                	sw	zero,20(sp)
 8017214:	4681                	li	a3,0
 8017216:	4781                	li	a5,0
 8017218:	4625                	li	a2,9
 801721a:	00044703          	lbu	a4,0(s0)
 801721e:	00140593          	addi	a1,s0,1
 8017222:	fd070713          	addi	a4,a4,-48
 8017226:	06e67663          	bgeu	a2,a4,8017292 <_svfiprintf_r+0x218>
 801722a:	f2f1                	bnez	a3,80171ee <_svfiprintf_r+0x174>
 801722c:	00044583          	lbu	a1,0(s0)
 8017230:	460d                	li	a2,3
 8017232:	00102517          	auipc	a0,0x102
 8017236:	2fe50513          	addi	a0,a0,766 # 8119530 <__sf_fake_stdout+0x28>
 801723a:	0d5000ef          	jal	ra,8017b0e <memchr>
 801723e:	cd11                	beqz	a0,801725a <_svfiprintf_r+0x1e0>
 8017240:	00102797          	auipc	a5,0x102
 8017244:	2f078793          	addi	a5,a5,752 # 8119530 <__sf_fake_stdout+0x28>
 8017248:	8d1d                	sub	a0,a0,a5
 801724a:	04000793          	li	a5,64
 801724e:	00a797b3          	sll	a5,a5,a0
 8017252:	4542                	lw	a0,16(sp)
 8017254:	0405                	addi	s0,s0,1
 8017256:	8d5d                	or	a0,a0,a5
 8017258:	c82a                	sw	a0,16(sp)
 801725a:	00044583          	lbu	a1,0(s0)
 801725e:	4619                	li	a2,6
 8017260:	00102517          	auipc	a0,0x102
 8017264:	2d450513          	addi	a0,a0,724 # 8119534 <__sf_fake_stdout+0x2c>
 8017268:	00140493          	addi	s1,s0,1
 801726c:	02b10423          	sb	a1,40(sp)
 8017270:	09f000ef          	jal	ra,8017b0e <memchr>
 8017274:	c135                	beqz	a0,80172d8 <_svfiprintf_r+0x25e>
 8017276:	00000793          	li	a5,0
 801727a:	e795                	bnez	a5,80172a6 <_svfiprintf_r+0x22c>
 801727c:	4742                	lw	a4,16(sp)
 801727e:	47b2                	lw	a5,12(sp)
 8017280:	10077713          	andi	a4,a4,256
 8017284:	cf09                	beqz	a4,801729e <_svfiprintf_r+0x224>
 8017286:	0791                	addi	a5,a5,4
 8017288:	c63e                	sw	a5,12(sp)
 801728a:	5792                	lw	a5,36(sp)
 801728c:	97ce                	add	a5,a5,s3
 801728e:	d23e                	sw	a5,36(sp)
 8017290:	bd8d                	j	8017102 <_svfiprintf_r+0x88>
 8017292:	036787b3          	mul	a5,a5,s6
 8017296:	842e                	mv	s0,a1
 8017298:	4685                	li	a3,1
 801729a:	97ba                	add	a5,a5,a4
 801729c:	bfbd                	j	801721a <_svfiprintf_r+0x1a0>
 801729e:	079d                	addi	a5,a5,7
 80172a0:	9be1                	andi	a5,a5,-8
 80172a2:	07a1                	addi	a5,a5,8
 80172a4:	b7d5                	j	8017288 <_svfiprintf_r+0x20e>
 80172a6:	0078                	addi	a4,sp,12
 80172a8:	00000697          	auipc	a3,0x0
 80172ac:	cec68693          	addi	a3,a3,-788 # 8016f94 <__ssputs_r>
 80172b0:	864a                	mv	a2,s2
 80172b2:	080c                	addi	a1,sp,16
 80172b4:	8552                	mv	a0,s4
 80172b6:	00000097          	auipc	ra,0x0
 80172ba:	000000e7          	jalr	zero # 0 <BOOT_HARTID>
 80172be:	57fd                	li	a5,-1
 80172c0:	89aa                	mv	s3,a0
 80172c2:	fcf514e3          	bne	a0,a5,801728a <_svfiprintf_r+0x210>
 80172c6:	00c95783          	lhu	a5,12(s2)
 80172ca:	557d                	li	a0,-1
 80172cc:	0407f793          	andi	a5,a5,64
 80172d0:	de0798e3          	bnez	a5,80170c0 <_svfiprintf_r+0x46>
 80172d4:	5512                	lw	a0,36(sp)
 80172d6:	b3ed                	j	80170c0 <_svfiprintf_r+0x46>
 80172d8:	0078                	addi	a4,sp,12
 80172da:	00000697          	auipc	a3,0x0
 80172de:	cba68693          	addi	a3,a3,-838 # 8016f94 <__ssputs_r>
 80172e2:	864a                	mv	a2,s2
 80172e4:	080c                	addi	a1,sp,16
 80172e6:	8552                	mv	a0,s4
 80172e8:	2131                	jal	80176f4 <_printf_i>
 80172ea:	bfd1                	j	80172be <_svfiprintf_r+0x244>

080172ec <__sfputc_r>:
 80172ec:	461c                	lw	a5,8(a2)
 80172ee:	17fd                	addi	a5,a5,-1
 80172f0:	c61c                	sw	a5,8(a2)
 80172f2:	0007da63          	bgez	a5,8017306 <__sfputc_r+0x1a>
 80172f6:	4e18                	lw	a4,24(a2)
 80172f8:	00e7c563          	blt	a5,a4,8017302 <__sfputc_r+0x16>
 80172fc:	47a9                	li	a5,10
 80172fe:	00f59463          	bne	a1,a5,8017306 <__sfputc_r+0x1a>
 8017302:	d80ff06f          	j	8016882 <__swbuf_r>
 8017306:	421c                	lw	a5,0(a2)
 8017308:	852e                	mv	a0,a1
 801730a:	00178713          	addi	a4,a5,1
 801730e:	c218                	sw	a4,0(a2)
 8017310:	00b78023          	sb	a1,0(a5)
 8017314:	8082                	ret

08017316 <__sfputs_r>:
 8017316:	1101                	addi	sp,sp,-32
 8017318:	cc22                	sw	s0,24(sp)
 801731a:	ca26                	sw	s1,20(sp)
 801731c:	c84a                	sw	s2,16(sp)
 801731e:	c64e                	sw	s3,12(sp)
 8017320:	c452                	sw	s4,8(sp)
 8017322:	ce06                	sw	ra,28(sp)
 8017324:	892a                	mv	s2,a0
 8017326:	89ae                	mv	s3,a1
 8017328:	8432                	mv	s0,a2
 801732a:	00d604b3          	add	s1,a2,a3
 801732e:	5a7d                	li	s4,-1
 8017330:	00941463          	bne	s0,s1,8017338 <__sfputs_r+0x22>
 8017334:	4501                	li	a0,0
 8017336:	a811                	j	801734a <__sfputs_r+0x34>
 8017338:	00044583          	lbu	a1,0(s0)
 801733c:	864e                	mv	a2,s3
 801733e:	854a                	mv	a0,s2
 8017340:	fadff0ef          	jal	ra,80172ec <__sfputc_r>
 8017344:	0405                	addi	s0,s0,1
 8017346:	ff4515e3          	bne	a0,s4,8017330 <__sfputs_r+0x1a>
 801734a:	40f2                	lw	ra,28(sp)
 801734c:	4462                	lw	s0,24(sp)
 801734e:	44d2                	lw	s1,20(sp)
 8017350:	4942                	lw	s2,16(sp)
 8017352:	49b2                	lw	s3,12(sp)
 8017354:	4a22                	lw	s4,8(sp)
 8017356:	6105                	addi	sp,sp,32
 8017358:	8082                	ret

0801735a <_vfiprintf_r>:
 801735a:	7135                	addi	sp,sp,-160
 801735c:	cd22                	sw	s0,152(sp)
 801735e:	cb26                	sw	s1,148(sp)
 8017360:	c94a                	sw	s2,144(sp)
 8017362:	c74e                	sw	s3,140(sp)
 8017364:	cf06                	sw	ra,156(sp)
 8017366:	c552                	sw	s4,136(sp)
 8017368:	c356                	sw	s5,132(sp)
 801736a:	c15a                	sw	s6,128(sp)
 801736c:	dede                	sw	s7,124(sp)
 801736e:	dce2                	sw	s8,120(sp)
 8017370:	89aa                	mv	s3,a0
 8017372:	84ae                	mv	s1,a1
 8017374:	8932                	mv	s2,a2
 8017376:	8436                	mv	s0,a3
 8017378:	c509                	beqz	a0,8017382 <_vfiprintf_r+0x28>
 801737a:	4d1c                	lw	a5,24(a0)
 801737c:	e399                	bnez	a5,8017382 <_vfiprintf_r+0x28>
 801737e:	99fff0ef          	jal	ra,8016d1c <__sinit>
 8017382:	00102797          	auipc	a5,0x102
 8017386:	16678793          	addi	a5,a5,358 # 81194e8 <__sf_fake_stdin>
 801738a:	0cf49b63          	bne	s1,a5,8017460 <_vfiprintf_r+0x106>
 801738e:	0049a483          	lw	s1,4(s3)
 8017392:	00c4d783          	lhu	a5,12(s1)
 8017396:	8ba1                	andi	a5,a5,8
 8017398:	c7f5                	beqz	a5,8017484 <_vfiprintf_r+0x12a>
 801739a:	489c                	lw	a5,16(s1)
 801739c:	c7e5                	beqz	a5,8017484 <_vfiprintf_r+0x12a>
 801739e:	02000793          	li	a5,32
 80173a2:	02f104a3          	sb	a5,41(sp)
 80173a6:	03000793          	li	a5,48
 80173aa:	d202                	sw	zero,36(sp)
 80173ac:	02f10523          	sb	a5,42(sp)
 80173b0:	c622                	sw	s0,12(sp)
 80173b2:	02500b93          	li	s7,37
 80173b6:	00102a97          	auipc	s5,0x102
 80173ba:	172a8a93          	addi	s5,s5,370 # 8119528 <__sf_fake_stdout+0x20>
 80173be:	4b29                	li	s6,10
 80173c0:	844a                	mv	s0,s2
 80173c2:	00044783          	lbu	a5,0(s0)
 80173c6:	c399                	beqz	a5,80173cc <_vfiprintf_r+0x72>
 80173c8:	0f779063          	bne	a5,s7,80174a8 <_vfiprintf_r+0x14e>
 80173cc:	41240c33          	sub	s8,s0,s2
 80173d0:	01240e63          	beq	s0,s2,80173ec <_vfiprintf_r+0x92>
 80173d4:	86e2                	mv	a3,s8
 80173d6:	864a                	mv	a2,s2
 80173d8:	85a6                	mv	a1,s1
 80173da:	854e                	mv	a0,s3
 80173dc:	f3bff0ef          	jal	ra,8017316 <__sfputs_r>
 80173e0:	57fd                	li	a5,-1
 80173e2:	1ef50263          	beq	a0,a5,80175c6 <_vfiprintf_r+0x26c>
 80173e6:	5792                	lw	a5,36(sp)
 80173e8:	97e2                	add	a5,a5,s8
 80173ea:	d23e                	sw	a5,36(sp)
 80173ec:	00044783          	lbu	a5,0(s0)
 80173f0:	1c078b63          	beqz	a5,80175c6 <_vfiprintf_r+0x26c>
 80173f4:	57fd                	li	a5,-1
 80173f6:	00140913          	addi	s2,s0,1
 80173fa:	c802                	sw	zero,16(sp)
 80173fc:	ce02                	sw	zero,28(sp)
 80173fe:	ca3e                	sw	a5,20(sp)
 8017400:	cc02                	sw	zero,24(sp)
 8017402:	040109a3          	sb	zero,83(sp)
 8017406:	d482                	sw	zero,104(sp)
 8017408:	00094583          	lbu	a1,0(s2)
 801740c:	4615                	li	a2,5
 801740e:	8556                	mv	a0,s5
 8017410:	2dfd                	jal	8017b0e <memchr>
 8017412:	47c2                	lw	a5,16(sp)
 8017414:	00190413          	addi	s0,s2,1
 8017418:	e951                	bnez	a0,80174ac <_vfiprintf_r+0x152>
 801741a:	0107f713          	andi	a4,a5,16
 801741e:	c709                	beqz	a4,8017428 <_vfiprintf_r+0xce>
 8017420:	02000713          	li	a4,32
 8017424:	04e109a3          	sb	a4,83(sp)
 8017428:	0087f713          	andi	a4,a5,8
 801742c:	c709                	beqz	a4,8017436 <_vfiprintf_r+0xdc>
 801742e:	02b00713          	li	a4,43
 8017432:	04e109a3          	sb	a4,83(sp)
 8017436:	00094683          	lbu	a3,0(s2)
 801743a:	02a00713          	li	a4,42
 801743e:	06e68e63          	beq	a3,a4,80174ba <_vfiprintf_r+0x160>
 8017442:	47f2                	lw	a5,28(sp)
 8017444:	844a                	mv	s0,s2
 8017446:	4681                	li	a3,0
 8017448:	4625                	li	a2,9
 801744a:	00044703          	lbu	a4,0(s0)
 801744e:	00140593          	addi	a1,s0,1
 8017452:	fd070713          	addi	a4,a4,-48
 8017456:	0ae67763          	bgeu	a2,a4,8017504 <_vfiprintf_r+0x1aa>
 801745a:	caa5                	beqz	a3,80174ca <_vfiprintf_r+0x170>
 801745c:	ce3e                	sw	a5,28(sp)
 801745e:	a0b5                	j	80174ca <_vfiprintf_r+0x170>
 8017460:	00102797          	auipc	a5,0x102
 8017464:	0a878793          	addi	a5,a5,168 # 8119508 <__sf_fake_stdout>
 8017468:	00f49563          	bne	s1,a5,8017472 <_vfiprintf_r+0x118>
 801746c:	0089a483          	lw	s1,8(s3)
 8017470:	b70d                	j	8017392 <_vfiprintf_r+0x38>
 8017472:	00102797          	auipc	a5,0x102
 8017476:	05678793          	addi	a5,a5,86 # 81194c8 <__sf_fake_stderr>
 801747a:	f0f49ce3          	bne	s1,a5,8017392 <_vfiprintf_r+0x38>
 801747e:	00c9a483          	lw	s1,12(s3)
 8017482:	bf01                	j	8017392 <_vfiprintf_r+0x38>
 8017484:	85a6                	mv	a1,s1
 8017486:	854e                	mv	a0,s3
 8017488:	cbaff0ef          	jal	ra,8016942 <__swsetup_r>
 801748c:	d909                	beqz	a0,801739e <_vfiprintf_r+0x44>
 801748e:	557d                	li	a0,-1
 8017490:	40fa                	lw	ra,156(sp)
 8017492:	446a                	lw	s0,152(sp)
 8017494:	44da                	lw	s1,148(sp)
 8017496:	494a                	lw	s2,144(sp)
 8017498:	49ba                	lw	s3,140(sp)
 801749a:	4a2a                	lw	s4,136(sp)
 801749c:	4a9a                	lw	s5,132(sp)
 801749e:	4b0a                	lw	s6,128(sp)
 80174a0:	5bf6                	lw	s7,124(sp)
 80174a2:	5c66                	lw	s8,120(sp)
 80174a4:	610d                	addi	sp,sp,160
 80174a6:	8082                	ret
 80174a8:	0405                	addi	s0,s0,1
 80174aa:	bf21                	j	80173c2 <_vfiprintf_r+0x68>
 80174ac:	41550533          	sub	a0,a0,s5
 80174b0:	28a797b3          	bset	a5,a5,a0
 80174b4:	8922                	mv	s2,s0
 80174b6:	c83e                	sw	a5,16(sp)
 80174b8:	bf81                	j	8017408 <_vfiprintf_r+0xae>
 80174ba:	4732                	lw	a4,12(sp)
 80174bc:	00470693          	addi	a3,a4,4
 80174c0:	4318                	lw	a4,0(a4)
 80174c2:	c636                	sw	a3,12(sp)
 80174c4:	02074963          	bltz	a4,80174f6 <_vfiprintf_r+0x19c>
 80174c8:	ce3a                	sw	a4,28(sp)
 80174ca:	00044703          	lbu	a4,0(s0)
 80174ce:	02e00793          	li	a5,46
 80174d2:	04f71f63          	bne	a4,a5,8017530 <_vfiprintf_r+0x1d6>
 80174d6:	00144703          	lbu	a4,1(s0)
 80174da:	02a00793          	li	a5,42
 80174de:	02f71b63          	bne	a4,a5,8017514 <_vfiprintf_r+0x1ba>
 80174e2:	47b2                	lw	a5,12(sp)
 80174e4:	0409                	addi	s0,s0,2
 80174e6:	00478713          	addi	a4,a5,4
 80174ea:	439c                	lw	a5,0(a5)
 80174ec:	c63a                	sw	a4,12(sp)
 80174ee:	0207c163          	bltz	a5,8017510 <_vfiprintf_r+0x1b6>
 80174f2:	ca3e                	sw	a5,20(sp)
 80174f4:	a835                	j	8017530 <_vfiprintf_r+0x1d6>
 80174f6:	40e00733          	neg	a4,a4
 80174fa:	0027e793          	ori	a5,a5,2
 80174fe:	ce3a                	sw	a4,28(sp)
 8017500:	c83e                	sw	a5,16(sp)
 8017502:	b7e1                	j	80174ca <_vfiprintf_r+0x170>
 8017504:	036787b3          	mul	a5,a5,s6
 8017508:	842e                	mv	s0,a1
 801750a:	4685                	li	a3,1
 801750c:	97ba                	add	a5,a5,a4
 801750e:	bf35                	j	801744a <_vfiprintf_r+0xf0>
 8017510:	57fd                	li	a5,-1
 8017512:	b7c5                	j	80174f2 <_vfiprintf_r+0x198>
 8017514:	0405                	addi	s0,s0,1
 8017516:	ca02                	sw	zero,20(sp)
 8017518:	4681                	li	a3,0
 801751a:	4781                	li	a5,0
 801751c:	4625                	li	a2,9
 801751e:	00044703          	lbu	a4,0(s0)
 8017522:	00140593          	addi	a1,s0,1
 8017526:	fd070713          	addi	a4,a4,-48
 801752a:	06e67463          	bgeu	a2,a4,8017592 <_vfiprintf_r+0x238>
 801752e:	f2f1                	bnez	a3,80174f2 <_vfiprintf_r+0x198>
 8017530:	00044583          	lbu	a1,0(s0)
 8017534:	460d                	li	a2,3
 8017536:	00102517          	auipc	a0,0x102
 801753a:	ffa50513          	addi	a0,a0,-6 # 8119530 <__sf_fake_stdout+0x28>
 801753e:	2bc1                	jal	8017b0e <memchr>
 8017540:	cd11                	beqz	a0,801755c <_vfiprintf_r+0x202>
 8017542:	00102797          	auipc	a5,0x102
 8017546:	fee78793          	addi	a5,a5,-18 # 8119530 <__sf_fake_stdout+0x28>
 801754a:	8d1d                	sub	a0,a0,a5
 801754c:	04000793          	li	a5,64
 8017550:	00a797b3          	sll	a5,a5,a0
 8017554:	4542                	lw	a0,16(sp)
 8017556:	0405                	addi	s0,s0,1
 8017558:	8d5d                	or	a0,a0,a5
 801755a:	c82a                	sw	a0,16(sp)
 801755c:	00044583          	lbu	a1,0(s0)
 8017560:	4619                	li	a2,6
 8017562:	00102517          	auipc	a0,0x102
 8017566:	fd250513          	addi	a0,a0,-46 # 8119534 <__sf_fake_stdout+0x2c>
 801756a:	00140913          	addi	s2,s0,1
 801756e:	02b10423          	sb	a1,40(sp)
 8017572:	2b71                	jal	8017b0e <memchr>
 8017574:	c12d                	beqz	a0,80175d6 <_vfiprintf_r+0x27c>
 8017576:	00000793          	li	a5,0
 801757a:	e795                	bnez	a5,80175a6 <_vfiprintf_r+0x24c>
 801757c:	4742                	lw	a4,16(sp)
 801757e:	47b2                	lw	a5,12(sp)
 8017580:	10077713          	andi	a4,a4,256
 8017584:	cf09                	beqz	a4,801759e <_vfiprintf_r+0x244>
 8017586:	0791                	addi	a5,a5,4
 8017588:	c63e                	sw	a5,12(sp)
 801758a:	5792                	lw	a5,36(sp)
 801758c:	97d2                	add	a5,a5,s4
 801758e:	d23e                	sw	a5,36(sp)
 8017590:	bd05                	j	80173c0 <_vfiprintf_r+0x66>
 8017592:	036787b3          	mul	a5,a5,s6
 8017596:	842e                	mv	s0,a1
 8017598:	4685                	li	a3,1
 801759a:	97ba                	add	a5,a5,a4
 801759c:	b749                	j	801751e <_vfiprintf_r+0x1c4>
 801759e:	079d                	addi	a5,a5,7
 80175a0:	9be1                	andi	a5,a5,-8
 80175a2:	07a1                	addi	a5,a5,8
 80175a4:	b7d5                	j	8017588 <_vfiprintf_r+0x22e>
 80175a6:	0078                	addi	a4,sp,12
 80175a8:	00000697          	auipc	a3,0x0
 80175ac:	d6e68693          	addi	a3,a3,-658 # 8017316 <__sfputs_r>
 80175b0:	8626                	mv	a2,s1
 80175b2:	080c                	addi	a1,sp,16
 80175b4:	854e                	mv	a0,s3
 80175b6:	00000097          	auipc	ra,0x0
 80175ba:	000000e7          	jalr	zero # 0 <BOOT_HARTID>
 80175be:	57fd                	li	a5,-1
 80175c0:	8a2a                	mv	s4,a0
 80175c2:	fcf514e3          	bne	a0,a5,801758a <_vfiprintf_r+0x230>
 80175c6:	00c4d783          	lhu	a5,12(s1)
 80175ca:	0407f793          	andi	a5,a5,64
 80175ce:	ec0790e3          	bnez	a5,801748e <_vfiprintf_r+0x134>
 80175d2:	5512                	lw	a0,36(sp)
 80175d4:	bd75                	j	8017490 <_vfiprintf_r+0x136>
 80175d6:	0078                	addi	a4,sp,12
 80175d8:	00000697          	auipc	a3,0x0
 80175dc:	d3e68693          	addi	a3,a3,-706 # 8017316 <__sfputs_r>
 80175e0:	8626                	mv	a2,s1
 80175e2:	080c                	addi	a1,sp,16
 80175e4:	854e                	mv	a0,s3
 80175e6:	2239                	jal	80176f4 <_printf_i>
 80175e8:	bfd9                	j	80175be <_vfiprintf_r+0x264>

080175ea <_printf_common>:
 80175ea:	7179                	addi	sp,sp,-48
 80175ec:	cc52                	sw	s4,24(sp)
 80175ee:	499c                	lw	a5,16(a1)
 80175f0:	8a3a                	mv	s4,a4
 80175f2:	4598                	lw	a4,8(a1)
 80175f4:	d422                	sw	s0,40(sp)
 80175f6:	d226                	sw	s1,36(sp)
 80175f8:	ce4e                	sw	s3,28(sp)
 80175fa:	ca56                	sw	s5,20(sp)
 80175fc:	d606                	sw	ra,44(sp)
 80175fe:	d04a                	sw	s2,32(sp)
 8017600:	c85a                	sw	s6,16(sp)
 8017602:	c65e                	sw	s7,12(sp)
 8017604:	0ae7e7b3          	max	a5,a5,a4
 8017608:	c21c                	sw	a5,0(a2)
 801760a:	0435c703          	lbu	a4,67(a1)
 801760e:	89aa                	mv	s3,a0
 8017610:	842e                	mv	s0,a1
 8017612:	84b2                	mv	s1,a2
 8017614:	8ab6                	mv	s5,a3
 8017616:	c319                	beqz	a4,801761c <_printf_common+0x32>
 8017618:	0785                	addi	a5,a5,1
 801761a:	c21c                	sw	a5,0(a2)
 801761c:	401c                	lw	a5,0(s0)
 801761e:	0207f793          	andi	a5,a5,32
 8017622:	c781                	beqz	a5,801762a <_printf_common+0x40>
 8017624:	409c                	lw	a5,0(s1)
 8017626:	0789                	addi	a5,a5,2
 8017628:	c09c                	sw	a5,0(s1)
 801762a:	00042903          	lw	s2,0(s0)
 801762e:	00697913          	andi	s2,s2,6
 8017632:	00091a63          	bnez	s2,8017646 <_printf_common+0x5c>
 8017636:	01940b13          	addi	s6,s0,25
 801763a:	5bfd                	li	s7,-1
 801763c:	445c                	lw	a5,12(s0)
 801763e:	4098                	lw	a4,0(s1)
 8017640:	8f99                	sub	a5,a5,a4
 8017642:	04f94c63          	blt	s2,a5,801769a <_printf_common+0xb0>
 8017646:	04344783          	lbu	a5,67(s0)
 801764a:	00f036b3          	snez	a3,a5
 801764e:	401c                	lw	a5,0(s0)
 8017650:	0207f793          	andi	a5,a5,32
 8017654:	eba5                	bnez	a5,80176c4 <_printf_common+0xda>
 8017656:	04340613          	addi	a2,s0,67
 801765a:	85d6                	mv	a1,s5
 801765c:	854e                	mv	a0,s3
 801765e:	9a02                	jalr	s4
 8017660:	57fd                	li	a5,-1
 8017662:	04f50363          	beq	a0,a5,80176a8 <_printf_common+0xbe>
 8017666:	401c                	lw	a5,0(s0)
 8017668:	4611                	li	a2,4
 801766a:	4098                	lw	a4,0(s1)
 801766c:	8b99                	andi	a5,a5,6
 801766e:	4454                	lw	a3,12(s0)
 8017670:	4481                	li	s1,0
 8017672:	00c79763          	bne	a5,a2,8017680 <_printf_common+0x96>
 8017676:	40e684b3          	sub	s1,a3,a4
 801767a:	4781                	li	a5,0
 801767c:	0af4e4b3          	max	s1,s1,a5
 8017680:	441c                	lw	a5,8(s0)
 8017682:	4818                	lw	a4,16(s0)
 8017684:	00f75463          	bge	a4,a5,801768c <_printf_common+0xa2>
 8017688:	8f99                	sub	a5,a5,a4
 801768a:	94be                	add	s1,s1,a5
 801768c:	4901                	li	s2,0
 801768e:	0469                	addi	s0,s0,26
 8017690:	5b7d                	li	s6,-1
 8017692:	05249863          	bne	s1,s2,80176e2 <_printf_common+0xf8>
 8017696:	4501                	li	a0,0
 8017698:	a809                	j	80176aa <_printf_common+0xc0>
 801769a:	4685                	li	a3,1
 801769c:	865a                	mv	a2,s6
 801769e:	85d6                	mv	a1,s5
 80176a0:	854e                	mv	a0,s3
 80176a2:	9a02                	jalr	s4
 80176a4:	01751e63          	bne	a0,s7,80176c0 <_printf_common+0xd6>
 80176a8:	557d                	li	a0,-1
 80176aa:	50b2                	lw	ra,44(sp)
 80176ac:	5422                	lw	s0,40(sp)
 80176ae:	5492                	lw	s1,36(sp)
 80176b0:	5902                	lw	s2,32(sp)
 80176b2:	49f2                	lw	s3,28(sp)
 80176b4:	4a62                	lw	s4,24(sp)
 80176b6:	4ad2                	lw	s5,20(sp)
 80176b8:	4b42                	lw	s6,16(sp)
 80176ba:	4bb2                	lw	s7,12(sp)
 80176bc:	6145                	addi	sp,sp,48
 80176be:	8082                	ret
 80176c0:	0905                	addi	s2,s2,1
 80176c2:	bfad                	j	801763c <_printf_common+0x52>
 80176c4:	00d40733          	add	a4,s0,a3
 80176c8:	03000613          	li	a2,48
 80176cc:	04c701a3          	sb	a2,67(a4)
 80176d0:	04544703          	lbu	a4,69(s0)
 80176d4:	00168793          	addi	a5,a3,1
 80176d8:	97a2                	add	a5,a5,s0
 80176da:	0689                	addi	a3,a3,2
 80176dc:	04e781a3          	sb	a4,67(a5)
 80176e0:	bf9d                	j	8017656 <_printf_common+0x6c>
 80176e2:	4685                	li	a3,1
 80176e4:	8622                	mv	a2,s0
 80176e6:	85d6                	mv	a1,s5
 80176e8:	854e                	mv	a0,s3
 80176ea:	9a02                	jalr	s4
 80176ec:	fb650ee3          	beq	a0,s6,80176a8 <_printf_common+0xbe>
 80176f0:	0905                	addi	s2,s2,1
 80176f2:	b745                	j	8017692 <_printf_common+0xa8>

080176f4 <_printf_i>:
 80176f4:	7179                	addi	sp,sp,-48
 80176f6:	d422                	sw	s0,40(sp)
 80176f8:	d226                	sw	s1,36(sp)
 80176fa:	d04a                	sw	s2,32(sp)
 80176fc:	ce4e                	sw	s3,28(sp)
 80176fe:	d606                	sw	ra,44(sp)
 8017700:	cc52                	sw	s4,24(sp)
 8017702:	ca56                	sw	s5,20(sp)
 8017704:	c85a                	sw	s6,16(sp)
 8017706:	0185c803          	lbu	a6,24(a1)
 801770a:	07800793          	li	a5,120
 801770e:	84aa                	mv	s1,a0
 8017710:	842e                	mv	s0,a1
 8017712:	8932                	mv	s2,a2
 8017714:	89b6                	mv	s3,a3
 8017716:	0107ee63          	bltu	a5,a6,8017732 <_printf_i+0x3e>
 801771a:	06200793          	li	a5,98
 801771e:	04358893          	addi	a7,a1,67
 8017722:	0107ed63          	bltu	a5,a6,801773c <_printf_i+0x48>
 8017726:	1c080463          	beqz	a6,80178ee <_printf_i+0x1fa>
 801772a:	05800793          	li	a5,88
 801772e:	12f80c63          	beq	a6,a5,8017866 <_printf_i+0x172>
 8017732:	04240a93          	addi	s5,s0,66
 8017736:	05040123          	sb	a6,66(s0)
 801773a:	a815                	j	801776e <_printf_i+0x7a>
 801773c:	f9d80793          	addi	a5,a6,-99
 8017740:	0ff7f793          	zext.b	a5,a5
 8017744:	46d5                	li	a3,21
 8017746:	fef6e6e3          	bltu	a3,a5,8017732 <_printf_i+0x3e>
 801774a:	00102697          	auipc	a3,0x102
 801774e:	e1a68693          	addi	a3,a3,-486 # 8119564 <__sf_fake_stdout+0x5c>
 8017752:	20d7c7b3          	sh2add	a5,a5,a3
 8017756:	439c                	lw	a5,0(a5)
 8017758:	97b6                	add	a5,a5,a3
 801775a:	8782                	jr	a5
 801775c:	431c                	lw	a5,0(a4)
 801775e:	04258a93          	addi	s5,a1,66
 8017762:	00478693          	addi	a3,a5,4
 8017766:	439c                	lw	a5,0(a5)
 8017768:	c314                	sw	a3,0(a4)
 801776a:	04f58123          	sb	a5,66(a1)
 801776e:	4785                	li	a5,1
 8017770:	a255                	j	8017914 <_printf_i+0x220>
 8017772:	419c                	lw	a5,0(a1)
 8017774:	430c                	lw	a1,0(a4)
 8017776:	0807f693          	andi	a3,a5,128
 801777a:	00458613          	addi	a2,a1,4
 801777e:	c28d                	beqz	a3,80177a0 <_printf_i+0xac>
 8017780:	419c                	lw	a5,0(a1)
 8017782:	c310                	sw	a2,0(a4)
 8017784:	0007d863          	bgez	a5,8017794 <_printf_i+0xa0>
 8017788:	02d00713          	li	a4,45
 801778c:	40f007b3          	neg	a5,a5
 8017790:	04e401a3          	sb	a4,67(s0)
 8017794:	00102697          	auipc	a3,0x102
 8017798:	da868693          	addi	a3,a3,-600 # 811953c <__sf_fake_stdout+0x34>
 801779c:	4829                	li	a6,10
 801779e:	a0a1                	j	80177e6 <_printf_i+0xf2>
 80177a0:	0407f693          	andi	a3,a5,64
 80177a4:	419c                	lw	a5,0(a1)
 80177a6:	c310                	sw	a2,0(a4)
 80177a8:	def1                	beqz	a3,8017784 <_printf_i+0x90>
 80177aa:	60579793          	sext.h	a5,a5
 80177ae:	bfd9                	j	8017784 <_printf_i+0x90>
 80177b0:	4194                	lw	a3,0(a1)
 80177b2:	431c                	lw	a5,0(a4)
 80177b4:	0806f593          	andi	a1,a3,128
 80177b8:	00478613          	addi	a2,a5,4
 80177bc:	c581                	beqz	a1,80177c4 <_printf_i+0xd0>
 80177be:	c310                	sw	a2,0(a4)
 80177c0:	439c                	lw	a5,0(a5)
 80177c2:	a039                	j	80177d0 <_printf_i+0xdc>
 80177c4:	0406f693          	andi	a3,a3,64
 80177c8:	c310                	sw	a2,0(a4)
 80177ca:	dafd                	beqz	a3,80177c0 <_printf_i+0xcc>
 80177cc:	0007d783          	lhu	a5,0(a5)
 80177d0:	06f00713          	li	a4,111
 80177d4:	00102697          	auipc	a3,0x102
 80177d8:	d6868693          	addi	a3,a3,-664 # 811953c <__sf_fake_stdout+0x34>
 80177dc:	0ee80463          	beq	a6,a4,80178c4 <_printf_i+0x1d0>
 80177e0:	4829                	li	a6,10
 80177e2:	040401a3          	sb	zero,67(s0)
 80177e6:	4058                	lw	a4,4(s0)
 80177e8:	c418                	sw	a4,8(s0)
 80177ea:	00074563          	bltz	a4,80177f4 <_printf_i+0x100>
 80177ee:	4010                	lw	a2,0(s0)
 80177f0:	9a6d                	andi	a2,a2,-5
 80177f2:	c010                	sw	a2,0(s0)
 80177f4:	e399                	bnez	a5,80177fa <_printf_i+0x106>
 80177f6:	8ac6                	mv	s5,a7
 80177f8:	cf19                	beqz	a4,8017816 <_printf_i+0x122>
 80177fa:	8ac6                	mv	s5,a7
 80177fc:	0307f733          	remu	a4,a5,a6
 8017800:	1afd                	addi	s5,s5,-1
 8017802:	9736                	add	a4,a4,a3
 8017804:	00074703          	lbu	a4,0(a4)
 8017808:	00ea8023          	sb	a4,0(s5)
 801780c:	873e                	mv	a4,a5
 801780e:	0307d7b3          	divu	a5,a5,a6
 8017812:	ff0775e3          	bgeu	a4,a6,80177fc <_printf_i+0x108>
 8017816:	47a1                	li	a5,8
 8017818:	00f81e63          	bne	a6,a5,8017834 <_printf_i+0x140>
 801781c:	401c                	lw	a5,0(s0)
 801781e:	8b85                	andi	a5,a5,1
 8017820:	cb91                	beqz	a5,8017834 <_printf_i+0x140>
 8017822:	4058                	lw	a4,4(s0)
 8017824:	481c                	lw	a5,16(s0)
 8017826:	00e7c763          	blt	a5,a4,8017834 <_printf_i+0x140>
 801782a:	03000793          	li	a5,48
 801782e:	fefa8fa3          	sb	a5,-1(s5)
 8017832:	1afd                	addi	s5,s5,-1
 8017834:	415888b3          	sub	a7,a7,s5
 8017838:	01142823          	sw	a7,16(s0)
 801783c:	874e                	mv	a4,s3
 801783e:	86ca                	mv	a3,s2
 8017840:	0070                	addi	a2,sp,12
 8017842:	85a2                	mv	a1,s0
 8017844:	8526                	mv	a0,s1
 8017846:	da5ff0ef          	jal	ra,80175ea <_printf_common>
 801784a:	5a7d                	li	s4,-1
 801784c:	0d451863          	bne	a0,s4,801791c <_printf_i+0x228>
 8017850:	557d                	li	a0,-1
 8017852:	50b2                	lw	ra,44(sp)
 8017854:	5422                	lw	s0,40(sp)
 8017856:	5492                	lw	s1,36(sp)
 8017858:	5902                	lw	s2,32(sp)
 801785a:	49f2                	lw	s3,28(sp)
 801785c:	4a62                	lw	s4,24(sp)
 801785e:	4ad2                	lw	s5,20(sp)
 8017860:	4b42                	lw	s6,16(sp)
 8017862:	6145                	addi	sp,sp,48
 8017864:	8082                	ret
 8017866:	050582a3          	sb	a6,69(a1)
 801786a:	00102697          	auipc	a3,0x102
 801786e:	cd268693          	addi	a3,a3,-814 # 811953c <__sf_fake_stdout+0x34>
 8017872:	4010                	lw	a2,0(s0)
 8017874:	430c                	lw	a1,0(a4)
 8017876:	08067513          	andi	a0,a2,128
 801787a:	419c                	lw	a5,0(a1)
 801787c:	0591                	addi	a1,a1,4
 801787e:	cd05                	beqz	a0,80178b6 <_printf_i+0x1c2>
 8017880:	c30c                	sw	a1,0(a4)
 8017882:	00167713          	andi	a4,a2,1
 8017886:	c701                	beqz	a4,801788e <_printf_i+0x19a>
 8017888:	02066613          	ori	a2,a2,32
 801788c:	c010                	sw	a2,0(s0)
 801788e:	4841                	li	a6,16
 8017890:	fba9                	bnez	a5,80177e2 <_printf_i+0xee>
 8017892:	4018                	lw	a4,0(s0)
 8017894:	fdf77713          	andi	a4,a4,-33
 8017898:	c018                	sw	a4,0(s0)
 801789a:	b7a1                	j	80177e2 <_printf_i+0xee>
 801789c:	419c                	lw	a5,0(a1)
 801789e:	0207e793          	ori	a5,a5,32
 80178a2:	c19c                	sw	a5,0(a1)
 80178a4:	07800793          	li	a5,120
 80178a8:	04f402a3          	sb	a5,69(s0)
 80178ac:	00102697          	auipc	a3,0x102
 80178b0:	ca468693          	addi	a3,a3,-860 # 8119550 <__sf_fake_stdout+0x48>
 80178b4:	bf7d                	j	8017872 <_printf_i+0x17e>
 80178b6:	04067513          	andi	a0,a2,64
 80178ba:	c30c                	sw	a1,0(a4)
 80178bc:	d179                	beqz	a0,8017882 <_printf_i+0x18e>
 80178be:	0807c7b3          	zext.h	a5,a5
 80178c2:	b7c1                	j	8017882 <_printf_i+0x18e>
 80178c4:	4821                	li	a6,8
 80178c6:	bf31                	j	80177e2 <_printf_i+0xee>
 80178c8:	4194                	lw	a3,0(a1)
 80178ca:	431c                	lw	a5,0(a4)
 80178cc:	49d0                	lw	a2,20(a1)
 80178ce:	0806f513          	andi	a0,a3,128
 80178d2:	00478593          	addi	a1,a5,4
 80178d6:	c509                	beqz	a0,80178e0 <_printf_i+0x1ec>
 80178d8:	c30c                	sw	a1,0(a4)
 80178da:	439c                	lw	a5,0(a5)
 80178dc:	c390                	sw	a2,0(a5)
 80178de:	a801                	j	80178ee <_printf_i+0x1fa>
 80178e0:	c30c                	sw	a1,0(a4)
 80178e2:	0406f693          	andi	a3,a3,64
 80178e6:	439c                	lw	a5,0(a5)
 80178e8:	daf5                	beqz	a3,80178dc <_printf_i+0x1e8>
 80178ea:	00c79023          	sh	a2,0(a5)
 80178ee:	00042823          	sw	zero,16(s0)
 80178f2:	8ac6                	mv	s5,a7
 80178f4:	b7a1                	j	801783c <_printf_i+0x148>
 80178f6:	431c                	lw	a5,0(a4)
 80178f8:	41d0                	lw	a2,4(a1)
 80178fa:	4581                	li	a1,0
 80178fc:	00478693          	addi	a3,a5,4
 8017900:	c314                	sw	a3,0(a4)
 8017902:	0007aa83          	lw	s5,0(a5)
 8017906:	8556                	mv	a0,s5
 8017908:	2419                	jal	8017b0e <memchr>
 801790a:	c501                	beqz	a0,8017912 <_printf_i+0x21e>
 801790c:	415507b3          	sub	a5,a0,s5
 8017910:	c05c                	sw	a5,4(s0)
 8017912:	405c                	lw	a5,4(s0)
 8017914:	c81c                	sw	a5,16(s0)
 8017916:	040401a3          	sb	zero,67(s0)
 801791a:	b70d                	j	801783c <_printf_i+0x148>
 801791c:	4814                	lw	a3,16(s0)
 801791e:	8656                	mv	a2,s5
 8017920:	85ca                	mv	a1,s2
 8017922:	8526                	mv	a0,s1
 8017924:	9982                	jalr	s3
 8017926:	f34505e3          	beq	a0,s4,8017850 <_printf_i+0x15c>
 801792a:	401c                	lw	a5,0(s0)
 801792c:	8b89                	andi	a5,a5,2
 801792e:	e785                	bnez	a5,8017956 <_printf_i+0x262>
 8017930:	4448                	lw	a0,12(s0)
 8017932:	47b2                	lw	a5,12(sp)
 8017934:	0af56533          	max	a0,a0,a5
 8017938:	bf29                	j	8017852 <_printf_i+0x15e>
 801793a:	4685                	li	a3,1
 801793c:	8656                	mv	a2,s5
 801793e:	85ca                	mv	a1,s2
 8017940:	8526                	mv	a0,s1
 8017942:	9982                	jalr	s3
 8017944:	f16506e3          	beq	a0,s6,8017850 <_printf_i+0x15c>
 8017948:	0a05                	addi	s4,s4,1
 801794a:	445c                	lw	a5,12(s0)
 801794c:	4732                	lw	a4,12(sp)
 801794e:	8f99                	sub	a5,a5,a4
 8017950:	fefa45e3          	blt	s4,a5,801793a <_printf_i+0x246>
 8017954:	bff1                	j	8017930 <_printf_i+0x23c>
 8017956:	4a01                	li	s4,0
 8017958:	01940a93          	addi	s5,s0,25
 801795c:	5b7d                	li	s6,-1
 801795e:	b7f5                	j	801794a <_printf_i+0x256>

08017960 <__sread>:
 8017960:	1141                	addi	sp,sp,-16
 8017962:	c422                	sw	s0,8(sp)
 8017964:	c606                	sw	ra,12(sp)
 8017966:	842e                	mv	s0,a1
 8017968:	00e59583          	lh	a1,14(a1)
 801796c:	2cb5                	jal	8017be8 <_read_r>
 801796e:	00054963          	bltz	a0,8017980 <__sread+0x20>
 8017972:	487c                	lw	a5,84(s0)
 8017974:	97aa                	add	a5,a5,a0
 8017976:	c87c                	sw	a5,84(s0)
 8017978:	40b2                	lw	ra,12(sp)
 801797a:	4422                	lw	s0,8(sp)
 801797c:	0141                	addi	sp,sp,16
 801797e:	8082                	ret
 8017980:	00c45783          	lhu	a5,12(s0)
 8017984:	48c79793          	bclri	a5,a5,0xc
 8017988:	00f41623          	sh	a5,12(s0)
 801798c:	b7f5                	j	8017978 <__sread+0x18>

0801798e <__swrite>:
 801798e:	00c5d783          	lhu	a5,12(a1)
 8017992:	1101                	addi	sp,sp,-32
 8017994:	cc22                	sw	s0,24(sp)
 8017996:	ca26                	sw	s1,20(sp)
 8017998:	c84a                	sw	s2,16(sp)
 801799a:	c64e                	sw	s3,12(sp)
 801799c:	ce06                	sw	ra,28(sp)
 801799e:	1007f793          	andi	a5,a5,256
 80179a2:	84aa                	mv	s1,a0
 80179a4:	842e                	mv	s0,a1
 80179a6:	8932                	mv	s2,a2
 80179a8:	89b6                	mv	s3,a3
 80179aa:	c791                	beqz	a5,80179b6 <__swrite+0x28>
 80179ac:	4689                	li	a3,2
 80179ae:	4601                	li	a2,0
 80179b0:	00e59583          	lh	a1,14(a1)
 80179b4:	221d                	jal	8017ada <_lseek_r>
 80179b6:	00c45783          	lhu	a5,12(s0)
 80179ba:	00e41583          	lh	a1,14(s0)
 80179be:	40f2                	lw	ra,28(sp)
 80179c0:	48c79793          	bclri	a5,a5,0xc
 80179c4:	00f41623          	sh	a5,12(s0)
 80179c8:	4462                	lw	s0,24(sp)
 80179ca:	86ce                	mv	a3,s3
 80179cc:	864a                	mv	a2,s2
 80179ce:	49b2                	lw	s3,12(sp)
 80179d0:	4942                	lw	s2,16(sp)
 80179d2:	8526                	mv	a0,s1
 80179d4:	44d2                	lw	s1,20(sp)
 80179d6:	6105                	addi	sp,sp,32
 80179d8:	a835                	j	8017a14 <_write_r>

080179da <__sseek>:
 80179da:	1141                	addi	sp,sp,-16
 80179dc:	c422                	sw	s0,8(sp)
 80179de:	c606                	sw	ra,12(sp)
 80179e0:	842e                	mv	s0,a1
 80179e2:	00e59583          	lh	a1,14(a1)
 80179e6:	28d5                	jal	8017ada <_lseek_r>
 80179e8:	577d                	li	a4,-1
 80179ea:	00c45783          	lhu	a5,12(s0)
 80179ee:	00e51a63          	bne	a0,a4,8017a02 <__sseek+0x28>
 80179f2:	48c79793          	bclri	a5,a5,0xc
 80179f6:	00f41623          	sh	a5,12(s0)
 80179fa:	40b2                	lw	ra,12(sp)
 80179fc:	4422                	lw	s0,8(sp)
 80179fe:	0141                	addi	sp,sp,16
 8017a00:	8082                	ret
 8017a02:	28c79793          	bseti	a5,a5,0xc
 8017a06:	c868                	sw	a0,84(s0)
 8017a08:	00f41623          	sh	a5,12(s0)
 8017a0c:	b7fd                	j	80179fa <__sseek+0x20>

08017a0e <__sclose>:
 8017a0e:	00e59583          	lh	a1,14(a1)
 8017a12:	a81d                	j	8017a48 <_close_r>

08017a14 <_write_r>:
 8017a14:	1141                	addi	sp,sp,-16
 8017a16:	c422                	sw	s0,8(sp)
 8017a18:	842a                	mv	s0,a0
 8017a1a:	852e                	mv	a0,a1
 8017a1c:	85b2                	mv	a1,a2
 8017a1e:	8636                	mv	a2,a3
 8017a20:	00102797          	auipc	a5,0x102
 8017a24:	d207a623          	sw	zero,-724(a5) # 811974c <errno>
 8017a28:	c606                	sw	ra,12(sp)
 8017a2a:	9acef0ef          	jal	ra,8006bd6 <_write>
 8017a2e:	57fd                	li	a5,-1
 8017a30:	00f51863          	bne	a0,a5,8017a40 <_write_r+0x2c>
 8017a34:	00102797          	auipc	a5,0x102
 8017a38:	d187a783          	lw	a5,-744(a5) # 811974c <errno>
 8017a3c:	c391                	beqz	a5,8017a40 <_write_r+0x2c>
 8017a3e:	c01c                	sw	a5,0(s0)
 8017a40:	40b2                	lw	ra,12(sp)
 8017a42:	4422                	lw	s0,8(sp)
 8017a44:	0141                	addi	sp,sp,16
 8017a46:	8082                	ret

08017a48 <_close_r>:
 8017a48:	1141                	addi	sp,sp,-16
 8017a4a:	c422                	sw	s0,8(sp)
 8017a4c:	842a                	mv	s0,a0
 8017a4e:	852e                	mv	a0,a1
 8017a50:	00102797          	auipc	a5,0x102
 8017a54:	ce07ae23          	sw	zero,-772(a5) # 811974c <errno>
 8017a58:	c606                	sw	ra,12(sp)
 8017a5a:	f99ee0ef          	jal	ra,80069f2 <_close>
 8017a5e:	57fd                	li	a5,-1
 8017a60:	00f51863          	bne	a0,a5,8017a70 <_close_r+0x28>
 8017a64:	00102797          	auipc	a5,0x102
 8017a68:	ce87a783          	lw	a5,-792(a5) # 811974c <errno>
 8017a6c:	c391                	beqz	a5,8017a70 <_close_r+0x28>
 8017a6e:	c01c                	sw	a5,0(s0)
 8017a70:	40b2                	lw	ra,12(sp)
 8017a72:	4422                	lw	s0,8(sp)
 8017a74:	0141                	addi	sp,sp,16
 8017a76:	8082                	ret

08017a78 <_fstat_r>:
 8017a78:	1141                	addi	sp,sp,-16
 8017a7a:	c422                	sw	s0,8(sp)
 8017a7c:	842a                	mv	s0,a0
 8017a7e:	852e                	mv	a0,a1
 8017a80:	85b2                	mv	a1,a2
 8017a82:	00102797          	auipc	a5,0x102
 8017a86:	cc07a523          	sw	zero,-822(a5) # 811974c <errno>
 8017a8a:	c606                	sw	ra,12(sp)
 8017a8c:	f85ee0ef          	jal	ra,8006a10 <_fstat>
 8017a90:	57fd                	li	a5,-1
 8017a92:	00f51863          	bne	a0,a5,8017aa2 <_fstat_r+0x2a>
 8017a96:	00102797          	auipc	a5,0x102
 8017a9a:	cb67a783          	lw	a5,-842(a5) # 811974c <errno>
 8017a9e:	c391                	beqz	a5,8017aa2 <_fstat_r+0x2a>
 8017aa0:	c01c                	sw	a5,0(s0)
 8017aa2:	40b2                	lw	ra,12(sp)
 8017aa4:	4422                	lw	s0,8(sp)
 8017aa6:	0141                	addi	sp,sp,16
 8017aa8:	8082                	ret

08017aaa <_isatty_r>:
 8017aaa:	1141                	addi	sp,sp,-16
 8017aac:	c422                	sw	s0,8(sp)
 8017aae:	842a                	mv	s0,a0
 8017ab0:	852e                	mv	a0,a1
 8017ab2:	00102797          	auipc	a5,0x102
 8017ab6:	c807ad23          	sw	zero,-870(a5) # 811974c <errno>
 8017aba:	c606                	sw	ra,12(sp)
 8017abc:	f97ee0ef          	jal	ra,8006a52 <_isatty>
 8017ac0:	57fd                	li	a5,-1
 8017ac2:	00f51863          	bne	a0,a5,8017ad2 <_isatty_r+0x28>
 8017ac6:	00102797          	auipc	a5,0x102
 8017aca:	c867a783          	lw	a5,-890(a5) # 811974c <errno>
 8017ace:	c391                	beqz	a5,8017ad2 <_isatty_r+0x28>
 8017ad0:	c01c                	sw	a5,0(s0)
 8017ad2:	40b2                	lw	ra,12(sp)
 8017ad4:	4422                	lw	s0,8(sp)
 8017ad6:	0141                	addi	sp,sp,16
 8017ad8:	8082                	ret

08017ada <_lseek_r>:
 8017ada:	1141                	addi	sp,sp,-16
 8017adc:	c422                	sw	s0,8(sp)
 8017ade:	842a                	mv	s0,a0
 8017ae0:	852e                	mv	a0,a1
 8017ae2:	85b2                	mv	a1,a2
 8017ae4:	8636                	mv	a2,a3
 8017ae6:	00102797          	auipc	a5,0x102
 8017aea:	c607a323          	sw	zero,-922(a5) # 811974c <errno>
 8017aee:	c606                	sw	ra,12(sp)
 8017af0:	f77ee0ef          	jal	ra,8006a66 <_lseek>
 8017af4:	57fd                	li	a5,-1
 8017af6:	00f51863          	bne	a0,a5,8017b06 <_lseek_r+0x2c>
 8017afa:	00102797          	auipc	a5,0x102
 8017afe:	c527a783          	lw	a5,-942(a5) # 811974c <errno>
 8017b02:	c391                	beqz	a5,8017b06 <_lseek_r+0x2c>
 8017b04:	c01c                	sw	a5,0(s0)
 8017b06:	40b2                	lw	ra,12(sp)
 8017b08:	4422                	lw	s0,8(sp)
 8017b0a:	0141                	addi	sp,sp,16
 8017b0c:	8082                	ret

08017b0e <memchr>:
 8017b0e:	0ff5f593          	zext.b	a1,a1
 8017b12:	962a                	add	a2,a2,a0
 8017b14:	00c51463          	bne	a0,a2,8017b1c <memchr+0xe>
 8017b18:	4501                	li	a0,0
 8017b1a:	8082                	ret
 8017b1c:	00054783          	lbu	a5,0(a0)
 8017b20:	feb78de3          	beq	a5,a1,8017b1a <memchr+0xc>
 8017b24:	0505                	addi	a0,a0,1
 8017b26:	b7fd                	j	8017b14 <memchr+0x6>

08017b28 <memmove>:
 8017b28:	04a5f363          	bgeu	a1,a0,8017b6e <memmove+0x46>
 8017b2c:	00c586b3          	add	a3,a1,a2
 8017b30:	02d57f63          	bgeu	a0,a3,8017b6e <memmove+0x46>
 8017b34:	fff64593          	not	a1,a2
 8017b38:	4781                	li	a5,0
 8017b3a:	17fd                	addi	a5,a5,-1
 8017b3c:	00f59363          	bne	a1,a5,8017b42 <memmove+0x1a>
 8017b40:	8082                	ret
 8017b42:	00f68733          	add	a4,a3,a5
 8017b46:	00074803          	lbu	a6,0(a4)
 8017b4a:	00f60733          	add	a4,a2,a5
 8017b4e:	972a                	add	a4,a4,a0
 8017b50:	01070023          	sb	a6,0(a4)
 8017b54:	b7dd                	j	8017b3a <memmove+0x12>
 8017b56:	00f58733          	add	a4,a1,a5
 8017b5a:	00074683          	lbu	a3,0(a4)
 8017b5e:	00f50733          	add	a4,a0,a5
 8017b62:	0785                	addi	a5,a5,1
 8017b64:	00d70023          	sb	a3,0(a4)
 8017b68:	fef617e3          	bne	a2,a5,8017b56 <memmove+0x2e>
 8017b6c:	8082                	ret
 8017b6e:	4781                	li	a5,0
 8017b70:	bfe5                	j	8017b68 <memmove+0x40>

08017b72 <_realloc_r>:
 8017b72:	1101                	addi	sp,sp,-32
 8017b74:	cc22                	sw	s0,24(sp)
 8017b76:	ce06                	sw	ra,28(sp)
 8017b78:	ca26                	sw	s1,20(sp)
 8017b7a:	c84a                	sw	s2,16(sp)
 8017b7c:	c64e                	sw	s3,12(sp)
 8017b7e:	c452                	sw	s4,8(sp)
 8017b80:	8432                	mv	s0,a2
 8017b82:	e999                	bnez	a1,8017b98 <_realloc_r+0x26>
 8017b84:	4462                	lw	s0,24(sp)
 8017b86:	40f2                	lw	ra,28(sp)
 8017b88:	44d2                	lw	s1,20(sp)
 8017b8a:	4942                	lw	s2,16(sp)
 8017b8c:	49b2                	lw	s3,12(sp)
 8017b8e:	4a22                	lw	s4,8(sp)
 8017b90:	85b2                	mv	a1,a2
 8017b92:	6105                	addi	sp,sp,32
 8017b94:	a7ffe06f          	j	8016612 <_malloc_r>
 8017b98:	ee09                	bnez	a2,8017bb2 <_realloc_r+0x40>
 8017b9a:	9d3fe0ef          	jal	ra,801656c <_free_r>
 8017b9e:	4481                	li	s1,0
 8017ba0:	40f2                	lw	ra,28(sp)
 8017ba2:	4462                	lw	s0,24(sp)
 8017ba4:	4942                	lw	s2,16(sp)
 8017ba6:	49b2                	lw	s3,12(sp)
 8017ba8:	4a22                	lw	s4,8(sp)
 8017baa:	8526                	mv	a0,s1
 8017bac:	44d2                	lw	s1,20(sp)
 8017bae:	6105                	addi	sp,sp,32
 8017bb0:	8082                	ret
 8017bb2:	8a2a                	mv	s4,a0
 8017bb4:	892e                	mv	s2,a1
 8017bb6:	209d                	jal	8017c1c <_malloc_usable_size_r>
 8017bb8:	89aa                	mv	s3,a0
 8017bba:	00856763          	bltu	a0,s0,8017bc8 <_realloc_r+0x56>
 8017bbe:	00155793          	srli	a5,a0,0x1
 8017bc2:	84ca                	mv	s1,s2
 8017bc4:	fc87eee3          	bltu	a5,s0,8017ba0 <_realloc_r+0x2e>
 8017bc8:	85a2                	mv	a1,s0
 8017bca:	8552                	mv	a0,s4
 8017bcc:	a47fe0ef          	jal	ra,8016612 <_malloc_r>
 8017bd0:	84aa                	mv	s1,a0
 8017bd2:	d579                	beqz	a0,8017ba0 <_realloc_r+0x2e>
 8017bd4:	85ca                	mv	a1,s2
 8017bd6:	0b345633          	minu	a2,s0,s3
 8017bda:	80ffe0ef          	jal	ra,80163e8 <memcpy>
 8017bde:	85ca                	mv	a1,s2
 8017be0:	8552                	mv	a0,s4
 8017be2:	98bfe0ef          	jal	ra,801656c <_free_r>
 8017be6:	bf6d                	j	8017ba0 <_realloc_r+0x2e>

08017be8 <_read_r>:
 8017be8:	1141                	addi	sp,sp,-16
 8017bea:	c422                	sw	s0,8(sp)
 8017bec:	842a                	mv	s0,a0
 8017bee:	852e                	mv	a0,a1
 8017bf0:	85b2                	mv	a1,a2
 8017bf2:	8636                	mv	a2,a3
 8017bf4:	00102797          	auipc	a5,0x102
 8017bf8:	b407ac23          	sw	zero,-1192(a5) # 811974c <errno>
 8017bfc:	c606                	sw	ra,12(sp)
 8017bfe:	ea7ee0ef          	jal	ra,8006aa4 <_read>
 8017c02:	57fd                	li	a5,-1
 8017c04:	00f51863          	bne	a0,a5,8017c14 <_read_r+0x2c>
 8017c08:	00102797          	auipc	a5,0x102
 8017c0c:	b447a783          	lw	a5,-1212(a5) # 811974c <errno>
 8017c10:	c391                	beqz	a5,8017c14 <_read_r+0x2c>
 8017c12:	c01c                	sw	a5,0(s0)
 8017c14:	40b2                	lw	ra,12(sp)
 8017c16:	4422                	lw	s0,8(sp)
 8017c18:	0141                	addi	sp,sp,16
 8017c1a:	8082                	ret

08017c1c <_malloc_usable_size_r>:
 8017c1c:	ffc5a783          	lw	a5,-4(a1)
 8017c20:	ffc78513          	addi	a0,a5,-4
 8017c24:	0007d563          	bgez	a5,8017c2e <_malloc_usable_size_r+0x12>
 8017c28:	95aa                	add	a1,a1,a0
 8017c2a:	419c                	lw	a5,0(a1)
 8017c2c:	953e                	add	a0,a0,a5
 8017c2e:	8082                	ret
