Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Sat Feb 21 20:18:22 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[0])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[10])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[10])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[11])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<11>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[11])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[12])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<12>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[12])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[13])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[14])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<14>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[14])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[15])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[15])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[16])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[17])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[17])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 4.627ns (85.416%)  route 0.790ns (14.584%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.183     0.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/select_ln121_reg_13061_pp0_iter12_reg[4]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.492 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_product_i_3/O
                         net (fo=21, unplaced)        0.264     0.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/DSP_A_B_DATA_INST
                         LUT4 (Prop_LUT4_I1_O)        0.040     0.796 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0_i_1__1/O
                         net (fo=10, unplaced)        0.295     1.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.241     1.332 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     1.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.098     1.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     1.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.647     2.077 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     2.077    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.059     2.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     2.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.699     2.835 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.835    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.994 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.010    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     3.708 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     3.883    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.698     4.581 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.740 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/mul_64ns_66ns_126_1_1_U57/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     4.756    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[18])
                                                      0.698     5.454 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     5.454    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5795, unset)         0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[18])
                                                      0.010    10.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394/tmp_349_cast_reg_13232_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  4.565    




