import torch

from ._version import __version__
from .allocation import set_allocation_context

# CUDA is retained as upstream source, but excluded from XPU wheels.
_cuda_backend = None

# Import backends to trigger auto-registration
from .backends import eager as _eager_backend  # noqa: F401
from .backends import triton as _triton_backend  # noqa: F401
from .backends import xpu as _xpu_backend  # noqa: F401
from .backends.eager.quantization import DTYPE_TO_CODE
from .exceptions import (
    BackendError,
    BackendNotFoundError,
    BackendNotImplementedError,
    NoCapableBackendError,
)
from .flash_attention import flash_attention_decode
from .flash_attention import is_available as flash_attention_decode_is_available
from .float_utils import from_blocked, swap_nibbles, to_blocked
from .gguf import dequantize_gguf, get_gguf_route_diagnostics
from .gated_delta import deltanet_conv_step, gated_delta_decode_fused
from .gated_delta import is_available as gated_delta_decode_is_available
from .svdquant_w4a16 import (
    PreparedSVDQuantW4A16,
    get_svdquant_w4a16_route_diagnostics,
    prepare_svdquant_w4a16_for_xpu,
    restore_svdquant_w4a16_source_,
    svdquant_w4a16_linear,
)

from .registry import registry
from .sage_attention import (
    PrequantizedInt8Attention,
    int8_attention,
    int8_attention_from_prequantized,
    prequantize_int8_attention,
)
from .sage_attention import is_available as int8_attention_is_available
from .tensor.convrot_w4a4 import (
    convrot_w4a4_linear,
    dequantize_convrot_w4a4_weight,
    quantize_convrot_w4a4_weight,
)
from .tensor.w4a8_int8 import (
    dequantize_w4a8_int8_weight,
    quantize_w4a8_int8_weight,
    w4a8_int8_linear,
)

# Loading the HIP extension also loads the ROCm runtime. Do that only under a
# ROCm PyTorch build so CUDA/CPU processes do not pay the import cost or acquire
# an unrelated GPU runtime merely because a combined wheel contains the module.
if getattr(torch.version, "hip", None):
    try:
        from .backends import hip as _hip_backend  # noqa: F401
    except ImportError as error:
        registry.mark_unavailable("hip", f"HIP backend is not packaged ({error})")

    # The HIP backend registers only on a supported AMD device (RDNA2/3/3.5/4),
    # and advertises only the ops that device can run; prefer it where it registers.
    if registry.is_available("hip"):
        registry.set_priority(["hip", "cuda", "triton", "eager"])
else:
    registry.mark_unavailable("hip", "PyTorch ROCm/HIP runtime not available")

__all__ = [
    "__version__",
    # Normalization
    "adaln",
    "fp16_conv3d",
    "group_norm_silu_pad3d",
    "rms_adaln",
    # Attention
    "PrequantizedInt8Attention",
    "int8_attention",
    "int8_attention_from_prequantized",
    "int8_attention_is_available",
    "prequantize_int8_attention",
    "flash_attention_decode",
    "gated_delta_decode_fused",
    "deltanet_conv_step",
    "gated_delta_decode_is_available",
    "flash_attention_decode_is_available",
    "na2d",
    "na3d",
    "sol_attn",
    "sol_attn_chunked",
    "sol_attn_is_available",
    # Quantization / dequantization
    "quantize_per_tensor_fp8",
    "dequantize_per_tensor_fp8",
    "quantize_nvfp4",
    "dequantize_nvfp4",
    "quantize_mxfp8",
    "dequantize_mxfp8",
    "quantize_svdquant_w4a4",
    "quantize_convrot_w4a4_weight",
    "quantize_w4a8_int8_weight",
    "quantize_int8_rowwise",
    "quantize_int8_tensorwise",
    "dequantize_int8_simple",
    "dequantize_gguf",
    "get_gguf_route_diagnostics",
    "PreparedSVDQuantW4A16",
    "get_svdquant_w4a16_route_diagnostics",
    "prepare_svdquant_w4a16_for_xpu",
    "restore_svdquant_w4a16_source_",
    # Fused matmul
    "scaled_mm_nvfp4",
    "scaled_mm_mxfp8",
    "scaled_mm_svdquant_w4a4",
    "svdquant_w4a16_linear",
    "convrot_w4a4_linear",
    "dequantize_convrot_w4a4_weight",
    "dequantize_w4a8_int8_weight",
    "gemv_awq_w4a16",
    "fp16_linear",
    "int8_linear",
    "w4a8_int8_linear",
    # Positional encoding
    "apply_rope",
    "apply_rope_",
    "apply_rope1",
    "apply_rope1_",
    "apply_rope_split_half",
    "apply_rope_split_half_",
    "apply_rope_split_half1",
    "apply_rope_split_half1_",
    "rms_rope",
    "rms_rope_",
    "rms_rope1",
    "rms_rope1_",
    "rms_rope_split_half",
    "rms_rope_split_half_",
    "rms_rope_split_half1",
    "rms_rope_split_half1_",
    # Utilities
    "swap_nibbles",
    "to_blocked",
    "from_blocked",
    "set_allocation_context",
    # Backend configuration
    "list_backends",
    "set_backend_priority",
    "enable_backend",
    "disable_backend",
    "stochastic_rounding_fp8",
    "use_backend",
    # Exceptions
    "BackendError",
    "BackendNotFoundError",
    "BackendNotImplementedError",
    "NoCapableBackendError",
]


# =============================================================================
# Public API Functions
# =============================================================================


def sol_attn(
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    tau: float = 1.0,
    scale: float | None = None,
    sink_blocks: list[int] | None = None,
    sink_q: list[int] | None = None,
    key_bias: torch.Tensor | None = None,
    topk_ratio: float = 0.0,
    tail: bool = True,
    block_len: torch.Tensor | None = None,
    coarse_gate: torch.Tensor | None = None,
    token_aug: int = 0,
) -> torch.Tensor:
    """Sol-Attn training-free sparse attention (arXiv 2607.24027).

    Each 64-token query block attends a routed subset of key blocks exactly and
    covers the rest with one pooled term per block, so the full sequence still
    contributes to the softmax denominator. The win grows with sequence length;
    below roughly 12k tokens dense or a fused attention is usually faster.

    Args:
        q, k, v: ``(B, T, H, 128)`` tensors, same shape and dtype. The fused
            backends take bfloat16 or float16; head_dim is fixed at 128.
        tau: Routing threshold in sigmas of the proxy row. Higher routes fewer
            blocks exactly: cheaper and less accurate.
        scale: Score scale; None means ``head_dim ** -0.5``.
        sink_blocks: ``[start, end)`` key blocks always attended exactly by every
            query -- conditioning rows, typically.
        sink_q: ``[start, end)`` query blocks that attend everything exactly.
        key_bias: Per-key additive logit bias in natural log, ``(T,)``,
            ``(B, T)`` or an SDPA-style ``(B|1, 1, 1, T)`` float or bool mask.
            Honoured by the exact branch only, so biased blocks must be
            covered by ``sink_blocks``.
        topk_ratio: > 0 selects SLA-style top-k instead of the tau threshold:
            keep this fraction of key blocks per query block (the selection the
            lightx2v SLA LoRAs were distilled against). tau is ignored then.
        tail: False drops the pooled term so the softmax runs over the routed
            blocks only (VSA / SLA fine stage).
        block_len: int32 ``(ceil(T/64),)`` live tokens at the front of each
            64-token block, for zero-padded tiles. Values are clamped to
            ``[1, rows in the block]``; dead rows are never keys and their
            output rows are unspecified.
        coarse_gate: ``(B, T, H, 128)`` per-token gate for VSA's coarse branch:
            ``gate * softmax(q_mean k_mean^T * scale) v_mean`` is added per block.
        token_aug: 0, or a multiple of 64 up to 256: up to that many tokens per
            query block are routed individually, the highest-scoring ones outside
            the routed blocks, and attended exactly. The eager reference ignores
            it.

    Returns:
        ``(B, T, H, 128)`` attention output.
    """
    return torch.ops.comfy_kitchen.sol_attn(
        q, k, v, tau, scale,
        [0, 0] if sink_blocks is None else list(sink_blocks),
        [0, 0] if sink_q is None else list(sink_q),
        key_bias,
        float(topk_ratio),
        bool(tail),
        block_len,
        coarse_gate,
        int(token_aug),
    )


def sol_attn_chunked(
    qkv_chunks,
    t: int,
    h: int,
    rope_freqs: torch.Tensor,
    qk_norm_weights: tuple[torch.Tensor, torch.Tensor],
    kmean: torch.Tensor | None = None,
    vscale: torch.Tensor | None = None,
    tau: float = 1.0,
    topk_ratio: float = 0.0,
    scale: float | None = None,
    sink_blocks: list[int] | None = None,
    sink_q: list[int] | None = None,
    rope_eps: float = 1e-6,
    tail: bool = True,
    block_len: torch.Tensor | None = None,
    coarse_gate: torch.Tensor | None = None,
    token_aug: int = 0,
):
    """Sol attention over BF16 QKV projection chunks with bounded RMS/RoPE.

    Returns attention output, next K mean and next V scale. A callable producer
    is replayed twice on bootstrap and once when previous statistics are given.
    """
    device = getattr(rope_freqs, "device", None)
    if not sol_attn_is_available(device):
        raise NotImplementedError("sol_attn_chunked requires the complete native XPU Sol sidecar")
    return _xpu_backend.sol_attn_chunked(
        qkv_chunks, t, h, rope_freqs, qk_norm_weights, kmean, vscale,
        tau=tau, topk_ratio=topk_ratio, scale=scale,
        sink_blocks=sink_blocks, sink_q=sink_q, rope_eps=rope_eps,
        tail=tail, block_len=block_len, coarse_gate=coarse_gate,
        token_aug=token_aug,
    )


def sol_attn_is_available(device: torch.device | int | None = None) -> bool:
    """Whether the native Sol sidecar is available on the requested XPU.

    Per-call BF16/FP16, matching BTHD tensors and head-dimension 128 rules apply.
    """
    try:
        if device is None or isinstance(device, int):
            device = torch.device("xpu", device)
        else:
            device = torch.device(device)
        if device.type != "xpu" or not torch.xpu.is_available():
            return False
        index = torch.xpu.current_device() if device.index is None else device.index
        return (0 <= index < torch.xpu.device_count()
                and registry.is_available("xpu")
                and _xpu_backend._SOL_AVAILABLE
                and registry.get_constraints("xpu", "sol_attn") is not None)
    except (TypeError, ValueError, RuntimeError):
        return False


def na3d(
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    kernel_size: int | list[int],
    is_causal: bool | list[bool] | None = None,
    scale: float | None = None,
) -> torch.Tensor:
    """3D neighborhood attention (NATTEN ``na3d`` semantics, dilation 1).

    Per non-causal axis each query attends a window of exactly
    ``kernel_size`` positions centered on it, shifted inward at grid
    boundaries (kernels larger than an axis clamp to that axis); per causal
    axis it attends the ``min(i + 1, kernel_size)`` nearest previous
    positions. RoPE/normalization are the caller's responsibility.

    Args:
        q, k, v: ``(B, T, H, W, num_heads, head_dim)`` tensors, same shape/dtype.
        kernel_size: Per-axis window sizes ``[k_t, k_h, k_w]``; a bare int
            repeats across the axes (NATTEN convention).
        is_causal: Per-axis causal flags; a bare bool repeats across the axes;
            None means non-causal everywhere.
        scale: Score scale; None means ``head_dim ** -0.5``. Pass 1.0 for
            pre-scaled queries.

    Returns:
        ``(B, T, H, W, num_heads, head_dim)`` attention output.
    """
    if isinstance(kernel_size, int):
        kernel_size = [kernel_size] * 3
    if is_causal is None:
        is_causal = [False, False, False]
    elif isinstance(is_causal, bool):
        is_causal = [is_causal] * 3
    return torch.ops.comfy_kitchen.na3d(q, k, v, kernel_size, is_causal, scale)


def na2d(
    q: torch.Tensor,
    k: torch.Tensor,
    v: torch.Tensor,
    kernel_size: int | list[int],
    is_causal: bool | list[bool] | None = None,
    scale: float | None = None,
) -> torch.Tensor:
    """2D neighborhood attention over ``(B, H, W, num_heads, head_dim)``
    tensors; equivalent to ``na3d`` with a singleton, non-causal T axis.
    Bare-scalar ``kernel_size``/``is_causal`` repeat across both axes."""
    if isinstance(kernel_size, int):
        kernel_size = [kernel_size] * 2
    if is_causal is None:
        is_causal = [False, False]
    elif isinstance(is_causal, bool):
        is_causal = [is_causal] * 2
    # Checked here: both lists gain a T entry below, hiding a wrong length.
    if len(kernel_size) != 2:
        raise ValueError(f"na2d kernel_size must have 2 elements, got {len(kernel_size)}")
    if len(is_causal) != 2:
        raise ValueError(f"na2d is_causal must have 2 elements, got {len(is_causal)}")
    out = torch.ops.comfy_kitchen.na3d(
        q.unsqueeze(1), k.unsqueeze(1), v.unsqueeze(1),
        [1, *kernel_size], [False, *is_causal], scale,
    )
    return out.squeeze(1)


def adaln(
    x: torch.Tensor,
    scale: torch.Tensor,
    shift: torch.Tensor,
    eps: float = 1e-6,
) -> torch.Tensor:
    """Fused Adaptive Layer Normalization: layernorm(x) * (1 + scale) + shift.

    Args:
        x: Input tensor of any shape (..., D)
        scale: Modulation scale, broadcastable to x's shape
        shift: Modulation shift, broadcastable to x's shape
        eps: LayerNorm epsilon

    Returns:
        Normalized and modulated tensor with the same shape as x
    """
    return torch.ops.comfy_kitchen.adaln(x, scale, shift, eps)


def fp16_conv3d(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor | None = None,
    residual: torch.Tensor | None = None,
    stride: int | tuple[int, int, int] = 1,
    out: torch.Tensor | None = None,
) -> torch.Tensor:
    """Conv3D with optional bias and residual epilogue.

    x [N, C, D, H, W], weight [K, C, T, R, S], zero padding only. CUDA uses
    FP16 accumulation; the current XPU implementation accumulates in FP32.
    x and out may be NDHWC-ordered views of larger tensors.
    """
    stride = [stride] * 3 if isinstance(stride, int) else list(stride)
    if out is None:
        return torch.ops.comfy_kitchen.fp16_conv3d(x, weight, bias, residual, stride)
    torch.ops.comfy_kitchen.fp16_conv3d_out(x, weight, bias, residual, stride, out)
    return out


def group_norm_silu_pad3d(
    x: torch.Tensor,
    weight: torch.Tensor | None = None,
    bias: torch.Tensor | None = None,
    num_groups: int = 32,
    eps: float = 1e-6,
    pad: tuple[int, int, int, int, int] = (0, 0, 0, 0, 0),
    silu: bool = True,
    zero_pad: bool = False,
    out: torch.Tensor | None = None,
) -> torch.Tensor:
    """Per-frame GroupNorm, SiLU and causal conv3d padding in one pass.

    x [B, C, T, H, W]; pad is (left, right, top, bottom, front). The spatial
    border reflects unless zero_pad is set; front frames are always zero.
    If out is provided, write into that tensor or frame-offset view.
    """
    if out is None:
        return torch.ops.comfy_kitchen.group_norm_silu_pad3d(
            x, weight, bias, num_groups, eps, list(pad), silu, zero_pad,
        )
    torch.ops.comfy_kitchen.group_norm_silu_pad3d_out(
        x, weight, bias, num_groups, eps, list(pad), silu, zero_pad, out,
    )
    return out


def rms_adaln(
    x: torch.Tensor,
    scale: torch.Tensor,
    shift: torch.Tensor,
    eps: float = 1e-6,
) -> torch.Tensor:
    """Fused Adaptive Layer Normalization with RMSNorm: rmsnorm(x) * (1 + scale) + shift.

    Same modulation as :func:`adaln`, but normalizing by the root mean square
    instead of subtracting the mean — the form used by LTX/LTX2-style DiTs.

    Args:
        x: Input tensor of any shape (..., D)
        scale: Modulation scale, broadcastable to x's shape
        shift: Modulation shift, broadcastable to x's shape
        eps: RMSNorm epsilon

    Returns:
        Normalized and modulated tensor with the same shape as x
    """
    return torch.ops.comfy_kitchen.rms_adaln(x, scale, shift, eps)


def quantize_per_tensor_fp8(
    x: torch.Tensor,
    scale: torch.Tensor,
    output_type: torch.dtype = torch.float8_e4m3fn,
) -> torch.Tensor:
    """Quantize tensor to FP8 format with per-tensor scaling.

    Args:
        x: Input tensor
        scale: Scale tensor (scalar)
        output_type: FP8 dtype (float8_e4m3fn or float8_e5m2)

    Returns:
        Quantized FP8 tensor
    """
    dtype_code = DTYPE_TO_CODE[output_type]
    return torch.ops.comfy_kitchen.quantize_fp8(x, scale, dtype_code)


def dequantize_per_tensor_fp8(
    x: torch.Tensor,
    scale: torch.Tensor,
    output_type: torch.dtype = torch.bfloat16,
) -> torch.Tensor:
    """Dequantize tensor from FP8 format with per-tensor scaling.

    Args:
        x: Input FP8 tensor (float8_e4m3fn or float8_e5m2)
        scale: Scale tensor (scalar)
        output_type: Target dtype (float32, float16, or bfloat16)

    Returns:
        Dequantized tensor in specified output format
    """
    dtype_code = DTYPE_TO_CODE[output_type]
    return torch.ops.comfy_kitchen.dequantize_fp8(x, scale, dtype_code)


def stochastic_rounding_fp8(
    x: torch.Tensor,
    rng: torch.Tensor,
    output_type: torch.dtype = torch.float8_e4m3fn,
) -> torch.Tensor:
    """Stochastically round tensor to FP8 format.

    Args:
        x: Input tensor
        rng: Random uint8 tensor with the same shape as x
        output_type: FP8 dtype (float8_e4m3fn or float8_e5m2)

    Returns:
        Stochastically rounded FP8 tensor
    """
    kwargs = {"x": x, "rng": rng, "output_type": output_type}
    impl = registry.get_implementation("stochastic_rounding_fp8", kwargs=kwargs)
    return impl(**kwargs)


def quantize_nvfp4(
    x: torch.Tensor,
    per_tensor_scale: torch.Tensor,
    epsilon: float = 0.0,
    pad_16x: bool = False,
    hi_first: bool = True,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Quantize tensor to NVFP4 format with block-wise scaling.

    Args:
        x: Input tensor (2D)
        per_tensor_scale: Global scale factor
        epsilon: Epsilon for numerical stability
        pad_16x: If True, implicit zero-padding is applied to make dimensions divisible by 16
        hi_first: Nibble packing order. If True (default), the even-indexed element
                  is stored in the high nibble of each packed byte. If False, the
                  even-indexed element is stored in the low nibble.

    Returns:
        Tuple of (quantized_tensor, block_scales)
    """
    return torch.ops.comfy_kitchen.quantize_nvfp4(x, per_tensor_scale, epsilon, pad_16x, hi_first)


def dequantize_nvfp4(
    qx: torch.Tensor,
    per_tensor_scale: torch.Tensor,
    block_scales: torch.Tensor,
    output_type: torch.dtype = torch.bfloat16,
    hi_first: bool = True,
) -> torch.Tensor:
    """Dequantize tensor from NVFP4 format with block-wise scaling.

    Args:
        qx: Quantized FP4 tensor (packed as uint8)
        per_tensor_scale: Global scale factor
        block_scales: Block scales in swizzled layout (float8_e4m3fn)
        output_type: Target output dtype (float32, float16, or bfloat16)
        hi_first: Nibble packing order. Must match the packing order used
                  during quantization. If True (default), the even-indexed
                  element is in the high nibble.

    Returns:
        Dequantized tensor in specified output format
    """
    dtype_code = DTYPE_TO_CODE[output_type]
    return torch.ops.comfy_kitchen.dequantize_nvfp4(qx, per_tensor_scale, block_scales, dtype_code, hi_first)


def scaled_mm_nvfp4(
    a: torch.Tensor,
    b: torch.Tensor,
    tensor_scale_a: torch.Tensor,
    tensor_scale_b: torch.Tensor,
    block_scale_a: torch.Tensor,
    block_scale_b: torch.Tensor,
    bias: torch.Tensor | None = None,
    out_dtype: torch.dtype | None = None,
    alpha: torch.Tensor | None = None,
) -> torch.Tensor:
    """Matrix multiplication with NVFP4 quantized inputs.

    Computes: y = (a @ b.T) * (tensor_scale_a * tensor_scale_b) + bias

    Args:
        a: Quantized matrix A (M, K//2) in uint8 format
        b: Quantized matrix B (N, K//2) in uint8 format
        tensor_scale_a: Global scale for A
        tensor_scale_b: Global scale for B
        block_scale_a: Block-wise scales for A
        block_scale_b: Block-wise scales for B
        bias: Optional bias vector
        out_dtype: Output dtype (defaults to bfloat16)
        alpha: Output scale (tensor_scale_a * tensor_scale_b)

    Returns:
        Result tensor of shape (M, N)
    """
    if out_dtype is None:
        out_dtype = torch.bfloat16
    dtype_code = DTYPE_TO_CODE[out_dtype]
    return torch.ops.comfy_kitchen.scaled_mm_nvfp4(
        a, b, tensor_scale_a, tensor_scale_b,
        block_scale_a, block_scale_b, bias, dtype_code, alpha
    )


def quantize_mxfp8(
    x: torch.Tensor,
    pad_32x: bool = False,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Quantize tensor to MXFP8 format with block-wise E8M0 scaling.

    MXFP8 uses block size 32 with power-of-2 (E8M0) block scales.

    Args:
        x: Input tensor (2D, shape M x K, K must be divisible by 32)
        pad_32x: If True, pad dimensions to be divisible by 32

    Returns:
        Tuple of (quantized_fp8_tensor, block_scales_e8m0)
        - quantized_fp8_tensor: FP8 E4M3 data of shape (M, K)
        - block_scales_e8m0: E8M0 scales in swizzled layout
    """
    return torch.ops.comfy_kitchen.quantize_mxfp8(x, pad_32x)


def dequantize_mxfp8(
    qx: torch.Tensor,
    block_scales: torch.Tensor,
    output_type: torch.dtype = torch.bfloat16,
) -> torch.Tensor:
    """Dequantize tensor from MXFP8 format.

    Args:
        qx: Quantized FP8 tensor (float8_e4m3fn)
        block_scales: E8M0 block scales in swizzled layout (float8_e8m0fnu)
        output_type: Target output dtype (float32, float16, or bfloat16)

    Returns:
        Dequantized tensor in specified output format
    """
    dtype_code = DTYPE_TO_CODE[output_type]
    return torch.ops.comfy_kitchen.dequantize_mxfp8(qx, block_scales, dtype_code)


def scaled_mm_mxfp8(
    a: torch.Tensor,
    b: torch.Tensor,
    block_scale_a: torch.Tensor,
    block_scale_b: torch.Tensor,
    bias: torch.Tensor | None = None,
    out_dtype: torch.dtype | None = None,
) -> torch.Tensor:
    """Matrix multiplication with MXFP8 quantized inputs.

    Computes: y = a @ b.T + bias

    Args:
        a: Quantized FP8 matrix A (M, K)
        b: Quantized FP8 matrix B (N, K)
        block_scale_a: E8M0 block scales for A in swizzled layout
        block_scale_b: E8M0 block scales for B in swizzled layout
        bias: Optional bias vector
        out_dtype: Output dtype (defaults to bfloat16)

    Returns:
        Result tensor of shape (M, N)
    """
    if out_dtype is None:
        out_dtype = torch.bfloat16
    dtype_code = DTYPE_TO_CODE[out_dtype]
    return torch.ops.comfy_kitchen.scaled_mm_mxfp8(
        a, b, block_scale_a, block_scale_b, bias, dtype_code
    )


def quantize_svdquant_w4a4(
    x: torch.Tensor,
    smooth: torch.Tensor,
    lora_down: torch.Tensor,
    pad_size: int = 256,
    act_unsigned: bool = False,
    lora_x: torch.Tensor | None = None,
) -> tuple[torch.Tensor, torch.Tensor, torch.Tensor]:
    """Quantize activations to int4 with smoothing + LoRA down projection.

    Args:
        x: (M, K) bf16/fp16 main-path input (caller pre-shifts if unsigned path).
        smooth: (K,) smoothing factor applied before quantization.
        lora_down: (K, R) low-rank down projection weight.
        pad_size: pad M to multiple of this value (default 256).
        act_unsigned: if True, quantize into uint4 [0, 15] (scale=max/15) for u4
            MMA downstream. Caller must ensure x is non-negative — the shift
            constant is a model-topology concern, not part of this op.
        lora_x: (M, K) optional pre-shift activation for LoRA. Defaults to x.
            Pass raw (un-shifted) x when x has been pre-shifted for unsigned path.

    Returns:
        (quantized_x uint8 [M_pad, K//2], ascales [K//64, M_pad], lora_act [M_pad, R])

    Note: eager returns fp32 lora_act as a high-precision reference. The CUDA
    backend returns lora_act in x.dtype because the runtime epilogue consumes it
    as bf16/fp16; this avoids an otherwise redundant cast/allocation.
    """
    return torch.ops.comfy_kitchen.quantize_svdquant_w4a4(
        x, smooth, lora_down, pad_size, act_unsigned, lora_x,
    )


def scaled_mm_svdquant_w4a4(
    act: torch.Tensor,
    wgt: torch.Tensor,
    ascales: torch.Tensor,
    wscales: torch.Tensor,
    lora_act_in: torch.Tensor,
    lora_up: torch.Tensor,
    bias: torch.Tensor | None = None,
    act_unsigned: bool = False,
) -> torch.Tensor:
    """SVDQuant W4A4 int4 GEMM + LoRA-up + bias.

    Computes out = int4_matmul(act, wgt, ascales, wscales) + lora_act_in @ lora_up^T + bias.
    The CUDA backend performs int4 MMA + per-group dequant + bias in one
    kernel and, when lora_act_in/proj_up layout and dtype allow it, fuses
    LoRA-up into the same writeback epilogue with bf16/fp16 tensor-core MMA.
    Unsupported combinations fall back to the wrapper's bf16/fp16 addmm_ path.

    Args:
        act: (M, K//2) uint8 packed activations from quantize_svdquant_w4a4.
        wgt: (N, K//2) int8 packed weights (natural row-major), or backend
            specific tile-packed storage.
        ascales: (K//64, M) activation scales.
        wscales: (K//64, N) weight scales.
        lora_act_in: (M, R) LoRA activations from quantize step.
        lora_up: (N, R) LoRA up projection weight, or matching tile-packed
            storage for tile-packed weights.
        bias: optional (N,) bias.
        act_unsigned: if True, activations are interpreted as unsigned [0,15] by
            u4.s4 MMA (for post-GELU+shift fc2). Caller pre-shifts.

    Returns:
        (M, N) output tensor (same dtype as lora_up).
    """
    return torch.ops.comfy_kitchen.scaled_mm_svdquant_w4a4(
        act, wgt, ascales, wscales, lora_act_in, lora_up, bias, act_unsigned
    )


def gemv_awq_w4a16(
    x: torch.Tensor,
    qweight: torch.Tensor,
    wscales: torch.Tensor,
    wzeros: torch.Tensor,
    bias: torch.Tensor | None = None,
    group_size: int = 64,
) -> torch.Tensor:
    """AWQ W4A16 quantized GEMV (for modulation-style layers called with small batch).

    Args:
        x: (..., K) bf16/fp16 input.
        qweight: (N//4, K//2) int32 packed weight.
        wscales: (K//group_size, N) per-group scales.
        wzeros: (K//group_size, N) per-group zero points.
        bias: optional (N,) bias.
        group_size: quantization group size.

    Returns:
        (..., N) output tensor.
    """
    return torch.ops.comfy_kitchen.gemv_awq_w4a16(
        x, qweight, wscales, wzeros, bias, group_size
    )


def apply_rope(
    xq: torch.Tensor,
    xk: torch.Tensor,
    freqs_cis: torch.Tensor,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply Rotary Position Embedding (RoPE) to query and key tensors.

    Interleaved layout: pair k uses adjacent elements [2k, 2k+1].

    Args:
        xq: Query tensor
        xk: Key tensor
        freqs_cis: Precomputed frequency tensor

    Returns:
        Tuple of (transformed_query, transformed_key)
    """
    return torch.ops.comfy_kitchen.apply_rope(xq, xk, freqs_cis)


def apply_rope_(
    xq: torch.Tensor, xk: torch.Tensor, freqs_cis: torch.Tensor
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply interleaved RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.apply_rope_(xq, xk, freqs_cis)
    return xq, xk


def rms_rope(
    q: torch.Tensor,
    k: torch.Tensor,
    freqs_cis: torch.Tensor,
    q_scale: torch.Tensor,
    k_scale: torch.Tensor | None = None,
    epsilon: float = 1e-6,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply per-head RMSNorm followed by interleaved RoPE to query and key tensors.

    Interleaved layout: pair k uses adjacent elements [2k, 2k+1].

    Args:
        q: Query tensor.
        k: Key tensor. Its head count may differ from q for grouped-query attention.
        freqs_cis: Precomputed frequency tensor.
        q_scale: Per-dimension RMSNorm scale for q.
        k_scale: Optional per-dimension RMSNorm scale for k. Defaults to q_scale.
        epsilon: RMSNorm numerical-stability epsilon.

    Returns:
        Tuple of normalized and rotated (query, key) tensors.
    """
    return torch.ops.comfy_kitchen.rms_rope(q, k, freqs_cis, q_scale, k_scale, epsilon)


def rms_rope_(
    q: torch.Tensor, k: torch.Tensor, freqs_cis: torch.Tensor,
    q_scale: torch.Tensor, k_scale: torch.Tensor | None = None,
    epsilon: float = 1e-6,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply RMSNorm and interleaved RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.rms_rope_(q, k, freqs_cis, q_scale, k_scale, epsilon)
    return q, k


def rms_rope1(
    x: torch.Tensor,
    freqs_cis: torch.Tensor,
    scale: torch.Tensor,
    epsilon: float = 1e-6,
) -> torch.Tensor:
    """Apply per-head RMSNorm followed by interleaved RoPE to a single tensor."""
    return torch.ops.comfy_kitchen.rms_rope1(x, freqs_cis, scale, epsilon)


def rms_rope1_(
    x: torch.Tensor, freqs_cis: torch.Tensor, scale: torch.Tensor,
    epsilon: float = 1e-6,
) -> torch.Tensor:
    """Apply RMSNorm and interleaved RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.rms_rope1_(x, freqs_cis, scale, epsilon)
    return x


def rms_rope_split_half(
    q: torch.Tensor,
    k: torch.Tensor,
    freqs_cis: torch.Tensor,
    q_scale: torch.Tensor,
    k_scale: torch.Tensor | None = None,
    epsilon: float = 1e-6,
    rot_dim: int = 0,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply per-head RMSNorm and split-half RoPE to query and key tensors.

    Split-half layout: pair i uses elements [i] and [i + rot_dim//2]. rot_dim
    restricts the rotation to a head-dim prefix (partial rotary; the norm
    always spans the full head_dim); 0 rotates everything.
    """
    return torch.ops.comfy_kitchen.rms_rope_split_half(q, k, freqs_cis, q_scale, k_scale, epsilon, rot_dim)


def rms_rope_split_half_(
    q: torch.Tensor, k: torch.Tensor, freqs_cis: torch.Tensor,
    q_scale: torch.Tensor, k_scale: torch.Tensor | None = None,
    epsilon: float = 1e-6, rot_dim: int = 0,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply RMSNorm and split-half RoPE in place (inference only).

    rot_dim restricts the rotation to a head-dim prefix (partial rotary; the
    norm always spans the full head_dim); 0 rotates everything.
    """
    torch.ops.comfy_kitchen.rms_rope_split_half_(
        q, k, freqs_cis, q_scale, k_scale, epsilon, rot_dim
    )
    return q, k


def rms_rope_split_half1(
    x: torch.Tensor,
    freqs_cis: torch.Tensor,
    scale: torch.Tensor,
    epsilon: float = 1e-6,
) -> torch.Tensor:
    """Apply per-head RMSNorm followed by split-half RoPE to a single tensor.

    Split-half layout: pair k uses elements [k] and [k + head_dim//2].
    """
    return torch.ops.comfy_kitchen.rms_rope_split_half1(x, freqs_cis, scale, epsilon)


def rms_rope_split_half1_(
    x: torch.Tensor, freqs_cis: torch.Tensor, scale: torch.Tensor,
    epsilon: float = 1e-6,
) -> torch.Tensor:
    """Apply RMSNorm and split-half RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.rms_rope_split_half1_(x, freqs_cis, scale, epsilon)
    return x


def apply_rope1(
    x: torch.Tensor,
    freqs_cis: torch.Tensor,
) -> torch.Tensor:
    """Apply Rotary Position Embedding (RoPE) to a single tensor.

    Interleaved layout: pair k uses adjacent elements [2k, 2k+1].

    Args:
        x: Input tensor
        freqs_cis: Precomputed frequency tensor

    Returns:
        Transformed tensor
    """
    return torch.ops.comfy_kitchen.apply_rope1(x, freqs_cis)


def apply_rope1_(x: torch.Tensor, freqs_cis: torch.Tensor) -> torch.Tensor:
    """Apply interleaved RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.apply_rope1_(x, freqs_cis)
    return x


def apply_rope_split_half(
    xq: torch.Tensor,
    xk: torch.Tensor,
    freqs_cis: torch.Tensor,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply Rotary Position Embedding (RoPE) to query and key tensors.

    Split-half layout: pair k uses elements [k] and [k + head_dim//2].
    Matches the formula:
        t_ = t.reshape(*t.shape[:-1], 2, -1).movedim(-2, -1).unsqueeze(-2).to(freqs.dtype)
        t_out = freqs[..., 0] * t_[..., 0] + freqs[..., 1] * t_[..., 1]
        t_out.movedim(-1, -2).reshape(*t.shape).type_as(t)

    Args:
        xq: Query tensor
        xk: Key tensor
        freqs_cis: Precomputed frequency tensor shape (..., head_dim//2, 2, 2)

    Returns:
        Tuple of (transformed_query, transformed_key)
    """
    return torch.ops.comfy_kitchen.apply_rope_split_half(xq, xk, freqs_cis)


def apply_rope_split_half_(
    xq: torch.Tensor, xk: torch.Tensor, freqs_cis: torch.Tensor
) -> tuple[torch.Tensor, torch.Tensor]:
    """Apply split-half RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.apply_rope_split_half_(xq, xk, freqs_cis)
    return xq, xk


def apply_rope_split_half1(
    x: torch.Tensor,
    freqs_cis: torch.Tensor,
) -> torch.Tensor:
    """Apply Rotary Position Embedding (RoPE) to a single tensor.

    Split-half layout: pair k uses elements [k] and [k + head_dim//2].
    Matches the formula:
        t_ = t.reshape(*t.shape[:-1], 2, -1).movedim(-2, -1).unsqueeze(-2).to(freqs.dtype)
        t_out = freqs[..., 0] * t_[..., 0] + freqs[..., 1] * t_[..., 1]
        t_out.movedim(-1, -2).reshape(*t.shape).type_as(t)

    Args:
        x: Input tensor
        freqs_cis: Precomputed frequency tensor shape (..., head_dim//2, 2, 2)

    Returns:
        Transformed tensor
    """
    return torch.ops.comfy_kitchen.apply_rope_split_half1(x, freqs_cis)


def apply_rope_split_half1_(
    x: torch.Tensor, freqs_cis: torch.Tensor
) -> torch.Tensor:
    """Apply split-half RoPE in place (inference only)."""
    torch.ops.comfy_kitchen.apply_rope_split_half1_(x, freqs_cis)
    return x


def quantize_int8_tensorwise(
    x: torch.Tensor,
    scale: torch.Tensor | float | str | None = None,
    stochastic_rounding: int | None = 0,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Quantize tensor to INT8 with single tensorwise scale."""
    kwargs = {"x": x, "scale": scale, "stochastic_rounding": stochastic_rounding}
    impl = registry.get_implementation("quantize_int8_tensorwise", kwargs=kwargs)
    return impl(**kwargs)


def quantize_int8_rowwise(
    x: torch.Tensor,
    stochastic_rounding: int | None = 0,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Quantize tensor to INT8 with per-row scales."""
    kwargs = {"x": x, "stochastic_rounding": stochastic_rounding}
    impl = registry.get_implementation("quantize_int8_rowwise", kwargs=kwargs)
    return impl(**kwargs)


def dequantize_int8_simple(q: torch.Tensor, scale: torch.Tensor) -> torch.Tensor:
    """Dequantize INT8 tensor with scale."""
    return torch.ops.comfy_kitchen.dequantize_int8_simple(q, scale)


def mm_int8(a: torch.Tensor, b: torch.Tensor) -> torch.Tensor:
    """INT8 matrix multiplication: C[M,N] = A[M,K] @ B[K,N]."""
    kwargs = {"a": a, "b": b}
    impl = registry.get_implementation("mm_int8", kwargs=kwargs)
    return impl(**kwargs)


def fp16_linear(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor | None = None,
    residual: torch.Tensor | None = None,
    residual_scale: torch.Tensor | None = None,
) -> torch.Tensor:
    """FP16 linear with optional ``residual + residual_scale * out`` epilogue.

    CUDA uses the numerics of ``torch.backends.cuda.matmul.allow_fp16_accumulation``.
    The current XPU implementation accumulates in FP32.
    """
    if x.device.type == "cuda" and not _fp16_linear_fills_gpu(
        x.shape[:-1].numel(), weight.shape[0], weight.shape[1]
    ):
        # cuBLAS (already fp16-accumulate when the caller opted in) wins outright
        # below these sizes, and the dispatch alone would cost more than the call
        out = torch.nn.functional.linear(x, weight, bias)
        if residual is None:
            return out
        if residual_scale is None:
            raise ValueError("fp16_linear: residual requires residual_scale")
        return torch.addcmul(residual.to(out.dtype), out, residual_scale.to(out.dtype))
    kwargs = {
        "x": x,
        "weight": weight,
        "bias": bias,
        "residual": residual,
        "residual_scale": residual_scale,
    }
    impl = registry.get_implementation("fp16_linear", kwargs=kwargs)
    return impl(**kwargs)


def _fp16_linear_fills_gpu(m: int, n: int, k: int) -> bool:
    """Mirror of the launcher's tile gate (cutlass_gemm_fp16.cu), so small
    launches skip the dispatch entirely."""
    if k > 4096:
        return ((m + 127) // 128) * ((n + 127) // 128) >= 32
    tile_n = 256 if n <= 3072 or n > 8192 else 128
    return ((m + 127) // 128) * ((n + tile_n - 1) // tile_n) >= 96


def int8_linear(
    x: torch.Tensor,
    weight: torch.Tensor,
    weight_scale: torch.Tensor,
    bias: torch.Tensor | None = None,
    out_dtype: torch.dtype | None = None,
    convrot: bool = False,
    convrot_groupsize: int = 256,
    input_act: str | None = None,
    input_act_weight: torch.Tensor | None = None,
    input_act_eps: float = 0.0,
    residual: torch.Tensor | None = None,
    residual_scale: torch.Tensor | None = None,
) -> torch.Tensor:
    """INT8 linear layer dynamically quantized.

    Args:
        x: Input tensor.
        weight: INT8 weight tensor.
        weight_scale: Scalar weight scale.
        bias: Optional bias.
        out_dtype: Output dtype.
        convrot: If True, apply online activation rotation.
        convrot_groupsize: Group size for Hadamard rotation.
        input_act: Optional activation applied to x before quantization
            ("gelu_tanh", "swiglu", "rms_norm", or None). When
            the fused ConvRot quantizer handles the shape it is folded in, so
            an MLP's ``linear(act(proj(x)))`` or a pre-norm block's
            ``linear(rms_norm(x))`` avoids an intermediate where supported.
            XPU RMSNorm currently uses a separate native kernel.
        input_act_weight: K-element norm weight, required for "rms_norm".
        input_act_eps: Norm eps for "rms_norm".
        residual: Optional [..., N] tensor; the result becomes
            ``residual + residual_scale * linear(x)`` (a pre-norm block's
            addcmul), fused into the GEMM epilogue where supported. XPU
            currently applies it with a separate native kernel.
        residual_scale: Per-channel [N] scale for the residual form.

    Returns:
        Result tensor.
    """
    if out_dtype is None:
        out_dtype = torch.bfloat16
    kwargs = {
        "x": x,
        "weight": weight,
        "weight_scale": weight_scale,
        "bias": bias,
        "out_dtype": out_dtype,
        "convrot": convrot,
        "convrot_groupsize": convrot_groupsize,
        "input_act": input_act,
        "input_act_weight": input_act_weight,
        "input_act_eps": input_act_eps,
        "residual": residual,
        "residual_scale": residual_scale,
    }
    impl = registry.get_implementation("int8_linear", kwargs=kwargs)
    return impl(**kwargs)


# =============================================================================
# Backend Configuration
# =============================================================================


def set_backend_priority(priority: list[str]) -> None:
    """Set the priority order for backend selection.

    Args:
        priority: List of backend names in order of preference
                 Example: ["xpu", "triton", "eager"]
    """
    registry.set_priority(priority)


def disable_backend(name: str) -> None:
    """Disable a backend, preventing its use.

    Args:
        name: Backend name to disable ("xpu", "triton", or "eager")
    """
    registry.disable(name)


def enable_backend(name: str) -> None:
    """Re-enable a previously disabled backend.

    Args:
        name: Backend name to enable ("xpu", "triton", or "eager")
    """
    registry.enable(name)


def list_backends() -> dict:
    """Get status information for all backends.

    Returns:
        Dictionary mapping backend names to their status:
        {
            "backend_name": {
                "available": bool,
                "disabled": bool,
                "unavailable_reason": str or None,
                "capabilities": list[str]
            }
        }
    """
    return registry.list_backends()


def use_backend(name: str):
    """Context manager to temporarily use a specific backend.

    Args:
        name: Backend name to use within the context

    Example:
        with comfy_kitchen.use_backend("eager"):
            result = comfy_kitchen.quantize_per_tensor_fp8(x, scale)
    """
    return registry.use_backend(name)
