$date
	Sat Aug 10 13:54:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example_tb $end
$var wire 1 ! Y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var reg 1 ! Y $end
$var reg 1 ( t1 $end
$var reg 1 ) t2 $end
$var reg 1 * t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
0)
1(
0'
0&
1%
0$
0#
1"
1!
$end
#5
0!
1)
1$
0"
#10
1!
0)
0$
1"
#15
0*
1'
#20
