

================================================================
== Vitis HLS Report for 'producer'
================================================================
* Date:           Fri May  3 00:34:57 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.328 ms|  0.328 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      57|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     278|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     278|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_75_p2                      |         +|   0|  0|  24|          17|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_101                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_69_p2                |      icmp|   0|  0|  13|          17|          18|
    |icmp_ln16_fu_85_p2                |      icmp|   0|  0|  12|          15|          15|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  57|          53|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   17|         34|
    |channel1_blk_n           |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|   17|         34|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |conv_i_reg_103           |  256|   0|  256|          0|
    |i_fu_40                  |   17|   0|   17|          0|
    |icmp_ln16_reg_111        |    1|   0|    1|          0|
    |start_once_reg           |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  278|   0|  278|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|      producer|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|      producer|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|      producer|  return value|
|start_full_n     |   in|    1|  ap_ctrl_hs|      producer|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|      producer|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|      producer|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|      producer|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|      producer|  return value|
|start_out        |  out|    1|  ap_ctrl_hs|      producer|  return value|
|start_write      |  out|    1|  ap_ctrl_hs|      producer|  return value|
|channel1_din     |  out|  256|     ap_fifo|      channel1|       pointer|
|channel1_full_n  |   in|    1|     ap_fifo|      channel1|       pointer|
|channel1_write   |  out|    1|     ap_fifo|      channel1|       pointer|
|in_r             |   in|   32|     ap_none|          in_r|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

