module lect_1(
	input wire clk_50Mhz
	);

endmodule;
