/******************************************************************************
 *                                                                            *
 * Copyright 2018 Jan Henrik Weinstock                                        *
 *                                                                            *
 * Licensed under the Apache License, Version 2.0 (the "License");            *
 * you may not use this file except in compliance with the License.           *
 * You may obtain a copy of the License at                                    *
 *                                                                            *
 *     http://www.apache.org/licenses/LICENSE-2.0                             *
 *                                                                            *
 * Unless required by applicable law or agreed to in writing, software        *
 * distributed under the License is distributed on an "AS IS" BASIS,          *
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.   *
 * See the License for the specific language governing permissions and        *
 * limitations under the License.                                             *
 *                                                                            *
 ******************************************************************************/

#include "vcml/register.h"
#include "vcml/peripheral.h"

namespace vcml {

    bool reg_base::needs_sync(tlm_command cmd) const {
        switch (cmd) {
        case TLM_READ_COMMAND:
            return m_rsync;

        case TLM_WRITE_COMMAND:
            return m_wsync;

        case TLM_IGNORE_COMMAND:
        default:
            return false;
        }
    }

    bool reg_base::needs_sync(const tlm_generic_payload& tx) const {
        return needs_sync(tx.get_command());
    }

    reg_base::reg_base(const char* nm, u64 addr, u64 size, peripheral* host):
        sc_object(nm),
        m_range(addr, addr + size - 1),
        m_access(VCML_ACCESS_READ_WRITE),
        m_rsync(false),
        m_wsync(false),
        m_host(host)
    {
        if (m_host == NULL)
            m_host = dynamic_cast<peripheral*>(get_parent_object());

        VCML_ERROR_ON(!m_host, "register '%s' declared outside peripheral", nm);
        m_host->add_register(this);
    }

    reg_base::~reg_base() {
        m_host->remove_register(this);
    }

    unsigned int reg_base::receive(tlm_generic_payload& tx, int flags) {
        VCML_ERROR_ON(!m_range.overlaps(tx), "invalid register access");
        range addr = m_range.intersect(tx);

        if (addr.length() == 0) {
            tx.set_response_status(TLM_ADDRESS_ERROR_RESPONSE);
            return 0;
        }

        if (tx.get_streaming_width() != tx.get_data_length()) {
            tx.set_response_status(TLM_BURST_ERROR_RESPONSE);
            return 0;
        }

        if (tx.get_byte_enable_ptr() || tx.get_byte_enable_length()) {
            tx.set_response_status(TLM_BYTE_ENABLE_ERROR_RESPONSE);
            return 0;
        }

        if (tx.is_read() && !is_readable() && !is_debug(flags)) {
            tx.set_response_status(TLM_COMMAND_ERROR_RESPONSE);
            return 0;
        }

        if (tx.is_write() && !is_writeable() && !is_debug(flags)) {
            tx.set_response_status(TLM_COMMAND_ERROR_RESPONSE);
            return 0;
        }

        unsigned char* ptr = tx.get_data_ptr() + addr.start - tx.get_address();
        if (m_host->get_endian() != host_endian()) // i.e. if big endian
            memswap(ptr, addr.length());

        if (tx.is_read())
            do_read(addr, ptr);
        if (tx.is_write())
            do_write(addr, ptr);

        if (m_host->get_endian() != host_endian()) // i.e. swap back
            memswap(ptr, addr.length());

        tx.set_response_status(TLM_OK_RESPONSE);
        return addr.length();
    }

}
