Warning (10268): Verilog HDL information at CONTROLUNIT.v(53): always construct contains both blocking and non-blocking assignments File: F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v Line: 53
