vhdtdtfi -lib work {C:/Users/Student/Documents/dhb/lab5group4final/src_lab1/src (1)/rtl/uart_top.v} -lang verilog -prj lab5group4final -o uart_top.spl -module uart_top -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 uart_top.spl C:/Users/Student/Documents/dhb/lab5group4final/uart_top.sym 
xst -intstyle ise -ifn "C:/Users/Student/Documents/dhb/lab5group4final/uart_top.xst" -ofn "C:/Users/Student/Documents/dhb/lab5group4final/uart_top.syr" 
