# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_axi_register_slice_0_0/sim/system_axi_register_slice_0_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" \
"../../../../redpitaya.ip_user_files/bd/system/sim/system.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/FractionalMultiplier.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/axi_master.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/delay_simulator.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/ir_filter.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_rx.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_test.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_daisy_tx.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_hk.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid.v" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/classic/red_pitaya_pid_block.v" \

sv xil_defaultlib  --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/axi4_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/axi4_slave.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/gpio_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/red_pitaya_pll.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_ps.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/interface/sys_bus_if.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_interconnect.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/rtl/sys_bus_stub.sv" \
"../../../../redpitaya.srcs/sources_1/imports/redPitayaFpga/prj/v0.94/rtl/red_pitaya_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
