// Seed: 1080542128
module module_0;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_2;
  assign id_3 = -1'b0;
  wire id_4;
  assign id_3 = (id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  bit id_5;
  assign id_3 = -1;
  always begin : LABEL_0
    id_4 = -1;
    id_2 <= id_5;
    `define pp_6 0
  end
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  supply0 id_4;
  assign id_5 = -1;
  assign id_4 = 1;
  parameter id_6 = 1;
  module_0 modCall_1 ();
  wire  id_7;
  uwire id_8 = id_6;
  if ((id_8)) always $display;
  wire id_9;
  assign id_6 = -1 - (id_5);
endmodule
