just a simple counter in verilog (a test project)
