$date
	Tue Sep 23 20:06:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module modn_count_tb $end
$var wire 3 ! count [2:0] $end
$var parameter 32 " N $end
$var parameter 32 # width $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var parameter 32 & N $end
$var parameter 32 ' width $end
$var reg 3 ( count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b101 &
b11 #
b101 "
$end
#0
$dumpvars
b0 (
0%
0$
b0 !
$end
#2
1$
#4
0$
#5
1%
#6
b1 !
b1 (
1$
#8
0$
#10
b10 !
b10 (
1$
#12
0$
#14
b11 !
b11 (
1$
#16
0$
#18
b100 !
b100 (
1$
#20
0$
#22
b0 !
b0 (
1$
#24
0$
#26
b1 !
b1 (
1$
#28
0$
#30
b10 !
b10 (
1$
#32
0$
#34
b11 !
b11 (
1$
#36
0$
#38
b100 !
b100 (
1$
#40
0$
#42
b0 !
b0 (
1$
#44
0$
#45
