/*


 Copyright (c) 2002-2017 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
#ifndef _VTSS_DAYTONA_REG_INIT_GCB_CLIENT_PLL_H
#define _VTSS_DAYTONA_REG_INIT_GCB_CLIENT_PLL_H

// Settings for mode OTU2_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2_SDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2_SDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2_SDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2_DDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2_DDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2_DDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2E_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2E_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2E_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2E_SDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2E_SDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2E_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2E_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2E_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2E_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2E_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2E_DDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2E_DDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2E_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2E_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2E_SDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2E_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2E_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2E_SDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2E_SDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2E_SDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2E_SDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2E_DDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2E_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2E_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2E_DDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2E_DDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2E_DDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2E_DDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU1E_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU1E_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU1E_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU1E_SDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU1E_SDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU1E_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU1E_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU1E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU1E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU1E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU1E_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU1E_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU1E_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU1E_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU1E_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU1E_DDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU1E_DDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU1E_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU1E_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU1E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU1E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU1E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU1E_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU1E_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU1E_SDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU1E_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU1E_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU1E_SDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU1E_SDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU1E_SDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU1E_SDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU1E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU1E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU1E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU1E_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU1E_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU1E_DDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU1E_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU1E_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU1E_DDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU1E_DDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU1E_DDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU1E_DDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU1E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU1E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU1E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU1E_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU1E_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2F_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2F_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2F_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2F_SDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2F_SDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2F_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2F_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2F_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2F_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2F_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2F_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2F_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2F_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2F_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2F_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2F_DDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2F_DDR            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2F_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2F_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2F_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2F_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2F_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2F_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2F_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2F_SDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2F_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2F_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2F_SDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2F_SDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2F_SDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2F_SDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2F_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2F_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2F_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2F_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2F_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2F_DDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2F_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2F_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2F_DDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2F_DDR_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2F_DDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2F_DDR_X4    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2F_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2F_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2F_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2F_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2F_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode TFI5_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_TFI5_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_TFI5_SDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_TFI5_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_TFI5_SDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_TFI5_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_TFI5_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_TFI5_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_TFI5_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_TFI5_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_TFI5_SDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_TFI5_SDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode TFI5_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_TFI5_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_TFI5_DDR              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_TFI5_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_TFI5_DDR             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_TFI5_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_TFI5_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_TFI5_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_TFI5_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_TFI5_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_TFI5_DDR                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_TFI5_DDR               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode TFI5_SDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_TFI5_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_TFI5_SDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_TFI5_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_TFI5_SDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_TFI5_SDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_TFI5_SDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_TFI5_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_TFI5_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_TFI5_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_TFI5_SDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_TFI5_SDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode TFI5_DDR_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_TFI5_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_TFI5_DDR_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_TFI5_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_TFI5_DDR_X4          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_TFI5_DDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_TFI5_DDR_X4     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_TFI5_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_TFI5_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_TFI5_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_TFI5_DDR_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_TFI5_DDR_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode XAUI_10GE_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_XAUI_10GE_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_XAUI_10GE_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_XAUI_10GE_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_XAUI_10GE_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_XAUI_10GE_SDR   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_XAUI_10GE_SDR   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_XAUI_10GE_SDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_XAUI_10GE_SDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_XAUI_10GE_SDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_XAUI_10GE_SDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_XAUI_10GE_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode XAUI_10GE_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_XAUI_10GE_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_XAUI_10GE_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_XAUI_10GE_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_XAUI_10GE_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_XAUI_10GE_DDR   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_XAUI_10GE_DDR   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_XAUI_10GE_DDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_XAUI_10GE_DDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_XAUI_10GE_DDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_XAUI_10GE_DDR           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_XAUI_10GE_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode XAUI_10GFC_SDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_XAUI_10GFC_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_XAUI_10GFC_SDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_XAUI_10GFC_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_XAUI_10GFC_SDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_XAUI_10GFC_SDR  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_XAUI_10GFC_SDR  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_XAUI_10GFC_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_XAUI_10GFC_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_XAUI_10GFC_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_XAUI_10GFC_SDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_XAUI_10GFC_SDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode XAUI_10GFC_DDR

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_XAUI_10GFC_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_XAUI_10GFC_DDR        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_XAUI_10GFC_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_XAUI_10GFC_DDR       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_XAUI_10GFC_DDR  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_XAUI_10GFC_DDR  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_XAUI_10GFC_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_XAUI_10GFC_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_XAUI_10GFC_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_XAUI_10GFC_DDR          VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_XAUI_10GFC_DDR         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode OTU2

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2_X4         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2_X4                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2_X4                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2_X4                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2_X4                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x6)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x6)


// Settings for mode OTU2E

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2E                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2E                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2E                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2E                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2E           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2E           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2E_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2E_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2E_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2E_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2E_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2E_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2E_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x6)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x6)


// Settings for mode OTU1E

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU1E                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU1E                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU1E                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU1E                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU1E           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU1E           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU1E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU1E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU1E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU1E                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU1E                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU1E_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU1E_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU1E_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU1E_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU1E_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU1E_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU1E_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU1E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU1E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU1E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU1E_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU1E_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2F

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2F                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2F                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2F                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2F                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2F           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2F           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2F                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2F                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2F                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2F                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2F                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode OTU2F_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_OTU2F_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_OTU2F_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_OTU2F_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_OTU2F_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_OTU2F_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_OTU2F_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_OTU2F_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_OTU2F_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_OTU2F_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_OTU2F_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_OTU2F_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode SONET

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_SONET                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_SONET                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_SONET                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_SONET                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_SONET           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_SONET           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_SONET                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_SONET                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_SONET                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_SONET                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_SONET                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode SONET_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_SONET_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_SONET_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_SONET_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_SONET_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_SONET_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x6)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_SONET_X4        VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x6)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_SONET_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_SONET_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_SONET_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_SONET_X4                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x6)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_SONET_X4               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x6)


// Settings for mode 10GEWAN

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_10GEWAN               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_10GEWAN               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_10GEWAN              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_10GEWAN              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_10GEWAN         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_10GEWAN         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_10GEWAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_10GEWAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_10GEWAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_10GEWAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_10GEWAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode 10GEWAN_X4

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_10GEWAN_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_10GEWAN_X4            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_10GEWAN_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_10GEWAN_X4           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_10GEWAN_X4      VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_10GEWAN_X4      VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x8)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_10GEWAN_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_10GEWAN_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_10GEWAN_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_10GEWAN_X4              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xc)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_10GEWAN_X4             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xc)


// Settings for mode 10GELAN

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_10GELAN               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_10GELAN               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_10GELAN              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_10GELAN              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_10GELAN         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_10GELAN         VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_10GELAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_10GELAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_10GELAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_10GELAN                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_10GELAN                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode XAUI_10GE

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_XAUI_10GE             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x64)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_XAUI_10GE             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x64)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_XAUI_10GE            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_XAUI_10GE            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_XAUI_10GE       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_XAUI_10GE       VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_XAUI_10GE               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_XAUI_10GE               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_XAUI_10GE               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x13)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_XAUI_10GE               VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x13)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_XAUI_10GE              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xa)


// Settings for mode XAUI_10GFC

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_XAUI_10GFC            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_XAUI_10GFC            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_XAUI_10GFC           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_XAUI_10GFC           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_XAUI_10GFC      VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_XAUI_10GFC      VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_XAUI_10GFC              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_XAUI_10GFC              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_XAUI_10GFC              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x13)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_XAUI_10GFC              VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x13)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_XAUI_10GFC             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0xa)


// Settings for mode 10GFC

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_10GFC                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_10GFC                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x38)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_10GFC                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_10GFC                VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_10GFC           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_10GFC           VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0xa)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_10GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_10GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_10GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_10GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x2)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_10GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x2)


// Settings for mode 8GFC

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_8GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x64)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_8GFC                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x64)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_8GFC                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_8GFC                 VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_8GFC            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_8GFC            VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_8GFC                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_8GFC                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x7)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_8GFC                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x5)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_8GFC                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x5)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x4)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_8GFC                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x4)


// Settings for mode BYP

#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL_BYP                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_CONTROL(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL_BYP                   VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_CONTROL(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_BYPASS(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF_BYP                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_CTL_XAUI_0_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF_BYP                  VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_CTL_XAUI_1_IF_PLL_OUTENDIF(0x1)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE_BYP             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE_BYP             VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_VCO_RANGE(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P_BYP                     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_P(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P_BYP                     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_P(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M_BYP                     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M_BYP                     VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_M(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N3(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N2(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N2(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_0_PLL_VCO_CTL_XAUI_0_IF_PLL_N1(0x0)
#define  VTSS_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1_BYP                    VTSS_F_DEVCPU_GCB_XAUI_IF_PLL_CTL_XAUI_1_PLL_VCO_CTL_XAUI_1_IF_PLL_N1(0x0)




typedef enum {
    BM_GCB_CLIENT_PLL_OTU2_SDR,
    BM_GCB_CLIENT_PLL_OTU2_DDR,
    BM_GCB_CLIENT_PLL_OTU2_SDR_X4,
    BM_GCB_CLIENT_PLL_OTU2_DDR_X4,
    BM_GCB_CLIENT_PLL_OTU2E_SDR,
    BM_GCB_CLIENT_PLL_OTU2E_DDR,
    BM_GCB_CLIENT_PLL_OTU2E_SDR_X4,
    BM_GCB_CLIENT_PLL_OTU2E_DDR_X4,
    BM_GCB_CLIENT_PLL_OTU1E_SDR,
    BM_GCB_CLIENT_PLL_OTU1E_DDR,
    BM_GCB_CLIENT_PLL_OTU1E_SDR_X4,
    BM_GCB_CLIENT_PLL_OTU1E_DDR_X4,
    BM_GCB_CLIENT_PLL_OTU2F_SDR,
    BM_GCB_CLIENT_PLL_OTU2F_DDR,
    BM_GCB_CLIENT_PLL_OTU2F_SDR_X4,
    BM_GCB_CLIENT_PLL_OTU2F_DDR_X4,
    BM_GCB_CLIENT_PLL_TFI5_SDR,
    BM_GCB_CLIENT_PLL_TFI5_DDR,
    BM_GCB_CLIENT_PLL_TFI5_SDR_X4,
    BM_GCB_CLIENT_PLL_TFI5_DDR_X4,
    BM_GCB_CLIENT_PLL_XAUI_10GE_SDR,
    BM_GCB_CLIENT_PLL_XAUI_10GE_DDR,
    BM_GCB_CLIENT_PLL_XAUI_10GFC_SDR,
    BM_GCB_CLIENT_PLL_XAUI_10GFC_DDR,
    BM_GCB_CLIENT_PLL_OTU2,
    BM_GCB_CLIENT_PLL_OTU2_X4,
    BM_GCB_CLIENT_PLL_OTU2E,
    BM_GCB_CLIENT_PLL_OTU2E_X4,
    BM_GCB_CLIENT_PLL_OTU1E,
    BM_GCB_CLIENT_PLL_OTU1E_X4,
    BM_GCB_CLIENT_PLL_OTU2F,
    BM_GCB_CLIENT_PLL_OTU2F_X4,
    BM_GCB_CLIENT_PLL_SONET,
    BM_GCB_CLIENT_PLL_SONET_X4,
    BM_GCB_CLIENT_PLL_10GEWAN,
    BM_GCB_CLIENT_PLL_10GEWAN_X4,
    BM_GCB_CLIENT_PLL_10GELAN,
    BM_GCB_CLIENT_PLL_XAUI_10GE,
    BM_GCB_CLIENT_PLL_XAUI_10GFC,
    BM_GCB_CLIENT_PLL_10GFC,
    BM_GCB_CLIENT_PLL_8GFC,
    BM_GCB_CLIENT_PLL_BYP,
    BM_GCB_CLIENT_PLL_LAST
} block_gcb_client_pll_mode_t;

#endif /* _VTSS_DAYTONA_REG_INIT_GCB_CLIENT_PLL_H */
