<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Aug 16 21:21:59 2025" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo2axis_0" PORT="clk"/>
        <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="axis2fifo_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="din_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo2axis_0" PORT="fifo_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="done_flag_o" SIGIS="undef" SIGNAME="axis2fifo_0_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis2fifo_0" PORT="done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dout_o" RIGHT="0" SIGIS="undef" SIGNAME="axis2fifo_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis2fifo_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo2axis_0" PORT="rst"/>
        <CONNECTION INSTANCE="axis2fifo_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start_flag_i" SIGIS="undef" SIGNAME="External_Ports_start_flag_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo2axis_0" PORT="start"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/axis2fifo_0" HWVERSION="1.0" INSTANCE="axis2fifo_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis2fifo" VLNV="xilinx.com:module_ref:axis2fifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DEPTH" VALUE="10"/>
        <PARAMETER NAME="THRESHOLD" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis2fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="axis2fifo_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="done_flag_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="axis2fifo_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dout_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="last" SIGIS="undef" SIGNAME="bit_reverse_accel_1_m_axis_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="m_axis_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="bit_reverse_accel_1_m_axis_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="m_axis_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2114205346" FULLNAME="/bit_reverse_accel_1" HWVERSION="1.0" INSTANCE="bit_reverse_accel_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bit_reverse_accel" VLNV="xilinx.com:hls:bit_reverse_accel:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_bit_reverse_accel_0_0"/>
        <PARAMETER NAME="II" VALUE="4"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fifo2axis_0_start_accel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo2axis_0" PORT="start_accel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="bit_reverse_accel_1_m_axis_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis2fifo_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="bit_reverse_accel_1_m_axis_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo2axis_0" PORT="s_axis_tlast"/>
            <CONNECTION INSTANCE="axis2fifo_0" PORT="last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_TREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_TVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="fifo2axis_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo2axis_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_TLAST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_TREADY" SIGIS="undef" SIGNAME="bit_reverse_accel_1_s_axis_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo2axis_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_TVALID" SIGIS="undef" SIGNAME="fifo2axis_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo2axis_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fifo2axis_0" HWVERSION="1.0" INSTANCE="fifo2axis_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo2axis" VLNV="xilinx.com:module_ref:fifo2axis:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DEPTH" VALUE="4"/>
        <PARAMETER NAME="THRESHOLD" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_fifo2axis_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="fifo_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="din_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fifo2axis_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="s_axis_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="bit_reverse_accel_1_m_axis_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="m_axis_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tready" SIGIS="undef" SIGNAME="bit_reverse_accel_1_s_axis_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="s_axis_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="fifo2axis_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="s_axis_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="External_Ports_start_flag_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_flag_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="start_accel" SIGIS="undef" SIGNAME="fifo2axis_0_start_accel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bit_reverse_accel_1" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
