// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_2_HH_
#define _max_pool_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_2 : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<10> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<9> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<9> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<9> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<9> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<9> > conv_out_3_V_address0;
    sc_out< sc_logic > conv_out_3_V_ce0;
    sc_in< sc_lv<14> > conv_out_3_V_q0;
    sc_out< sc_lv<9> > conv_out_3_V_address1;
    sc_out< sc_logic > conv_out_3_V_ce1;
    sc_in< sc_lv<14> > conv_out_3_V_q1;
    sc_out< sc_lv<9> > conv_out_4_V_address0;
    sc_out< sc_logic > conv_out_4_V_ce0;
    sc_in< sc_lv<14> > conv_out_4_V_q0;
    sc_out< sc_lv<9> > conv_out_4_V_address1;
    sc_out< sc_logic > conv_out_4_V_ce1;
    sc_in< sc_lv<14> > conv_out_4_V_q1;
    sc_out< sc_lv<8> > max_pool_out_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_V_d0;
    sc_out< sc_lv<8> > max_pool_out_0_V_address1;
    sc_out< sc_logic > max_pool_out_0_V_ce1;
    sc_out< sc_logic > max_pool_out_0_V_we1;
    sc_out< sc_lv<14> > max_pool_out_0_V_d1;
    sc_out< sc_lv<8> > max_pool_out_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_V_d0;
    sc_out< sc_lv<8> > max_pool_out_1_V_address1;
    sc_out< sc_logic > max_pool_out_1_V_ce1;
    sc_out< sc_logic > max_pool_out_1_V_we1;
    sc_out< sc_lv<14> > max_pool_out_1_V_d1;
    sc_out< sc_lv<7> > max_pool_out_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_V_d0;


    // Module declarations
    max_pool_2(sc_module_name name);
    SC_HAS_PROCESS(max_pool_2);

    ~max_pool_2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_374;
    sc_signal< sc_lv<5> > f_0_reg_385;
    sc_signal< sc_lv<3> > r_0_reg_396;
    sc_signal< sc_lv<1> > icmp_ln10_fu_407_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1092;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > add_ln10_fu_413_p2;
    sc_signal< sc_lv<7> > add_ln10_reg_1096;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln29_20_fu_431_p3;
    sc_signal< sc_lv<3> > select_ln29_20_reg_1101;
    sc_signal< sc_lv<5> > select_ln29_21_fu_439_p3;
    sc_signal< sc_lv<5> > select_ln29_21_reg_1108;
    sc_signal< sc_lv<8> > tmp_fu_463_p3;
    sc_signal< sc_lv<8> > tmp_reg_1116;
    sc_signal< sc_lv<11> > add_ln1494_fu_532_p2;
    sc_signal< sc_lv<11> > add_ln1494_reg_1126;
    sc_signal< sc_lv<64> > zext_ln1494_3_fu_584_p1;
    sc_signal< sc_lv<64> > zext_ln1494_3_reg_1136;
    sc_signal< sc_lv<11> > add_ln1494_4_fu_643_p2;
    sc_signal< sc_lv<11> > add_ln1494_4_reg_1172;
    sc_signal< sc_lv<64> > zext_ln1494_5_fu_665_p1;
    sc_signal< sc_lv<64> > zext_ln1494_5_reg_1177;
    sc_signal< sc_lv<10> > add_ln1494_5_fu_685_p2;
    sc_signal< sc_lv<10> > add_ln1494_5_reg_1183;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<14> > select_ln29_2_fu_748_p3;
    sc_signal< sc_lv<14> > select_ln29_2_reg_1248;
    sc_signal< sc_lv<14> > select_ln29_6_fu_798_p3;
    sc_signal< sc_lv<14> > select_ln29_6_reg_1254;
    sc_signal< sc_lv<13> > select_ln29_8_fu_816_p3;
    sc_signal< sc_lv<13> > select_ln29_8_reg_1260;
    sc_signal< sc_lv<14> > conv_out_4_V_load_1_reg_1265;
    sc_signal< sc_lv<13> > select_ln29_12_fu_834_p3;
    sc_signal< sc_lv<13> > select_ln29_12_reg_1271;
    sc_signal< sc_lv<13> > select_ln29_16_fu_852_p3;
    sc_signal< sc_lv<13> > select_ln29_16_reg_1276;
    sc_signal< sc_lv<3> > r_fu_860_p2;
    sc_signal< sc_lv<3> > r_reg_1281;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_378_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_phi_fu_389_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_r_0_phi_fu_400_p4;
    sc_signal< sc_lv<64> > sext_ln1494_fu_521_p1;
    sc_signal< sc_lv<64> > zext_ln1494_2_fu_556_p1;
    sc_signal< sc_lv<64> > sext_ln1494_2_fu_632_p1;
    sc_signal< sc_lv<64> > sext_ln1494_1_fu_691_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > sext_ln1494_3_fu_731_p1;
    sc_signal< sc_lv<64> > zext_ln1494_7_fu_735_p1;
    sc_signal< sc_lv<64> > zext_ln203_fu_877_p1;
    sc_signal< sc_lv<64> > zext_ln203_1_fu_902_p1;
    sc_signal< sc_lv<64> > zext_ln203_3_fu_925_p1;
    sc_signal< sc_lv<1> > icmp_ln13_fu_425_p2;
    sc_signal< sc_lv<5> > f_fu_419_p2;
    sc_signal< sc_lv<10> > tmp_5_fu_471_p3;
    sc_signal< sc_lv<11> > zext_ln1494_fu_479_p1;
    sc_signal< sc_lv<11> > zext_ln1494_1_fu_483_p1;
    sc_signal< sc_lv<11> > sub_ln1494_fu_487_p2;
    sc_signal< sc_lv<5> > trunc_ln1494_fu_493_p1;
    sc_signal< sc_lv<6> > tmp_3_fu_503_p4;
    sc_signal< sc_lv<5> > or_ln1494_fu_497_p2;
    sc_signal< sc_lv<11> > tmp_6_fu_513_p3;
    sc_signal< sc_lv<11> > zext_ln14_1_fu_451_p1;
    sc_signal< sc_lv<11> > or_ln1494_1_fu_526_p2;
    sc_signal< sc_lv<9> > tmp_7_fu_546_p4;
    sc_signal< sc_lv<9> > tmp_s_fu_538_p3;
    sc_signal< sc_lv<9> > or_ln1494_2_fu_564_p2;
    sc_signal< sc_lv<10> > zext_ln14_fu_447_p1;
    sc_signal< sc_lv<10> > tmp_12_cast_fu_570_p3;
    sc_signal< sc_lv<10> > add_ln1494_1_fu_578_p2;
    sc_signal< sc_lv<4> > shl_ln_fu_455_p3;
    sc_signal< sc_lv<4> > or_ln26_fu_590_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_596_p3;
    sc_signal< sc_lv<8> > tmp_9_fu_608_p3;
    sc_signal< sc_lv<11> > zext_ln1494_4_fu_604_p1;
    sc_signal< sc_lv<11> > zext_ln1494_6_fu_616_p1;
    sc_signal< sc_lv<11> > sub_ln1494_1_fu_620_p2;
    sc_signal< sc_lv<11> > add_ln1494_2_fu_626_p2;
    sc_signal< sc_lv<11> > add_ln1494_3_fu_637_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_657_p3;
    sc_signal< sc_lv<9> > tmp_10_fu_649_p3;
    sc_signal< sc_lv<9> > or_ln1494_3_fu_671_p2;
    sc_signal< sc_lv<10> > tmp_17_cast_fu_677_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_699_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_1_fu_695_p1;
    sc_signal< sc_lv<13> > select_ln29_fu_705_p3;
    sc_signal< sc_lv<14> > zext_ln29_fu_713_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_717_p2;
    sc_signal< sc_lv<14> > select_ln29_1_fu_723_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_742_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_760_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_2_fu_756_p1;
    sc_signal< sc_lv<13> > select_ln29_4_fu_766_p3;
    sc_signal< sc_lv<14> > zext_ln29_1_fu_774_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_778_p2;
    sc_signal< sc_lv<14> > select_ln29_5_fu_784_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_792_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_810_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_3_fu_806_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_828_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_4_fu_824_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_846_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_5_fu_842_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_871_p3;
    sc_signal< sc_lv<8> > or_ln203_fu_883_p2;
    sc_signal< sc_lv<9> > zext_ln14_3_fu_868_p1;
    sc_signal< sc_lv<9> > tmp_3_cast_fu_888_p3;
    sc_signal< sc_lv<9> > add_ln203_fu_896_p2;
    sc_signal< sc_lv<7> > tmp_4_fu_908_p3;
    sc_signal< sc_lv<8> > zext_ln14_2_fu_865_p1;
    sc_signal< sc_lv<8> > zext_ln203_2_fu_915_p1;
    sc_signal< sc_lv<8> > add_ln203_1_fu_919_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_930_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_943_p2;
    sc_signal< sc_lv<14> > zext_ln29_2_fu_956_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_959_p2;
    sc_signal< sc_lv<14> > select_ln29_9_fu_965_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_973_p2;
    sc_signal< sc_lv<14> > select_ln29_10_fu_978_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_985_p2;
    sc_signal< sc_lv<14> > zext_ln29_3_fu_1000_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_1003_p2;
    sc_signal< sc_lv<14> > select_ln29_13_fu_1009_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_1017_p2;
    sc_signal< sc_lv<14> > select_ln29_14_fu_1023_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_1031_p2;
    sc_signal< sc_lv<14> > zext_ln29_4_fu_1046_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_1049_p2;
    sc_signal< sc_lv<14> > select_ln29_17_fu_1055_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_1063_p2;
    sc_signal< sc_lv<14> > select_ln29_18_fu_1069_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_1077_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_10;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_10;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_413_p2();
    void thread_add_ln1494_1_fu_578_p2();
    void thread_add_ln1494_2_fu_626_p2();
    void thread_add_ln1494_3_fu_637_p2();
    void thread_add_ln1494_4_fu_643_p2();
    void thread_add_ln1494_5_fu_685_p2();
    void thread_add_ln1494_fu_532_p2();
    void thread_add_ln203_1_fu_919_p2();
    void thread_add_ln203_fu_896_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_389_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_378_p4();
    void thread_ap_phi_mux_r_0_phi_fu_400_p4();
    void thread_ap_ready();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_conv_out_3_V_address0();
    void thread_conv_out_3_V_address1();
    void thread_conv_out_3_V_ce0();
    void thread_conv_out_3_V_ce1();
    void thread_conv_out_4_V_address0();
    void thread_conv_out_4_V_address1();
    void thread_conv_out_4_V_ce0();
    void thread_conv_out_4_V_ce1();
    void thread_f_fu_419_p2();
    void thread_icmp_ln10_fu_407_p2();
    void thread_icmp_ln13_fu_425_p2();
    void thread_icmp_ln1494_10_fu_973_p2();
    void thread_icmp_ln1494_11_fu_985_p2();
    void thread_icmp_ln1494_12_fu_828_p2();
    void thread_icmp_ln1494_13_fu_1003_p2();
    void thread_icmp_ln1494_14_fu_1017_p2();
    void thread_icmp_ln1494_15_fu_1031_p2();
    void thread_icmp_ln1494_16_fu_846_p2();
    void thread_icmp_ln1494_17_fu_1049_p2();
    void thread_icmp_ln1494_18_fu_1063_p2();
    void thread_icmp_ln1494_19_fu_1077_p2();
    void thread_icmp_ln1494_1_fu_717_p2();
    void thread_icmp_ln1494_2_fu_742_p2();
    void thread_icmp_ln1494_3_fu_930_p2();
    void thread_icmp_ln1494_4_fu_760_p2();
    void thread_icmp_ln1494_5_fu_778_p2();
    void thread_icmp_ln1494_6_fu_792_p2();
    void thread_icmp_ln1494_7_fu_943_p2();
    void thread_icmp_ln1494_8_fu_810_p2();
    void thread_icmp_ln1494_9_fu_959_p2();
    void thread_icmp_ln1494_fu_699_p2();
    void thread_max_pool_out_0_V_address0();
    void thread_max_pool_out_0_V_address1();
    void thread_max_pool_out_0_V_ce0();
    void thread_max_pool_out_0_V_ce1();
    void thread_max_pool_out_0_V_d0();
    void thread_max_pool_out_0_V_d1();
    void thread_max_pool_out_0_V_we0();
    void thread_max_pool_out_0_V_we1();
    void thread_max_pool_out_1_V_address0();
    void thread_max_pool_out_1_V_address1();
    void thread_max_pool_out_1_V_ce0();
    void thread_max_pool_out_1_V_ce1();
    void thread_max_pool_out_1_V_d0();
    void thread_max_pool_out_1_V_d1();
    void thread_max_pool_out_1_V_we0();
    void thread_max_pool_out_1_V_we1();
    void thread_max_pool_out_2_0_V_address0();
    void thread_max_pool_out_2_0_V_ce0();
    void thread_max_pool_out_2_0_V_d0();
    void thread_max_pool_out_2_0_V_we0();
    void thread_or_ln1494_1_fu_526_p2();
    void thread_or_ln1494_2_fu_564_p2();
    void thread_or_ln1494_3_fu_671_p2();
    void thread_or_ln1494_fu_497_p2();
    void thread_or_ln203_fu_883_p2();
    void thread_or_ln26_fu_590_p2();
    void thread_r_fu_860_p2();
    void thread_select_ln29_10_fu_978_p3();
    void thread_select_ln29_12_fu_834_p3();
    void thread_select_ln29_13_fu_1009_p3();
    void thread_select_ln29_14_fu_1023_p3();
    void thread_select_ln29_16_fu_852_p3();
    void thread_select_ln29_17_fu_1055_p3();
    void thread_select_ln29_18_fu_1069_p3();
    void thread_select_ln29_1_fu_723_p3();
    void thread_select_ln29_20_fu_431_p3();
    void thread_select_ln29_21_fu_439_p3();
    void thread_select_ln29_2_fu_748_p3();
    void thread_select_ln29_4_fu_766_p3();
    void thread_select_ln29_5_fu_784_p3();
    void thread_select_ln29_6_fu_798_p3();
    void thread_select_ln29_8_fu_816_p3();
    void thread_select_ln29_9_fu_965_p3();
    void thread_select_ln29_fu_705_p3();
    void thread_sext_ln1494_1_fu_691_p1();
    void thread_sext_ln1494_2_fu_632_p1();
    void thread_sext_ln1494_3_fu_731_p1();
    void thread_sext_ln1494_fu_521_p1();
    void thread_shl_ln_fu_455_p3();
    void thread_sub_ln1494_1_fu_620_p2();
    void thread_sub_ln1494_fu_487_p2();
    void thread_tmp_10_fu_649_p3();
    void thread_tmp_11_fu_657_p3();
    void thread_tmp_12_cast_fu_570_p3();
    void thread_tmp_17_cast_fu_677_p3();
    void thread_tmp_2_fu_871_p3();
    void thread_tmp_3_cast_fu_888_p3();
    void thread_tmp_3_fu_503_p4();
    void thread_tmp_4_fu_908_p3();
    void thread_tmp_5_fu_471_p3();
    void thread_tmp_6_fu_513_p3();
    void thread_tmp_7_fu_546_p4();
    void thread_tmp_8_fu_596_p3();
    void thread_tmp_9_fu_608_p3();
    void thread_tmp_fu_463_p3();
    void thread_tmp_s_fu_538_p3();
    void thread_trunc_ln1494_1_fu_695_p1();
    void thread_trunc_ln1494_2_fu_756_p1();
    void thread_trunc_ln1494_3_fu_806_p1();
    void thread_trunc_ln1494_4_fu_824_p1();
    void thread_trunc_ln1494_5_fu_842_p1();
    void thread_trunc_ln1494_fu_493_p1();
    void thread_zext_ln1494_1_fu_483_p1();
    void thread_zext_ln1494_2_fu_556_p1();
    void thread_zext_ln1494_3_fu_584_p1();
    void thread_zext_ln1494_4_fu_604_p1();
    void thread_zext_ln1494_5_fu_665_p1();
    void thread_zext_ln1494_6_fu_616_p1();
    void thread_zext_ln1494_7_fu_735_p1();
    void thread_zext_ln1494_fu_479_p1();
    void thread_zext_ln14_1_fu_451_p1();
    void thread_zext_ln14_2_fu_865_p1();
    void thread_zext_ln14_3_fu_868_p1();
    void thread_zext_ln14_fu_447_p1();
    void thread_zext_ln203_1_fu_902_p1();
    void thread_zext_ln203_2_fu_915_p1();
    void thread_zext_ln203_3_fu_925_p1();
    void thread_zext_ln203_fu_877_p1();
    void thread_zext_ln29_1_fu_774_p1();
    void thread_zext_ln29_2_fu_956_p1();
    void thread_zext_ln29_3_fu_1000_p1();
    void thread_zext_ln29_4_fu_1046_p1();
    void thread_zext_ln29_fu_713_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
