# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/aditya/tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplexer16bit4to1
# -- Compiling architecture mux4to1_select of Multiplexer16bit4to1
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplexer3bit4to1
# -- Compiling architecture mux4to1_select of Multiplexer3bit4to1
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplexer16bit2to1
# -- Compiling architecture mux2to1_select of Multiplexer16bit2to1
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture behaviour of RAM
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BitShifter
# -- Compiling architecture shift of BitShifter
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Demultiplexer1to8
# -- Compiling architecture selection of Demultiplexer1to8
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtender9Bit
# -- Compiling architecture extend6Bits of SignExtender9Bit
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtender6Bit
# -- Compiling architecture extend9Bits of SignExtender6Bit
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register2Byte
# -- Compiling architecture behaviour of Register2Byte
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behavioural of ALU
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlagRegister
# -- Compiling architecture behaviour of FlagRegister
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ZeroAppender
# -- Compiling architecture append of ZeroAppender
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture behavioural of Datapath
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/aditya/Projects/iitb/ee309/project-1/main/backup/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:55:43 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work /home/aditya/Projects/iitb/ee309/project-1/main/backup/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 10:55:43 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 10:55:43 on Apr 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.datapath(behavioural)
# Loading work.multiplexer16bit2to1(mux2to1_select)
# Loading work.alu(behavioural)
# Loading work.flagregister(behaviour)
# Loading work.ram(behaviour)
# Loading work.register2byte(behaviour)
# Loading work.multiplexer16bit4to1(mux4to1_select)
# Loading work.multiplexer3bit4to1(mux4to1_select)
# Loading work.registerbank(behaviour)
# Loading work.demultiplexer1to8(selection)
# Loading work.signextender6bit(extend9bits)
# Loading work.signextender9bit(extend6bits)
# Loading work.zeroappender(append)
# Loading work.bitshifter(shift)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: startup
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 44 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 88 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s0
#    Time: 88 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 88 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 88 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s1
#    Time: 176 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 176 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 176 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s1
#    Time: 176 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 176 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 176 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 220 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 264 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s2
#    Time: 264 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 264 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s2
#    Time: 264 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 264 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 308 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 352 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s9
#    Time: 352 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s9
#    Time: 352 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 440 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 440 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 440 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 440 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 440 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 528 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 528 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 528 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 528 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 616 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 616 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s2
#    Time: 616 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 616 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 660 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 704 ns  Iteration: 1  Instance: /testbench/dut_instance/add_instance/ram_unit
# ** Note: s9
#    Time: 704 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s9
#    Time: 704 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 792 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 792 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 792 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 792 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 880 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 880 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 880 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 880 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 968 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 968 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 968 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s3
#    Time: 1056 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s3
#    Time: 1056 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1144 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1144 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1144 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1144 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1144 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s5
#    Time: 1232 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s5
#    Time: 1232 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s5
#    Time: 1232 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 1320 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 1320 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 1320 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1408 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1408 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1408 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1408 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 1496 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 1496 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 1496 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 1584 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 1584 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1672 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1672 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1672 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 1672 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 1760 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 1760 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 1760 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 1848 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 1848 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 1848 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1936 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1936 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1936 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 1936 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 2024 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 2024 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 2024 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 2112 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 2112 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2200 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2200 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2200 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2200 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 2288 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 2288 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 2288 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 2376 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 2376 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 2376 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2464 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2464 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2464 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2464 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 2552 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 2552 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 2552 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 2640 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 2640 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2728 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2728 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2728 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 2728 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 2816 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 2816 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 2816 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 2904 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 2904 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 2904 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2992 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2992 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2992 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 2992 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 3080 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 3080 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 3080 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 3168 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 3168 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3256 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3256 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3256 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3256 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 3344 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 3344 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 3344 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 3432 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 3432 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 3432 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 3520 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 3520 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 3520 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 3520 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 3608 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 3608 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 3608 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 3696 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 3696 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3784 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3784 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3784 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 3784 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 3872 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 3872 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 3872 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 3960 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 3960 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 3960 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4048 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4048 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4048 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4048 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 4136 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 4136 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s2
#    Time: 4136 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 4224 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s7
#    Time: 4224 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 4312 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 4312 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 4312 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s4
#    Time: 4312 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 4400 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 4400 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s8
#    Time: 4400 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 4488 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 4488 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: s0
#    Time: 4488 ns  Iteration: 7  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4576 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4576 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4576 ns  Iteration: 4  Instance: /testbench/dut_instance/add_instance
# ** Note: s1
#    Time: 4576 ns  Iteration: 5  Instance: /testbench/dut_instance/add_instance
# ** Note: SUCCESS, all tests passed.
#    Time: 4620 ns  Iteration: 0  Instance: /testbench
# End time: 10:58:33 on Apr 29,2022, Elapsed time: 0:02:50
# Errors: 0, Warnings: 15
