# Reading C:/modeltech64_10.0c/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.0c Jul 21 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do encoder_meas_run_msim_rtl_verilog.do 
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/altera/11.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/11.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/11.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/11.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/11.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_cell
# -- Compiling module generic_mlab_cell
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	generic_mlab_cell
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# vmap maxii_ver ./verilog_libs/maxii_ver
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -vlog01compat -work maxii_ver {c:/altera/11.0/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Administrator@4FPXNMTVNORKU2W.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/encoder_meas_20160707 {C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module encoder_meas
# 
# Top level modules:
# 	encoder_meas
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/encoder_meas_20160707 {C:/Users/Administrator/Desktop/encoder_meas_20160707/channel_sel.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module channel_sel
# 
# Top level modules:
# 	channel_sel
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/encoder_meas_20160707 {C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module sample
# 
# Top level modules:
# 	sample
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/encoder_meas_20160707 {C:/Users/Administrator/Desktop/encoder_meas_20160707/mcu_rd.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module mcu_rd
# 
# Top level modules:
# 	mcu_rd
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/encoder_meas_20160707/simulation/modelsim {C:/Users/Administrator/Desktop/encoder_meas_20160707/simulation/modelsim/encoder_meas.vt}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module encoder_meas_vlg_tst
# 
# Top level modules:
# 	encoder_meas_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc" encoder_meas_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps encoder_meas_vlg_tst 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 1
#           Attempting to use alternate WLF file "./wlfty72txn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty72txn
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "sample".
# Loading work.encoder_meas_vlg_tst(fast)
# Loading work.encoder_meas(fast)
# Loading work.channel_sel(fast)
# Loading work.sample(fast)
# Loading work.mcu_rd(fast)
# ** Warning: (vsim-3015) C:/Users/Administrator/Desktop/encoder_meas_20160707/simulation/modelsim/encoder_meas.vt(72): [PCDPC] - Port size (3 or 3) does not match connection size (2) for port 'mcu_data_sel'. The port definition is at: C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v(1).
#         Region: /encoder_meas_vlg_tst/i1
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break in Module encoder_meas_vlg_tst at C:/Users/Administrator/Desktop/encoder_meas_20160707/simulation/modelsim/encoder_meas.vt line 207
# Simulation Breakpoint: Break in Module encoder_meas_vlg_tst at C:/Users/Administrator/Desktop/encoder_meas_20160707/simulation/modelsim/encoder_meas.vt line 207
# MACRO ./encoder_meas_run_msim_rtl_verilog.do PAUSED at line 49
