Analysis & Synthesis report for pipe_arch
Thu Aug 19 23:44:42 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |pipe_arch|ex_ma_alu_op
  9. State Machine - |pipe_arch|rg_ex_alu_op
 10. State Machine - |pipe_arch|id_rg_alu_op
 11. State Machine - |pipe_arch|if_id_alu_op
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Aug 19 23:44:42 2021       ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; pipe_arch                                   ;
; Top-level Entity Name       ; pipe_arch                                   ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 1                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF324C5      ;                    ;
; Top-level entity name                                            ; pipe_arch          ; pipe_arch          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                  ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+
; pipe_arch.v                      ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 1     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |pipe_arch                 ; 0 (0)       ; 0            ; 0          ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pipe_arch          ; pipe_arch   ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipe_arch|ex_ma_alu_op                                                                                                                                                                                                         ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; ex_ma_alu_op.111000 ; ex_ma_alu_op.110000 ; ex_ma_alu_op.100000 ; ex_ma_alu_op.001010 ; ex_ma_alu_op.001001 ; ex_ma_alu_op.001000 ; ex_ma_alu_op.000010 ; ex_ma_alu_op.000001 ; ex_ma_alu_op.000000 ; ex_ma_alu_op.111111 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; ex_ma_alu_op.000000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; ex_ma_alu_op.000001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ; 0                   ;
; ex_ma_alu_op.000010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.001000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.001001 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.001010 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.100000 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.110000 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.111000 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; ex_ma_alu_op.111111 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipe_arch|rg_ex_alu_op                                                                                                                                                                                                         ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; rg_ex_alu_op.111000 ; rg_ex_alu_op.110000 ; rg_ex_alu_op.100000 ; rg_ex_alu_op.001010 ; rg_ex_alu_op.001001 ; rg_ex_alu_op.001000 ; rg_ex_alu_op.000010 ; rg_ex_alu_op.000001 ; rg_ex_alu_op.000000 ; rg_ex_alu_op.111111 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; rg_ex_alu_op.000000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; rg_ex_alu_op.000001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ; 0                   ;
; rg_ex_alu_op.000010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.001000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.001001 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.001010 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.100000 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.110000 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.111000 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; rg_ex_alu_op.111111 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipe_arch|id_rg_alu_op                                                                                                                                                                                                         ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; id_rg_alu_op.111000 ; id_rg_alu_op.110000 ; id_rg_alu_op.100000 ; id_rg_alu_op.001010 ; id_rg_alu_op.001001 ; id_rg_alu_op.001000 ; id_rg_alu_op.000010 ; id_rg_alu_op.000001 ; id_rg_alu_op.000000 ; id_rg_alu_op.111111 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; id_rg_alu_op.000000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; id_rg_alu_op.000001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ; 0                   ;
; id_rg_alu_op.000010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.001000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.001001 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.001010 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.100000 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.110000 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.111000 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; id_rg_alu_op.111111 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipe_arch|if_id_alu_op                                                                                                                                                                                                         ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; if_id_alu_op.000000 ; if_id_alu_op.110000 ; if_id_alu_op.100000 ; if_id_alu_op.001010 ; if_id_alu_op.001001 ; if_id_alu_op.001000 ; if_id_alu_op.000010 ; if_id_alu_op.000001 ; if_id_alu_op.111000 ; if_id_alu_op.111111 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; if_id_alu_op.111000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; if_id_alu_op.000001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ; 0                   ;
; if_id_alu_op.000010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.001000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.001001 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.001010 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.100000 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.110000 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.000000 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ;
; if_id_alu_op.111111 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; if_inst[0,1,12..15]                    ; Stuck at GND due to stuck port data_in ;
; ex_ma_alu_op.000000                    ; Lost fanout                            ;
; rg_ex_alu_op.000000                    ; Lost fanout                            ;
; id_rg_alu_op.000000                    ; Lost fanout                            ;
; if_id_alu_op.000000                    ; Lost fanout                            ;
; ex_ma_alu_op.000001                    ; Lost fanout                            ;
; ex_ma_alu_op.000010                    ; Lost fanout                            ;
; ex_ma_alu_op.001000                    ; Lost fanout                            ;
; ex_ma_alu_op.001001                    ; Lost fanout                            ;
; ex_ma_alu_op.001010                    ; Lost fanout                            ;
; ex_ma_alu_op.100000                    ; Lost fanout                            ;
; ex_ma_alu_op.110000                    ; Lost fanout                            ;
; ex_ma_alu_op.111000                    ; Lost fanout                            ;
; ex_ma_alu_op.111111                    ; Lost fanout                            ;
; if_id_alu_op.000001                    ; Lost fanout                            ;
; if_id_alu_op.000010                    ; Lost fanout                            ;
; if_id_alu_op.001000                    ; Lost fanout                            ;
; if_id_alu_op.001001                    ; Lost fanout                            ;
; if_id_alu_op.001010                    ; Lost fanout                            ;
; if_id_alu_op.100000                    ; Lost fanout                            ;
; if_id_alu_op.110000                    ; Lost fanout                            ;
; if_id_alu_op.111111                    ; Lost fanout                            ;
; ex_ma_alu_op~2                         ; Lost fanout                            ;
; rg_ex_alu_op.000001                    ; Lost fanout                            ;
; ex_ma_alu_op~3                         ; Lost fanout                            ;
; rg_ex_alu_op.000010                    ; Lost fanout                            ;
; ex_ma_alu_op~5                         ; Lost fanout                            ;
; rg_ex_alu_op.001000                    ; Lost fanout                            ;
; rg_ex_alu_op.001001                    ; Lost fanout                            ;
; rg_ex_alu_op.001010                    ; Lost fanout                            ;
; ex_ma_alu_op~6                         ; Lost fanout                            ;
; ex_ma_alu_op~7                         ; Lost fanout                            ;
; rg_ex_alu_op.100000                    ; Lost fanout                            ;
; rg_ex_alu_op.110000                    ; Lost fanout                            ;
; rg_ex_alu_op.111000                    ; Lost fanout                            ;
; rg_ex_alu_op.111111                    ; Lost fanout                            ;
; rg_ex_alu_op~2                         ; Lost fanout                            ;
; id_rg_alu_op.000001                    ; Lost fanout                            ;
; rg_ex_alu_op~3                         ; Lost fanout                            ;
; id_rg_alu_op.000010                    ; Lost fanout                            ;
; rg_ex_alu_op~5                         ; Lost fanout                            ;
; id_rg_alu_op.001000                    ; Lost fanout                            ;
; id_rg_alu_op.001001                    ; Lost fanout                            ;
; id_rg_alu_op.001010                    ; Lost fanout                            ;
; rg_ex_alu_op~6                         ; Lost fanout                            ;
; rg_ex_alu_op~7                         ; Lost fanout                            ;
; id_rg_alu_op.100000                    ; Lost fanout                            ;
; id_rg_alu_op.110000                    ; Lost fanout                            ;
; id_rg_alu_op.111000                    ; Lost fanout                            ;
; id_rg_alu_op.111111                    ; Lost fanout                            ;
; id_rg_alu_op~2                         ; Lost fanout                            ;
; id_rg_alu_op~3                         ; Lost fanout                            ;
; id_rg_alu_op~5                         ; Lost fanout                            ;
; id_rg_alu_op~6                         ; Lost fanout                            ;
; id_rg_alu_op~7                         ; Lost fanout                            ;
; if_id_alu_op.111000                    ; Lost fanout                            ;
; if_id_alu_op~12                        ; Lost fanout                            ;
; if_id_alu_op~13                        ; Lost fanout                            ;
; if_id_alu_op~15                        ; Lost fanout                            ;
; if_id_alu_op~16                        ; Lost fanout                            ;
; if_id_alu_op~17                        ; Lost fanout                            ;
; Total Number of Removed Registers = 66 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+---------------------+--------------------+---------------------------------------------------------------+
; Register name       ; Reason for Removal ; Registers Removed due to This Register                        ;
+---------------------+--------------------+---------------------------------------------------------------+
; ex_ma_alu_op.000000 ; Lost Fanouts       ; rg_ex_alu_op.000000, id_rg_alu_op.000000, if_id_alu_op.000000 ;
; ex_ma_alu_op.111000 ; Lost Fanouts       ; rg_ex_alu_op.111000, id_rg_alu_op.111000, if_id_alu_op.111000 ;
; ex_ma_alu_op.000001 ; Lost Fanouts       ; rg_ex_alu_op.000001, id_rg_alu_op.000001                      ;
; ex_ma_alu_op.000010 ; Lost Fanouts       ; rg_ex_alu_op.000010, id_rg_alu_op.000010                      ;
; ex_ma_alu_op.001000 ; Lost Fanouts       ; rg_ex_alu_op.001000, id_rg_alu_op.001000                      ;
; ex_ma_alu_op.001001 ; Lost Fanouts       ; rg_ex_alu_op.001001, id_rg_alu_op.001001                      ;
; ex_ma_alu_op.001010 ; Lost Fanouts       ; rg_ex_alu_op.001010, id_rg_alu_op.001010                      ;
; ex_ma_alu_op.100000 ; Lost Fanouts       ; rg_ex_alu_op.100000, id_rg_alu_op.100000                      ;
; ex_ma_alu_op.110000 ; Lost Fanouts       ; rg_ex_alu_op.110000, id_rg_alu_op.110000                      ;
; ex_ma_alu_op.111111 ; Lost Fanouts       ; rg_ex_alu_op.111111, id_rg_alu_op.111111                      ;
+---------------------+--------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 19 23:44:29 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_arch -c pipe_arch
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pipe_arch.v
    Info (12023): Found entity 1: pipe_arch File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1
Info (12127): Elaborating entity "pipe_arch" for the top level hierarchy
Warning (10855): Verilog HDL warning at pipe_arch.v(17): initial value for variable im should be constant File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 17
Info (10264): Verilog HDL Case Statement information at pipe_arch.v(1099): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1099
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1221): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1221
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1223): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1223
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1225): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1225
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1227): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1227
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1229): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1229
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1231): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1231
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1233): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1233
Warning (10027): Verilog HDL or VHDL warning at the pipe_arch.v(1235): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1235
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1721): variable "ex_ma_data_out0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1721
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1723): variable "ex_ma_data_out1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1723
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1725): variable "ex_ma_data_out2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1725
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1727): variable "ex_ma_data_out3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1727
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1729): variable "ex_ma_data_out4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1729
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1731): variable "ex_ma_data_out5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1731
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1733): variable "ex_ma_data_out6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1733
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1735): variable "ex_ma_data_out7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1735
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1737): variable "ex_ma_data_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1737
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1739): variable "ex_ma_lm" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1739
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1741): variable "ex_ma_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1741
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1743): variable "ex_ma_pc1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1743
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1745): variable "ex_ma_se_8_0a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1745
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1747): variable "ex_ma_11_9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1747
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1749): variable "ex_ma_g" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1749
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1751): variable "ex_ma_h" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1751
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1753): variable "ex_ma_rw" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1753
Warning (10235): Verilog HDL Always Construct warning at pipe_arch.v(1755): variable "ex_ma_pcj" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1755
Warning (10240): Verilog HDL Always Construct warning at pipe_arch.v(1717): inferring latch(es) for variable "ma_wb_mux1", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1717
Warning (10240): Verilog HDL Always Construct warning at pipe_arch.v(1717): inferring latch(es) for variable "ma_wb_mux2", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1717
Warning (10240): Verilog HDL Always Construct warning at pipe_arch.v(1717): inferring latch(es) for variable "ma_wb_data", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1717
Warning (10030): Net "im" at pipe_arch.v(5) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 5
Info (17049): 60 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 3
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/PD_Project/output_files/pipe_arch.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4706 megabytes
    Info: Processing ended: Thu Aug 19 23:44:42 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/PD_Project/output_files/pipe_arch.map.smsg.


