{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603812536861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603812536862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 22:28:56 2020 " "Processing started: Tue Oct 27 22:28:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603812536862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603812536862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map SRAM -c SRAM --generate_functional_sim_netlist " "Command: quartus_map SRAM -c SRAM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603812536862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603812537491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_1024add_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_1024add_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1024add_8bit " "Found entity 1: sram_1024add_8bit" {  } { { "sram_1024add_8bit.v" "" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/sram_1024add_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603812537569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603812537569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcell_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file memcell_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcell_nbit " "Found entity 1: memcell_nbit" {  } { { "memcell_nbit.v" "" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/memcell_nbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603812537612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603812537612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_10bit " "Found entity 1: decoder_10bit" {  } { { "decoder_10bit.v" "" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/decoder_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603812537624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603812537624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcell.v 1 1 " "Found 1 design units, including 1 entities, in source file memcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcell " "Found entity 1: memcell" {  } { { "memcell.v" "" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/memcell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603812537633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603812537633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/D_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603812537644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603812537644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603812537651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603812537651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM " "Elaborating entity \"SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603812537700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1024add_8bit sram_1024add_8bit:inst0 " "Elaborating entity \"sram_1024add_8bit\" for hierarchy \"sram_1024add_8bit:inst0\"" {  } { { "SRAM.v" "inst0" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/SRAM.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603812537743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_10bit sram_1024add_8bit:inst0\|decoder_10bit:inst2 " "Elaborating entity \"decoder_10bit\" for hierarchy \"sram_1024add_8bit:inst0\|decoder_10bit:inst2\"" {  } { { "sram_1024add_8bit.v" "inst2" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/sram_1024add_8bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603812538329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcell_nbit sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\] " "Elaborating entity \"memcell_nbit\" for hierarchy \"sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\"" {  } { { "sram_1024add_8bit.v" "inst3\[0\]" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/sram_1024add_8bit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603812538374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcell sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\] " "Elaborating entity \"memcell\" for hierarchy \"sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\]\"" {  } { { "memcell_nbit.v" "inst\[0\]" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/memcell_nbit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603812538380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\]\|D_latch:inst0 " "Elaborating entity \"D_latch\" for hierarchy \"sram_1024add_8bit:inst0\|memcell_nbit:inst3\[0\]\|memcell:inst\[0\]\|D_latch:inst0\"" {  } { { "memcell.v" "inst0" { Text "D:/CE/HDLDesign/Lab/Ex/SRAM/memcell.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603812538385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603812594110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 22:29:54 2020 " "Processing ended: Tue Oct 27 22:29:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603812594110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603812594110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603812594110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603812594110 ""}
