{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619858983185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619858983185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 01 18:49:43 2021 " "Processing started: Sat May 01 18:49:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619858983185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858983185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858983185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619858983670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619858983670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset TestCalc.v(19) " "Verilog HDL Declaration information at TestCalc.v(19): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "TestCalc.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619858991346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file testcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestCalc " "Found entity 1: TestCalc" {  } { { "TestCalc.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858991346 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(55) " "Verilog HDL Declaration warning at ROM.v(55): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/ROM.v" 55 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1619858991362 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(70) " "Verilog HDL Declaration warning at ROM.v(70): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/ROM.v" 70 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1619858991362 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(76) " "Verilog HDL Declaration warning at ROM.v(76): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/ROM.v" 76 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1619858991362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/ROM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858991362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858991377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(95) " "Verilog HDL information at CPU.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619858991377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858991393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 7 7 " "Found 7 design units, including 7 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""} { "Info" "ISGN_ENTITY_NAME" "2 Debounce " "Found entity 2: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""} { "Info" "ISGN_ENTITY_NAME" "3 Disp2cNum " "Found entity 3: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""} { "Info" "ISGN_ENTITY_NAME" "4 DispDec " "Found entity 4: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""} { "Info" "ISGN_ENTITY_NAME" "5 DispHex " "Found entity 5: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSeg " "Found entity 6: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""} { "Info" "ISGN_ENTITY_NAME" "7 DetectFallingEdge " "Found entity 7: DetectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619858991409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset MyComputer.v(52) " "Verilog HDL Implicit Net warning at MyComputer.v(52): created implicit net for \"Reset\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk CPU.v(22) " "Verilog HDL Implicit Net warning at CPU.v(22): created implicit net for \"clk\"" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segs0 AuxMod.v(44) " "Verilog HDL Implicit Net warning at AuxMod.v(44): created implicit net for \"segs0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segs1 AuxMod.v(45) " "Verilog HDL Implicit Net warning at AuxMod.v(45): created implicit net for \"segs1\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segs2 AuxMod.v(46) " "Verilog HDL Implicit Net warning at AuxMod.v(46): created implicit net for \"segs2\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segs3 AuxMod.v(47) " "Verilog HDL Implicit Net warning at AuxMod.v(47): created implicit net for \"segs3\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer " "Elaborating entity \"MyComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619858991455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:db " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:db\"" {  } { { "MyComputer.v" "db" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Debounce:db\|Synchroniser:sync " "Elaborating entity \"Synchroniser\" for hierarchy \"Debounce:db\|Synchroniser:sync\"" {  } { { "AuxMod.v" "sync" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CPU.v(43) " "Verilog HDL assignment warning at CPU.v(43): truncated value with size 32 to match size of target (24)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619858991503 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(179) " "Verilog HDL Case Statement information at CPU.v(179): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 179 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1619858991503 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(101) " "Verilog HDL Case Statement information at CPU.v(101): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1619858991503 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(190) " "Verilog HDL Case Statement information at CPU.v(190): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1619858991503 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(98) " "Verilog HDL Case Statement information at CPU.v(98): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1619858991503 "|MyComputer|CPU:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO CPU.v(15) " "Output port \"GPO\" at CPU.v(15) has no driver" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619858991518 "|MyComputer|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser CPU:cpu\|Synchroniser:sync_din " "Elaborating entity \"Synchroniser\" for hierarchy \"CPU:cpu\|Synchroniser:sync_din\"" {  } { { "CPU.v" "sync_din" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser CPU:cpu\|Synchroniser:sync_btns " "Elaborating entity \"Synchroniser\" for hierarchy \"CPU:cpu\|Synchroniser:sync_btns\"" {  } { { "CPU.v" "sync_btns" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectFallingEdge CPU:cpu\|DetectFallingEdge:pb\[0\].dfe " "Elaborating entity \"DetectFallingEdge\" for hierarchy \"CPU:cpu\|DetectFallingEdge:pb\[0\].dfe\"" {  } { { "CPU.v" "pb\[0\].dfe" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncROM CPU:cpu\|AsyncROM:Pmem " "Elaborating entity \"AsyncROM\" for hierarchy \"CPU:cpu\|AsyncROM:Pmem\"" {  } { { "CPU.v" "Pmem" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp2cNum Disp2cNum:dnum " "Elaborating entity \"Disp2cNum\" for hierarchy \"Disp2cNum:dnum\"" {  } { { "MyComputer.v" "dnum" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H0 AuxMod.v(37) " "Output port \"H0\" at AuxMod.v(37) has no driver" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 "|MyComputer|Disp2cNum:dnum"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H1 AuxMod.v(37) " "Output port \"H1\" at AuxMod.v(37) has no driver" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 "|MyComputer|Disp2cNum:dnum"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H2 AuxMod.v(37) " "Output port \"H2\" at AuxMod.v(37) has no driver" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 "|MyComputer|Disp2cNum:dnum"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "H3 AuxMod.v(37) " "Output port \"H3\" at AuxMod.v(37) has no driver" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 "|MyComputer|Disp2cNum:dnum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispDec Disp2cNum:dnum\|DispDec:dd0 " "Elaborating entity \"DispDec\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\"" {  } { { "AuxMod.v" "dd0" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AuxMod.v(53) " "Verilog HDL assignment warning at AuxMod.v(53): truncated value with size 32 to match size of target (4)" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AuxMod.v(57) " "Verilog HDL assignment warning at AuxMod.v(57): truncated value with size 32 to match size of target (8)" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619858991643 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter " "Elaborating entity \"SSeg\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter\"" {  } { { "AuxMod.v" "converter" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispHex DispHex:dh " "Elaborating entity \"DispHex\" for hierarchy \"DispHex:dh\"" {  } { { "MyComputer.v" "dh" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858991674 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|clk " "Net \"CPU:cpu\|clk\" is missing source, defaulting to GND" {  } { { "CPU.v" "clk" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619858991706 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1619858991706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619858992463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619858992588 "|MyComputer|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619858992588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619858992651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "102 " "102 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619858993071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cassi/Desktop/verilog code/MyComputer/output_files/MyComputer.map.smsg " "Generated suppressed messages file C:/Users/cassi/Desktop/verilog code/MyComputer/output_files/MyComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858993102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619858993196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619858993196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619858993274 "|MyComputer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619858993274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619858993274 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619858993274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619858993274 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619858993274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619858993274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619858993290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 01 18:49:53 2021 " "Processing ended: Sat May 01 18:49:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619858993290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619858993290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619858993290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619858993290 ""}
