
021_iwdt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029ac  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002b40  08002b40  00012b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b78  08002b78  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b78  08002b78  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b78  08002b78  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b78  08002b78  00012b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b7c  08002b7c  00012b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08002b8c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002b8c  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007558  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015aa  00000000  00000000  00027594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  00028b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000600  00000000  00000000  000291c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001efbb  00000000  00000000  000297c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000857b  00000000  00000000  00048783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bc608  00000000  00000000  00050cfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010d306  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001908  00000000  00000000  0010d35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002b28 	.word	0x08002b28

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002b28 	.word	0x08002b28

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fa02 	bl	80005e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f816 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f8c4 	bl	800036c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e4:	f000 f892 	bl	800030c <MX_USART2_UART_Init>
  MX_IWDG_Init();
 80001e8:	f000 f872 	bl	80002d0 <MX_IWDG_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001ec:	2120      	movs	r1, #32
 80001ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001f2:	f000 fd07 	bl	8000c04 <HAL_GPIO_TogglePin>
	  HAL_Delay(1600);
 80001f6:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80001fa:	f000 fa57 	bl	80006ac <HAL_Delay>
	  HAL_IWDG_Refresh( &hiwdg);
 80001fe:	4802      	ldr	r0, [pc, #8]	; (8000208 <main+0x34>)
 8000200:	f000 fd60 	bl	8000cc4 <HAL_IWDG_Refresh>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000204:	e7f2      	b.n	80001ec <main+0x18>
 8000206:	bf00      	nop
 8000208:	20000028 	.word	0x20000028

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b0a6      	sub	sp, #152	; 0x98
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000216:	2228      	movs	r2, #40	; 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f002 fc7c 	bl	8002b18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2258      	movs	r2, #88	; 0x58
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f002 fc6e 	bl	8002b18 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800023c:	230a      	movs	r3, #10
 800023e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000240:	2301      	movs	r3, #1
 8000242:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000244:	2310      	movs	r3, #16
 8000246:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800024a:	2301      	movs	r3, #1
 800024c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000250:	2302      	movs	r3, #2
 8000252:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800025a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800025e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000262:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000266:	2300      	movs	r3, #0
 8000268:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000270:	4618      	mov	r0, r3
 8000272:	f000 fd37 	bl	8000ce4 <HAL_RCC_OscConfig>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800027c:	f000 f8de 	bl	800043c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000280:	230f      	movs	r3, #15
 8000282:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000284:	2302      	movs	r3, #2
 8000286:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000288:	2300      	movs	r3, #0
 800028a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800028c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000290:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000296:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800029a:	2102      	movs	r1, #2
 800029c:	4618      	mov	r0, r3
 800029e:	f001 fc37 	bl	8001b10 <HAL_RCC_ClockConfig>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80002a8:	f000 f8c8 	bl	800043c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002ac:	2302      	movs	r3, #2
 80002ae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 fe60 	bl	8001f7c <HAL_RCCEx_PeriphCLKConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80002c2:	f000 f8bb 	bl	800043c <Error_Handler>
  }
}
 80002c6:	bf00      	nop
 80002c8:	3798      	adds	r7, #152	; 0x98
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
	...

080002d0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80002d4:	4b0b      	ldr	r3, [pc, #44]	; (8000304 <MX_IWDG_Init+0x34>)
 80002d6:	4a0c      	ldr	r2, [pc, #48]	; (8000308 <MX_IWDG_Init+0x38>)
 80002d8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 80002da:	4b0a      	ldr	r3, [pc, #40]	; (8000304 <MX_IWDG_Init+0x34>)
 80002dc:	2202      	movs	r2, #2
 80002de:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 3999;
 80002e0:	4b08      	ldr	r3, [pc, #32]	; (8000304 <MX_IWDG_Init+0x34>)
 80002e2:	f640 729f 	movw	r2, #3999	; 0xf9f
 80002e6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 3999;
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <MX_IWDG_Init+0x34>)
 80002ea:	f640 729f 	movw	r2, #3999	; 0xf9f
 80002ee:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80002f0:	4804      	ldr	r0, [pc, #16]	; (8000304 <MX_IWDG_Init+0x34>)
 80002f2:	f000 fca1 	bl	8000c38 <HAL_IWDG_Init>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80002fc:	f000 f89e 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	20000028 	.word	0x20000028
 8000308:	40003000 	.word	0x40003000

0800030c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000310:	4b14      	ldr	r3, [pc, #80]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000312:	4a15      	ldr	r2, [pc, #84]	; (8000368 <MX_USART2_UART_Init+0x5c>)
 8000314:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000316:	4b13      	ldr	r3, [pc, #76]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000318:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800031c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800031e:	4b11      	ldr	r3, [pc, #68]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000320:	2200      	movs	r2, #0
 8000322:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000324:	4b0f      	ldr	r3, [pc, #60]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000326:	2200      	movs	r2, #0
 8000328:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800032a:	4b0e      	ldr	r3, [pc, #56]	; (8000364 <MX_USART2_UART_Init+0x58>)
 800032c:	2200      	movs	r2, #0
 800032e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000330:	4b0c      	ldr	r3, [pc, #48]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000332:	220c      	movs	r2, #12
 8000334:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000336:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000338:	2200      	movs	r2, #0
 800033a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800033c:	4b09      	ldr	r3, [pc, #36]	; (8000364 <MX_USART2_UART_Init+0x58>)
 800033e:	2200      	movs	r2, #0
 8000340:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000342:	4b08      	ldr	r3, [pc, #32]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000344:	2200      	movs	r2, #0
 8000346:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <MX_USART2_UART_Init+0x58>)
 800034a:	2200      	movs	r2, #0
 800034c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800034e:	4805      	ldr	r0, [pc, #20]	; (8000364 <MX_USART2_UART_Init+0x58>)
 8000350:	f002 f832 	bl	80023b8 <HAL_UART_Init>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800035a:	f000 f86f 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	20000038 	.word	0x20000038
 8000368:	40004400 	.word	0x40004400

0800036c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b08a      	sub	sp, #40	; 0x28
 8000370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000372:	f107 0314 	add.w	r3, r7, #20
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
 800037c:	609a      	str	r2, [r3, #8]
 800037e:	60da      	str	r2, [r3, #12]
 8000380:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000382:	4b2b      	ldr	r3, [pc, #172]	; (8000430 <MX_GPIO_Init+0xc4>)
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	4a2a      	ldr	r2, [pc, #168]	; (8000430 <MX_GPIO_Init+0xc4>)
 8000388:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800038c:	6153      	str	r3, [r2, #20]
 800038e:	4b28      	ldr	r3, [pc, #160]	; (8000430 <MX_GPIO_Init+0xc4>)
 8000390:	695b      	ldr	r3, [r3, #20]
 8000392:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000396:	613b      	str	r3, [r7, #16]
 8000398:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800039a:	4b25      	ldr	r3, [pc, #148]	; (8000430 <MX_GPIO_Init+0xc4>)
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	4a24      	ldr	r2, [pc, #144]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003a4:	6153      	str	r3, [r2, #20]
 80003a6:	4b22      	ldr	r3, [pc, #136]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003a8:	695b      	ldr	r3, [r3, #20]
 80003aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003ae:	60fb      	str	r3, [r7, #12]
 80003b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b2:	4b1f      	ldr	r3, [pc, #124]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	4a1e      	ldr	r2, [pc, #120]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b1c      	ldr	r3, [pc, #112]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ca:	4b19      	ldr	r3, [pc, #100]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	4a18      	ldr	r2, [pc, #96]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003d4:	6153      	str	r3, [r2, #20]
 80003d6:	4b16      	ldr	r3, [pc, #88]	; (8000430 <MX_GPIO_Init+0xc4>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2120      	movs	r1, #32
 80003e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ea:	f000 fbf3 	bl	8000bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <MX_GPIO_Init+0xc8>)
 80003f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f8:	2300      	movs	r3, #0
 80003fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003fc:	f107 0314 	add.w	r3, r7, #20
 8000400:	4619      	mov	r1, r3
 8000402:	480d      	ldr	r0, [pc, #52]	; (8000438 <MX_GPIO_Init+0xcc>)
 8000404:	f000 fa5c 	bl	80008c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000408:	2320      	movs	r3, #32
 800040a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800040c:	2301      	movs	r3, #1
 800040e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000410:	2300      	movs	r3, #0
 8000412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000414:	2300      	movs	r3, #0
 8000416:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000418:	f107 0314 	add.w	r3, r7, #20
 800041c:	4619      	mov	r1, r3
 800041e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000422:	f000 fa4d 	bl	80008c0 <HAL_GPIO_Init>

}
 8000426:	bf00      	nop
 8000428:	3728      	adds	r7, #40	; 0x28
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40021000 	.word	0x40021000
 8000434:	10210000 	.word	0x10210000
 8000438:	48000800 	.word	0x48000800

0800043c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000440:	b672      	cpsid	i
}
 8000442:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000444:	e7fe      	b.n	8000444 <Error_Handler+0x8>
	...

08000448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800044e:	4b0f      	ldr	r3, [pc, #60]	; (800048c <HAL_MspInit+0x44>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	4a0e      	ldr	r2, [pc, #56]	; (800048c <HAL_MspInit+0x44>)
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	6193      	str	r3, [r2, #24]
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <HAL_MspInit+0x44>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	f003 0301 	and.w	r3, r3, #1
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000466:	4b09      	ldr	r3, [pc, #36]	; (800048c <HAL_MspInit+0x44>)
 8000468:	69db      	ldr	r3, [r3, #28]
 800046a:	4a08      	ldr	r2, [pc, #32]	; (800048c <HAL_MspInit+0x44>)
 800046c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000470:	61d3      	str	r3, [r2, #28]
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <HAL_MspInit+0x44>)
 8000474:	69db      	ldr	r3, [r3, #28]
 8000476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800047a:	603b      	str	r3, [r7, #0]
 800047c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800047e:	2007      	movs	r0, #7
 8000480:	f000 f9ea 	bl	8000858 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000484:	bf00      	nop
 8000486:	3708      	adds	r7, #8
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40021000 	.word	0x40021000

08000490 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b08a      	sub	sp, #40	; 0x28
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000498:	f107 0314 	add.w	r3, r7, #20
 800049c:	2200      	movs	r2, #0
 800049e:	601a      	str	r2, [r3, #0]
 80004a0:	605a      	str	r2, [r3, #4]
 80004a2:	609a      	str	r2, [r3, #8]
 80004a4:	60da      	str	r2, [r3, #12]
 80004a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a17      	ldr	r2, [pc, #92]	; (800050c <HAL_UART_MspInit+0x7c>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d128      	bne.n	8000504 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004b2:	4b17      	ldr	r3, [pc, #92]	; (8000510 <HAL_UART_MspInit+0x80>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	4a16      	ldr	r2, [pc, #88]	; (8000510 <HAL_UART_MspInit+0x80>)
 80004b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004bc:	61d3      	str	r3, [r2, #28]
 80004be:	4b14      	ldr	r3, [pc, #80]	; (8000510 <HAL_UART_MspInit+0x80>)
 80004c0:	69db      	ldr	r3, [r3, #28]
 80004c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004c6:	613b      	str	r3, [r7, #16]
 80004c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <HAL_UART_MspInit+0x80>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	4a10      	ldr	r2, [pc, #64]	; (8000510 <HAL_UART_MspInit+0x80>)
 80004d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004d4:	6153      	str	r3, [r2, #20]
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <HAL_UART_MspInit+0x80>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004e2:	230c      	movs	r3, #12
 80004e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e6:	2302      	movs	r3, #2
 80004e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ea:	2300      	movs	r3, #0
 80004ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ee:	2300      	movs	r3, #0
 80004f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80004f2:	2307      	movs	r3, #7
 80004f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f6:	f107 0314 	add.w	r3, r7, #20
 80004fa:	4619      	mov	r1, r3
 80004fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000500:	f000 f9de 	bl	80008c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000504:	bf00      	nop
 8000506:	3728      	adds	r7, #40	; 0x28
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40004400 	.word	0x40004400
 8000510:	40021000 	.word	0x40021000

08000514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000518:	e7fe      	b.n	8000518 <NMI_Handler+0x4>

0800051a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800051e:	e7fe      	b.n	800051e <HardFault_Handler+0x4>

08000520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000524:	e7fe      	b.n	8000524 <MemManage_Handler+0x4>

08000526 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800052a:	e7fe      	b.n	800052a <BusFault_Handler+0x4>

0800052c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000530:	e7fe      	b.n	8000530 <UsageFault_Handler+0x4>

08000532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000532:	b480      	push	{r7}
 8000534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr

08000540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr

0800054e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000560:	f000 f884 	bl	800066c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000564:	bf00      	nop
 8000566:	bd80      	pop	{r7, pc}

08000568 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <SystemInit+0x20>)
 800056e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000572:	4a05      	ldr	r2, [pc, #20]	; (8000588 <SystemInit+0x20>)
 8000574:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000578:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800058c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005c4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000590:	480d      	ldr	r0, [pc, #52]	; (80005c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000592:	490e      	ldr	r1, [pc, #56]	; (80005cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000594:	4a0e      	ldr	r2, [pc, #56]	; (80005d0 <LoopForever+0xe>)
  movs r3, #0
 8000596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000598:	e002      	b.n	80005a0 <LoopCopyDataInit>

0800059a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800059a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800059c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800059e:	3304      	adds	r3, #4

080005a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005a4:	d3f9      	bcc.n	800059a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005a6:	4a0b      	ldr	r2, [pc, #44]	; (80005d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005a8:	4c0b      	ldr	r4, [pc, #44]	; (80005d8 <LoopForever+0x16>)
  movs r3, #0
 80005aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005ac:	e001      	b.n	80005b2 <LoopFillZerobss>

080005ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005b0:	3204      	adds	r2, #4

080005b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005b4:	d3fb      	bcc.n	80005ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005b6:	f7ff ffd7 	bl	8000568 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005ba:	f002 fa89 	bl	8002ad0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005be:	f7ff fe09 	bl	80001d4 <main>

080005c2 <LoopForever>:

LoopForever:
    b LoopForever
 80005c2:	e7fe      	b.n	80005c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005c4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80005c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005d0:	08002b80 	.word	0x08002b80
  ldr r2, =_sbss
 80005d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005d8:	200000c0 	.word	0x200000c0

080005dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005dc:	e7fe      	b.n	80005dc <ADC1_2_IRQHandler>
	...

080005e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005e4:	4b08      	ldr	r3, [pc, #32]	; (8000608 <HAL_Init+0x28>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a07      	ldr	r2, [pc, #28]	; (8000608 <HAL_Init+0x28>)
 80005ea:	f043 0310 	orr.w	r3, r3, #16
 80005ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f0:	2003      	movs	r0, #3
 80005f2:	f000 f931 	bl	8000858 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005f6:	2000      	movs	r0, #0
 80005f8:	f000 f808 	bl	800060c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005fc:	f7ff ff24 	bl	8000448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000600:	2300      	movs	r3, #0
}
 8000602:	4618      	mov	r0, r3
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40022000 	.word	0x40022000

0800060c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <HAL_InitTick+0x54>)
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <HAL_InitTick+0x58>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4619      	mov	r1, r3
 800061e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000622:	fbb3 f3f1 	udiv	r3, r3, r1
 8000626:	fbb2 f3f3 	udiv	r3, r2, r3
 800062a:	4618      	mov	r0, r3
 800062c:	f000 f93b 	bl	80008a6 <HAL_SYSTICK_Config>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000636:	2301      	movs	r3, #1
 8000638:	e00e      	b.n	8000658 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b0f      	cmp	r3, #15
 800063e:	d80a      	bhi.n	8000656 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000640:	2200      	movs	r2, #0
 8000642:	6879      	ldr	r1, [r7, #4]
 8000644:	f04f 30ff 	mov.w	r0, #4294967295
 8000648:	f000 f911 	bl	800086e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800064c:	4a06      	ldr	r2, [pc, #24]	; (8000668 <HAL_InitTick+0x5c>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000652:	2300      	movs	r3, #0
 8000654:	e000      	b.n	8000658 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000656:	2301      	movs	r3, #1
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000000 	.word	0x20000000
 8000664:	20000008 	.word	0x20000008
 8000668:	20000004 	.word	0x20000004

0800066c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <HAL_IncTick+0x20>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	461a      	mov	r2, r3
 8000676:	4b06      	ldr	r3, [pc, #24]	; (8000690 <HAL_IncTick+0x24>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4413      	add	r3, r2
 800067c:	4a04      	ldr	r2, [pc, #16]	; (8000690 <HAL_IncTick+0x24>)
 800067e:	6013      	str	r3, [r2, #0]
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	20000008 	.word	0x20000008
 8000690:	200000bc 	.word	0x200000bc

08000694 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return uwTick;  
 8000698:	4b03      	ldr	r3, [pc, #12]	; (80006a8 <HAL_GetTick+0x14>)
 800069a:	681b      	ldr	r3, [r3, #0]
}
 800069c:	4618      	mov	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	200000bc 	.word	0x200000bc

080006ac <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006b4:	f7ff ffee 	bl	8000694 <HAL_GetTick>
 80006b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006c4:	d005      	beq.n	80006d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <HAL_Delay+0x44>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	461a      	mov	r2, r3
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	4413      	add	r3, r2
 80006d0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80006d2:	bf00      	nop
 80006d4:	f7ff ffde 	bl	8000694 <HAL_GetTick>
 80006d8:	4602      	mov	r2, r0
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	68fa      	ldr	r2, [r7, #12]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	d8f7      	bhi.n	80006d4 <HAL_Delay+0x28>
  {
  }
}
 80006e4:	bf00      	nop
 80006e6:	bf00      	nop
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000008 	.word	0x20000008

080006f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f003 0307 	and.w	r3, r3, #7
 8000702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <__NVIC_SetPriorityGrouping+0x44>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800070a:	68ba      	ldr	r2, [r7, #8]
 800070c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000710:	4013      	ands	r3, r2
 8000712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800071c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000720:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000726:	4a04      	ldr	r2, [pc, #16]	; (8000738 <__NVIC_SetPriorityGrouping+0x44>)
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	60d3      	str	r3, [r2, #12]
}
 800072c:	bf00      	nop
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	e000ed00 	.word	0xe000ed00

0800073c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <__NVIC_GetPriorityGrouping+0x18>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	0a1b      	lsrs	r3, r3, #8
 8000746:	f003 0307 	and.w	r3, r3, #7
}
 800074a:	4618      	mov	r0, r3
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	6039      	str	r1, [r7, #0]
 8000762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000768:	2b00      	cmp	r3, #0
 800076a:	db0a      	blt.n	8000782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	b2da      	uxtb	r2, r3
 8000770:	490c      	ldr	r1, [pc, #48]	; (80007a4 <__NVIC_SetPriority+0x4c>)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	0112      	lsls	r2, r2, #4
 8000778:	b2d2      	uxtb	r2, r2
 800077a:	440b      	add	r3, r1
 800077c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000780:	e00a      	b.n	8000798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	b2da      	uxtb	r2, r3
 8000786:	4908      	ldr	r1, [pc, #32]	; (80007a8 <__NVIC_SetPriority+0x50>)
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	f003 030f 	and.w	r3, r3, #15
 800078e:	3b04      	subs	r3, #4
 8000790:	0112      	lsls	r2, r2, #4
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	440b      	add	r3, r1
 8000796:	761a      	strb	r2, [r3, #24]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	e000e100 	.word	0xe000e100
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b089      	sub	sp, #36	; 0x24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f003 0307 	and.w	r3, r3, #7
 80007be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	f1c3 0307 	rsb	r3, r3, #7
 80007c6:	2b04      	cmp	r3, #4
 80007c8:	bf28      	it	cs
 80007ca:	2304      	movcs	r3, #4
 80007cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	3304      	adds	r3, #4
 80007d2:	2b06      	cmp	r3, #6
 80007d4:	d902      	bls.n	80007dc <NVIC_EncodePriority+0x30>
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	3b03      	subs	r3, #3
 80007da:	e000      	b.n	80007de <NVIC_EncodePriority+0x32>
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	f04f 32ff 	mov.w	r2, #4294967295
 80007e4:	69bb      	ldr	r3, [r7, #24]
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	43da      	mvns	r2, r3
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	401a      	ands	r2, r3
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f4:	f04f 31ff 	mov.w	r1, #4294967295
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	fa01 f303 	lsl.w	r3, r1, r3
 80007fe:	43d9      	mvns	r1, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	4313      	orrs	r3, r2
         );
}
 8000806:	4618      	mov	r0, r3
 8000808:	3724      	adds	r7, #36	; 0x24
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
	...

08000814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	3b01      	subs	r3, #1
 8000820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000824:	d301      	bcc.n	800082a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000826:	2301      	movs	r3, #1
 8000828:	e00f      	b.n	800084a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800082a:	4a0a      	ldr	r2, [pc, #40]	; (8000854 <SysTick_Config+0x40>)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	3b01      	subs	r3, #1
 8000830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000832:	210f      	movs	r1, #15
 8000834:	f04f 30ff 	mov.w	r0, #4294967295
 8000838:	f7ff ff8e 	bl	8000758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800083c:	4b05      	ldr	r3, [pc, #20]	; (8000854 <SysTick_Config+0x40>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000842:	4b04      	ldr	r3, [pc, #16]	; (8000854 <SysTick_Config+0x40>)
 8000844:	2207      	movs	r2, #7
 8000846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	e000e010 	.word	0xe000e010

08000858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff ff47 	bl	80006f4 <__NVIC_SetPriorityGrouping>
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b086      	sub	sp, #24
 8000872:	af00      	add	r7, sp, #0
 8000874:	4603      	mov	r3, r0
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	607a      	str	r2, [r7, #4]
 800087a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000880:	f7ff ff5c 	bl	800073c <__NVIC_GetPriorityGrouping>
 8000884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	68b9      	ldr	r1, [r7, #8]
 800088a:	6978      	ldr	r0, [r7, #20]
 800088c:	f7ff ff8e 	bl	80007ac <NVIC_EncodePriority>
 8000890:	4602      	mov	r2, r0
 8000892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000896:	4611      	mov	r1, r2
 8000898:	4618      	mov	r0, r3
 800089a:	f7ff ff5d 	bl	8000758 <__NVIC_SetPriority>
}
 800089e:	bf00      	nop
 80008a0:	3718      	adds	r7, #24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b082      	sub	sp, #8
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ae:	6878      	ldr	r0, [r7, #4]
 80008b0:	f7ff ffb0 	bl	8000814 <SysTick_Config>
 80008b4:	4603      	mov	r3, r0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b087      	sub	sp, #28
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ce:	e160      	b.n	8000b92 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	2101      	movs	r1, #1
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	fa01 f303 	lsl.w	r3, r1, r3
 80008dc:	4013      	ands	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	f000 8152 	beq.w	8000b8c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d00b      	beq.n	8000908 <HAL_GPIO_Init+0x48>
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	2b02      	cmp	r3, #2
 80008f6:	d007      	beq.n	8000908 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008fc:	2b11      	cmp	r3, #17
 80008fe:	d003      	beq.n	8000908 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	2b12      	cmp	r3, #18
 8000906:	d130      	bne.n	800096a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	2203      	movs	r2, #3
 8000914:	fa02 f303 	lsl.w	r3, r2, r3
 8000918:	43db      	mvns	r3, r3
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	4013      	ands	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	68da      	ldr	r2, [r3, #12]
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	693a      	ldr	r2, [r7, #16]
 800092e:	4313      	orrs	r3, r2
 8000930:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800093e:	2201      	movs	r2, #1
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	43db      	mvns	r3, r3
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	4013      	ands	r3, r2
 800094c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	091b      	lsrs	r3, r3, #4
 8000954:	f003 0201 	and.w	r2, r3, #1
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68db      	ldr	r3, [r3, #12]
 800096e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	2203      	movs	r2, #3
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4013      	ands	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	689a      	ldr	r2, [r3, #8]
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d003      	beq.n	80009aa <HAL_GPIO_Init+0xea>
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	2b12      	cmp	r3, #18
 80009a8:	d123      	bne.n	80009f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	08da      	lsrs	r2, r3, #3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3208      	adds	r2, #8
 80009b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	220f      	movs	r2, #15
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	43db      	mvns	r3, r3
 80009c8:	693a      	ldr	r2, [r7, #16]
 80009ca:	4013      	ands	r3, r2
 80009cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	691a      	ldr	r2, [r3, #16]
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	f003 0307 	and.w	r3, r3, #7
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	fa02 f303 	lsl.w	r3, r2, r3
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	08da      	lsrs	r2, r3, #3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3208      	adds	r2, #8
 80009ec:	6939      	ldr	r1, [r7, #16]
 80009ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	2203      	movs	r2, #3
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	43db      	mvns	r3, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f003 0203 	and.w	r2, r3, #3
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	f000 80ac 	beq.w	8000b8c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a34:	4b5e      	ldr	r3, [pc, #376]	; (8000bb0 <HAL_GPIO_Init+0x2f0>)
 8000a36:	699b      	ldr	r3, [r3, #24]
 8000a38:	4a5d      	ldr	r2, [pc, #372]	; (8000bb0 <HAL_GPIO_Init+0x2f0>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	6193      	str	r3, [r2, #24]
 8000a40:	4b5b      	ldr	r3, [pc, #364]	; (8000bb0 <HAL_GPIO_Init+0x2f0>)
 8000a42:	699b      	ldr	r3, [r3, #24]
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a4c:	4a59      	ldr	r2, [pc, #356]	; (8000bb4 <HAL_GPIO_Init+0x2f4>)
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	089b      	lsrs	r3, r3, #2
 8000a52:	3302      	adds	r3, #2
 8000a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	f003 0303 	and.w	r3, r3, #3
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	220f      	movs	r2, #15
 8000a64:	fa02 f303 	lsl.w	r3, r2, r3
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a76:	d025      	beq.n	8000ac4 <HAL_GPIO_Init+0x204>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a4f      	ldr	r2, [pc, #316]	; (8000bb8 <HAL_GPIO_Init+0x2f8>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d01f      	beq.n	8000ac0 <HAL_GPIO_Init+0x200>
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a4e      	ldr	r2, [pc, #312]	; (8000bbc <HAL_GPIO_Init+0x2fc>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d019      	beq.n	8000abc <HAL_GPIO_Init+0x1fc>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	4a4d      	ldr	r2, [pc, #308]	; (8000bc0 <HAL_GPIO_Init+0x300>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d013      	beq.n	8000ab8 <HAL_GPIO_Init+0x1f8>
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4a4c      	ldr	r2, [pc, #304]	; (8000bc4 <HAL_GPIO_Init+0x304>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d00d      	beq.n	8000ab4 <HAL_GPIO_Init+0x1f4>
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a4b      	ldr	r2, [pc, #300]	; (8000bc8 <HAL_GPIO_Init+0x308>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d007      	beq.n	8000ab0 <HAL_GPIO_Init+0x1f0>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4a4a      	ldr	r2, [pc, #296]	; (8000bcc <HAL_GPIO_Init+0x30c>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d101      	bne.n	8000aac <HAL_GPIO_Init+0x1ec>
 8000aa8:	2306      	movs	r3, #6
 8000aaa:	e00c      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000aac:	2307      	movs	r3, #7
 8000aae:	e00a      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000ab0:	2305      	movs	r3, #5
 8000ab2:	e008      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	e006      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e004      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000abc:	2302      	movs	r3, #2
 8000abe:	e002      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	e000      	b.n	8000ac6 <HAL_GPIO_Init+0x206>
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	697a      	ldr	r2, [r7, #20]
 8000ac8:	f002 0203 	and.w	r2, r2, #3
 8000acc:	0092      	lsls	r2, r2, #2
 8000ace:	4093      	lsls	r3, r2
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ad6:	4937      	ldr	r1, [pc, #220]	; (8000bb4 <HAL_GPIO_Init+0x2f4>)
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	089b      	lsrs	r3, r3, #2
 8000adc:	3302      	adds	r3, #2
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ae4:	4b3a      	ldr	r3, [pc, #232]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	43db      	mvns	r3, r3
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	4013      	ands	r3, r2
 8000af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d003      	beq.n	8000b08 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b08:	4a31      	ldr	r2, [pc, #196]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b0e:	4b30      	ldr	r3, [pc, #192]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	43db      	mvns	r3, r3
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d003      	beq.n	8000b32 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b32:	4a27      	ldr	r2, [pc, #156]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b38:	4b25      	ldr	r3, [pc, #148]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	43db      	mvns	r3, r3
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4013      	ands	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d003      	beq.n	8000b5c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000b54:	693a      	ldr	r2, [r7, #16]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b5c:	4a1c      	ldr	r2, [pc, #112]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b62:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b64:	68db      	ldr	r3, [r3, #12]
 8000b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d003      	beq.n	8000b86 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b86:	4a12      	ldr	r2, [pc, #72]	; (8000bd0 <HAL_GPIO_Init+0x310>)
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	fa22 f303 	lsr.w	r3, r2, r3
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	f47f ae97 	bne.w	80008d0 <HAL_GPIO_Init+0x10>
  }
}
 8000ba2:	bf00      	nop
 8000ba4:	bf00      	nop
 8000ba6:	371c      	adds	r7, #28
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40021000 	.word	0x40021000
 8000bb4:	40010000 	.word	0x40010000
 8000bb8:	48000400 	.word	0x48000400
 8000bbc:	48000800 	.word	0x48000800
 8000bc0:	48000c00 	.word	0x48000c00
 8000bc4:	48001000 	.word	0x48001000
 8000bc8:	48001400 	.word	0x48001400
 8000bcc:	48001800 	.word	0x48001800
 8000bd0:	40010400 	.word	0x40010400

08000bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
 8000be0:	4613      	mov	r3, r2
 8000be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000be4:	787b      	ldrb	r3, [r7, #1]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d003      	beq.n	8000bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bea:	887a      	ldrh	r2, [r7, #2]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bf0:	e002      	b.n	8000bf8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bf2:	887a      	ldrh	r2, [r7, #2]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b085      	sub	sp, #20
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	695b      	ldr	r3, [r3, #20]
 8000c14:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c16:	887a      	ldrh	r2, [r7, #2]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	041a      	lsls	r2, r3, #16
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	43d9      	mvns	r1, r3
 8000c22:	887b      	ldrh	r3, [r7, #2]
 8000c24:	400b      	ands	r3, r1
 8000c26:	431a      	orrs	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	619a      	str	r2, [r3, #24]
}
 8000c2c:	bf00      	nop
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d101      	bne.n	8000c4a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e038      	b.n	8000cbc <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000c52:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f245 5255 	movw	r2, #21845	; 0x5555
 8000c5c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	6852      	ldr	r2, [r2, #4]
 8000c66:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	6892      	ldr	r2, [r2, #8]
 8000c70:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000c72:	f7ff fd0f 	bl	8000694 <HAL_GetTick>
 8000c76:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8000c78:	e008      	b.n	8000c8c <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000c7a:	f7ff fd0b 	bl	8000694 <HAL_GetTick>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	2b26      	cmp	r3, #38	; 0x26
 8000c86:	d901      	bls.n	8000c8c <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	e017      	b.n	8000cbc <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d1f1      	bne.n	8000c7a <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	691a      	ldr	r2, [r3, #16]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d005      	beq.n	8000cb0 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	68d2      	ldr	r2, [r2, #12]
 8000cac:	611a      	str	r2, [r3, #16]
 8000cae:	e004      	b.n	8000cba <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000cb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3710      	adds	r7, #16
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000cd4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8000cd6:	2300      	movs	r3, #0
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	f000 bf01 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	f000 8160 	beq.w	8000fce <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d0e:	4bae      	ldr	r3, [pc, #696]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	d00c      	beq.n	8000d34 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d1a:	4bab      	ldr	r3, [pc, #684]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	2b08      	cmp	r3, #8
 8000d24:	d159      	bne.n	8000dda <HAL_RCC_OscConfig+0xf6>
 8000d26:	4ba8      	ldr	r3, [pc, #672]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000d2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d32:	d152      	bne.n	8000dda <HAL_RCC_OscConfig+0xf6>
 8000d34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d38:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000d40:	fa93 f3a3 	rbit	r3, r3
 8000d44:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d48:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d4c:	fab3 f383 	clz	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d102      	bne.n	8000d66 <HAL_RCC_OscConfig+0x82>
 8000d60:	4b99      	ldr	r3, [pc, #612]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	e015      	b.n	8000d92 <HAL_RCC_OscConfig+0xae>
 8000d66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d6a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d6e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000d72:	fa93 f3a3 	rbit	r3, r3
 8000d76:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d7e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000d82:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000d86:	fa93 f3a3 	rbit	r3, r3
 8000d8a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000d8e:	4b8e      	ldr	r3, [pc, #568]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d96:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000d9a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000d9e:	fa92 f2a2 	rbit	r2, r2
 8000da2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000da6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000daa:	fab2 f282 	clz	r2, r2
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	f042 0220 	orr.w	r2, r2, #32
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	f002 021f 	and.w	r2, r2, #31
 8000dba:	2101      	movs	r1, #1
 8000dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f000 8102 	beq.w	8000fcc <HAL_RCC_OscConfig+0x2e8>
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f040 80fc 	bne.w	8000fcc <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	f000 be93 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000de4:	d106      	bne.n	8000df4 <HAL_RCC_OscConfig+0x110>
 8000de6:	4b78      	ldr	r3, [pc, #480]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a77      	ldr	r2, [pc, #476]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000df0:	6013      	str	r3, [r2, #0]
 8000df2:	e030      	b.n	8000e56 <HAL_RCC_OscConfig+0x172>
 8000df4:	1d3b      	adds	r3, r7, #4
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d10c      	bne.n	8000e18 <HAL_RCC_OscConfig+0x134>
 8000dfe:	4b72      	ldr	r3, [pc, #456]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a71      	ldr	r2, [pc, #452]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	4b6f      	ldr	r3, [pc, #444]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a6e      	ldr	r2, [pc, #440]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e14:	6013      	str	r3, [r2, #0]
 8000e16:	e01e      	b.n	8000e56 <HAL_RCC_OscConfig+0x172>
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e22:	d10c      	bne.n	8000e3e <HAL_RCC_OscConfig+0x15a>
 8000e24:	4b68      	ldr	r3, [pc, #416]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a67      	ldr	r2, [pc, #412]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e2e:	6013      	str	r3, [r2, #0]
 8000e30:	4b65      	ldr	r3, [pc, #404]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a64      	ldr	r2, [pc, #400]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	e00b      	b.n	8000e56 <HAL_RCC_OscConfig+0x172>
 8000e3e:	4b62      	ldr	r3, [pc, #392]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a61      	ldr	r2, [pc, #388]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e48:	6013      	str	r3, [r2, #0]
 8000e4a:	4b5f      	ldr	r3, [pc, #380]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a5e      	ldr	r2, [pc, #376]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e54:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d059      	beq.n	8000f14 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e60:	f7ff fc18 	bl	8000694 <HAL_GetTick>
 8000e64:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e68:	e00a      	b.n	8000e80 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e6a:	f7ff fc13 	bl	8000694 <HAL_GetTick>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	2b64      	cmp	r3, #100	; 0x64
 8000e78:	d902      	bls.n	8000e80 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	f000 be40 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>
 8000e80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e84:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e88:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000e8c:	fa93 f3a3 	rbit	r3, r3
 8000e90:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000e94:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e98:	fab3 f383 	clz	r3, r3
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	095b      	lsrs	r3, r3, #5
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d102      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x1ce>
 8000eac:	4b46      	ldr	r3, [pc, #280]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	e015      	b.n	8000ede <HAL_RCC_OscConfig+0x1fa>
 8000eb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eb6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000ebe:	fa93 f3a3 	rbit	r3, r3
 8000ec2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000ec6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eca:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000ece:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000ed2:	fa93 f3a3 	rbit	r3, r3
 8000ed6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000eda:	4b3b      	ldr	r3, [pc, #236]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ede:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ee2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000ee6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000eea:	fa92 f2a2 	rbit	r2, r2
 8000eee:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000ef2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000ef6:	fab2 f282 	clz	r2, r2
 8000efa:	b2d2      	uxtb	r2, r2
 8000efc:	f042 0220 	orr.w	r2, r2, #32
 8000f00:	b2d2      	uxtb	r2, r2
 8000f02:	f002 021f 	and.w	r2, r2, #31
 8000f06:	2101      	movs	r1, #1
 8000f08:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0ab      	beq.n	8000e6a <HAL_RCC_OscConfig+0x186>
 8000f12:	e05c      	b.n	8000fce <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f14:	f7ff fbbe 	bl	8000694 <HAL_GetTick>
 8000f18:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1c:	e00a      	b.n	8000f34 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f1e:	f7ff fbb9 	bl	8000694 <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b64      	cmp	r3, #100	; 0x64
 8000f2c:	d902      	bls.n	8000f34 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	f000 bde6 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>
 8000f34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f38:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000f40:	fa93 f3a3 	rbit	r3, r3
 8000f44:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000f48:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f4c:	fab3 f383 	clz	r3, r3
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	095b      	lsrs	r3, r3, #5
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	f043 0301 	orr.w	r3, r3, #1
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d102      	bne.n	8000f66 <HAL_RCC_OscConfig+0x282>
 8000f60:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	e015      	b.n	8000f92 <HAL_RCC_OscConfig+0x2ae>
 8000f66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f6a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000f7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f7e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000f82:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000f86:	fa93 f3a3 	rbit	r3, r3
 8000f8a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_RCC_OscConfig+0x2e4>)
 8000f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f96:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000f9a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000f9e:	fa92 f2a2 	rbit	r2, r2
 8000fa2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000fa6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000faa:	fab2 f282 	clz	r2, r2
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	f042 0220 	orr.w	r2, r2, #32
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	f002 021f 	and.w	r2, r2, #31
 8000fba:	2101      	movs	r1, #1
 8000fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1ab      	bne.n	8000f1e <HAL_RCC_OscConfig+0x23a>
 8000fc6:	e002      	b.n	8000fce <HAL_RCC_OscConfig+0x2ea>
 8000fc8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f000 8170 	beq.w	80012be <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fde:	4bd0      	ldr	r3, [pc, #832]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 030c 	and.w	r3, r3, #12
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d00c      	beq.n	8001004 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fea:	4bcd      	ldr	r3, [pc, #820]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f003 030c 	and.w	r3, r3, #12
 8000ff2:	2b08      	cmp	r3, #8
 8000ff4:	d16d      	bne.n	80010d2 <HAL_RCC_OscConfig+0x3ee>
 8000ff6:	4bca      	ldr	r3, [pc, #808]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000ffe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001002:	d166      	bne.n	80010d2 <HAL_RCC_OscConfig+0x3ee>
 8001004:	2302      	movs	r3, #2
 8001006:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800100a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800100e:	fa93 f3a3 	rbit	r3, r3
 8001012:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001016:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800101a:	fab3 f383 	clz	r3, r3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	095b      	lsrs	r3, r3, #5
 8001022:	b2db      	uxtb	r3, r3
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b01      	cmp	r3, #1
 800102c:	d102      	bne.n	8001034 <HAL_RCC_OscConfig+0x350>
 800102e:	4bbc      	ldr	r3, [pc, #752]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	e013      	b.n	800105c <HAL_RCC_OscConfig+0x378>
 8001034:	2302      	movs	r3, #2
 8001036:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800103a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800103e:	fa93 f3a3 	rbit	r3, r3
 8001042:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001046:	2302      	movs	r3, #2
 8001048:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800104c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001050:	fa93 f3a3 	rbit	r3, r3
 8001054:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001058:	4bb1      	ldr	r3, [pc, #708]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 800105a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105c:	2202      	movs	r2, #2
 800105e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001062:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001066:	fa92 f2a2 	rbit	r2, r2
 800106a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800106e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001072:	fab2 f282 	clz	r2, r2
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	f042 0220 	orr.w	r2, r2, #32
 800107c:	b2d2      	uxtb	r2, r2
 800107e:	f002 021f 	and.w	r2, r2, #31
 8001082:	2101      	movs	r1, #1
 8001084:	fa01 f202 	lsl.w	r2, r1, r2
 8001088:	4013      	ands	r3, r2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d007      	beq.n	800109e <HAL_RCC_OscConfig+0x3ba>
 800108e:	1d3b      	adds	r3, r7, #4
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d002      	beq.n	800109e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	f000 bd31 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800109e:	4ba0      	ldr	r3, [pc, #640]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	691b      	ldr	r3, [r3, #16]
 80010ac:	21f8      	movs	r1, #248	; 0xf8
 80010ae:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80010b6:	fa91 f1a1 	rbit	r1, r1
 80010ba:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80010be:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80010c2:	fab1 f181 	clz	r1, r1
 80010c6:	b2c9      	uxtb	r1, r1
 80010c8:	408b      	lsls	r3, r1
 80010ca:	4995      	ldr	r1, [pc, #596]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010d0:	e0f5      	b.n	80012be <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f000 8085 	beq.w	80011e8 <HAL_RCC_OscConfig+0x504>
 80010de:	2301      	movs	r3, #1
 80010e0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80010f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010f4:	fab3 f383 	clz	r3, r3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	461a      	mov	r2, r3
 8001106:	2301      	movs	r3, #1
 8001108:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110a:	f7ff fac3 	bl	8000694 <HAL_GetTick>
 800110e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001112:	e00a      	b.n	800112a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001114:	f7ff fabe 	bl	8000694 <HAL_GetTick>
 8001118:	4602      	mov	r2, r0
 800111a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d902      	bls.n	800112a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	f000 bceb 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>
 800112a:	2302      	movs	r3, #2
 800112c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001130:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001134:	fa93 f3a3 	rbit	r3, r3
 8001138:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800113c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001140:	fab3 f383 	clz	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	095b      	lsrs	r3, r3, #5
 8001148:	b2db      	uxtb	r3, r3
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b01      	cmp	r3, #1
 8001152:	d102      	bne.n	800115a <HAL_RCC_OscConfig+0x476>
 8001154:	4b72      	ldr	r3, [pc, #456]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	e013      	b.n	8001182 <HAL_RCC_OscConfig+0x49e>
 800115a:	2302      	movs	r3, #2
 800115c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001160:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001164:	fa93 f3a3 	rbit	r3, r3
 8001168:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800116c:	2302      	movs	r3, #2
 800116e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001172:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800117e:	4b68      	ldr	r3, [pc, #416]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001182:	2202      	movs	r2, #2
 8001184:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001188:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800118c:	fa92 f2a2 	rbit	r2, r2
 8001190:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001194:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001198:	fab2 f282 	clz	r2, r2
 800119c:	b2d2      	uxtb	r2, r2
 800119e:	f042 0220 	orr.w	r2, r2, #32
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	f002 021f 	and.w	r2, r2, #31
 80011a8:	2101      	movs	r1, #1
 80011aa:	fa01 f202 	lsl.w	r2, r1, r2
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0af      	beq.n	8001114 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b4:	4b5a      	ldr	r3, [pc, #360]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	21f8      	movs	r1, #248	; 0xf8
 80011c4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80011cc:	fa91 f1a1 	rbit	r1, r1
 80011d0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80011d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80011d8:	fab1 f181 	clz	r1, r1
 80011dc:	b2c9      	uxtb	r1, r1
 80011de:	408b      	lsls	r3, r1
 80011e0:	494f      	ldr	r1, [pc, #316]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	600b      	str	r3, [r1, #0]
 80011e6:	e06a      	b.n	80012be <HAL_RCC_OscConfig+0x5da>
 80011e8:	2301      	movs	r3, #1
 80011ea:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ee:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80011f2:	fa93 f3a3 	rbit	r3, r3
 80011f6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80011fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011fe:	fab3 f383 	clz	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001208:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	461a      	mov	r2, r3
 8001210:	2300      	movs	r3, #0
 8001212:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001214:	f7ff fa3e 	bl	8000694 <HAL_GetTick>
 8001218:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800121c:	e00a      	b.n	8001234 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800121e:	f7ff fa39 	bl	8000694 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d902      	bls.n	8001234 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	f000 bc66 	b.w	8001b00 <HAL_RCC_OscConfig+0xe1c>
 8001234:	2302      	movs	r3, #2
 8001236:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800123e:	fa93 f3a3 	rbit	r3, r3
 8001242:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001246:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800124a:	fab3 f383 	clz	r3, r3
 800124e:	b2db      	uxtb	r3, r3
 8001250:	095b      	lsrs	r3, r3, #5
 8001252:	b2db      	uxtb	r3, r3
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b01      	cmp	r3, #1
 800125c:	d102      	bne.n	8001264 <HAL_RCC_OscConfig+0x580>
 800125e:	4b30      	ldr	r3, [pc, #192]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	e013      	b.n	800128c <HAL_RCC_OscConfig+0x5a8>
 8001264:	2302      	movs	r3, #2
 8001266:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800126e:	fa93 f3a3 	rbit	r3, r3
 8001272:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001276:	2302      	movs	r3, #2
 8001278:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800127c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001280:	fa93 f3a3 	rbit	r3, r3
 8001284:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001288:	4b25      	ldr	r3, [pc, #148]	; (8001320 <HAL_RCC_OscConfig+0x63c>)
 800128a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800128c:	2202      	movs	r2, #2
 800128e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001292:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001296:	fa92 f2a2 	rbit	r2, r2
 800129a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800129e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80012a2:	fab2 f282 	clz	r2, r2
 80012a6:	b2d2      	uxtb	r2, r2
 80012a8:	f042 0220 	orr.w	r2, r2, #32
 80012ac:	b2d2      	uxtb	r2, r2
 80012ae:	f002 021f 	and.w	r2, r2, #31
 80012b2:	2101      	movs	r1, #1
 80012b4:	fa01 f202 	lsl.w	r2, r1, r2
 80012b8:	4013      	ands	r3, r2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1af      	bne.n	800121e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0308 	and.w	r3, r3, #8
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f000 80da 	beq.w	8001482 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d069      	beq.n	80013ac <HAL_RCC_OscConfig+0x6c8>
 80012d8:	2301      	movs	r3, #1
 80012da:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80012e2:	fa93 f3a3 	rbit	r3, r3
 80012e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80012ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012ee:	fab3 f383 	clz	r3, r3
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_RCC_OscConfig+0x640>)
 80012f8:	4413      	add	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	461a      	mov	r2, r3
 80012fe:	2301      	movs	r3, #1
 8001300:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001302:	f7ff f9c7 	bl	8000694 <HAL_GetTick>
 8001306:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800130a:	e00d      	b.n	8001328 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800130c:	f7ff f9c2 	bl	8000694 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d905      	bls.n	8001328 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e3ef      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 8001320:	40021000 	.word	0x40021000
 8001324:	10908120 	.word	0x10908120
 8001328:	2302      	movs	r3, #2
 800132a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800132e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001332:	fa93 f2a3 	rbit	r2, r3
 8001336:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001340:	2202      	movs	r2, #2
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	fa93 f2a3 	rbit	r2, r3
 800134e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001358:	2202      	movs	r2, #2
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	fa93 f2a3 	rbit	r2, r3
 8001366:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800136a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136c:	4ba4      	ldr	r3, [pc, #656]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800136e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001370:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001374:	2102      	movs	r1, #2
 8001376:	6019      	str	r1, [r3, #0]
 8001378:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	fa93 f1a3 	rbit	r1, r3
 8001382:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001386:	6019      	str	r1, [r3, #0]
  return result;
 8001388:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	fab3 f383 	clz	r3, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001398:	b2db      	uxtb	r3, r3
 800139a:	f003 031f 	and.w	r3, r3, #31
 800139e:	2101      	movs	r1, #1
 80013a0:	fa01 f303 	lsl.w	r3, r1, r3
 80013a4:	4013      	ands	r3, r2
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0b0      	beq.n	800130c <HAL_RCC_OscConfig+0x628>
 80013aa:	e06a      	b.n	8001482 <HAL_RCC_OscConfig+0x79e>
 80013ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013b0:	2201      	movs	r2, #1
 80013b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	fa93 f2a3 	rbit	r2, r3
 80013be:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80013c2:	601a      	str	r2, [r3, #0]
  return result;
 80013c4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80013c8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ca:	fab3 f383 	clz	r3, r3
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b8c      	ldr	r3, [pc, #560]	; (8001604 <HAL_RCC_OscConfig+0x920>)
 80013d4:	4413      	add	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	461a      	mov	r2, r3
 80013da:	2300      	movs	r3, #0
 80013dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013de:	f7ff f959 	bl	8000694 <HAL_GetTick>
 80013e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013e6:	e009      	b.n	80013fc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013e8:	f7ff f954 	bl	8000694 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d901      	bls.n	80013fc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e381      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 80013fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001400:	2202      	movs	r2, #2
 8001402:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001404:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	fa93 f2a3 	rbit	r2, r3
 800140e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001418:	2202      	movs	r2, #2
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	fa93 f2a3 	rbit	r2, r3
 8001426:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001430:	2202      	movs	r2, #2
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	fa93 f2a3 	rbit	r2, r3
 800143e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001442:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001444:	4b6e      	ldr	r3, [pc, #440]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001446:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001448:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800144c:	2102      	movs	r1, #2
 800144e:	6019      	str	r1, [r3, #0]
 8001450:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	fa93 f1a3 	rbit	r1, r3
 800145a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800145e:	6019      	str	r1, [r3, #0]
  return result;
 8001460:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	fab3 f383 	clz	r3, r3
 800146a:	b2db      	uxtb	r3, r3
 800146c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001470:	b2db      	uxtb	r3, r3
 8001472:	f003 031f 	and.w	r3, r3, #31
 8001476:	2101      	movs	r1, #1
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	4013      	ands	r3, r2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1b2      	bne.n	80013e8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 8157 	beq.w	8001740 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001498:	4b59      	ldr	r3, [pc, #356]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d112      	bne.n	80014ca <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014a4:	4b56      	ldr	r3, [pc, #344]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	4a55      	ldr	r2, [pc, #340]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 80014aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ae:	61d3      	str	r3, [r2, #28]
 80014b0:	4b53      	ldr	r3, [pc, #332]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	f107 030c 	add.w	r3, r7, #12
 80014c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80014c4:	2301      	movs	r3, #1
 80014c6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ca:	4b4f      	ldr	r3, [pc, #316]	; (8001608 <HAL_RCC_OscConfig+0x924>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d11a      	bne.n	800150c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014d6:	4b4c      	ldr	r3, [pc, #304]	; (8001608 <HAL_RCC_OscConfig+0x924>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a4b      	ldr	r2, [pc, #300]	; (8001608 <HAL_RCC_OscConfig+0x924>)
 80014dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014e2:	f7ff f8d7 	bl	8000694 <HAL_GetTick>
 80014e6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ea:	e009      	b.n	8001500 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ec:	f7ff f8d2 	bl	8000694 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b64      	cmp	r3, #100	; 0x64
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e2ff      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001500:	4b41      	ldr	r3, [pc, #260]	; (8001608 <HAL_RCC_OscConfig+0x924>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0ef      	beq.n	80014ec <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d106      	bne.n	8001524 <HAL_RCC_OscConfig+0x840>
 8001516:	4b3a      	ldr	r3, [pc, #232]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	4a39      	ldr	r2, [pc, #228]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	6213      	str	r3, [r2, #32]
 8001522:	e02f      	b.n	8001584 <HAL_RCC_OscConfig+0x8a0>
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d10c      	bne.n	8001548 <HAL_RCC_OscConfig+0x864>
 800152e:	4b34      	ldr	r3, [pc, #208]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001530:	6a1b      	ldr	r3, [r3, #32]
 8001532:	4a33      	ldr	r2, [pc, #204]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001534:	f023 0301 	bic.w	r3, r3, #1
 8001538:	6213      	str	r3, [r2, #32]
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	4a30      	ldr	r2, [pc, #192]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001540:	f023 0304 	bic.w	r3, r3, #4
 8001544:	6213      	str	r3, [r2, #32]
 8001546:	e01d      	b.n	8001584 <HAL_RCC_OscConfig+0x8a0>
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b05      	cmp	r3, #5
 8001550:	d10c      	bne.n	800156c <HAL_RCC_OscConfig+0x888>
 8001552:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	4a2a      	ldr	r2, [pc, #168]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	6213      	str	r3, [r2, #32]
 800155e:	4b28      	ldr	r3, [pc, #160]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001560:	6a1b      	ldr	r3, [r3, #32]
 8001562:	4a27      	ldr	r2, [pc, #156]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6213      	str	r3, [r2, #32]
 800156a:	e00b      	b.n	8001584 <HAL_RCC_OscConfig+0x8a0>
 800156c:	4b24      	ldr	r3, [pc, #144]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800156e:	6a1b      	ldr	r3, [r3, #32]
 8001570:	4a23      	ldr	r2, [pc, #140]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 8001572:	f023 0301 	bic.w	r3, r3, #1
 8001576:	6213      	str	r3, [r2, #32]
 8001578:	4b21      	ldr	r3, [pc, #132]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800157a:	6a1b      	ldr	r3, [r3, #32]
 800157c:	4a20      	ldr	r2, [pc, #128]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 800157e:	f023 0304 	bic.w	r3, r3, #4
 8001582:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d06a      	beq.n	8001664 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158e:	f7ff f881 	bl	8000694 <HAL_GetTick>
 8001592:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001596:	e00b      	b.n	80015b0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001598:	f7ff f87c 	bl	8000694 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e2a7      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 80015b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015b4:	2202      	movs	r2, #2
 80015b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	fa93 f2a3 	rbit	r2, r3
 80015c2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80015cc:	2202      	movs	r2, #2
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	fa93 f2a3 	rbit	r2, r3
 80015da:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80015de:	601a      	str	r2, [r3, #0]
  return result;
 80015e0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80015e4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e6:	fab3 f383 	clz	r3, r3
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	095b      	lsrs	r3, r3, #5
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d108      	bne.n	800160c <HAL_RCC_OscConfig+0x928>
 80015fa:	4b01      	ldr	r3, [pc, #4]	; (8001600 <HAL_RCC_OscConfig+0x91c>)
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	e013      	b.n	8001628 <HAL_RCC_OscConfig+0x944>
 8001600:	40021000 	.word	0x40021000
 8001604:	10908120 	.word	0x10908120
 8001608:	40007000 	.word	0x40007000
 800160c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001610:	2202      	movs	r2, #2
 8001612:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001614:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	fa93 f2a3 	rbit	r2, r3
 800161e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	4bc0      	ldr	r3, [pc, #768]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 8001626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001628:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800162c:	2102      	movs	r1, #2
 800162e:	6011      	str	r1, [r2, #0]
 8001630:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001634:	6812      	ldr	r2, [r2, #0]
 8001636:	fa92 f1a2 	rbit	r1, r2
 800163a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800163e:	6011      	str	r1, [r2, #0]
  return result;
 8001640:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	fab2 f282 	clz	r2, r2
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	f002 021f 	and.w	r2, r2, #31
 8001656:	2101      	movs	r1, #1
 8001658:	fa01 f202 	lsl.w	r2, r1, r2
 800165c:	4013      	ands	r3, r2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d09a      	beq.n	8001598 <HAL_RCC_OscConfig+0x8b4>
 8001662:	e063      	b.n	800172c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001664:	f7ff f816 	bl	8000694 <HAL_GetTick>
 8001668:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800166c:	e00b      	b.n	8001686 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800166e:	f7ff f811 	bl	8000694 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	f241 3288 	movw	r2, #5000	; 0x1388
 800167e:	4293      	cmp	r3, r2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e23c      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 8001686:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800168a:	2202      	movs	r2, #2
 800168c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	fa93 f2a3 	rbit	r2, r3
 8001698:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016a2:	2202      	movs	r2, #2
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	fa93 f2a3 	rbit	r2, r3
 80016b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016b4:	601a      	str	r2, [r3, #0]
  return result;
 80016b6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80016ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016bc:	fab3 f383 	clz	r3, r3
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	095b      	lsrs	r3, r3, #5
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	f043 0302 	orr.w	r3, r3, #2
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d102      	bne.n	80016d6 <HAL_RCC_OscConfig+0x9f2>
 80016d0:	4b95      	ldr	r3, [pc, #596]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	e00d      	b.n	80016f2 <HAL_RCC_OscConfig+0xa0e>
 80016d6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016da:	2202      	movs	r2, #2
 80016dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	fa93 f2a3 	rbit	r2, r3
 80016e8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	4b8e      	ldr	r3, [pc, #568]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 80016f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80016f6:	2102      	movs	r1, #2
 80016f8:	6011      	str	r1, [r2, #0]
 80016fa:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80016fe:	6812      	ldr	r2, [r2, #0]
 8001700:	fa92 f1a2 	rbit	r1, r2
 8001704:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001708:	6011      	str	r1, [r2, #0]
  return result;
 800170a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	fab2 f282 	clz	r2, r2
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	f002 021f 	and.w	r2, r2, #31
 8001720:	2101      	movs	r1, #1
 8001722:	fa01 f202 	lsl.w	r2, r1, r2
 8001726:	4013      	ands	r3, r2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1a0      	bne.n	800166e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800172c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001730:	2b01      	cmp	r3, #1
 8001732:	d105      	bne.n	8001740 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001734:	4b7c      	ldr	r3, [pc, #496]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 8001736:	69db      	ldr	r3, [r3, #28]
 8001738:	4a7b      	ldr	r2, [pc, #492]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 800173a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800173e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 81d9 	beq.w	8001afe <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800174c:	4b76      	ldr	r3, [pc, #472]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 030c 	and.w	r3, r3, #12
 8001754:	2b08      	cmp	r3, #8
 8001756:	f000 81a6 	beq.w	8001aa6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	2b02      	cmp	r3, #2
 8001762:	f040 811e 	bne.w	80019a2 <HAL_RCC_OscConfig+0xcbe>
 8001766:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800176a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800176e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001770:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	fa93 f2a3 	rbit	r2, r3
 800177a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800177e:	601a      	str	r2, [r3, #0]
  return result;
 8001780:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001784:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001790:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	461a      	mov	r2, r3
 8001798:	2300      	movs	r3, #0
 800179a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179c:	f7fe ff7a 	bl	8000694 <HAL_GetTick>
 80017a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017a4:	e009      	b.n	80017ba <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a6:	f7fe ff75 	bl	8000694 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e1a2      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 80017ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	fa93 f2a3 	rbit	r2, r3
 80017ce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80017d2:	601a      	str	r2, [r3, #0]
  return result;
 80017d4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80017d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017da:	fab3 f383 	clz	r3, r3
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	095b      	lsrs	r3, r3, #5
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d102      	bne.n	80017f4 <HAL_RCC_OscConfig+0xb10>
 80017ee:	4b4e      	ldr	r3, [pc, #312]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	e01b      	b.n	800182c <HAL_RCC_OscConfig+0xb48>
 80017f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	fa93 f2a3 	rbit	r2, r3
 8001808:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001812:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	fa93 f2a3 	rbit	r2, r3
 8001822:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 800182a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001830:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001834:	6011      	str	r1, [r2, #0]
 8001836:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	fa92 f1a2 	rbit	r1, r2
 8001840:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001844:	6011      	str	r1, [r2, #0]
  return result;
 8001846:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	fab2 f282 	clz	r2, r2
 8001850:	b2d2      	uxtb	r2, r2
 8001852:	f042 0220 	orr.w	r2, r2, #32
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	f002 021f 	and.w	r2, r2, #31
 800185c:	2101      	movs	r1, #1
 800185e:	fa01 f202 	lsl.w	r2, r1, r2
 8001862:	4013      	ands	r3, r2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d19e      	bne.n	80017a6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001868:	4b2f      	ldr	r3, [pc, #188]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 800186a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800186c:	f023 020f 	bic.w	r2, r3, #15
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001876:	492c      	ldr	r1, [pc, #176]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 8001878:	4313      	orrs	r3, r2
 800187a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800187c:	4b2a      	ldr	r3, [pc, #168]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a19      	ldr	r1, [r3, #32]
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	430b      	orrs	r3, r1
 8001892:	4925      	ldr	r1, [pc, #148]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 8001894:	4313      	orrs	r3, r2
 8001896:	604b      	str	r3, [r1, #4]
 8001898:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800189c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	fa93 f2a3 	rbit	r2, r3
 80018ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018b0:	601a      	str	r2, [r3, #0]
  return result;
 80018b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018b6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b8:	fab3 f383 	clz	r3, r3
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	461a      	mov	r2, r3
 80018ca:	2301      	movs	r3, #1
 80018cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ce:	f7fe fee1 	bl	8000694 <HAL_GetTick>
 80018d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d6:	e009      	b.n	80018ec <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d8:	f7fe fedc 	bl	8000694 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e109      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 80018ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	fa93 f2a3 	rbit	r2, r3
 8001900:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001904:	601a      	str	r2, [r3, #0]
  return result;
 8001906:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800190a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800190c:	fab3 f383 	clz	r3, r3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	095b      	lsrs	r3, r3, #5
 8001914:	b2db      	uxtb	r3, r3
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b01      	cmp	r3, #1
 800191e:	d105      	bne.n	800192c <HAL_RCC_OscConfig+0xc48>
 8001920:	4b01      	ldr	r3, [pc, #4]	; (8001928 <HAL_RCC_OscConfig+0xc44>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	e01e      	b.n	8001964 <HAL_RCC_OscConfig+0xc80>
 8001926:	bf00      	nop
 8001928:	40021000 	.word	0x40021000
 800192c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001930:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001934:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001936:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	fa93 f2a3 	rbit	r2, r3
 8001940:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800194a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	fa93 f2a3 	rbit	r2, r3
 800195a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	4b6a      	ldr	r3, [pc, #424]	; (8001b0c <HAL_RCC_OscConfig+0xe28>)
 8001962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001964:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001968:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800196c:	6011      	str	r1, [r2, #0]
 800196e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001972:	6812      	ldr	r2, [r2, #0]
 8001974:	fa92 f1a2 	rbit	r1, r2
 8001978:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800197c:	6011      	str	r1, [r2, #0]
  return result;
 800197e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001982:	6812      	ldr	r2, [r2, #0]
 8001984:	fab2 f282 	clz	r2, r2
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	f042 0220 	orr.w	r2, r2, #32
 800198e:	b2d2      	uxtb	r2, r2
 8001990:	f002 021f 	and.w	r2, r2, #31
 8001994:	2101      	movs	r1, #1
 8001996:	fa01 f202 	lsl.w	r2, r1, r2
 800199a:	4013      	ands	r3, r2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d09b      	beq.n	80018d8 <HAL_RCC_OscConfig+0xbf4>
 80019a0:	e0ad      	b.n	8001afe <HAL_RCC_OscConfig+0xe1a>
 80019a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	fa93 f2a3 	rbit	r2, r3
 80019b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019ba:	601a      	str	r2, [r3, #0]
  return result;
 80019bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c2:	fab3 f383 	clz	r3, r3
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	461a      	mov	r2, r3
 80019d4:	2300      	movs	r3, #0
 80019d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7fe fe5c 	bl	8000694 <HAL_GetTick>
 80019dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019e0:	e009      	b.n	80019f6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e2:	f7fe fe57 	bl	8000694 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e084      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
 80019f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	fa93 f2a3 	rbit	r2, r3
 8001a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0e:	601a      	str	r2, [r3, #0]
  return result;
 8001a10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a14:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a16:	fab3 f383 	clz	r3, r3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	095b      	lsrs	r3, r3, #5
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d102      	bne.n	8001a30 <HAL_RCC_OscConfig+0xd4c>
 8001a2a:	4b38      	ldr	r3, [pc, #224]	; (8001b0c <HAL_RCC_OscConfig+0xe28>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	e01b      	b.n	8001a68 <HAL_RCC_OscConfig+0xd84>
 8001a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	fa93 f2a3 	rbit	r2, r3
 8001a44:	f107 0320 	add.w	r3, r7, #32
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	f107 031c 	add.w	r3, r7, #28
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	fa93 f2a3 	rbit	r2, r3
 8001a5e:	f107 0318 	add.w	r3, r7, #24
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	4b29      	ldr	r3, [pc, #164]	; (8001b0c <HAL_RCC_OscConfig+0xe28>)
 8001a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a68:	f107 0214 	add.w	r2, r7, #20
 8001a6c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a70:	6011      	str	r1, [r2, #0]
 8001a72:	f107 0214 	add.w	r2, r7, #20
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	fa92 f1a2 	rbit	r1, r2
 8001a7c:	f107 0210 	add.w	r2, r7, #16
 8001a80:	6011      	str	r1, [r2, #0]
  return result;
 8001a82:	f107 0210 	add.w	r2, r7, #16
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	fab2 f282 	clz	r2, r2
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	f042 0220 	orr.w	r2, r2, #32
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	f002 021f 	and.w	r2, r2, #31
 8001a98:	2101      	movs	r1, #1
 8001a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d19e      	bne.n	80019e2 <HAL_RCC_OscConfig+0xcfe>
 8001aa4:	e02b      	b.n	8001afe <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa6:	1d3b      	adds	r3, r7, #4
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d101      	bne.n	8001ab4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e025      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <HAL_RCC_OscConfig+0xe28>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001abc:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <HAL_RCC_OscConfig+0xe28>)
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ac4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ac8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d111      	bne.n	8001afa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ad6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ada:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d108      	bne.n	8001afa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ae8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001aec:	f003 020f 	and.w	r2, r3, #15
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d001      	beq.n	8001afe <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e000      	b.n	8001b00 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000

08001b10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b09e      	sub	sp, #120	; 0x78
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d101      	bne.n	8001b28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e162      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b28:	4b90      	ldr	r3, [pc, #576]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d910      	bls.n	8001b58 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b36:	4b8d      	ldr	r3, [pc, #564]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f023 0207 	bic.w	r2, r3, #7
 8001b3e:	498b      	ldr	r1, [pc, #556]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b46:	4b89      	ldr	r3, [pc, #548]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0307 	and.w	r3, r3, #7
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d001      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e14a      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d008      	beq.n	8001b76 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b64:	4b82      	ldr	r3, [pc, #520]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	497f      	ldr	r1, [pc, #508]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 80dc 	beq.w	8001d3c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d13c      	bne.n	8001c06 <HAL_RCC_ClockConfig+0xf6>
 8001b8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b90:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b94:	fa93 f3a3 	rbit	r3, r3
 8001b98:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9c:	fab3 f383 	clz	r3, r3
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	095b      	lsrs	r3, r3, #5
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d102      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xa6>
 8001bb0:	4b6f      	ldr	r3, [pc, #444]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	e00f      	b.n	8001bd6 <HAL_RCC_ClockConfig+0xc6>
 8001bb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bbe:	fa93 f3a3 	rbit	r3, r3
 8001bc2:	667b      	str	r3, [r7, #100]	; 0x64
 8001bc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bc8:	663b      	str	r3, [r7, #96]	; 0x60
 8001bca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001bd2:	4b67      	ldr	r3, [pc, #412]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bda:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bde:	fa92 f2a2 	rbit	r2, r2
 8001be2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001be4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001be6:	fab2 f282 	clz	r2, r2
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	f042 0220 	orr.w	r2, r2, #32
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	f002 021f 	and.w	r2, r2, #31
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d17b      	bne.n	8001cfa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e0f3      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d13c      	bne.n	8001c88 <HAL_RCC_ClockConfig+0x178>
 8001c0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c12:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c1e:	fab3 f383 	clz	r3, r3
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	095b      	lsrs	r3, r3, #5
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d102      	bne.n	8001c38 <HAL_RCC_ClockConfig+0x128>
 8001c32:	4b4f      	ldr	r3, [pc, #316]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	e00f      	b.n	8001c58 <HAL_RCC_ClockConfig+0x148>
 8001c38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c3c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c40:	fa93 f3a3 	rbit	r3, r3
 8001c44:	647b      	str	r3, [r7, #68]	; 0x44
 8001c46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c4a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c4e:	fa93 f3a3 	rbit	r3, r3
 8001c52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c54:	4b46      	ldr	r3, [pc, #280]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c5c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c60:	fa92 f2a2 	rbit	r2, r2
 8001c64:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001c66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c68:	fab2 f282 	clz	r2, r2
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	f042 0220 	orr.w	r2, r2, #32
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	f002 021f 	and.w	r2, r2, #31
 8001c78:	2101      	movs	r1, #1
 8001c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c7e:	4013      	ands	r3, r2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d13a      	bne.n	8001cfa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0b2      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
 8001c88:	2302      	movs	r3, #2
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c96:	fab3 f383 	clz	r3, r3
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	095b      	lsrs	r3, r3, #5
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d102      	bne.n	8001cb0 <HAL_RCC_ClockConfig+0x1a0>
 8001caa:	4b31      	ldr	r3, [pc, #196]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	e00d      	b.n	8001ccc <HAL_RCC_ClockConfig+0x1bc>
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	623b      	str	r3, [r7, #32]
 8001cc0:	6a3b      	ldr	r3, [r7, #32]
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	61fb      	str	r3, [r7, #28]
 8001cc8:	4b29      	ldr	r3, [pc, #164]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ccc:	2202      	movs	r2, #2
 8001cce:	61ba      	str	r2, [r7, #24]
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	fa92 f2a2 	rbit	r2, r2
 8001cd6:	617a      	str	r2, [r7, #20]
  return result;
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	fab2 f282 	clz	r2, r2
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	f042 0220 	orr.w	r2, r2, #32
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	f002 021f 	and.w	r2, r2, #31
 8001cea:	2101      	movs	r1, #1
 8001cec:	fa01 f202 	lsl.w	r2, r1, r2
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e079      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f023 0203 	bic.w	r2, r3, #3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	491a      	ldr	r1, [pc, #104]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d0c:	f7fe fcc2 	bl	8000694 <HAL_GetTick>
 8001d10:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d12:	e00a      	b.n	8001d2a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d14:	f7fe fcbe 	bl	8000694 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e061      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2a:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <HAL_RCC_ClockConfig+0x260>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f003 020c 	and.w	r2, r3, #12
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d1eb      	bne.n	8001d14 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d214      	bcs.n	8001d74 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4a:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 0207 	bic.w	r2, r3, #7
 8001d52:	4906      	ldr	r1, [pc, #24]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5a:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <HAL_RCC_ClockConfig+0x25c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e040      	b.n	8001dee <HAL_RCC_ClockConfig+0x2de>
 8001d6c:	40022000 	.word	0x40022000
 8001d70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d008      	beq.n	8001d92 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d80:	4b1d      	ldr	r3, [pc, #116]	; (8001df8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	491a      	ldr	r1, [pc, #104]	; (8001df8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d009      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d9e:	4b16      	ldr	r3, [pc, #88]	; (8001df8 <HAL_RCC_ClockConfig+0x2e8>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	4912      	ldr	r1, [pc, #72]	; (8001df8 <HAL_RCC_ClockConfig+0x2e8>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001db2:	f000 f829 	bl	8001e08 <HAL_RCC_GetSysClockFreq>
 8001db6:	4601      	mov	r1, r0
 8001db8:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <HAL_RCC_ClockConfig+0x2e8>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dc0:	22f0      	movs	r2, #240	; 0xf0
 8001dc2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	fa92 f2a2 	rbit	r2, r2
 8001dca:	60fa      	str	r2, [r7, #12]
  return result;
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	fab2 f282 	clz	r2, r2
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	40d3      	lsrs	r3, r2
 8001dd6:	4a09      	ldr	r2, [pc, #36]	; (8001dfc <HAL_RCC_ClockConfig+0x2ec>)
 8001dd8:	5cd3      	ldrb	r3, [r2, r3]
 8001dda:	fa21 f303 	lsr.w	r3, r1, r3
 8001dde:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <HAL_RCC_ClockConfig+0x2f0>)
 8001de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001de2:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <HAL_RCC_ClockConfig+0x2f4>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fc10 	bl	800060c <HAL_InitTick>
  
  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3778      	adds	r7, #120	; 0x78
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	08002b40 	.word	0x08002b40
 8001e00:	20000000 	.word	0x20000000
 8001e04:	20000004 	.word	0x20000004

08001e08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b08b      	sub	sp, #44	; 0x2c
 8001e0c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
 8001e12:	2300      	movs	r3, #0
 8001e14:	61bb      	str	r3, [r7, #24]
 8001e16:	2300      	movs	r3, #0
 8001e18:	627b      	str	r3, [r7, #36]	; 0x24
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e22:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f003 030c 	and.w	r3, r3, #12
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d002      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0x30>
 8001e32:	2b08      	cmp	r3, #8
 8001e34:	d003      	beq.n	8001e3e <HAL_RCC_GetSysClockFreq+0x36>
 8001e36:	e03f      	b.n	8001eb8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e38:	4b25      	ldr	r3, [pc, #148]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e3a:	623b      	str	r3, [r7, #32]
      break;
 8001e3c:	e03f      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e44:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e48:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	fa92 f2a2 	rbit	r2, r2
 8001e50:	607a      	str	r2, [r7, #4]
  return result;
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	fab2 f282 	clz	r2, r2
 8001e58:	b2d2      	uxtb	r2, r2
 8001e5a:	40d3      	lsrs	r3, r2
 8001e5c:	4a1d      	ldr	r2, [pc, #116]	; (8001ed4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e5e:	5cd3      	ldrb	r3, [r2, r3]
 8001e60:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	220f      	movs	r2, #15
 8001e6c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	fa92 f2a2 	rbit	r2, r2
 8001e74:	60fa      	str	r2, [r7, #12]
  return result;
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	fab2 f282 	clz	r2, r2
 8001e7c:	b2d2      	uxtb	r2, r2
 8001e7e:	40d3      	lsrs	r3, r2
 8001e80:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001e82:	5cd3      	ldrb	r3, [r2, r3]
 8001e84:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d008      	beq.n	8001ea2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e90:	4a0f      	ldr	r2, [pc, #60]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fb02 f303 	mul.w	r3, r2, r3
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea0:	e007      	b.n	8001eb2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ea2:	4a0b      	ldr	r2, [pc, #44]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	fb02 f303 	mul.w	r3, r2, r3
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb4:	623b      	str	r3, [r7, #32]
      break;
 8001eb6:	e002      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001eb8:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001eba:	623b      	str	r3, [r7, #32]
      break;
 8001ebc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ebe:	6a3b      	ldr	r3, [r7, #32]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	372c      	adds	r7, #44	; 0x2c
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	007a1200 	.word	0x007a1200
 8001ed4:	08002b58 	.word	0x08002b58
 8001ed8:	08002b68 	.word	0x08002b68

08001edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee0:	4b03      	ldr	r3, [pc, #12]	; (8001ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000000 	.word	0x20000000

08001ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001efa:	f7ff ffef 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8001efe:	4601      	mov	r1, r0
 8001f00:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f08:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f0c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	fa92 f2a2 	rbit	r2, r2
 8001f14:	603a      	str	r2, [r7, #0]
  return result;
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	fab2 f282 	clz	r2, r2
 8001f1c:	b2d2      	uxtb	r2, r2
 8001f1e:	40d3      	lsrs	r3, r2
 8001f20:	4a04      	ldr	r2, [pc, #16]	; (8001f34 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001f22:	5cd3      	ldrb	r3, [r2, r3]
 8001f24:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	08002b50 	.word	0x08002b50

08001f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f3e:	f7ff ffcd 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8001f42:	4601      	mov	r1, r0
 8001f44:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f4c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f50:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	fa92 f2a2 	rbit	r2, r2
 8001f58:	603a      	str	r2, [r7, #0]
  return result;
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	fab2 f282 	clz	r2, r2
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	40d3      	lsrs	r3, r2
 8001f64:	4a04      	ldr	r2, [pc, #16]	; (8001f78 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001f66:	5cd3      	ldrb	r3, [r2, r3]
 8001f68:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40021000 	.word	0x40021000
 8001f78:	08002b50 	.word	0x08002b50

08001f7c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b092      	sub	sp, #72	; 0x48
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f84:	2300      	movs	r3, #0
 8001f86:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f000 80d4 	beq.w	8002148 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa0:	4b4e      	ldr	r3, [pc, #312]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10e      	bne.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fac:	4b4b      	ldr	r3, [pc, #300]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fae:	69db      	ldr	r3, [r3, #28]
 8001fb0:	4a4a      	ldr	r2, [pc, #296]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	61d3      	str	r3, [r2, #28]
 8001fb8:	4b48      	ldr	r3, [pc, #288]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fba:	69db      	ldr	r3, [r3, #28]
 8001fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fca:	4b45      	ldr	r3, [pc, #276]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d118      	bne.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd6:	4b42      	ldr	r3, [pc, #264]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a41      	ldr	r2, [pc, #260]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fe2:	f7fe fb57 	bl	8000694 <HAL_GetTick>
 8001fe6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe8:	e008      	b.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fea:	f7fe fb53 	bl	8000694 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b64      	cmp	r3, #100	; 0x64
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e1d6      	b.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffc:	4b38      	ldr	r3, [pc, #224]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002008:	4b34      	ldr	r3, [pc, #208]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002010:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 8084 	beq.w	8002122 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002022:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002024:	429a      	cmp	r2, r3
 8002026:	d07c      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002028:	4b2c      	ldr	r3, [pc, #176]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002030:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002036:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800203a:	fa93 f3a3 	rbit	r3, r3
 800203e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002042:	fab3 f383 	clz	r3, r3
 8002046:	b2db      	uxtb	r3, r3
 8002048:	461a      	mov	r2, r3
 800204a:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800204c:	4413      	add	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	461a      	mov	r2, r3
 8002052:	2301      	movs	r3, #1
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800205a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800205e:	fa93 f3a3 	rbit	r3, r3
 8002062:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002066:	fab3 f383 	clz	r3, r3
 800206a:	b2db      	uxtb	r3, r3
 800206c:	461a      	mov	r2, r3
 800206e:	4b1d      	ldr	r3, [pc, #116]	; (80020e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002070:	4413      	add	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	461a      	mov	r2, r3
 8002076:	2300      	movs	r3, #0
 8002078:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800207a:	4a18      	ldr	r2, [pc, #96]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800207c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d04b      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208a:	f7fe fb03 	bl	8000694 <HAL_GetTick>
 800208e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002090:	e00a      	b.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002092:	f7fe faff 	bl	8000694 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	f241 3288 	movw	r2, #5000	; 0x1388
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e180      	b.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80020a8:	2302      	movs	r3, #2
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ae:	fa93 f3a3 	rbit	r3, r3
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
 80020b4:	2302      	movs	r3, #2
 80020b6:	623b      	str	r3, [r7, #32]
 80020b8:	6a3b      	ldr	r3, [r7, #32]
 80020ba:	fa93 f3a3 	rbit	r3, r3
 80020be:	61fb      	str	r3, [r7, #28]
  return result;
 80020c0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	095b      	lsrs	r3, r3, #5
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	f043 0302 	orr.w	r3, r3, #2
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d108      	bne.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80020d6:	4b01      	ldr	r3, [pc, #4]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	e00d      	b.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80020dc:	40021000 	.word	0x40021000
 80020e0:	40007000 	.word	0x40007000
 80020e4:	10908100 	.word	0x10908100
 80020e8:	2302      	movs	r3, #2
 80020ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	fa93 f3a3 	rbit	r3, r3
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	4ba0      	ldr	r3, [pc, #640]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f8:	2202      	movs	r2, #2
 80020fa:	613a      	str	r2, [r7, #16]
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	fa92 f2a2 	rbit	r2, r2
 8002102:	60fa      	str	r2, [r7, #12]
  return result;
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	fab2 f282 	clz	r2, r2
 800210a:	b2d2      	uxtb	r2, r2
 800210c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	f002 021f 	and.w	r2, r2, #31
 8002116:	2101      	movs	r1, #1
 8002118:	fa01 f202 	lsl.w	r2, r1, r2
 800211c:	4013      	ands	r3, r2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0b7      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002122:	4b95      	ldr	r3, [pc, #596]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4992      	ldr	r1, [pc, #584]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002130:	4313      	orrs	r3, r2
 8002132:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002134:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002138:	2b01      	cmp	r3, #1
 800213a:	d105      	bne.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800213c:	4b8e      	ldr	r3, [pc, #568]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	4a8d      	ldr	r2, [pc, #564]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002142:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002146:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d008      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002154:	4b88      	ldr	r3, [pc, #544]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002158:	f023 0203 	bic.w	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	4985      	ldr	r1, [pc, #532]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002162:	4313      	orrs	r3, r2
 8002164:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d008      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002172:	4b81      	ldr	r3, [pc, #516]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	497e      	ldr	r1, [pc, #504]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002180:	4313      	orrs	r3, r2
 8002182:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002190:	4b79      	ldr	r3, [pc, #484]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	4976      	ldr	r1, [pc, #472]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d008      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021ae:	4b72      	ldr	r3, [pc, #456]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f023 0210 	bic.w	r2, r3, #16
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	496f      	ldr	r1, [pc, #444]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d008      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80021cc:	4b6a      	ldr	r3, [pc, #424]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d8:	4967      	ldr	r1, [pc, #412]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d008      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021ea:	4b63      	ldr	r3, [pc, #396]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f023 0220 	bic.w	r2, r3, #32
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	4960      	ldr	r1, [pc, #384]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d008      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002208:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800220a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	4958      	ldr	r1, [pc, #352]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002216:	4313      	orrs	r3, r2
 8002218:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0308 	and.w	r3, r3, #8
 8002222:	2b00      	cmp	r3, #0
 8002224:	d008      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002226:	4b54      	ldr	r3, [pc, #336]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	4951      	ldr	r1, [pc, #324]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002234:	4313      	orrs	r3, r2
 8002236:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0310 	and.w	r3, r3, #16
 8002240:	2b00      	cmp	r3, #0
 8002242:	d008      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002244:	4b4c      	ldr	r3, [pc, #304]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	4949      	ldr	r1, [pc, #292]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002252:	4313      	orrs	r3, r2
 8002254:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800225e:	2b00      	cmp	r3, #0
 8002260:	d008      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002262:	4b45      	ldr	r3, [pc, #276]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	4942      	ldr	r1, [pc, #264]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800227c:	2b00      	cmp	r3, #0
 800227e:	d008      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002280:	4b3d      	ldr	r3, [pc, #244]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002284:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800228c:	493a      	ldr	r1, [pc, #232]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800228e:	4313      	orrs	r3, r2
 8002290:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229a:	2b00      	cmp	r3, #0
 800229c:	d008      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800229e:	4b36      	ldr	r3, [pc, #216]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022aa:	4933      	ldr	r1, [pc, #204]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d008      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80022bc:	4b2e      	ldr	r3, [pc, #184]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c8:	492b      	ldr	r1, [pc, #172]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d008      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80022da:	4b27      	ldr	r3, [pc, #156]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	4924      	ldr	r1, [pc, #144]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d008      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80022f8:	4b1f      	ldr	r3, [pc, #124]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002304:	491c      	ldr	r1, [pc, #112]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002306:	4313      	orrs	r3, r2
 8002308:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d008      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002316:	4b18      	ldr	r3, [pc, #96]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002322:	4915      	ldr	r1, [pc, #84]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002324:	4313      	orrs	r3, r2
 8002326:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002334:	4b10      	ldr	r3, [pc, #64]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002340:	490d      	ldr	r1, [pc, #52]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002342:	4313      	orrs	r3, r2
 8002344:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d008      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002352:	4b09      	ldr	r3, [pc, #36]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800235e:	4906      	ldr	r1, [pc, #24]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002360:	4313      	orrs	r3, r2
 8002362:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00c      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002370:	4b01      	ldr	r3, [pc, #4]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002374:	e002      	b.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002384:	490b      	ldr	r1, [pc, #44]	; (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002386:	4313      	orrs	r3, r2
 8002388:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d008      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002396:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023a2:	4904      	ldr	r1, [pc, #16]	; (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3748      	adds	r7, #72	; 0x48
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40021000 	.word	0x40021000

080023b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e040      	b.n	800244c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d106      	bne.n	80023e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f7fe f858 	bl	8000490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2224      	movs	r2, #36	; 0x24
 80023e4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0201 	bic.w	r2, r2, #1
 80023f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f82c 	bl	8002454 <UART_SetConfig>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e022      	b.n	800244c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f9f6 	bl	8002800 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002422:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002432:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 0201 	orr.w	r2, r2, #1
 8002442:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 fa7d 	bl	8002944 <UART_CheckIdleState>
 800244a:	4603      	mov	r3, r0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800245c:	2300      	movs	r3, #0
 800245e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	431a      	orrs	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	4313      	orrs	r3, r2
 8002476:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	4bab      	ldr	r3, [pc, #684]	; (800272c <UART_SetConfig+0x2d8>)
 8002480:	4013      	ands	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	6979      	ldr	r1, [r7, #20]
 8002488:	430b      	orrs	r3, r1
 800248a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a1b      	ldr	r3, [r3, #32]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a99      	ldr	r2, [pc, #612]	; (8002730 <UART_SetConfig+0x2dc>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d120      	bne.n	8002512 <UART_SetConfig+0xbe>
 80024d0:	4b98      	ldr	r3, [pc, #608]	; (8002734 <UART_SetConfig+0x2e0>)
 80024d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d817      	bhi.n	800250c <UART_SetConfig+0xb8>
 80024dc:	a201      	add	r2, pc, #4	; (adr r2, 80024e4 <UART_SetConfig+0x90>)
 80024de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e2:	bf00      	nop
 80024e4:	080024f5 	.word	0x080024f5
 80024e8:	08002501 	.word	0x08002501
 80024ec:	08002507 	.word	0x08002507
 80024f0:	080024fb 	.word	0x080024fb
 80024f4:	2301      	movs	r3, #1
 80024f6:	77fb      	strb	r3, [r7, #31]
 80024f8:	e0b5      	b.n	8002666 <UART_SetConfig+0x212>
 80024fa:	2302      	movs	r3, #2
 80024fc:	77fb      	strb	r3, [r7, #31]
 80024fe:	e0b2      	b.n	8002666 <UART_SetConfig+0x212>
 8002500:	2304      	movs	r3, #4
 8002502:	77fb      	strb	r3, [r7, #31]
 8002504:	e0af      	b.n	8002666 <UART_SetConfig+0x212>
 8002506:	2308      	movs	r3, #8
 8002508:	77fb      	strb	r3, [r7, #31]
 800250a:	e0ac      	b.n	8002666 <UART_SetConfig+0x212>
 800250c:	2310      	movs	r3, #16
 800250e:	77fb      	strb	r3, [r7, #31]
 8002510:	e0a9      	b.n	8002666 <UART_SetConfig+0x212>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a88      	ldr	r2, [pc, #544]	; (8002738 <UART_SetConfig+0x2e4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d124      	bne.n	8002566 <UART_SetConfig+0x112>
 800251c:	4b85      	ldr	r3, [pc, #532]	; (8002734 <UART_SetConfig+0x2e0>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002520:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002524:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002528:	d011      	beq.n	800254e <UART_SetConfig+0xfa>
 800252a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800252e:	d817      	bhi.n	8002560 <UART_SetConfig+0x10c>
 8002530:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002534:	d011      	beq.n	800255a <UART_SetConfig+0x106>
 8002536:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800253a:	d811      	bhi.n	8002560 <UART_SetConfig+0x10c>
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <UART_SetConfig+0xf4>
 8002540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002544:	d006      	beq.n	8002554 <UART_SetConfig+0x100>
 8002546:	e00b      	b.n	8002560 <UART_SetConfig+0x10c>
 8002548:	2300      	movs	r3, #0
 800254a:	77fb      	strb	r3, [r7, #31]
 800254c:	e08b      	b.n	8002666 <UART_SetConfig+0x212>
 800254e:	2302      	movs	r3, #2
 8002550:	77fb      	strb	r3, [r7, #31]
 8002552:	e088      	b.n	8002666 <UART_SetConfig+0x212>
 8002554:	2304      	movs	r3, #4
 8002556:	77fb      	strb	r3, [r7, #31]
 8002558:	e085      	b.n	8002666 <UART_SetConfig+0x212>
 800255a:	2308      	movs	r3, #8
 800255c:	77fb      	strb	r3, [r7, #31]
 800255e:	e082      	b.n	8002666 <UART_SetConfig+0x212>
 8002560:	2310      	movs	r3, #16
 8002562:	77fb      	strb	r3, [r7, #31]
 8002564:	e07f      	b.n	8002666 <UART_SetConfig+0x212>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a74      	ldr	r2, [pc, #464]	; (800273c <UART_SetConfig+0x2e8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d124      	bne.n	80025ba <UART_SetConfig+0x166>
 8002570:	4b70      	ldr	r3, [pc, #448]	; (8002734 <UART_SetConfig+0x2e0>)
 8002572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002574:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002578:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800257c:	d011      	beq.n	80025a2 <UART_SetConfig+0x14e>
 800257e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002582:	d817      	bhi.n	80025b4 <UART_SetConfig+0x160>
 8002584:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002588:	d011      	beq.n	80025ae <UART_SetConfig+0x15a>
 800258a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800258e:	d811      	bhi.n	80025b4 <UART_SetConfig+0x160>
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <UART_SetConfig+0x148>
 8002594:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002598:	d006      	beq.n	80025a8 <UART_SetConfig+0x154>
 800259a:	e00b      	b.n	80025b4 <UART_SetConfig+0x160>
 800259c:	2300      	movs	r3, #0
 800259e:	77fb      	strb	r3, [r7, #31]
 80025a0:	e061      	b.n	8002666 <UART_SetConfig+0x212>
 80025a2:	2302      	movs	r3, #2
 80025a4:	77fb      	strb	r3, [r7, #31]
 80025a6:	e05e      	b.n	8002666 <UART_SetConfig+0x212>
 80025a8:	2304      	movs	r3, #4
 80025aa:	77fb      	strb	r3, [r7, #31]
 80025ac:	e05b      	b.n	8002666 <UART_SetConfig+0x212>
 80025ae:	2308      	movs	r3, #8
 80025b0:	77fb      	strb	r3, [r7, #31]
 80025b2:	e058      	b.n	8002666 <UART_SetConfig+0x212>
 80025b4:	2310      	movs	r3, #16
 80025b6:	77fb      	strb	r3, [r7, #31]
 80025b8:	e055      	b.n	8002666 <UART_SetConfig+0x212>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a60      	ldr	r2, [pc, #384]	; (8002740 <UART_SetConfig+0x2ec>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d124      	bne.n	800260e <UART_SetConfig+0x1ba>
 80025c4:	4b5b      	ldr	r3, [pc, #364]	; (8002734 <UART_SetConfig+0x2e0>)
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80025cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80025d0:	d011      	beq.n	80025f6 <UART_SetConfig+0x1a2>
 80025d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80025d6:	d817      	bhi.n	8002608 <UART_SetConfig+0x1b4>
 80025d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025dc:	d011      	beq.n	8002602 <UART_SetConfig+0x1ae>
 80025de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025e2:	d811      	bhi.n	8002608 <UART_SetConfig+0x1b4>
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <UART_SetConfig+0x19c>
 80025e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025ec:	d006      	beq.n	80025fc <UART_SetConfig+0x1a8>
 80025ee:	e00b      	b.n	8002608 <UART_SetConfig+0x1b4>
 80025f0:	2300      	movs	r3, #0
 80025f2:	77fb      	strb	r3, [r7, #31]
 80025f4:	e037      	b.n	8002666 <UART_SetConfig+0x212>
 80025f6:	2302      	movs	r3, #2
 80025f8:	77fb      	strb	r3, [r7, #31]
 80025fa:	e034      	b.n	8002666 <UART_SetConfig+0x212>
 80025fc:	2304      	movs	r3, #4
 80025fe:	77fb      	strb	r3, [r7, #31]
 8002600:	e031      	b.n	8002666 <UART_SetConfig+0x212>
 8002602:	2308      	movs	r3, #8
 8002604:	77fb      	strb	r3, [r7, #31]
 8002606:	e02e      	b.n	8002666 <UART_SetConfig+0x212>
 8002608:	2310      	movs	r3, #16
 800260a:	77fb      	strb	r3, [r7, #31]
 800260c:	e02b      	b.n	8002666 <UART_SetConfig+0x212>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a4c      	ldr	r2, [pc, #304]	; (8002744 <UART_SetConfig+0x2f0>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d124      	bne.n	8002662 <UART_SetConfig+0x20e>
 8002618:	4b46      	ldr	r3, [pc, #280]	; (8002734 <UART_SetConfig+0x2e0>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002620:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002624:	d011      	beq.n	800264a <UART_SetConfig+0x1f6>
 8002626:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800262a:	d817      	bhi.n	800265c <UART_SetConfig+0x208>
 800262c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002630:	d011      	beq.n	8002656 <UART_SetConfig+0x202>
 8002632:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002636:	d811      	bhi.n	800265c <UART_SetConfig+0x208>
 8002638:	2b00      	cmp	r3, #0
 800263a:	d003      	beq.n	8002644 <UART_SetConfig+0x1f0>
 800263c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002640:	d006      	beq.n	8002650 <UART_SetConfig+0x1fc>
 8002642:	e00b      	b.n	800265c <UART_SetConfig+0x208>
 8002644:	2300      	movs	r3, #0
 8002646:	77fb      	strb	r3, [r7, #31]
 8002648:	e00d      	b.n	8002666 <UART_SetConfig+0x212>
 800264a:	2302      	movs	r3, #2
 800264c:	77fb      	strb	r3, [r7, #31]
 800264e:	e00a      	b.n	8002666 <UART_SetConfig+0x212>
 8002650:	2304      	movs	r3, #4
 8002652:	77fb      	strb	r3, [r7, #31]
 8002654:	e007      	b.n	8002666 <UART_SetConfig+0x212>
 8002656:	2308      	movs	r3, #8
 8002658:	77fb      	strb	r3, [r7, #31]
 800265a:	e004      	b.n	8002666 <UART_SetConfig+0x212>
 800265c:	2310      	movs	r3, #16
 800265e:	77fb      	strb	r3, [r7, #31]
 8002660:	e001      	b.n	8002666 <UART_SetConfig+0x212>
 8002662:	2310      	movs	r3, #16
 8002664:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800266e:	d16d      	bne.n	800274c <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002670:	7ffb      	ldrb	r3, [r7, #31]
 8002672:	2b08      	cmp	r3, #8
 8002674:	d827      	bhi.n	80026c6 <UART_SetConfig+0x272>
 8002676:	a201      	add	r2, pc, #4	; (adr r2, 800267c <UART_SetConfig+0x228>)
 8002678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800267c:	080026a1 	.word	0x080026a1
 8002680:	080026a9 	.word	0x080026a9
 8002684:	080026b1 	.word	0x080026b1
 8002688:	080026c7 	.word	0x080026c7
 800268c:	080026b7 	.word	0x080026b7
 8002690:	080026c7 	.word	0x080026c7
 8002694:	080026c7 	.word	0x080026c7
 8002698:	080026c7 	.word	0x080026c7
 800269c:	080026bf 	.word	0x080026bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026a0:	f7ff fc28 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 80026a4:	61b8      	str	r0, [r7, #24]
        break;
 80026a6:	e013      	b.n	80026d0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026a8:	f7ff fc46 	bl	8001f38 <HAL_RCC_GetPCLK2Freq>
 80026ac:	61b8      	str	r0, [r7, #24]
        break;
 80026ae:	e00f      	b.n	80026d0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026b0:	4b25      	ldr	r3, [pc, #148]	; (8002748 <UART_SetConfig+0x2f4>)
 80026b2:	61bb      	str	r3, [r7, #24]
        break;
 80026b4:	e00c      	b.n	80026d0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026b6:	f7ff fba7 	bl	8001e08 <HAL_RCC_GetSysClockFreq>
 80026ba:	61b8      	str	r0, [r7, #24]
        break;
 80026bc:	e008      	b.n	80026d0 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026c2:	61bb      	str	r3, [r7, #24]
        break;
 80026c4:	e004      	b.n	80026d0 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 80026c6:	2300      	movs	r3, #0
 80026c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	77bb      	strb	r3, [r7, #30]
        break;
 80026ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 8086 	beq.w	80027e4 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	005a      	lsls	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	085b      	lsrs	r3, r3, #1
 80026e2:	441a      	add	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b0f      	cmp	r3, #15
 80026f4:	d916      	bls.n	8002724 <UART_SetConfig+0x2d0>
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026fc:	d212      	bcs.n	8002724 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	b29b      	uxth	r3, r3
 8002702:	f023 030f 	bic.w	r3, r3, #15
 8002706:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	085b      	lsrs	r3, r3, #1
 800270c:	b29b      	uxth	r3, r3
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	b29a      	uxth	r2, r3
 8002714:	89fb      	ldrh	r3, [r7, #14]
 8002716:	4313      	orrs	r3, r2
 8002718:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	89fa      	ldrh	r2, [r7, #14]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	e05f      	b.n	80027e4 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	77bb      	strb	r3, [r7, #30]
 8002728:	e05c      	b.n	80027e4 <UART_SetConfig+0x390>
 800272a:	bf00      	nop
 800272c:	efff69f3 	.word	0xefff69f3
 8002730:	40013800 	.word	0x40013800
 8002734:	40021000 	.word	0x40021000
 8002738:	40004400 	.word	0x40004400
 800273c:	40004800 	.word	0x40004800
 8002740:	40004c00 	.word	0x40004c00
 8002744:	40005000 	.word	0x40005000
 8002748:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 800274c:	7ffb      	ldrb	r3, [r7, #31]
 800274e:	2b08      	cmp	r3, #8
 8002750:	d827      	bhi.n	80027a2 <UART_SetConfig+0x34e>
 8002752:	a201      	add	r2, pc, #4	; (adr r2, 8002758 <UART_SetConfig+0x304>)
 8002754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002758:	0800277d 	.word	0x0800277d
 800275c:	08002785 	.word	0x08002785
 8002760:	0800278d 	.word	0x0800278d
 8002764:	080027a3 	.word	0x080027a3
 8002768:	08002793 	.word	0x08002793
 800276c:	080027a3 	.word	0x080027a3
 8002770:	080027a3 	.word	0x080027a3
 8002774:	080027a3 	.word	0x080027a3
 8002778:	0800279b 	.word	0x0800279b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800277c:	f7ff fbba 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8002780:	61b8      	str	r0, [r7, #24]
        break;
 8002782:	e013      	b.n	80027ac <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002784:	f7ff fbd8 	bl	8001f38 <HAL_RCC_GetPCLK2Freq>
 8002788:	61b8      	str	r0, [r7, #24]
        break;
 800278a:	e00f      	b.n	80027ac <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800278c:	4b1b      	ldr	r3, [pc, #108]	; (80027fc <UART_SetConfig+0x3a8>)
 800278e:	61bb      	str	r3, [r7, #24]
        break;
 8002790:	e00c      	b.n	80027ac <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002792:	f7ff fb39 	bl	8001e08 <HAL_RCC_GetSysClockFreq>
 8002796:	61b8      	str	r0, [r7, #24]
        break;
 8002798:	e008      	b.n	80027ac <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800279a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800279e:	61bb      	str	r3, [r7, #24]
        break;
 80027a0:	e004      	b.n	80027ac <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	77bb      	strb	r3, [r7, #30]
        break;
 80027aa:	bf00      	nop
    }

    if (pclk != 0U)
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d018      	beq.n	80027e4 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	085a      	lsrs	r2, r3, #1
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	441a      	add	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	2b0f      	cmp	r3, #15
 80027cc:	d908      	bls.n	80027e0 <UART_SetConfig+0x38c>
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027d4:	d204      	bcs.n	80027e0 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	60da      	str	r2, [r3, #12]
 80027de:	e001      	b.n	80027e4 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80027f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3720      	adds	r7, #32
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	007a1200 	.word	0x007a1200

08002800 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00a      	beq.n	800282a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00a      	beq.n	800284c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d00a      	beq.n	800286e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	f003 0308 	and.w	r3, r3, #8
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00a      	beq.n	8002890 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002894:	f003 0310 	and.w	r3, r3, #16
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b6:	f003 0320 	and.w	r3, r3, #32
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00a      	beq.n	80028d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d01a      	beq.n	8002916 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028fe:	d10a      	bne.n	8002916 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00a      	beq.n	8002938 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	605a      	str	r2, [r3, #4]
  }
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af02      	add	r7, sp, #8
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002954:	f7fd fe9e 	bl	8000694 <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b08      	cmp	r3, #8
 8002966:	d10e      	bne.n	8002986 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002968:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f82d 	bl	80029d6 <UART_WaitOnFlagUntilTimeout>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e023      	b.n	80029ce <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b04      	cmp	r3, #4
 8002992:	d10e      	bne.n	80029b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002994:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f817 	bl	80029d6 <UART_WaitOnFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e00d      	b.n	80029ce <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2220      	movs	r2, #32
 80029b6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b084      	sub	sp, #16
 80029da:	af00      	add	r7, sp, #0
 80029dc:	60f8      	str	r0, [r7, #12]
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	603b      	str	r3, [r7, #0]
 80029e2:	4613      	mov	r3, r2
 80029e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029e6:	e05e      	b.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ee:	d05a      	beq.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f0:	f7fd fe50 	bl	8000694 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d302      	bcc.n	8002a06 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d11b      	bne.n	8002a3e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a14:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0201 	bic.w	r2, r2, #1
 8002a24:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2220      	movs	r2, #32
 8002a2a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e043      	b.n	8002ac6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d02c      	beq.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a5a:	d124      	bne.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a64:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a74:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0201 	bic.w	r2, r2, #1
 8002a84:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2220      	movs	r2, #32
 8002a8a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2220      	movs	r2, #32
 8002a96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e00f      	b.n	8002ac6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	69da      	ldr	r2, [r3, #28]
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	bf0c      	ite	eq
 8002ab6:	2301      	moveq	r3, #1
 8002ab8:	2300      	movne	r3, #0
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	461a      	mov	r2, r3
 8002abe:	79fb      	ldrb	r3, [r7, #7]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d091      	beq.n	80029e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <__libc_init_array>:
 8002ad0:	b570      	push	{r4, r5, r6, lr}
 8002ad2:	4d0d      	ldr	r5, [pc, #52]	; (8002b08 <__libc_init_array+0x38>)
 8002ad4:	4c0d      	ldr	r4, [pc, #52]	; (8002b0c <__libc_init_array+0x3c>)
 8002ad6:	1b64      	subs	r4, r4, r5
 8002ad8:	10a4      	asrs	r4, r4, #2
 8002ada:	2600      	movs	r6, #0
 8002adc:	42a6      	cmp	r6, r4
 8002ade:	d109      	bne.n	8002af4 <__libc_init_array+0x24>
 8002ae0:	4d0b      	ldr	r5, [pc, #44]	; (8002b10 <__libc_init_array+0x40>)
 8002ae2:	4c0c      	ldr	r4, [pc, #48]	; (8002b14 <__libc_init_array+0x44>)
 8002ae4:	f000 f820 	bl	8002b28 <_init>
 8002ae8:	1b64      	subs	r4, r4, r5
 8002aea:	10a4      	asrs	r4, r4, #2
 8002aec:	2600      	movs	r6, #0
 8002aee:	42a6      	cmp	r6, r4
 8002af0:	d105      	bne.n	8002afe <__libc_init_array+0x2e>
 8002af2:	bd70      	pop	{r4, r5, r6, pc}
 8002af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002af8:	4798      	blx	r3
 8002afa:	3601      	adds	r6, #1
 8002afc:	e7ee      	b.n	8002adc <__libc_init_array+0xc>
 8002afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b02:	4798      	blx	r3
 8002b04:	3601      	adds	r6, #1
 8002b06:	e7f2      	b.n	8002aee <__libc_init_array+0x1e>
 8002b08:	08002b78 	.word	0x08002b78
 8002b0c:	08002b78 	.word	0x08002b78
 8002b10:	08002b78 	.word	0x08002b78
 8002b14:	08002b7c 	.word	0x08002b7c

08002b18 <memset>:
 8002b18:	4402      	add	r2, r0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d100      	bne.n	8002b22 <memset+0xa>
 8002b20:	4770      	bx	lr
 8002b22:	f803 1b01 	strb.w	r1, [r3], #1
 8002b26:	e7f9      	b.n	8002b1c <memset+0x4>

08002b28 <_init>:
 8002b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2a:	bf00      	nop
 8002b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b2e:	bc08      	pop	{r3}
 8002b30:	469e      	mov	lr, r3
 8002b32:	4770      	bx	lr

08002b34 <_fini>:
 8002b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b36:	bf00      	nop
 8002b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b3a:	bc08      	pop	{r3}
 8002b3c:	469e      	mov	lr, r3
 8002b3e:	4770      	bx	lr
