// Seed: 1374860724
module module_0 (
    output wor  id_0,
    input  wand id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
  ;
  or primCall (id_2, id_0, id_4, id_1);
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    output wor id_2,
    output tri1 id_3
    , id_13,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri id_9,
    output tri id_10,
    output tri0 id_11
);
  wire [1 : ""] id_14;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  always @(*) $signed(60);
  ;
  parameter id_15 = -1;
endmodule
