0.7
2020.2
Nov 18 2020
09:47:47
C:/Working/FPGA_AI_25_2/250509_adder/250509_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Working/FPGA_AI_25_2/250509_adder/250509_adder.srcs/sim_1/new/tb_adder.v,1746787321,verilog,,,,tb_project_adder,,,,,,,,
C:/Working/FPGA_AI_25_2/250509_adder/250509_adder.srcs/sources_1/new/adder.v,1746782770,verilog,,C:/Working/FPGA_AI_25_2/250509_adder/250509_adder.srcs/sources_1/new/fnd_controller.v,,Adder;calculator;full_adder;full_adder_4bit;half_adder,,,,,,,,
C:/Working/FPGA_AI_25_2/250509_adder/250509_adder.srcs/sources_1/new/fnd_controller.v,1746782268,verilog,,C:/Working/FPGA_AI_25_2/250509_adder/250509_adder.srcs/sim_1/new/tb_adder.v,,bcd;digit_splitter;fnd_controller;mux_4x1,,,,,,,,
