{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "015b2809",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "76a3bb01",
   "metadata": {},
   "outputs": [],
   "source": [
    "import monkeyhex\n",
    "import angr"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e79cc3ab",
   "metadata": {},
   "source": [
    "### Loading"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "6ed65fc9",
   "metadata": {},
   "outputs": [],
   "source": [
    "from src.loader import load"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "b2e758f6",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:13,289 | angr.analyses.cfg.cfg_base | \"auto_load_libs\" is enabled. With libraries loaded in project, CFG will cover libraries, which may take significantly more time than expected. You may reload the binary with \"auto_load_libs\" disabled, or specify \"regions\" to limit the scope of CFG recovery.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading binary\n",
      "Building CFG\n",
      "Construct outer loop\n",
      "0x10001  not found\n"
     ]
    }
   ],
   "source": [
    "bin_path = \"/home/ruoyu/workspace/ml_decompiler/ml_decompiler_scripts/ml_decompiler/tests/binary/glow_mnist_8_ARM_M7.o\"\n",
    "proj = load(bin_path)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "465bef68",
   "metadata": {},
   "source": [
    "### Locating"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "8e1ba43a",
   "metadata": {},
   "outputs": [],
   "source": [
    "from src.locater import locate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "765a769c",
   "metadata": {},
   "outputs": [],
   "source": [
    "infer_func_addr, op_func_addr = locate(proj)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "c7f777ac",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0x10001"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "infer_func_addr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "2f2f143b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[0x10059, 0x104a5, 0x106f9, 0x10e15, 0x110c5]"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "op_func_addr"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de98ecdb",
   "metadata": {},
   "source": [
    "### IV Identify"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "74bea984",
   "metadata": {},
   "outputs": [],
   "source": [
    "from src.iv_identify import identify_iv"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9198dd9b",
   "metadata": {},
   "source": [
    "##### libjit_conv2d_f_0_specialized"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "a43d5834",
   "metadata": {},
   "outputs": [],
   "source": [
    "func_addr = 0x10059\n",
    "outer_loop_idx = 1\n",
    "outer_loop = proj.outer_loops[func_addr][outer_loop_idx]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "c2170640",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:13,887 | angr.storage.memory_mixins.default_filler_mixin | The program is accessing register with an unspecified value. This could indicate unwanted behavior.\n",
      "WARNING  | 2023-11-20 15:10:13,888 | angr.storage.memory_mixins.default_filler_mixin | angr will cope with this by generating an unconstrained symbolic variable and continuing. You can resolve this by:\n",
      "WARNING  | 2023-11-20 15:10:13,889 | angr.storage.memory_mixins.default_filler_mixin | 1) setting a value to the initial state\n",
      "WARNING  | 2023-11-20 15:10:13,889 | angr.storage.memory_mixins.default_filler_mixin | 2) adding the state option ZERO_FILL_UNCONSTRAINED_{MEMORY,REGISTERS}, to make unknown regions hold null\n",
      "WARNING  | 2023-11-20 15:10:13,889 | angr.storage.memory_mixins.default_filler_mixin | 3) adding the state option SYMBOL_FILL_UNCONSTRAINED_{MEMORY,REGISTERS}, to suppress these messages.\n",
      "WARNING  | 2023-11-20 15:10:13,890 | angr.storage.memory_mixins.default_filler_mixin | Filling register r8 with 4 unconstrained bytes referenced from 0x101a3 (libjit_conv2d_f_0_specialized+0x14a in glow_mnist_8_ARM_M7.o (0x1a3))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[<SimState @ 0x1019f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1019f>]\n",
      "after stepping: [<SimState @ 0x101a3>]\n",
      "[<SimState @ 0x101a3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101a3>]\n",
      "[iv_entry_reg_write_bp @ 0x101a3 ] create iv cand:  \n",
      "<IV @ 0x101a3>\n",
      " name: IV_CAND_0x101a3\n",
      " is_aux: False\n",
      " reg: r8\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x101a7>]\n",
      "[<SimState @ 0x101a7>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:13,943 | angr.storage.memory_mixins.default_filler_mixin | Filling register r3 with 4 unconstrained bytes referenced from 0x101a7 (libjit_conv2d_f_0_specialized+0x14e in glow_mnist_8_ARM_M7.o (0x1a7))\n",
      "WARNING  | 2023-11-20 15:10:14,018 | angr.storage.memory_mixins.default_filler_mixin | Filling register r2 with 4 unconstrained bytes referenced from 0x101a9 (libjit_conv2d_f_0_specialized+0x150 in glow_mnist_8_ARM_M7.o (0x1a9))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x101a7>]\n",
      "[iv_entry_reg_write_bp @ 0x101a7 ] create iv cand:  \n",
      "<IV @ 0x101a7>\n",
      " name: IV_CAND_0x101a7\n",
      " is_aux: False\n",
      " reg: r3\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x101a9>]\n",
      "[<SimState @ 0x101a9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101a9>]\n",
      "[iv_entry_reg_write_bp @ 0x101a9 ] create iv cand:  \n",
      "<IV @ 0x101a9>\n",
      " name: IV_CAND_0x101a9\n",
      " is_aux: False\n",
      " reg: r2\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x101ab>]\n",
      "[<SimState @ 0x101ab>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:14,138 | angr.storage.memory_mixins.default_filler_mixin | Filling register r1 with 4 unconstrained bytes referenced from 0x101c5 (libjit_conv2d_f_0_specialized+0x16c in glow_mnist_8_ARM_M7.o (0x1c5))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x101ab>]\n",
      "after stepping: [<SimState @ 0x101c5>]\n",
      "[<SimState @ 0x101c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101c5>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:14,150 | angr.storage.memory_mixins.default_filler_mixin | Filling register r6 with 4 unconstrained bytes referenced from 0x101c7 (libjit_conv2d_f_0_specialized+0x16e in glow_mnist_8_ARM_M7.o (0x1c7))\n",
      "WARNING  | 2023-11-20 15:10:14,296 | angr.storage.memory_mixins.default_filler_mixin | Filling register r7 with 4 unconstrained bytes referenced from 0x101d9 (libjit_conv2d_f_0_specialized+0x180 in glow_mnist_8_ARM_M7.o (0x1d9))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[iv_entry_reg_write_bp] symbolic written @  0x101c5 with  <BV32 0xfffffffe + IV_CAND_0x101a7_3_32>\n",
      "after stepping: [<SimState @ 0x101c7>]\n",
      "[<SimState @ 0x101c7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101c7>]\n",
      "[iv_entry_reg_write_bp @ 0x101c7 ] create iv cand:  \n",
      "<IV @ 0x101c7>\n",
      " name: IV_CAND_0x101c7\n",
      " is_aux: False\n",
      " reg: r6\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x101cb>]\n",
      "[<SimState @ 0x101cb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101cb>]\n",
      "after stepping: [<SimState @ 0x101cf>]\n",
      "[<SimState @ 0x101cf>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101cf>]\n",
      "after stepping: [<SimState @ 0x101d1>]\n",
      "[<SimState @ 0x101d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101d1>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x101d1 with  <BV32 IV_CAND_0x101a9_5_32 + 0xffffffff * (0x0 .. ~(if 0x2 <= IV_CAND_0x101a7_3_32 then 1 else 0))>\n",
      "after stepping: [<SimState @ 0x101d5>]\n",
      "[<SimState @ 0x101d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101d5>]\n",
      "after stepping: [<SimState @ 0x101d7>]\n",
      "[<SimState @ 0x101d7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101d7>]\n",
      "[iv_entry_reg_write_bp @ 0x101d7 ] create iv cand:  \n",
      "<IV @ 0x101d7>\n",
      " name: IV_CAND_0x101d7\n",
      " is_aux: False\n",
      " reg: r1\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 5\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x101d9>]\n",
      "[<SimState @ 0x101d9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101d9>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x101d9 with  <BV32 (0x0 .. IV_CAND_0x101a7_3_32) * (0x0 .. IV_CAND_0x101d7_9_32)[63:32]>\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x101d9 with  <BV32 IV_CAND_0x101a7_3_32 * IV_CAND_0x101d7_9_32>\n",
      "after stepping: [<SimState @ 0x101dd>]\n",
      "[<SimState @ 0x101dd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101dd>]\n",
      "after stepping: [<SimState @ 0x101df>]\n",
      "[<SimState @ 0x101df>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101df>]\n",
      "[iv_entry_reg_write_bp @ 0x101df ] create iv cand:  \n",
      "<IV @ 0x101df>\n",
      " name: IV_CAND_0x101df\n",
      " is_aux: False\n",
      " reg: r7\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x101e1>]\n",
      "[<SimState @ 0x101e1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e1>]\n",
      "after stepping: [<SimState @ 0x101fb>]\n",
      "[<SimState @ 0x101fb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101fb>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x101fb with  <BV32 IV_CAND_0x101a9_5_32 | IV_CAND_0x101c7_8_32>\n",
      "after stepping: [<SimState @ 0x101ff>]\n",
      "[<SimState @ 0x101ff>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ff>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x101ff with  <BV32 IV_CAND_0x101df_11_32[31:3] .. ~IV_CAND_0x101df_11_32[2:2] .. IV_CAND_0x101df_11_32[1:0]>\n",
      "after stepping: [<SimState @ 0x10203>]\n",
      "[<SimState @ 0x10203>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10203>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10203 with  <BV32 IV_CAND_0x101a7_3_32[31:3] .. ~IV_CAND_0x101a7_3_32[2:2] .. IV_CAND_0x101a7_3_32[1:0]>\n",
      "after stepping: [<SimState @ 0x10207>]\n",
      "[<SimState @ 0x10207>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10207>]\n",
      "after stepping: [<SimState @ 0x10209>]\n",
      "[<SimState @ 0x10209>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10209>]\n",
      "after stepping: [<SimState @ 0x1020b>]\n",
      "[<SimState @ 0x1020b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1020b>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1020b with  <BV32 (IV_CAND_0x101df_11_32[31:3] .. ~IV_CAND_0x101df_11_32[2:2] .. IV_CAND_0x101df_11_32[1:0]) | (IV_CAND_0x101a7_3_32[31:3] .. ~IV_CAND_0x101a7_3_32[2:2] .. IV_CAND_0x101a7_3_32[1:0])>\n",
      "after stepping: [<SimState @ 0x1020d>]\n",
      "[<SimState @ 0x1020d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1020d>]\n",
      "[iv_entry_reg_write_bp @ 0x1020d ] create iv cand:  \n",
      "<IV @ 0x1020d>\n",
      " name: IV_CAND_0x1020d\n",
      " is_aux: False\n",
      " reg: r3\n",
      " from_arg: False\n",
      " loop_entry: 0x10271\n",
      " loop_entry_edge: (<BlockNode at 0x101fb (size 98)>, <BlockNode at 0x10271 (size 36)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x1020f>]\n",
      "[<SimState @ 0x1020f>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:14,547 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x7fff0000 with 4 unconstrained bytes referenced from 0x10211 (libjit_conv2d_f_0_specialized+0x1b8 in glow_mnist_8_ARM_M7.o (0x211))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x1020f>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1020f with  <BV32 IV_CAND_0x101a9_5_32[31:3] | IV_CAND_0x101c7_8_32[31:3] | IV_CAND_0x101df_11_32[31:3] | IV_CAND_0x101a7_3_32[31:3] .. IV_CAND_0x101a9_5_32[2:0] | IV_CAND_0x101c7_8_32[2:0] | (~IV_CAND_0x101df_11_32[2:2] .. IV_CAND_0x101df_11_32[1:0]) | (~IV_CAND_0x101a7_3_32[2:2] .. IV_CAND_0x101a7_3_32[1:0])>\n",
      "after stepping: [<SimState @ 0x10211>]\n",
      "[<SimState @ 0x10211>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10211>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10211 with  <BV32 mem_7fff0000_13_32{UNINITIALIZED}>\n",
      "after stepping: [<SimState @ 0x10213>]\n",
      "[<SimState @ 0x10213>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10213>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10213 with  <BV32 if (IV_CAND_0x101a9_5_32[2:0] | IV_CAND_0x101c7_8_32[2:0] | (~IV_CAND_0x101df_11_32[2:2] .. IV_CAND_0x101df_11_32[1:0]) | (~IV_CAND_0x101a7_3_32[2:2] .. IV_CAND_0x101a7_3_32[1:0])) == 0 && (IV_CAND_0x101a9_5_32[31:3] | IV_CAND_0x101c7_8_32[31:3] | IV_CAND_0x101df_11_32[31:3] | IV_CAND_0x101a7_3_32[31:3]) == 0x0 then 0x20 else (if IV_CAND_0x101a9_5_32[31:31] == 1 || IV_CAND_0x101c7_8_32[31:31] == 1 || IV_CAND_0x101df_11_32[31:31] == 1 || IV_CAND_0x101a7_3_32[31:31] == 1 then 0x0 else (if IV_CAND_0x101a9_5_32[30:30] == 1 || IV_CAND_0x101c7_8_32[30:30] == 1 || IV_CAND_0x101df_11_32[30:30] == 1 || IV_CAND_0x101a7_3_32[30:30] == 1 then 0x1 else (if IV_CAND_0x101a9_5_32[29:29] == 1 || IV_CAND_0x101c7_8_32[29:29] == 1 || IV_CAND_0x101df_11_32[29:29] == 1 || IV_CAND_0x101a7_3_32[29:29] == 1 then 0x2 else (if IV_CAND_0x101a9_5_32[28:28] == 1 || IV_CAND_0x101c7_8_32[28:28] == 1 || IV_CAND_0x101df_11_32[28:28] == 1 || IV_CAND_0x101a7_3_32[28:28] == 1 then 0x3 else (if IV_CAND_0x101a9_5_32[27:27] == 1 || IV_CAND_0x101c7_8_32[27:27] == 1 || IV_CAND_0x101df_11_32[27:27] == 1 || IV_CAND_0x101a7_3_32[27:27] == 1 then 0x4 else (if IV_CAND_0x101a9_5_32[26:26] == 1 || IV_CAND_0x101c7_8_32[26:26] == 1 || IV_CAND_0x101df_11_32[26:26] == 1 || IV_CAND_0x101a7_3_32[26:26] == 1 then 0x5 else (if IV_CAND_0x101a9_5_32[25:25] == 1 || IV_CAND_0x101c7_8_32[25:25] == 1 || IV_CAND_0x101df_11_32[25:25] == 1 || IV_CAND_0x101a7_3_32[25:25] == 1 then 0x6 else (if IV_CAND_0x101a9_5_32[24:24] == 1 || IV_CAND_0x101c7_8_32[24:24] == 1 || IV_CAND_0x101df_11_32[24:24] == 1 || IV_CAND_0x101a7_3_32[24:24] == 1 then 0x7 else (if IV_CAND_0x101a9_5_32[23:23] == 1 || IV_CAND_0x101c7_8_32[23:23] == 1 || IV_CAND_0x101df_11_32[23:23] == 1 || IV_CAND_0x101a7_3_32[23:23] == 1 then 0x8 else (if IV_CAND_0x101a9_5_32[22:22] == 1 || IV_CAND_0x101c7_8_32[22:22] == 1 || IV_CAND_0x101df_11_32[22:22] == 1 || IV_CAND_0x101a7_3_32[22:22] == 1 then 0x9 else (if IV_CAND_0x101a9_5_32[21:21] == 1 || IV_CAND_0x101c7_8_32[21:21] == 1 || IV_CAND_0x101df_11_32[21:21] == 1 || IV_CAND_0x101a7_3_32[21:21] == 1 then 0xa else (if IV_CAND_0x101a9_5_32[20:20] == 1 || IV_CAND_0x101c7_8_32[20:20] == 1 || IV_CAND_0x101df_11_32[20:20] == 1 || IV_CAND_0x101a7_3_32[20:20] == 1 then 0xb else (if IV_CAND_0x101a9_5_32[19:19] == 1 || IV_CAND_0x101c7_8_32[19:19] == 1 || IV_CAND_0x101df_11_32[19:19] == 1 || IV_CAND_0x101a7_3_32[19:19] == 1 then 0xc else (if IV_CAND_0x101a9_5_32[18:18] == 1 || IV_CAND_0x101c7_8_32[18:18] == 1 || IV_CAND_0x101df_11_32[18:18] == 1 || IV_CAND_0x101a7_3_32[18:18] == 1 then 0xd else (if IV_CAND_0x101a9_5_32[17:17] == 1 || IV_CAND_0x101c7_8_32[17:17] == 1 || IV_CAND_0x101df_11_32[17:17] == 1 || IV_CAND_0x101a7_3_32[17:17] == 1 then 0xe else (if IV_CAND_0x101a9_5_32[16:16] == 1 || IV_CAND_0x101c7_8_32[16:16] == 1 || IV_CAND_0x101df_11_32[16:16] == 1 || IV_CAND_0x101a7_3_32[16:16] == 1 then 0xf else (if IV_CAND_0x101a9_5_32[15:15] == 1 || IV_CAND_0x101c7_8_32[15:15] == 1 || IV_CAND_0x101df_11_32[15:15] == 1 || IV_CAND_0x101a7_3_32[15:15] == 1 then 0x10 else (if IV_CAND_0x101a9_5_32[14:14] == 1 || IV_CAND_0x101c7_8_32[14:14] == 1 || IV_CAND_0x101df_11_32[14:14] == 1 || IV_CAND_0x101a7_3_32[14:14] == 1 then 0x11 else (if IV_CAND_0x101a9_5_32[13:13] == 1 || IV_CAND_0x101c7_8_32[13:13] == 1 || IV_CAND_0x101df_11_32[13:13] == 1 || IV_CAND_0x101a7_3_32[13:13] == 1 then 0x12 else (if IV_CAND_0x101a9_5_32[12:12] == 1 || IV_CAND_0x101c7_8_32[12:12] == 1 || IV_CAND_0x101df_11_32[12:12] == 1 || IV_CAND_0x101a7_3_32[12:12] == 1 then 0x13 else (if IV_CAND_0x101a9_5_32[11:11] == 1 || IV_CAND_0x101c7_8_32[11:11] == 1 || IV_CAND_0x101df_11_32[11:11] == 1 || IV_CAND_0x101a7_3_32[11:11] == 1 then 0x14 else (if IV_CAND_0x101a9_5_32[10:10] == 1 || IV_CAND_0x101c7_8_32[10:10] == 1 || IV_CAND_0x101df_11_32[10:10] == 1 || IV_CAND_0x101a7_3_32[10:10] == 1 then 0x15 else (if IV_CAND_0x101a9_5_32[9:9] == 1 || IV_CAND_0x101c7_8_32[9:9] == 1 || IV_CAND_0x101df_11_32[9:9] == 1 || IV_CAND_0x101a7_3_32[9:9] == 1 then 0x16 else (if IV_CAND_0x101a9_5_32[8:8] == 1 || IV_CAND_0x101c7_8_32[8:8] == 1 || IV_CAND_0x101df_11_32[8:8] == 1 || IV_CAND_0x101a7_3_32[8:8] == 1 then 0x17 else (if IV_CAND_0x101a9_5_32[7:7] == 1 || IV_CAND_0x101c7_8_32[7:7] == 1 || IV_CAND_0x101df_11_32[7:7] == 1 || IV_CAND_0x101a7_3_32[7:7] == 1 then 0x18 else (if IV_CAND_0x101a9_5_32[6:6] == 1 || IV_CAND_0x101c7_8_32[6:6] == 1 || IV_CAND_0x101df_11_32[6:6] == 1 || IV_CAND_0x101a7_3_32[6:6] == 1 then 0x19 else (if IV_CAND_0x101a9_5_32[5:5] == 1 || IV_CAND_0x101c7_8_32[5:5] == 1 || IV_CAND_0x101df_11_32[5:5] == 1 || IV_CAND_0x101a7_3_32[5:5] == 1 then 0x1a else (if IV_CAND_0x101a9_5_32[4:4] == 1 || IV_CAND_0x101c7_8_32[4:4] == 1 || IV_CAND_0x101df_11_32[4:4] == 1 || IV_CAND_0x101a7_3_32[4:4] == 1 then 0x1b else (if IV_CAND_0x101a9_5_32[3:3] == 1 || IV_CAND_0x101c7_8_32[3:3] == 1 || IV_CAND_0x101df_11_32[3:3] == 1 || IV_CAND_0x101a7_3_32[3:3] == 1 then 0x1c else (if IV_CAND_0x101a9_5_32[2:2] == 1 || IV_CAND_0x101c7_8_32[2:2] == 1 || IV_CAND_0x101df_11_32[2:2] == 0 || IV_CAND_0x101a7_3_32[2:2] == 0 then 0x1d else (if IV_CAND_0x101a9_5_32[1:1] == 1 || IV_CAND_0x101c7_8_32[1:1] == 1 || IV_CAND_0x101df_11_32[1:1] == 1 || IV_CAND_0x101a7_3_32[1:1] == 1 then 0x1e else (if IV_CAND_0x101a9_5_32[0:0] == 1 || IV_CAND_0x101c7_8_32[0:0] == 1 || IV_CAND_0x101df_11_32[0:0] == 1 || IV_CAND_0x101a7_3_32[0:0] == 1 then 0x1f else 0x20))))))))))))))))))))))))))))))))>\n",
      "after stepping: [<SimState @ 0x10217>]\n",
      "[<SimState @ 0x10217>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10217>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:14,595 | angr.storage.memory_mixins.default_filler_mixin | Filling register r12 with 4 unconstrained bytes referenced from 0x10217 (libjit_conv2d_f_0_specialized+0x1be in glow_mnist_8_ARM_M7.o (0x217))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[iv_entry_reg_write_bp] symbolic written @  0x10217 with  <BV32 0 .. (if (IV_CAND_0x101a9_5_32[2:0] | IV_CAND_0x101c7_8_32[2:0] | (~IV_CAND_0x101df_11_32[2:2] .. IV_CAND_0x101df_11_32[1:0]) | (~IV_CAND_0x101a7_3_32[2:2] .. IV_CAND_0x101a7_3_32[1:0])) == 0 && (IV_CAND_0x101a9_5_32[31:3] | IV_CAND_0x101c7_8_32[31:3] | IV_CAND_0x101df_11_32[31:3] | IV_CAND_0x101a7_3_32[31:3]) == 0x0 then 0x1 else (if IV_CAND_0x101a9_5_32[31:31] == 1 || IV_CAND_0x101c7_8_32[31:31] == 1 || IV_CAND_0x101df_11_32[31:31] == 1 || IV_CAND_0x101a7_3_32[31:31] == 1 || IV_CAND_0x101a9_5_32[30:30] == 1 || IV_CAND_0x101c7_8_32[30:30] == 1 || IV_CAND_0x101df_11_32[30:30] == 1 || IV_CAND_0x101a7_3_32[30:30] == 1 || IV_CAND_0x101a9_5_32[29:29] == 1 || IV_CAND_0x101c7_8_32[29:29] == 1 || IV_CAND_0x101df_11_32[29:29] == 1 || IV_CAND_0x101a7_3_32[29:29] == 1 || IV_CAND_0x101a9_5_32[28:28] == 1 || IV_CAND_0x101c7_8_32[28:28] == 1 || IV_CAND_0x101df_11_32[28:28] == 1 || IV_CAND_0x101a7_3_32[28:28] == 1 || IV_CAND_0x101a9_5_32[27:27] == 1 || IV_CAND_0x101c7_8_32[27:27] == 1 || IV_CAND_0x101df_11_32[27:27] == 1 || IV_CAND_0x101a7_3_32[27:27] == 1 || IV_CAND_0x101a9_5_32[26:26] == 1 || IV_CAND_0x101c7_8_32[26:26] == 1 || IV_CAND_0x101df_11_32[26:26] == 1 || IV_CAND_0x101a7_3_32[26:26] == 1 || IV_CAND_0x101a9_5_32[25:25] == 1 || IV_CAND_0x101c7_8_32[25:25] == 1 || IV_CAND_0x101df_11_32[25:25] == 1 || IV_CAND_0x101a7_3_32[25:25] == 1 || IV_CAND_0x101a9_5_32[24:24] == 1 || IV_CAND_0x101c7_8_32[24:24] == 1 || IV_CAND_0x101df_11_32[24:24] == 1 || IV_CAND_0x101a7_3_32[24:24] == 1 || IV_CAND_0x101a9_5_32[23:23] == 1 || IV_CAND_0x101c7_8_32[23:23] == 1 || IV_CAND_0x101df_11_32[23:23] == 1 || IV_CAND_0x101a7_3_32[23:23] == 1 || IV_CAND_0x101a9_5_32[22:22] == 1 || IV_CAND_0x101c7_8_32[22:22] == 1 || IV_CAND_0x101df_11_32[22:22] == 1 || IV_CAND_0x101a7_3_32[22:22] == 1 || IV_CAND_0x101a9_5_32[21:21] == 1 || IV_CAND_0x101c7_8_32[21:21] == 1 || IV_CAND_0x101df_11_32[21:21] == 1 || IV_CAND_0x101a7_3_32[21:21] == 1 || IV_CAND_0x101a9_5_32[20:20] == 1 || IV_CAND_0x101c7_8_32[20:20] == 1 || IV_CAND_0x101df_11_32[20:20] == 1 || IV_CAND_0x101a7_3_32[20:20] == 1 || IV_CAND_0x101a9_5_32[19:19] == 1 || IV_CAND_0x101c7_8_32[19:19] == 1 || IV_CAND_0x101df_11_32[19:19] == 1 || IV_CAND_0x101a7_3_32[19:19] == 1 || IV_CAND_0x101a9_5_32[18:18] == 1 || IV_CAND_0x101c7_8_32[18:18] == 1 || IV_CAND_0x101df_11_32[18:18] == 1 || IV_CAND_0x101a7_3_32[18:18] == 1 || IV_CAND_0x101a9_5_32[17:17] == 1 || IV_CAND_0x101c7_8_32[17:17] == 1 || IV_CAND_0x101df_11_32[17:17] == 1 || IV_CAND_0x101a7_3_32[17:17] == 1 || IV_CAND_0x101a9_5_32[16:16] == 1 || IV_CAND_0x101c7_8_32[16:16] == 1 || IV_CAND_0x101df_11_32[16:16] == 1 || IV_CAND_0x101a7_3_32[16:16] == 1 || IV_CAND_0x101a9_5_32[15:15] == 1 || IV_CAND_0x101c7_8_32[15:15] == 1 || IV_CAND_0x101df_11_32[15:15] == 1 || IV_CAND_0x101a7_3_32[15:15] == 1 || IV_CAND_0x101a9_5_32[14:14] == 1 || IV_CAND_0x101c7_8_32[14:14] == 1 || IV_CAND_0x101df_11_32[14:14] == 1 || IV_CAND_0x101a7_3_32[14:14] == 1 || IV_CAND_0x101a9_5_32[13:13] == 1 || IV_CAND_0x101c7_8_32[13:13] == 1 || IV_CAND_0x101df_11_32[13:13] == 1 || IV_CAND_0x101a7_3_32[13:13] == 1 || IV_CAND_0x101a9_5_32[12:12] == 1 || IV_CAND_0x101c7_8_32[12:12] == 1 || IV_CAND_0x101df_11_32[12:12] == 1 || IV_CAND_0x101a7_3_32[12:12] == 1 || IV_CAND_0x101a9_5_32[11:11] == 1 || IV_CAND_0x101c7_8_32[11:11] == 1 || IV_CAND_0x101df_11_32[11:11] == 1 || IV_CAND_0x101a7_3_32[11:11] == 1 || IV_CAND_0x101a9_5_32[10:10] == 1 || IV_CAND_0x101c7_8_32[10:10] == 1 || IV_CAND_0x101df_11_32[10:10] == 1 || IV_CAND_0x101a7_3_32[10:10] == 1 || IV_CAND_0x101a9_5_32[9:9] == 1 || IV_CAND_0x101c7_8_32[9:9] == 1 || IV_CAND_0x101df_11_32[9:9] == 1 || IV_CAND_0x101a7_3_32[9:9] == 1 || IV_CAND_0x101a9_5_32[8:8] == 1 || IV_CAND_0x101c7_8_32[8:8] == 1 || IV_CAND_0x101df_11_32[8:8] == 1 || IV_CAND_0x101a7_3_32[8:8] == 1 || IV_CAND_0x101a9_5_32[7:7] == 1 || IV_CAND_0x101c7_8_32[7:7] == 1 || IV_CAND_0x101df_11_32[7:7] == 1 || IV_CAND_0x101a7_3_32[7:7] == 1 || IV_CAND_0x101a9_5_32[6:6] == 1 || IV_CAND_0x101c7_8_32[6:6] == 1 || IV_CAND_0x101df_11_32[6:6] == 1 || IV_CAND_0x101a7_3_32[6:6] == 1 || IV_CAND_0x101a9_5_32[5:5] == 1 || IV_CAND_0x101c7_8_32[5:5] == 1 || IV_CAND_0x101df_11_32[5:5] == 1 || IV_CAND_0x101a7_3_32[5:5] == 1 || IV_CAND_0x101a9_5_32[4:4] == 1 || IV_CAND_0x101c7_8_32[4:4] == 1 || IV_CAND_0x101df_11_32[4:4] == 1 || IV_CAND_0x101a7_3_32[4:4] == 1 || IV_CAND_0x101a9_5_32[3:3] == 1 || IV_CAND_0x101c7_8_32[3:3] == 1 || IV_CAND_0x101df_11_32[3:3] == 1 || IV_CAND_0x101a7_3_32[3:3] == 1 || IV_CAND_0x101a9_5_32[2:2] == 1 || IV_CAND_0x101c7_8_32[2:2] == 1 || IV_CAND_0x101df_11_32[2:2] == 0 || IV_CAND_0x101a7_3_32[2:2] == 0 || IV_CAND_0x101a9_5_32[1:1] == 1 || IV_CAND_0x101c7_8_32[1:1] == 1 || IV_CAND_0x101df_11_32[1:1] == 1 || IV_CAND_0x101a7_3_32[1:1] == 1 || IV_CAND_0x101a9_5_32[0:0] == 1 || IV_CAND_0x101c7_8_32[0:0] == 1 || IV_CAND_0x101df_11_32[0:0] == 1 || IV_CAND_0x101a7_3_32[0:0] == 1 then 0x0 else 0x1))>\n",
      "after stepping: [<SimState @ 0x1021b>]\n",
      "[<SimState @ 0x1021b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1021b>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1021b with  <BV32 0xfffffffe + IV_CAND_0x101df_11_32>\n",
      "after stepping: [<SimState @ 0x1021d>]\n",
      "[<SimState @ 0x1021d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1021d>]\n",
      "after stepping: [<SimState @ 0x1021f>]\n",
      "[<SimState @ 0x1021f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1021f>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1021f with  <BV32 IV_CAND_0x101c7_8_32 + 0xffffffff * (0x0 .. ~(if 0x2 <= IV_CAND_0x101df_11_32 then 1 else 0))>\n",
      "after stepping: [<SimState @ 0x10223>]\n",
      "[<SimState @ 0x10223>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10223>]\n",
      "after stepping: [<SimState @ 0x10225>]\n",
      "[<SimState @ 0x10225>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10225>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10225 with  <BV32 IV_CAND_0x101a7_3_32 * IV_CAND_0x101d7_9_32>\n",
      "after stepping: [<SimState @ 0x10227>]\n",
      "[<SimState @ 0x10227>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10227>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10227 with  <BV32 IV_CAND_0x101a7_3_32 * IV_CAND_0x101d7_9_32 + IV_CAND_0x101df_11_32>\n",
      "after stepping: [<SimState @ 0x10229>]\n",
      "[<SimState @ 0x10229>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10229>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10229 with  <BV32 mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x1022d>]\n",
      "[<SimState @ 0x1022d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1022d>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1022d with  <BV32 0x190 + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x10231>]\n",
      "[<SimState @ 0x10231>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10231>]\n",
      "after stepping: [<SimState @ 0x10233>]\n",
      "[<SimState @ 0x10233>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10233>]\n",
      "after stepping: [<SimState @ 0x10235>]\n",
      "[<SimState @ 0x10235>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10235>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10235 with  <BV32 0x1f4 + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x10239>]\n",
      "[<SimState @ 0x10239>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10239>]\n",
      "after stepping: [<SimState @ 0x1023b>]\n",
      "[<SimState @ 0x1023b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1023b>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1023b with  <BV32 0x258 + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x1023f>]\n",
      "[<SimState @ 0x1023f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1023f>]\n",
      "after stepping: [<SimState @ 0x10241>]\n",
      "[<SimState @ 0x10241>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10241>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10241 with  <BV32 0x2bc + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x10245>]\n",
      "[<SimState @ 0x10245>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10245>]\n",
      "after stepping: [<SimState @ 0x10247>]\n",
      "[<SimState @ 0x10247>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10247>]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[iv_entry_reg_write_bp] symbolic written @  0x10247 with  <BV32 0x64 + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x1024b>]\n",
      "[<SimState @ 0x1024b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1024b>]\n",
      "after stepping: [<SimState @ 0x1024d>]\n",
      "[<SimState @ 0x1024d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1024d>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1024d with  <BV32 0xc8 + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x10251>]\n",
      "[<SimState @ 0x10251>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10251>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10251 with  <BV32 0x12c + mem_7fff0000_13_32{UNINITIALIZED} + (IV_CAND_0x101a7_3_32[29:0] * IV_CAND_0x101d7_9_32[29:0] + IV_CAND_0x101df_11_32[29:0] .. 0)>\n",
      "after stepping: [<SimState @ 0x10255>]\n",
      "[<SimState @ 0x10255>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10255>]\n",
      "after stepping: [<SimState @ 0x10257>]\n",
      "[<SimState @ 0x10257>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10257>]\n",
      "[iv_entry_reg_write_bp @ 0x10257 ] create iv cand:  \n",
      "<IV @ 0x10257>\n",
      " name: IV_CAND_0x10257\n",
      " is_aux: False\n",
      " reg: r2\n",
      " from_arg: False\n",
      " loop_entry: 0x10271\n",
      " loop_entry_edge: (<BlockNode at 0x101fb (size 98)>, <BlockNode at 0x10271 (size 36)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x10259>]\n",
      "[<SimState @ 0x10259>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10259>]\n",
      "after stepping: [<SimState @ 0x1025b>]\n",
      "[<SimState @ 0x1025b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025b>]\n",
      "after stepping: [<SimState @ 0x10271>]\n",
      "[<SimState @ 0x10271>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10271>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10271 with  <BV32 0xfffffffe + IV_CAND_0x101a7_3_32>\n",
      "after stepping: [<SimState @ 0x10273>]\n",
      "[<SimState @ 0x10273>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10273>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:15,020 | angr.storage.memory_mixins.default_filler_mixin | Filling register r5 with 4 unconstrained bytes referenced from 0x10277 (libjit_conv2d_f_0_specialized+0x21e in glow_mnist_8_ARM_M7.o (0x277))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[iv_entry_reg_write_bp @ 0x10273 ] create iv cand:  \n",
      "<IV @ 0x10273>\n",
      " name: IV_CAND_0x10273\n",
      " is_aux: False\n",
      " reg: r7\n",
      " from_arg: False\n",
      " loop_entry: 0x103d9\n",
      " loop_entry_edge: (<BlockNode at 0x10271 (size 36)>, <BlockNode at 0x103d9 (size 20)>)\n",
      " init_sym: False\n",
      " init_val: 28\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x10275>]\n",
      "[<SimState @ 0x10275>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10275>]\n",
      "after stepping: [<SimState @ 0x10277>]\n",
      "[<SimState @ 0x10277>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10277>]\n",
      "[iv_entry_reg_write_bp @ 0x10277 ] create iv cand:  \n",
      "<IV @ 0x10277>\n",
      " name: IV_CAND_0x10277\n",
      " is_aux: False\n",
      " reg: r5\n",
      " from_arg: False\n",
      " loop_entry: 0x103d9\n",
      " loop_entry_edge: (<BlockNode at 0x10271 (size 36)>, <BlockNode at 0x103d9 (size 20)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x10279>]\n",
      "[<SimState @ 0x10279>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10279>]\n",
      "after stepping: [<SimState @ 0x1027b>]\n",
      "[<SimState @ 0x1027b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1027b>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:15,192 | angr.storage.memory_mixins.default_filler_mixin | Filling register r10 with 4 unconstrained bytes referenced from 0x10287 (libjit_conv2d_f_0_specialized+0x22e in glow_mnist_8_ARM_M7.o (0x287))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[iv_entry_reg_write_bp] symbolic written @  0x1027b with  <BV32 0xfffffffe + IV_CAND_0x101a7_3_32 + IV_CAND_0x1020d_12_32>\n",
      "after stepping: [<SimState @ 0x1027d>]\n",
      "[<SimState @ 0x1027d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1027d>]\n",
      "after stepping: [<SimState @ 0x1027f>]\n",
      "[<SimState @ 0x1027f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1027f>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1027f with  <BV32 (0x0 .. IV_CAND_0x10273_16_32) * (0x0 .. 0xfffffffe + IV_CAND_0x101a7_3_32 + IV_CAND_0x1020d_12_32)[63:32]>\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1027f with  <BV32 IV_CAND_0x10273_16_32 * (0xfffffffe + IV_CAND_0x101a7_3_32 + IV_CAND_0x1020d_12_32)>\n",
      "after stepping: [<SimState @ 0x10283>]\n",
      "[<SimState @ 0x10283>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10283>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10283 with  <BV32 IV_CAND_0x101a9_5_32 + 0xffffffff * (0x0 .. ~(if 0x2 <= IV_CAND_0x101a7_3_32 then 1 else 0))>\n",
      "after stepping: [<SimState @ 0x10285>]\n",
      "[<SimState @ 0x10285>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10285>]\n",
      "after stepping: [<SimState @ 0x10287>]\n",
      "[<SimState @ 0x10287>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10287>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x10287 with  <BV32 IV_CAND_0x101a9_5_32 + 0xffffffff * (0x0 .. ~(if 0x2 <= IV_CAND_0x101a7_3_32 then 1 else 0)) + IV_CAND_0x10257_15_32 + (if 0xfffffffe + IV_CAND_0x101a7_3_32 <= 0xfffffffe + IV_CAND_0x101a7_3_32 + IV_CAND_0x1020d_12_32 then 0x0 else 0x1)>\n",
      "after stepping: [<SimState @ 0x1028b>]\n",
      "[<SimState @ 0x1028b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1028b>]\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1028b with  <BV32 (0x0 .. IV_CAND_0x1020d_12_32) * (0x0 .. IV_CAND_0x10273_16_32)[63:32]>\n",
      "[iv_entry_reg_write_bp] symbolic written @  0x1028b with  <BV32 IV_CAND_0x1020d_12_32 * IV_CAND_0x10273_16_32>\n",
      "after stepping: [<SimState @ 0x1028f>]\n",
      "[<SimState @ 0x1028f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1028f>]\n",
      "after stepping: [<SimState @ 0x10291>]\n",
      "[<SimState @ 0x10291>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10291>]\n",
      "[iv_entry_reg_write_bp @ 0x10291 ] create iv cand:  \n",
      "<IV @ 0x10291>\n",
      " name: IV_CAND_0x10291\n",
      " is_aux: False\n",
      " reg: r2\n",
      " from_arg: False\n",
      " loop_entry: 0x103d9\n",
      " loop_entry_edge: (<BlockNode at 0x10271 (size 36)>, <BlockNode at 0x103d9 (size 20)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: None\n",
      " count: None\n",
      " index_mem_write: []\n",
      "\n",
      "after stepping: [<SimState @ 0x10293>]\n",
      "[<SimState @ 0x10293>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10293>]\n",
      "after stepping: [<SimState @ 0x103d9>]\n",
      "[<SimState @ 0x103d9>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:15,320 | angr.storage.memory_mixins.default_filler_mixin | Filling register r9 with 4 unconstrained bytes referenced from 0x103db (libjit_conv2d_f_0_specialized+0x382 in glow_mnist_8_ARM_M7.o (0x3db))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x103d9>]\n",
      "after stepping: [<SimState @ 0x103db>]\n",
      "[<SimState @ 0x103db>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103db>]\n",
      "after stepping: [<SimState @ 0x103df>]\n",
      "[<SimState @ 0x103df>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103df>]\n",
      "after stepping: [<SimState @ 0x103e1>]\n",
      "[<SimState @ 0x103e1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103e1>]\n",
      "after stepping: [<SimState @ 0x103e3>]\n",
      "[<SimState @ 0x103e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103e3>]\n",
      "after stepping: [<SimState @ 0x103e7>]\n",
      "[<SimState @ 0x103e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103e7>]\n",
      "after stepping: [<SimState @ 0x103eb>]\n",
      "[<SimState @ 0x103eb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103eb>]\n",
      "after stepping: [<SimState @ 0x10405>, <SimState @ 0x103ed>]\n",
      "move if-else to stashed @  0x103ed\n",
      "[<SimState @ 0x10405>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10405>]\n",
      "after stepping: [<SimState @ 0x10409>]\n",
      "[<SimState @ 0x10409>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10409>]\n",
      "after stepping: [<SimState @ 0x103c5>, <SimState @ 0x1040b>]\n",
      "move if-else to stashed @  0x1040b\n",
      "[<SimState @ 0x103c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c5>]\n",
      "after stepping: [<SimState @ 0x103c7>]\n",
      "[<SimState @ 0x103c7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c7>]\n",
      "after stepping: [<SimState @ 0x103cb>]\n",
      "[<SimState @ 0x103cb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cb>]\n",
      "after stepping: [<SimState @ 0x103cd>]\n",
      "[<SimState @ 0x103cd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cd>]\n",
      "after stepping: [<SimState @ 0x103d1>]\n",
      "[<SimState @ 0x103d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d1>]\n",
      "after stepping: [<SimState @ 0x103d3>]\n",
      "[<SimState @ 0x103d3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d3>]\n",
      "after stepping: [<SimState @ 0x103d5>]\n",
      "[<SimState @ 0x103d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d5>]\n",
      "[exit @ 0x103d5 ]: exit_target:  <BV32 0x1025d>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10277\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10291\n",
      "after stepping: [<SimState @ 0x1025d>, <SimState @ 0x103d9>]\n",
      "eliminate continue @  0x103d9\n",
      "[<SimState @ 0x1025d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025d>]\n",
      "after stepping: [<SimState @ 0x1025f>]\n",
      "[<SimState @ 0x1025f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025f>]\n",
      "after stepping: [<SimState @ 0x10261>]\n",
      "[<SimState @ 0x10261>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10261>]\n",
      "after stepping: [<SimState @ 0x10263>]\n",
      "[<SimState @ 0x10263>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10263>]\n",
      "after stepping: [<SimState @ 0x10267>]\n",
      "[<SimState @ 0x10267>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10267>]\n",
      "after stepping: [<SimState @ 0x10269>]\n",
      "[<SimState @ 0x10269>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10269>]\n",
      "after stepping: [<SimState @ 0x1026d>]\n",
      "[<SimState @ 0x1026d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026d>]\n",
      "after stepping: [<SimState @ 0x1026f>]\n",
      "[<SimState @ 0x1026f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026f>]\n",
      "[exit @ 0x1026f ]: exit_target:  <BV32 0x101e3>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x1020d\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10257\n",
      "after stepping: [<SimState @ 0x101e3>, <SimState @ 0x10271>]\n",
      "eliminate continue @  0x10271\n",
      "[<SimState @ 0x101e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e3>]\n",
      "after stepping: [<SimState @ 0x101e5>]\n",
      "[<SimState @ 0x101e5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e5>]\n",
      "after stepping: [<SimState @ 0x101e7>]\n",
      "[<SimState @ 0x101e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e7>]\n",
      "after stepping: [<SimState @ 0x101e9>]\n",
      "[<SimState @ 0x101e9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e9>]\n",
      "after stepping: [<SimState @ 0x101ed>]\n",
      "[<SimState @ 0x101ed>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ed>]\n",
      "after stepping: [<SimState @ 0x101ef>]\n",
      "[<SimState @ 0x101ef>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ef>]\n",
      "after stepping: [<SimState @ 0x101f3>]\n",
      "[<SimState @ 0x101f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f3>]\n",
      "after stepping: [<SimState @ 0x101f5>]\n",
      "[<SimState @ 0x101f5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f5>]\n",
      "after stepping: [<SimState @ 0x101f9>]\n",
      "[<SimState @ 0x101f9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f9>]\n",
      "[exit @ 0x101f9 ]: exit_target:  <BV32 0x101ad>  exit_guard:  <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101c7\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101df\n",
      "after stepping: [<SimState @ 0x101ad>, <SimState @ 0x101fb>]\n",
      "eliminate continue @  0x101fb\n",
      "end of outer loop @  0x101ad\n",
      "move stash to active @  0x103ed\n",
      "[<SimState @ 0x103ed>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103ed>]\n",
      "after stepping: [<SimState @ 0x103ef>]\n",
      "[<SimState @ 0x103ef>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103ef>]\n",
      "after stepping: [<SimState @ 0x103f3>]\n",
      "[<SimState @ 0x103f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103f3>]\n",
      "after stepping: [<SimState @ 0x103f7>]\n",
      "[<SimState @ 0x103f7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103f7>]\n",
      "after stepping: [<SimState @ 0x103f9>]\n",
      "[<SimState @ 0x103f9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103f9>]\n",
      "after stepping: [<SimState @ 0x103fd>]\n",
      "[<SimState @ 0x103fd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103fd>]\n",
      "after stepping: [<SimState @ 0x10401>]\n",
      "[<SimState @ 0x10401>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10401>]\n",
      "after stepping: [<SimState @ 0x10295>, <SimState @ 0x10405>]\n",
      "move if-else to stashed @  0x10405\n",
      "[<SimState @ 0x10295>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:19,112 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x7fff0028 with 4 unconstrained bytes referenced from 0x10297 (libjit_conv2d_f_0_specialized+0x23e in glow_mnist_8_ARM_M7.o (0x297))\n",
      "WARNING  | 2023-11-20 15:10:19,136 | angr.storage.memory_mixins.default_filler_mixin | Filling register r4 with 4 unconstrained bytes referenced from 0x1029d (libjit_conv2d_f_0_specialized+0x244 in glow_mnist_8_ARM_M7.o (0x29d))\n",
      "WARNING  | 2023-11-20 15:10:19,161 | angr.storage.memory_mixins.default_filler_mixin | Filling register r0 with 4 unconstrained bytes referenced from 0x102a5 (libjit_conv2d_f_0_specialized+0x24c in glow_mnist_8_ARM_M7.o (0x2a5))\n",
      "WARNING  | 2023-11-20 15:10:19,162 | angr.storage.memory_mixins.default_filler_mixin | Filling register r11 with 4 unconstrained bytes referenced from 0x102a5 (libjit_conv2d_f_0_specialized+0x24c in glow_mnist_8_ARM_M7.o (0x2a5))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x10295>]\n",
      "after stepping: [<SimState @ 0x10297>]\n",
      "[<SimState @ 0x10297>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10297>]\n",
      "after stepping: [<SimState @ 0x10299>]\n",
      "[<SimState @ 0x10299>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10299>]\n",
      "after stepping: [<SimState @ 0x1029d>]\n",
      "[<SimState @ 0x1029d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1029d>]\n",
      "after stepping: [<SimState @ 0x102a1>]\n",
      "[<SimState @ 0x102a1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102a1>]\n",
      "after stepping: [<SimState @ 0x102a5>]\n",
      "[<SimState @ 0x102a5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102a5>]\n",
      "after stepping: [<SimState @ 0x102a9>]\n",
      "[<SimState @ 0x102a9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102a9>]\n",
      "after stepping: [<SimState @ 0x102ab>]\n",
      "[<SimState @ 0x102ab>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102ab>]\n",
      "after stepping: [<SimState @ 0x102af>]\n",
      "[<SimState @ 0x102af>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102af>]\n",
      "after stepping: [<SimState @ 0x102b3>]\n",
      "[<SimState @ 0x102b3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102b3>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:19,980 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c40 with 4 unconstrained bytes referenced from 0x102b3 (libjit_conv2d_f_0_specialized+0x25a in glow_mnist_8_ARM_M7.o (0x2b3))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x102b7>]\n",
      "[<SimState @ 0x102b7>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:22,379 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c44 with 4 unconstrained bytes referenced from 0x102c9 (libjit_conv2d_f_0_specialized+0x270 in glow_mnist_8_ARM_M7.o (0x2c9))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x102b7>]\n",
      "after stepping: [<SimState @ 0x102bb>]\n",
      "[<SimState @ 0x102bb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102bb>]\n",
      "after stepping: [<SimState @ 0x102bf>]\n",
      "[<SimState @ 0x102bf>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102bf>]\n",
      "after stepping: [<SimState @ 0x102c1>]\n",
      "[<SimState @ 0x102c1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102c1>]\n",
      "after stepping: [<SimState @ 0x102c5>]\n",
      "[<SimState @ 0x102c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102c5>]\n",
      "after stepping: [<SimState @ 0x102c9>]\n",
      "[<SimState @ 0x102c9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102c9>]\n",
      "after stepping: [<SimState @ 0x102cd>]\n",
      "[<SimState @ 0x102cd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102cd>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:22,489 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c50 with 4 unconstrained bytes referenced from 0x102cd (libjit_conv2d_f_0_specialized+0x274 in glow_mnist_8_ARM_M7.o (0x2cd))\n",
      "WARNING  | 2023-11-20 15:10:22,630 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c4c with 4 unconstrained bytes referenced from 0x102d5 (libjit_conv2d_f_0_specialized+0x27c in glow_mnist_8_ARM_M7.o (0x2d5))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x102d1>]\n",
      "[<SimState @ 0x102d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102d1>]\n",
      "after stepping: [<SimState @ 0x102d3>]\n",
      "[<SimState @ 0x102d3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102d3>]\n",
      "after stepping: [<SimState @ 0x102d5>]\n",
      "[<SimState @ 0x102d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102d5>]\n",
      "after stepping: [<SimState @ 0x102d9>]\n",
      "[<SimState @ 0x102d9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102d9>]\n",
      "after stepping: [<SimState @ 0x102dd>]\n",
      "[<SimState @ 0x102dd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102dd>]\n",
      "after stepping: [<SimState @ 0x102df>]\n",
      "[<SimState @ 0x102df>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102df>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:22,772 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c48 with 4 unconstrained bytes referenced from 0x102df (libjit_conv2d_f_0_specialized+0x286 in glow_mnist_8_ARM_M7.o (0x2df))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x102e3>]\n",
      "[<SimState @ 0x102e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102e3>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:24,398 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xe5dab3c with 4 unconstrained bytes referenced from 0x102e3 (libjit_conv2d_f_0_specialized+0x28a in glow_mnist_8_ARM_M7.o (0x2e3))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x102e7>]\n",
      "[<SimState @ 0x102e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102e7>]\n",
      "after stepping: [<SimState @ 0x102e9>]\n",
      "[<SimState @ 0x102e9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102e9>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:28,776 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x8 with 4 unconstrained bytes referenced from 0x102e9 (libjit_conv2d_f_0_specialized+0x290 in glow_mnist_8_ARM_M7.o (0x2e9))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x102ed>]\n",
      "[<SimState @ 0x102ed>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:33,647 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6c with 4 unconstrained bytes referenced from 0x102ed (libjit_conv2d_f_0_specialized+0x294 in glow_mnist_8_ARM_M7.o (0x2ed))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x102ed>]\n",
      "after stepping: [<SimState @ 0x102f1>]\n",
      "[<SimState @ 0x102f1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102f1>]\n",
      "after stepping: [<SimState @ 0x102f3>]\n",
      "[<SimState @ 0x102f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102f3>]\n",
      "after stepping: [<SimState @ 0x102f7>]\n",
      "[<SimState @ 0x102f7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102f7>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:33,836 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xd0 with 4 unconstrained bytes referenced from 0x102f7 (libjit_conv2d_f_0_specialized+0x29e in glow_mnist_8_ARM_M7.o (0x2f7))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x102fb>]\n",
      "[<SimState @ 0x102fb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102fb>]\n",
      "after stepping: [<SimState @ 0x102fd>]\n",
      "[<SimState @ 0x102fd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x102fd>]\n",
      "after stepping: [<SimState @ 0x10301>]\n",
      "[<SimState @ 0x10301>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10301>]\n",
      "after stepping: [<SimState @ 0x10305>]\n",
      "[<SimState @ 0x10305>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10305>]\n",
      "after stepping: [<SimState @ 0x10309>]\n",
      "[<SimState @ 0x10309>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10309>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:34,061 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x134 with 4 unconstrained bytes referenced from 0x10309 (libjit_conv2d_f_0_specialized+0x2b0 in glow_mnist_8_ARM_M7.o (0x309))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x1030d>]\n",
      "[<SimState @ 0x1030d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1030d>]\n",
      "after stepping: [<SimState @ 0x1030f>]\n",
      "[<SimState @ 0x1030f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1030f>]\n",
      "after stepping: [<SimState @ 0x10313>]\n",
      "[<SimState @ 0x10313>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10313>]\n",
      "after stepping: [<SimState @ 0x10317>]\n",
      "[<SimState @ 0x10317>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10317>]\n",
      "after stepping: [<SimState @ 0x1031b>]\n",
      "[<SimState @ 0x1031b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1031b>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:34,276 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x198 with 4 unconstrained bytes referenced from 0x1031b (libjit_conv2d_f_0_specialized+0x2c2 in glow_mnist_8_ARM_M7.o (0x31b))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x1031f>]\n",
      "[<SimState @ 0x1031f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1031f>]\n",
      "after stepping: [<SimState @ 0x10321>]\n",
      "[<SimState @ 0x10321>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10321>]\n",
      "after stepping: [<SimState @ 0x10325>]\n",
      "[<SimState @ 0x10325>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10325>]\n",
      "after stepping: [<SimState @ 0x10329>]\n",
      "[<SimState @ 0x10329>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10329>]\n",
      "after stepping: [<SimState @ 0x1032d>]\n",
      "[<SimState @ 0x1032d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1032d>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:34,498 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x2c4 with 4 unconstrained bytes referenced from 0x1032d (libjit_conv2d_f_0_specialized+0x2d4 in glow_mnist_8_ARM_M7.o (0x32d))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10331>]\n",
      "[<SimState @ 0x10331>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10331>]\n",
      "after stepping: [<SimState @ 0x10333>]\n",
      "[<SimState @ 0x10333>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10333>]\n",
      "after stepping: [<SimState @ 0x10337>]\n",
      "[<SimState @ 0x10337>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10337>]\n",
      "after stepping: [<SimState @ 0x1033b>]\n",
      "[<SimState @ 0x1033b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1033b>]\n",
      "after stepping: [<SimState @ 0x1033f>]\n",
      "[<SimState @ 0x1033f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1033f>]\n",
      "after stepping: [<SimState @ 0x10343>]\n",
      "[<SimState @ 0x10343>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10343>]\n",
      "after stepping: [<SimState @ 0x10347>]\n",
      "[<SimState @ 0x10347>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10347>]\n",
      "after stepping: [<SimState @ 0x1034b>]\n",
      "[<SimState @ 0x1034b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1034b>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:34,767 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x260 with 4 unconstrained bytes referenced from 0x1034b (libjit_conv2d_f_0_specialized+0x2f2 in glow_mnist_8_ARM_M7.o (0x34b))\n",
      "WARNING  | 2023-11-20 15:10:34,944 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x1fc with 4 unconstrained bytes referenced from 0x10351 (libjit_conv2d_f_0_specialized+0x2f8 in glow_mnist_8_ARM_M7.o (0x351))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x1034f>]\n",
      "[<SimState @ 0x1034f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1034f>]\n",
      "after stepping: [<SimState @ 0x10351>]\n",
      "[<SimState @ 0x10351>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10351>]\n",
      "after stepping: [<SimState @ 0x10355>]\n",
      "[<SimState @ 0x10355>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10355>]\n",
      "after stepping: [<SimState @ 0x10359>]\n",
      "[<SimState @ 0x10359>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10359>]\n",
      "after stepping: [<SimState @ 0x1035d>]\n",
      "[<SimState @ 0x1035d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1035d>]\n",
      "after stepping: [<SimState @ 0x10361>]\n",
      "[<SimState @ 0x10361>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10361>]\n",
      "after stepping: [<SimState @ 0x10365>]\n",
      "[<SimState @ 0x10365>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10365>]\n",
      "after stepping: [<SimState @ 0x10369>]\n",
      "[<SimState @ 0x10369>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10369>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:35,582 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c54 with 4 unconstrained bytes referenced from 0x10373 (libjit_conv2d_f_0_specialized+0x31a in glow_mnist_8_ARM_M7.o (0x373))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x1036d>]\n",
      "[<SimState @ 0x1036d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1036d>]\n",
      "after stepping: [<SimState @ 0x10371>]\n",
      "[<SimState @ 0x10371>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10371>]\n",
      "after stepping: [<SimState @ 0x10373>]\n",
      "[<SimState @ 0x10373>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10373>]\n",
      "after stepping: [<SimState @ 0x10377>]\n",
      "[<SimState @ 0x10377>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10377>]\n",
      "after stepping: [<SimState @ 0x1037b>]\n",
      "[<SimState @ 0x1037b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1037b>]\n",
      "after stepping: [<SimState @ 0x1037f>]\n",
      "[<SimState @ 0x1037f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1037f>]\n",
      "after stepping: [<SimState @ 0x10383>]\n",
      "[<SimState @ 0x10383>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10383>]\n",
      "after stepping: [<SimState @ 0x10387>]\n",
      "[<SimState @ 0x10387>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10387>]\n",
      "after stepping: [<SimState @ 0x1038b>]\n",
      "[<SimState @ 0x1038b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1038b>]\n",
      "after stepping: [<SimState @ 0x1038f>]\n",
      "[<SimState @ 0x1038f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1038f>]\n",
      "after stepping: [<SimState @ 0x10391>]\n",
      "[<SimState @ 0x10391>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10391>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:35,951 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c58 with 4 unconstrained bytes referenced from 0x10391 (libjit_conv2d_f_0_specialized+0x338 in glow_mnist_8_ARM_M7.o (0x391))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10395>]\n",
      "[<SimState @ 0x10395>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10395>]\n",
      "after stepping: [<SimState @ 0x10399>]\n",
      "[<SimState @ 0x10399>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10399>]\n",
      "after stepping: [<SimState @ 0x1039d>]\n",
      "[<SimState @ 0x1039d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1039d>]\n",
      "after stepping: [<SimState @ 0x103a1>]\n",
      "[<SimState @ 0x103a1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103a1>]\n",
      "after stepping: [<SimState @ 0x103a5>]\n",
      "[<SimState @ 0x103a5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103a5>]\n",
      "after stepping: [<SimState @ 0x103a9>]\n",
      "[<SimState @ 0x103a9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103a9>]\n",
      "after stepping: [<SimState @ 0x103ad>]\n",
      "[<SimState @ 0x103ad>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103ad>]\n",
      "after stepping: [<SimState @ 0x103b1>]\n",
      "[<SimState @ 0x103b1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103b1>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:36,259 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x6840c5c with 4 unconstrained bytes referenced from 0x103b1 (libjit_conv2d_f_0_specialized+0x358 in glow_mnist_8_ARM_M7.o (0x3b1))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x103b5>]\n",
      "[<SimState @ 0x103b5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103b5>]\n",
      "after stepping: [<SimState @ 0x103b9>]\n",
      "[<SimState @ 0x103b9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103b9>]\n",
      "after stepping: [<SimState @ 0x103bd>]\n",
      "[<SimState @ 0x103bd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103bd>]\n",
      "after stepping: [<SimState @ 0x103c1>]\n",
      "[<SimState @ 0x103c1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c1>]\n",
      "after stepping: [<SimState @ 0x103c5>]\n",
      "[<SimState @ 0x103c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c5>]\n",
      "after stepping: [<SimState @ 0x103c7>]\n",
      "[<SimState @ 0x103c7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c7>]\n",
      "after stepping: [<SimState @ 0x103cb>]\n",
      "[<SimState @ 0x103cb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cb>]\n",
      "after stepping: [<SimState @ 0x103cd>]\n",
      "[<SimState @ 0x103cd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cd>]\n",
      "after stepping: [<SimState @ 0x103d1>]\n",
      "[<SimState @ 0x103d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d1>]\n",
      "after stepping: [<SimState @ 0x103d3>]\n",
      "[<SimState @ 0x103d3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d3>]\n",
      "after stepping: [<SimState @ 0x103d5>]\n",
      "[<SimState @ 0x103d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d5>]\n",
      "[exit @ 0x103d5 ]: exit_target:  <BV32 0x1025d>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10277\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10291\n",
      "after stepping: [<SimState @ 0x1025d>, <SimState @ 0x103d9>]\n",
      "eliminate continue @  0x103d9\n",
      "[<SimState @ 0x1025d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025d>]\n",
      "after stepping: [<SimState @ 0x1025f>]\n",
      "[<SimState @ 0x1025f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025f>]\n",
      "after stepping: [<SimState @ 0x10261>]\n",
      "[<SimState @ 0x10261>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10261>]\n",
      "after stepping: [<SimState @ 0x10263>]\n",
      "[<SimState @ 0x10263>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10263>]\n",
      "after stepping: [<SimState @ 0x10267>]\n",
      "[<SimState @ 0x10267>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10267>]\n",
      "after stepping: [<SimState @ 0x10269>]\n",
      "[<SimState @ 0x10269>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10269>]\n",
      "after stepping: [<SimState @ 0x1026d>]\n",
      "[<SimState @ 0x1026d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026d>]\n",
      "after stepping: [<SimState @ 0x1026f>]\n",
      "[<SimState @ 0x1026f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026f>]\n",
      "[exit @ 0x1026f ]: exit_target:  <BV32 0x101e3>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x1020d\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10257\n",
      "after stepping: [<SimState @ 0x101e3>, <SimState @ 0x10271>]\n",
      "eliminate continue @  0x10271\n",
      "[<SimState @ 0x101e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e3>]\n",
      "after stepping: [<SimState @ 0x101e5>]\n",
      "[<SimState @ 0x101e5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e5>]\n",
      "after stepping: [<SimState @ 0x101e7>]\n",
      "[<SimState @ 0x101e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e7>]\n",
      "after stepping: [<SimState @ 0x101e9>]\n",
      "[<SimState @ 0x101e9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e9>]\n",
      "after stepping: [<SimState @ 0x101ed>]\n",
      "[<SimState @ 0x101ed>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ed>]\n",
      "after stepping: [<SimState @ 0x101ef>]\n",
      "[<SimState @ 0x101ef>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ef>]\n",
      "after stepping: [<SimState @ 0x101f3>]\n",
      "[<SimState @ 0x101f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f3>]\n",
      "after stepping: [<SimState @ 0x101f5>]\n",
      "[<SimState @ 0x101f5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f5>]\n",
      "after stepping: [<SimState @ 0x101f9>]\n",
      "[<SimState @ 0x101f9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f9>]\n",
      "[exit @ 0x101f9 ]: exit_target:  <BV32 0x101ad>  exit_guard:  <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101c7\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101df\n",
      "after stepping: [<SimState @ 0x101ad>, <SimState @ 0x101fb>]\n",
      "eliminate continue @  0x101fb\n",
      "end of outer loop @  0x101ad\n",
      "move stash to active @  0x1040b\n",
      "[<SimState @ 0x1040b>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:47,937 | angr.storage.memory_mixins.default_filler_mixin | Filling register r4 with 4 unconstrained bytes referenced from 0x1040f (libjit_conv2d_f_0_specialized+0x3b6 in glow_mnist_8_ARM_M7.o (0x40f))\n",
      "WARNING  | 2023-11-20 15:10:47,949 | angr.storage.memory_mixins.default_filler_mixin | Filling register r0 with 4 unconstrained bytes referenced from 0x10411 (libjit_conv2d_f_0_specialized+0x3b8 in glow_mnist_8_ARM_M7.o (0x411))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x1040b>]\n",
      "after stepping: [<SimState @ 0x1040d>]\n",
      "[<SimState @ 0x1040d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1040d>]\n",
      "after stepping: [<SimState @ 0x1040f>]\n",
      "[<SimState @ 0x1040f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1040f>]\n",
      "after stepping: [<SimState @ 0x10411>]\n",
      "[<SimState @ 0x10411>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10411>]\n",
      "after stepping: [<SimState @ 0x10415>]\n",
      "[<SimState @ 0x10415>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10415>]\n",
      "after stepping: [<SimState @ 0x10419>]\n",
      "[<SimState @ 0x10419>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10419>]\n",
      "after stepping: [<SimState @ 0x1041d>]\n",
      "[<SimState @ 0x1041d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1041d>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:48,319 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b30320 with 4 unconstrained bytes referenced from 0x1041d (libjit_conv2d_f_0_specialized+0x3c4 in glow_mnist_8_ARM_M7.o (0x41d))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10421>]\n",
      "[<SimState @ 0x10421>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:49,078 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b30334 with 4 unconstrained bytes referenced from 0x10439 (libjit_conv2d_f_0_specialized+0x3e0 in glow_mnist_8_ARM_M7.o (0x439))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x10421>]\n",
      "after stepping: [<SimState @ 0x10423>]\n",
      "[<SimState @ 0x10423>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10423>]\n",
      "after stepping: [<SimState @ 0x10427>]\n",
      "[<SimState @ 0x10427>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10427>]\n",
      "after stepping: [<SimState @ 0x1042b>]\n",
      "[<SimState @ 0x1042b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1042b>]\n",
      "after stepping: [<SimState @ 0x1042f>]\n",
      "[<SimState @ 0x1042f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1042f>]\n",
      "after stepping: [<SimState @ 0x10433>]\n",
      "[<SimState @ 0x10433>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10433>]\n",
      "after stepping: [<SimState @ 0x10437>]\n",
      "[<SimState @ 0x10437>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10437>]\n",
      "after stepping: [<SimState @ 0x10439>]\n",
      "[<SimState @ 0x10439>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10439>]\n",
      "after stepping: [<SimState @ 0x1043d>]\n",
      "[<SimState @ 0x1043d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1043d>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:49,191 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b3033c with 4 unconstrained bytes referenced from 0x1043d (libjit_conv2d_f_0_specialized+0x3e4 in glow_mnist_8_ARM_M7.o (0x43d))\n",
      "WARNING  | 2023-11-20 15:10:49,217 | angr.storage.memory_mixins.default_filler_mixin | Filling register r11 with 4 unconstrained bytes referenced from 0x10441 (libjit_conv2d_f_0_specialized+0x3e8 in glow_mnist_8_ARM_M7.o (0x441))\n",
      "WARNING  | 2023-11-20 15:10:49,324 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b3032c with 4 unconstrained bytes referenced from 0x1044b (libjit_conv2d_f_0_specialized+0x3f2 in glow_mnist_8_ARM_M7.o (0x44b))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10441>]\n",
      "[<SimState @ 0x10441>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10441>]\n",
      "after stepping: [<SimState @ 0x10445>]\n",
      "[<SimState @ 0x10445>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10445>]\n",
      "after stepping: [<SimState @ 0x10449>]\n",
      "[<SimState @ 0x10449>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10449>]\n",
      "after stepping: [<SimState @ 0x1044b>]\n",
      "[<SimState @ 0x1044b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1044b>]\n",
      "after stepping: [<SimState @ 0x1044f>]\n",
      "[<SimState @ 0x1044f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1044f>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:49,440 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b30338 with 4 unconstrained bytes referenced from 0x1044f (libjit_conv2d_f_0_specialized+0x3f6 in glow_mnist_8_ARM_M7.o (0x44f))\n",
      "WARNING  | 2023-11-20 15:10:49,575 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b30330 with 4 unconstrained bytes referenced from 0x10457 (libjit_conv2d_f_0_specialized+0x3fe in glow_mnist_8_ARM_M7.o (0x457))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10453>]\n",
      "[<SimState @ 0x10453>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10453>]\n",
      "after stepping: [<SimState @ 0x10455>]\n",
      "[<SimState @ 0x10455>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10455>]\n",
      "after stepping: [<SimState @ 0x10457>]\n",
      "[<SimState @ 0x10457>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10457>]\n",
      "after stepping: [<SimState @ 0x1045b>]\n",
      "[<SimState @ 0x1045b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1045b>]\n",
      "after stepping: [<SimState @ 0x1045f>]\n",
      "[<SimState @ 0x1045f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1045f>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:49,713 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b30324 with 4 unconstrained bytes referenced from 0x1045f (libjit_conv2d_f_0_specialized+0x406 in glow_mnist_8_ARM_M7.o (0x45f))\n",
      "WARNING  | 2023-11-20 15:10:49,848 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0xc6b30328 with 4 unconstrained bytes referenced from 0x10463 (libjit_conv2d_f_0_specialized+0x40a in glow_mnist_8_ARM_M7.o (0x463))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10463>]\n",
      "[<SimState @ 0x10463>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10463>]\n",
      "after stepping: [<SimState @ 0x10467>]\n",
      "[<SimState @ 0x10467>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10467>]\n",
      "after stepping: [<SimState @ 0x1046b>]\n",
      "[<SimState @ 0x1046b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1046b>]\n",
      "after stepping: [<SimState @ 0x1046f>]\n",
      "[<SimState @ 0x1046f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1046f>]\n",
      "after stepping: [<SimState @ 0x10473>]\n",
      "[<SimState @ 0x10473>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10473>]\n",
      "after stepping: [<SimState @ 0x10477>]\n",
      "[<SimState @ 0x10477>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10477>]\n",
      "after stepping: [<SimState @ 0x1047b>]\n",
      "[<SimState @ 0x1047b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1047b>]\n",
      "after stepping: [<SimState @ 0x1047f>]\n",
      "[<SimState @ 0x1047f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1047f>]\n",
      "after stepping: [<SimState @ 0x10483>]\n",
      "[<SimState @ 0x10483>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10483>]\n",
      "after stepping: [<SimState @ 0x10487>]\n",
      "[<SimState @ 0x10487>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10487>]\n",
      "after stepping: [<SimState @ 0x1048b>]\n",
      "[<SimState @ 0x1048b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1048b>]\n",
      "after stepping: [<SimState @ 0x1048f>]\n",
      "[<SimState @ 0x1048f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1048f>]\n",
      "after stepping: [<SimState @ 0x10493>]\n",
      "[<SimState @ 0x10493>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10493>]\n",
      "after stepping: [<SimState @ 0x10497>]\n",
      "[<SimState @ 0x10497>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10497>]\n",
      "after stepping: [<SimState @ 0x1049b>]\n",
      "[<SimState @ 0x1049b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1049b>]\n",
      "after stepping: [<SimState @ 0x1049f>]\n",
      "[<SimState @ 0x1049f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1049f>]\n",
      "after stepping: [<SimState @ 0x103c1>]\n",
      "[<SimState @ 0x103c1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c1>]\n",
      "after stepping: [<SimState @ 0x103c5>]\n",
      "[<SimState @ 0x103c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c5>]\n",
      "after stepping: [<SimState @ 0x103c7>]\n",
      "[<SimState @ 0x103c7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c7>]\n",
      "after stepping: [<SimState @ 0x103cb>]\n",
      "[<SimState @ 0x103cb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cb>]\n",
      "after stepping: [<SimState @ 0x103cd>]\n",
      "[<SimState @ 0x103cd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cd>]\n",
      "after stepping: [<SimState @ 0x103d1>]\n",
      "[<SimState @ 0x103d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d1>]\n",
      "after stepping: [<SimState @ 0x103d3>]\n",
      "[<SimState @ 0x103d3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d3>]\n",
      "after stepping: [<SimState @ 0x103d5>]\n",
      "[<SimState @ 0x103d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d5>]\n",
      "[exit @ 0x103d5 ]: exit_target:  <BV32 0x1025d>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10277\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10291\n",
      "after stepping: [<SimState @ 0x1025d>, <SimState @ 0x103d9>]\n",
      "eliminate continue @  0x103d9\n",
      "[<SimState @ 0x1025d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025d>]\n",
      "after stepping: [<SimState @ 0x1025f>]\n",
      "[<SimState @ 0x1025f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025f>]\n",
      "after stepping: [<SimState @ 0x10261>]\n",
      "[<SimState @ 0x10261>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10261>]\n",
      "after stepping: [<SimState @ 0x10263>]\n",
      "[<SimState @ 0x10263>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10263>]\n",
      "after stepping: [<SimState @ 0x10267>]\n",
      "[<SimState @ 0x10267>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10267>]\n",
      "after stepping: [<SimState @ 0x10269>]\n",
      "[<SimState @ 0x10269>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10269>]\n",
      "after stepping: [<SimState @ 0x1026d>]\n",
      "[<SimState @ 0x1026d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026d>]\n",
      "after stepping: [<SimState @ 0x1026f>]\n",
      "[<SimState @ 0x1026f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026f>]\n",
      "[exit @ 0x1026f ]: exit_target:  <BV32 0x101e3>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x1020d\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10257\n",
      "after stepping: [<SimState @ 0x101e3>, <SimState @ 0x10271>]\n",
      "eliminate continue @  0x10271\n",
      "[<SimState @ 0x101e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e3>]\n",
      "after stepping: [<SimState @ 0x101e5>]\n",
      "[<SimState @ 0x101e5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e5>]\n",
      "after stepping: [<SimState @ 0x101e7>]\n",
      "[<SimState @ 0x101e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e7>]\n",
      "after stepping: [<SimState @ 0x101e9>]\n",
      "[<SimState @ 0x101e9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e9>]\n",
      "after stepping: [<SimState @ 0x101ed>]\n",
      "[<SimState @ 0x101ed>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ed>]\n",
      "after stepping: [<SimState @ 0x101ef>]\n",
      "[<SimState @ 0x101ef>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ef>]\n",
      "after stepping: [<SimState @ 0x101f3>]\n",
      "[<SimState @ 0x101f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f3>]\n",
      "after stepping: [<SimState @ 0x101f5>]\n",
      "[<SimState @ 0x101f5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f5>]\n",
      "after stepping: [<SimState @ 0x101f9>]\n",
      "[<SimState @ 0x101f9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f9>]\n",
      "[exit @ 0x101f9 ]: exit_target:  <BV32 0x101ad>  exit_guard:  <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101c7\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101df\n",
      "after stepping: [<SimState @ 0x101ad>]\n",
      "end of outer loop @  0x101ad\n",
      "move stash to active @  0x10405\n",
      "[<SimState @ 0x10405>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10405>]\n",
      "after stepping: [<SimState @ 0x10409>]\n",
      "[<SimState @ 0x10409>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10409>]\n",
      "after stepping: [<SimState @ 0x103c5>, <SimState @ 0x1040b>]\n",
      "move if-else to stashed @  0x1040b\n",
      "[<SimState @ 0x103c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c5>]\n",
      "after stepping: [<SimState @ 0x103c7>]\n",
      "[<SimState @ 0x103c7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c7>]\n",
      "after stepping: [<SimState @ 0x103cb>]\n",
      "[<SimState @ 0x103cb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cb>]\n",
      "after stepping: [<SimState @ 0x103cd>]\n",
      "[<SimState @ 0x103cd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cd>]\n",
      "after stepping: [<SimState @ 0x103d1>]\n",
      "[<SimState @ 0x103d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d1>]\n",
      "after stepping: [<SimState @ 0x103d3>]\n",
      "[<SimState @ 0x103d3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d3>]\n",
      "after stepping: [<SimState @ 0x103d5>]\n",
      "[<SimState @ 0x103d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d5>]\n",
      "[exit @ 0x103d5 ]: exit_target:  <BV32 0x1025d>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10277\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10291\n",
      "after stepping: [<SimState @ 0x1025d>, <SimState @ 0x103d9>]\n",
      "eliminate continue @  0x103d9\n",
      "[<SimState @ 0x1025d>]\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x1025d>]\n",
      "after stepping: [<SimState @ 0x1025f>]\n",
      "[<SimState @ 0x1025f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025f>]\n",
      "after stepping: [<SimState @ 0x10261>]\n",
      "[<SimState @ 0x10261>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10261>]\n",
      "after stepping: [<SimState @ 0x10263>]\n",
      "[<SimState @ 0x10263>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10263>]\n",
      "after stepping: [<SimState @ 0x10267>]\n",
      "[<SimState @ 0x10267>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10267>]\n",
      "after stepping: [<SimState @ 0x10269>]\n",
      "[<SimState @ 0x10269>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10269>]\n",
      "after stepping: [<SimState @ 0x1026d>]\n",
      "[<SimState @ 0x1026d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026d>]\n",
      "after stepping: [<SimState @ 0x1026f>]\n",
      "[<SimState @ 0x1026f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026f>]\n",
      "[exit @ 0x1026f ]: exit_target:  <BV32 0x101e3>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x1020d\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10257\n",
      "after stepping: [<SimState @ 0x101e3>, <SimState @ 0x10271>]\n",
      "eliminate continue @  0x10271\n",
      "[<SimState @ 0x101e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e3>]\n",
      "after stepping: [<SimState @ 0x101e5>]\n",
      "[<SimState @ 0x101e5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e5>]\n",
      "after stepping: [<SimState @ 0x101e7>]\n",
      "[<SimState @ 0x101e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e7>]\n",
      "after stepping: [<SimState @ 0x101e9>]\n",
      "[<SimState @ 0x101e9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e9>]\n",
      "after stepping: [<SimState @ 0x101ed>]\n",
      "[<SimState @ 0x101ed>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ed>]\n",
      "after stepping: [<SimState @ 0x101ef>]\n",
      "[<SimState @ 0x101ef>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ef>]\n",
      "after stepping: [<SimState @ 0x101f3>]\n",
      "[<SimState @ 0x101f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f3>]\n",
      "after stepping: [<SimState @ 0x101f5>]\n",
      "[<SimState @ 0x101f5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f5>]\n",
      "after stepping: [<SimState @ 0x101f9>]\n",
      "[<SimState @ 0x101f9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f9>]\n",
      "[exit @ 0x101f9 ]: exit_target:  <BV32 0x101ad>  exit_guard:  <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101c7\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101df\n",
      "after stepping: [<SimState @ 0x101ad>, <SimState @ 0x101fb>]\n",
      "eliminate continue @  0x101fb\n",
      "end of outer loop @  0x101ad\n",
      "move stash to active @  0x1040b\n",
      "[<SimState @ 0x1040b>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:56,715 | angr.storage.memory_mixins.default_filler_mixin | Filling register r4 with 4 unconstrained bytes referenced from 0x1040f (libjit_conv2d_f_0_specialized+0x3b6 in glow_mnist_8_ARM_M7.o (0x40f))\n",
      "WARNING  | 2023-11-20 15:10:56,729 | angr.storage.memory_mixins.default_filler_mixin | Filling register r0 with 4 unconstrained bytes referenced from 0x10411 (libjit_conv2d_f_0_specialized+0x3b8 in glow_mnist_8_ARM_M7.o (0x411))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x1040b>]\n",
      "after stepping: [<SimState @ 0x1040d>]\n",
      "[<SimState @ 0x1040d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1040d>]\n",
      "after stepping: [<SimState @ 0x1040f>]\n",
      "[<SimState @ 0x1040f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1040f>]\n",
      "after stepping: [<SimState @ 0x10411>]\n",
      "[<SimState @ 0x10411>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10411>]\n",
      "after stepping: [<SimState @ 0x10415>]\n",
      "[<SimState @ 0x10415>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10415>]\n",
      "after stepping: [<SimState @ 0x10419>]\n",
      "[<SimState @ 0x10419>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10419>]\n",
      "after stepping: [<SimState @ 0x1041d>]\n",
      "[<SimState @ 0x1041d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1041d>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:57,286 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003a0 with 4 unconstrained bytes referenced from 0x1041d (libjit_conv2d_f_0_specialized+0x3c4 in glow_mnist_8_ARM_M7.o (0x41d))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10421>]\n",
      "[<SimState @ 0x10421>]\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:58,421 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003b4 with 4 unconstrained bytes referenced from 0x10439 (libjit_conv2d_f_0_specialized+0x3e0 in glow_mnist_8_ARM_M7.o (0x439))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "before stepping: [<SimState @ 0x10421>]\n",
      "after stepping: [<SimState @ 0x10423>]\n",
      "[<SimState @ 0x10423>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10423>]\n",
      "after stepping: [<SimState @ 0x10427>]\n",
      "[<SimState @ 0x10427>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10427>]\n",
      "after stepping: [<SimState @ 0x1042b>]\n",
      "[<SimState @ 0x1042b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1042b>]\n",
      "after stepping: [<SimState @ 0x1042f>]\n",
      "[<SimState @ 0x1042f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1042f>]\n",
      "after stepping: [<SimState @ 0x10433>]\n",
      "[<SimState @ 0x10433>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10433>]\n",
      "after stepping: [<SimState @ 0x10437>]\n",
      "[<SimState @ 0x10437>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10437>]\n",
      "after stepping: [<SimState @ 0x10439>]\n",
      "[<SimState @ 0x10439>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10439>]\n",
      "after stepping: [<SimState @ 0x1043d>]\n",
      "[<SimState @ 0x1043d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1043d>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:58,516 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003bc with 4 unconstrained bytes referenced from 0x1043d (libjit_conv2d_f_0_specialized+0x3e4 in glow_mnist_8_ARM_M7.o (0x43d))\n",
      "WARNING  | 2023-11-20 15:10:58,546 | angr.storage.memory_mixins.default_filler_mixin | Filling register r11 with 4 unconstrained bytes referenced from 0x10441 (libjit_conv2d_f_0_specialized+0x3e8 in glow_mnist_8_ARM_M7.o (0x441))\n",
      "WARNING  | 2023-11-20 15:10:58,647 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003ac with 4 unconstrained bytes referenced from 0x1044b (libjit_conv2d_f_0_specialized+0x3f2 in glow_mnist_8_ARM_M7.o (0x44b))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10441>]\n",
      "[<SimState @ 0x10441>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10441>]\n",
      "after stepping: [<SimState @ 0x10445>]\n",
      "[<SimState @ 0x10445>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10445>]\n",
      "after stepping: [<SimState @ 0x10449>]\n",
      "[<SimState @ 0x10449>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10449>]\n",
      "after stepping: [<SimState @ 0x1044b>]\n",
      "[<SimState @ 0x1044b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1044b>]\n",
      "after stepping: [<SimState @ 0x1044f>]\n",
      "[<SimState @ 0x1044f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1044f>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:58,757 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003b8 with 4 unconstrained bytes referenced from 0x1044f (libjit_conv2d_f_0_specialized+0x3f6 in glow_mnist_8_ARM_M7.o (0x44f))\n",
      "WARNING  | 2023-11-20 15:10:58,883 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003b0 with 4 unconstrained bytes referenced from 0x10457 (libjit_conv2d_f_0_specialized+0x3fe in glow_mnist_8_ARM_M7.o (0x457))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10453>]\n",
      "[<SimState @ 0x10453>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10453>]\n",
      "after stepping: [<SimState @ 0x10455>]\n",
      "[<SimState @ 0x10455>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10455>]\n",
      "after stepping: [<SimState @ 0x10457>]\n",
      "[<SimState @ 0x10457>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10457>]\n",
      "after stepping: [<SimState @ 0x1045b>]\n",
      "[<SimState @ 0x1045b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1045b>]\n",
      "after stepping: [<SimState @ 0x1045f>]\n",
      "[<SimState @ 0x1045f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1045f>]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING  | 2023-11-20 15:10:59,025 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003a4 with 4 unconstrained bytes referenced from 0x1045f (libjit_conv2d_f_0_specialized+0x406 in glow_mnist_8_ARM_M7.o (0x45f))\n",
      "WARNING  | 2023-11-20 15:10:59,163 | angr.storage.memory_mixins.default_filler_mixin | Filling memory at 0x40003a8 with 4 unconstrained bytes referenced from 0x10463 (libjit_conv2d_f_0_specialized+0x40a in glow_mnist_8_ARM_M7.o (0x463))\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "after stepping: [<SimState @ 0x10463>]\n",
      "[<SimState @ 0x10463>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10463>]\n",
      "after stepping: [<SimState @ 0x10467>]\n",
      "[<SimState @ 0x10467>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10467>]\n",
      "after stepping: [<SimState @ 0x1046b>]\n",
      "[<SimState @ 0x1046b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1046b>]\n",
      "after stepping: [<SimState @ 0x1046f>]\n",
      "[<SimState @ 0x1046f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1046f>]\n",
      "after stepping: [<SimState @ 0x10473>]\n",
      "[<SimState @ 0x10473>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10473>]\n",
      "after stepping: [<SimState @ 0x10477>]\n",
      "[<SimState @ 0x10477>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10477>]\n",
      "after stepping: [<SimState @ 0x1047b>]\n",
      "[<SimState @ 0x1047b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1047b>]\n",
      "after stepping: [<SimState @ 0x1047f>]\n",
      "[<SimState @ 0x1047f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1047f>]\n",
      "after stepping: [<SimState @ 0x10483>]\n",
      "[<SimState @ 0x10483>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10483>]\n",
      "after stepping: [<SimState @ 0x10487>]\n",
      "[<SimState @ 0x10487>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10487>]\n",
      "after stepping: [<SimState @ 0x1048b>]\n",
      "[<SimState @ 0x1048b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1048b>]\n",
      "after stepping: [<SimState @ 0x1048f>]\n",
      "[<SimState @ 0x1048f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1048f>]\n",
      "after stepping: [<SimState @ 0x10493>]\n",
      "[<SimState @ 0x10493>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10493>]\n",
      "after stepping: [<SimState @ 0x10497>]\n",
      "[<SimState @ 0x10497>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10497>]\n",
      "after stepping: [<SimState @ 0x1049b>]\n",
      "[<SimState @ 0x1049b>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1049b>]\n",
      "after stepping: [<SimState @ 0x1049f>]\n",
      "[<SimState @ 0x1049f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1049f>]\n",
      "after stepping: [<SimState @ 0x103c1>]\n",
      "[<SimState @ 0x103c1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c1>]\n",
      "after stepping: [<SimState @ 0x103c5>]\n",
      "[<SimState @ 0x103c5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c5>]\n",
      "after stepping: [<SimState @ 0x103c7>]\n",
      "[<SimState @ 0x103c7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103c7>]\n",
      "after stepping: [<SimState @ 0x103cb>]\n",
      "[<SimState @ 0x103cb>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cb>]\n",
      "after stepping: [<SimState @ 0x103cd>]\n",
      "[<SimState @ 0x103cd>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103cd>]\n",
      "after stepping: [<SimState @ 0x103d1>]\n",
      "[<SimState @ 0x103d1>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d1>]\n",
      "after stepping: [<SimState @ 0x103d3>]\n",
      "[<SimState @ 0x103d3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d3>]\n",
      "after stepping: [<SimState @ 0x103d5>]\n",
      "[<SimState @ 0x103d5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x103d5>]\n",
      "[exit @ 0x103d5 ]: exit_target:  <BV32 0x1025d>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10277\n",
      "[append iv exit_guard @ 0x103d5] append <Bool (if 0x1b <= IV_CAND_0x10291_20_32 then (if IV_CAND_0x10277_18_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10277_18_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10291\n",
      "after stepping: [<SimState @ 0x1025d>, <SimState @ 0x103d9>]\n",
      "eliminate continue @  0x103d9\n",
      "[<SimState @ 0x1025d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025d>]\n",
      "after stepping: [<SimState @ 0x1025f>]\n",
      "[<SimState @ 0x1025f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1025f>]\n",
      "after stepping: [<SimState @ 0x10261>]\n",
      "[<SimState @ 0x10261>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10261>]\n",
      "after stepping: [<SimState @ 0x10263>]\n",
      "[<SimState @ 0x10263>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10263>]\n",
      "after stepping: [<SimState @ 0x10267>]\n",
      "[<SimState @ 0x10267>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10267>]\n",
      "after stepping: [<SimState @ 0x10269>]\n",
      "[<SimState @ 0x10269>]\n",
      "\n",
      "before stepping: [<SimState @ 0x10269>]\n",
      "after stepping: [<SimState @ 0x1026d>]\n",
      "[<SimState @ 0x1026d>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026d>]\n",
      "after stepping: [<SimState @ 0x1026f>]\n",
      "[<SimState @ 0x1026f>]\n",
      "\n",
      "before stepping: [<SimState @ 0x1026f>]\n",
      "[exit @ 0x1026f ]: exit_target:  <BV32 0x101e3>  exit_guard:  <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x1020d\n",
      "[append iv exit_guard @ 0x1026f] append <Bool (if 0x1b <= IV_CAND_0x1020d_12_32 then (if IV_CAND_0x10257_15_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x10257_15_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x10257\n",
      "after stepping: [<SimState @ 0x101e3>, <SimState @ 0x10271>]\n",
      "eliminate continue @  0x10271\n",
      "[<SimState @ 0x101e3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e3>]\n",
      "after stepping: [<SimState @ 0x101e5>]\n",
      "[<SimState @ 0x101e5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e5>]\n",
      "after stepping: [<SimState @ 0x101e7>]\n",
      "[<SimState @ 0x101e7>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e7>]\n",
      "after stepping: [<SimState @ 0x101e9>]\n",
      "[<SimState @ 0x101e9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101e9>]\n",
      "after stepping: [<SimState @ 0x101ed>]\n",
      "[<SimState @ 0x101ed>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ed>]\n",
      "after stepping: [<SimState @ 0x101ef>]\n",
      "[<SimState @ 0x101ef>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101ef>]\n",
      "after stepping: [<SimState @ 0x101f3>]\n",
      "[<SimState @ 0x101f3>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f3>]\n",
      "after stepping: [<SimState @ 0x101f5>]\n",
      "[<SimState @ 0x101f5>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f5>]\n",
      "after stepping: [<SimState @ 0x101f9>]\n",
      "[<SimState @ 0x101f9>]\n",
      "\n",
      "before stepping: [<SimState @ 0x101f9>]\n",
      "[exit @ 0x101f9 ]: exit_target:  <BV32 0x101ad>  exit_guard:  <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0>  exit_jumpkind:  Ijk_Boring\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101c7\n",
      "[append iv exit_guard @ 0x101f9] append <Bool (if 0x4 <= IV_CAND_0x101df_11_32 then (if IV_CAND_0x101c7_8_32 >= 0x0 then 0x1 else 0x0) else (if IV_CAND_0x101c7_8_32 > 0x0 then 0x1 else 0x0))[0:0] != 0> to  IV_CAND_0x101df\n",
      "after stepping: [<SimState @ 0x101ad>]\n",
      "end of outer loop @  0x101ad\n",
      "{66015: \n",
      "<IV @ 0x101df>\n",
      " name: IV_0x101df\n",
      " is_aux: False\n",
      " reg: r7\n",
      " from_arg: False\n",
      " loop_entry: 0x101fb\n",
      " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: 1\n",
      " count: 5\n",
      " index_mem_write: ['0x10355', '0x1035d', '0x10361', '0x10369', '0x1036d', '0x10387', '0x103a5', '0x103c1']\n",
      ", 66061: \n",
      "<IV @ 0x1020d>\n",
      " name: IV_0x1020d\n",
      " is_aux: False\n",
      " reg: r3\n",
      " from_arg: False\n",
      " loop_entry: 0x10271\n",
      " loop_entry_edge: (<BlockNode at 0x101fb (size 98)>, <BlockNode at 0x10271 (size 36)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: 1\n",
      " count: 28\n",
      " index_mem_write: ['0x10355', '0x10355', '0x1035d', '0x1035d', '0x10361', '0x10361', '0x10369', '0x10369', '0x1036d', '0x1036d', '0x10387', '0x10387', '0x103a5', '0x103a5', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1']\n",
      ", 66193: \n",
      "<IV @ 0x10291>\n",
      " name: IV_0x10291\n",
      " is_aux: False\n",
      " reg: r2\n",
      " from_arg: False\n",
      " loop_entry: 0x103d9\n",
      " loop_entry_edge: (<BlockNode at 0x10271 (size 36)>, <BlockNode at 0x103d9 (size 20)>)\n",
      " init_sym: False\n",
      " init_val: 0\n",
      " increment: 1\n",
      " count: 28\n",
      " index_mem_write: ['0x10355', '0x10355', '0x1035d', '0x1035d', '0x10361', '0x10361', '0x10369', '0x10369', '0x1036d', '0x1036d', '0x10387', '0x10387', '0x103a5', '0x103a5', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1']\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "iv_dict, iv_aux = identify_iv(proj, func_addr, outer_loop_idx)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "64ebfebc",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{66015: \n",
       "<IV @ 0x101df>\n",
       " name: IV_0x101df\n",
       " is_aux: False\n",
       " reg: r7\n",
       " from_arg: False\n",
       " loop_entry: 0x101fb\n",
       " loop_entry_edge: (<BlockNode at 0x101c5 (size 30)>, <BlockNode at 0x101fb (size 98)>)\n",
       " init_sym: False\n",
       " init_val: 0\n",
       " increment: 1\n",
       " count: 5\n",
       " index_mem_write: ['0x10355', '0x1035d', '0x10361', '0x10369', '0x1036d', '0x10387', '0x103a5', '0x103c1']\n",
       ", 66061: \n",
       "<IV @ 0x1020d>\n",
       " name: IV_0x1020d\n",
       " is_aux: False\n",
       " reg: r3\n",
       " from_arg: False\n",
       " loop_entry: 0x10271\n",
       " loop_entry_edge: (<BlockNode at 0x101fb (size 98)>, <BlockNode at 0x10271 (size 36)>)\n",
       " init_sym: False\n",
       " init_val: 0\n",
       " increment: 1\n",
       " count: 28\n",
       " index_mem_write: ['0x10355', '0x10355', '0x1035d', '0x1035d', '0x10361', '0x10361', '0x10369', '0x10369', '0x1036d', '0x1036d', '0x10387', '0x10387', '0x103a5', '0x103a5', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1']\n",
       ", 66193: \n",
       "<IV @ 0x10291>\n",
       " name: IV_0x10291\n",
       " is_aux: False\n",
       " reg: r2\n",
       " from_arg: False\n",
       " loop_entry: 0x103d9\n",
       " loop_entry_edge: (<BlockNode at 0x10271 (size 36)>, <BlockNode at 0x103d9 (size 20)>)\n",
       " init_sym: False\n",
       " init_val: 0\n",
       " increment: 1\n",
       " count: 28\n",
       " index_mem_write: ['0x10355', '0x10355', '0x1035d', '0x1035d', '0x10361', '0x10361', '0x10369', '0x10369', '0x1036d', '0x1036d', '0x10387', '0x10387', '0x103a5', '0x103a5', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1', '0x10467', '0x10467', '0x1047b', '0x1047b', '0x10483', '0x10483', '0x10487', '0x10487', '0x10493', '0x10493', '0x10497', '0x10497', '0x1049b', '0x1049b', '0x103c1', '0x103c1']\n",
       "}"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "iv_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3bcf65c1",
   "metadata": {},
   "source": [
    "### debug: why missing the first iv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "cf8ac05e",
   "metadata": {},
   "outputs": [],
   "source": [
    "outer_loop = proj.outer_loops[func_addr][outer_loop_idx]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "b3ca44fd",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(<Loop @ 66043, 11 blocks>,\n",
       " [<Loop @ 66043, 11 blocks>,\n",
       "  <Loop @ 66161, 9 blocks>,\n",
       "  <Loop @ 66521, 7 blocks>])"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "outer_loop"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "6b955d8a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Loop @ 66043, 11 blocks>"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "proj.loops_hierarchy[func_addr][0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "4c459839",
   "metadata": {},
   "outputs": [],
   "source": [
    "loop_finder = proj.cfg.project.analyses.LoopFinder(kb=proj.cfg.kb)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "4cfa76b8",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<LoopFinder Analysis Result at 0x7fdadc148f40>"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "loop_finder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "08b34b18",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "dnd",
   "language": "python",
   "name": "dnd"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
