Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: CompleteCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CompleteCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CompleteCPU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CompleteCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/CPU_Project/ROM.v" into library work
Parsing module <ROM>.
Analyzing Verilog file "/home/ise/CPU_Project/Register_8bits.v" into library work
Parsing module <Register_8bits>.
Analyzing Verilog file "/home/ise/CPU_Project/PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "/home/ise/CPU_Project/mux2to1.v" into library work
Parsing module <mux2to1_8bits>.
Analyzing Verilog file "/home/ise/CPU_Project/JSM.v" into library work
Parsing module <JSM>.
Analyzing Verilog file "/home/ise/CPU_Project/IR.v" into library work
Parsing module <IR>.
Analyzing Verilog file "/home/ise/CPU_Project/incrementPC.v" into library work
Parsing module <incrementPC>.
Analyzing Verilog file "/home/ise/CPU_Project/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/ise/CPU_Project/Datapath.v" into library work
Parsing module <Datapath>.
Analyzing Verilog file "/home/ise/CPU_Project/Control_Unit.v" into library work
Parsing module <ControlUnit>.
WARNING:HDLCompiler:751 - "/home/ise/CPU_Project/Control_Unit.v" Line 21: Redeclaration of ansi port IR_CU is not allowed
Analyzing Verilog file "/home/ise/CPU_Project/Complete_CPU.v" into library work
Parsing module <CompleteCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CompleteCPU>.

Elaborating module <ControlUnit>.

Elaborating module <Datapath>.
WARNING:HDLCompiler:413 - "/home/ise/CPU_Project/Datapath.v" Line 31: Result of 12-bit expression is truncated to fit in 8-bit target.

Elaborating module <mux2to1_8bits>.

Elaborating module <Register_8bits>.

Elaborating module <ALU>.

Elaborating module <IR>.

Elaborating module <JSM>.

Elaborating module <PC>.

Elaborating module <incrementPC>.

Elaborating module <ROM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CompleteCPU>.
    Related source file is "/home/ise/CPU_Project/Complete_CPU.v".
    Summary:
	no macro.
Unit <CompleteCPU> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "/home/ise/CPU_Project/Control_Unit.v".
        start = 4'b0000
        fetch = 4'b0001
        decode = 4'b0010
        inA = 4'b0011
        inB = 4'b0100
        add = 4'b0101
        OUT = 4'b0110
        JSM = 4'b0111
        HALT = 4'b1111
    Found 1-bit register for signal <IRload>.
    Found 1-bit register for signal <PCload>.
    Found 1-bit register for signal <Jump_SelMode>.
    Found 1-bit register for signal <A_sel>.
    Found 1-bit register for signal <Aload>.
    Found 1-bit register for signal <Bload>.
    Found 2-bit register for signal <Sel_Mode>.
    Found 1-bit register for signal <Awrite>.
    Found 1-bit register for signal <Bwrite>.
    Found 1-bit register for signal <Halt>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <Datapath>.
    Related source file is "/home/ise/CPU_Project/Datapath.v".
    Found 11-bit adder for signal <n0020> created at line 31.
    Found 8x3-bit multiplier for signal <n0029> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <StopProgram>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <KeepANS[7]_GND_3_o_AND_74_o> created at line 32
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
Unit <Datapath> synthesized.

Synthesizing Unit <mux2to1_8bits>.
    Related source file is "/home/ise/CPU_Project/mux2to1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_8bits> synthesized.

Synthesizing Unit <Register_8bits>.
    Related source file is "/home/ise/CPU_Project/Register_8bits.v".
    Found 8-bit register for signal <out>.
    Found 8-bit register for signal <file>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register_8bits> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/ise/CPU_Project/ALU.v".
    Found 8-bit subtractor for signal <A[7]_B[7]_sub_4_OUT[7:0]> created at line 16.
    Found 9-bit adder for signal <n0057> created at line 13.
    Found 8-bit 4-to-1 multiplexer for signal <ans> created at line 3.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <IR>.
    Related source file is "/home/ise/CPU_Project/IR.v".
    Found 4-bit register for signal <IR_DTP>.
    Found 4-bit register for signal <IR_CU>.
    Found 8-bit register for signal <IRout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IR> synthesized.

Synthesizing Unit <JSM>.
    Related source file is "/home/ise/CPU_Project/JSM.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <JSM> synthesized.

Synthesizing Unit <PC>.
    Related source file is "/home/ise/CPU_Project/PC.v".
    Found 4-bit register for signal <Output>.
    Found 4-bit register for signal <pcreg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <incrementPC>.
    Related source file is "/home/ise/CPU_Project/incrementPC.v".
    Found 4-bit adder for signal <OUT> created at line 8.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <incrementPC> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "/home/ise/CPU_Project/ROM.v".
WARNING:Xst:647 - Input <Address<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Output>.
    Found 8x8-bit Read Only RAM for signal <Address[2]_X_21_o_wide_mux_1_OUT>
    WARNING:Xst:2404 -  FFs/Latches <rom<0><1:8>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><8:8>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><8:10>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><10:12>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><12:12>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><12:12>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><12:13>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><13:18>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><18:18>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><18:18>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><18:18>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><18:22>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><22:22>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><22:29>> (without init value) have a constant value of 0 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><29:30>> (without init value) have a constant value of 1 in block <ROM>.
    WARNING:Xst:2404 -  FFs/Latches <rom<0><30:33>> (without init value) have a constant value of 0 in block <ROM>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 9
 2-bit register                                        : 1
 4-bit register                                        : 4
 8-bit register                                        : 6
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 24
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Datapath>.
	Multiplier <Mmult_n0029> in block <Datapath> and adder/subtractor <Madd_n0020_Madd> in block <Datapath> are combined into a MAC<Maddsub_n0029>.
Unit <Datapath> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3231 - The small RAM <Mram_Address[2]_X_21_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 8x3-to-8-bit MAC                                      : 1
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 23
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cu/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 1111  | 111
-------------------
WARNING:Xst:1710 - FF/Latch <Sel_Mode_0> (without init value) has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Sel_Mode_1> (without init value) has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Output_1> in Unit <ROM> is equivalent to the following 3 FFs/Latches, which will be removed : <Output_2> <Output_3> <Output_7> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    StopProgram in unit <Datapath>


Optimizing unit <CompleteCPU> ...

Optimizing unit <Datapath> ...

Optimizing unit <Register_8bits> ...

Optimizing unit <ALU> ...

Optimizing unit <IR> ...

Optimizing unit <PC> ...

Optimizing unit <ROM> ...

Optimizing unit <ControlUnit> ...
WARNING:Xst:1710 - FF/Latch <Jump_SelMode> (without init value) has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <A_sel> in Unit <ControlUnit> is equivalent to the following FF/Latch, which will be removed : <Awrite> 
INFO:Xst:2261 - The FF/Latch <IRload> in Unit <ControlUnit> is equivalent to the following FF/Latch, which will be removed : <PCload> 
INFO:Xst:2261 - The FF/Latch <Aload> in Unit <ControlUnit> is equivalent to the following FF/Latch, which will be removed : <Bload> 
INFO:Xst:2261 - The FF/Latch <Aload> in Unit <ControlUnit> is equivalent to the following FF/Latch, which will be removed : <Bload> 
WARNING:Xst:2677 - Node <dtp/StopProgram> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IR_DTP_3> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IRout_3> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisPC/Output_3> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisPC/pcreg_3> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IR_DTP_2> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IR_DTP_1> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IR_DTP_0> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IRout_2> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IRout_1> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisIR/IRout_0> of sequential type is unconnected in block <CompleteCPU>.
WARNING:Xst:2677 - Node <dtp/ThisROM/Output_0> of sequential type is unconnected in block <CompleteCPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CompleteCPU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CompleteCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 55
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 16
#      LUT3                        : 16
#      LUT4                        : 2
#      LUT6                        : 2
#      MUXCY                       : 8
#      XORCY                       : 8
# FlipFlops/Latches                : 58
#      FD                          : 11
#      FDE                         : 16
#      FDR                         : 3
#      FDRE                        : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 17
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  126800     0%  
 Number of Slice LUTs:                   38  out of  63400     0%  
    Number used as Logic:                38  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     71
   Number with an unused Flip Flop:      13  out of     71    18%  
   Number with an unused LUT:            33  out of     71    46%  
   Number of fully used LUT-FF pairs:    25  out of     71    35%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    210    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.103ns (Maximum Frequency: 475.556MHz)
   Minimum input arrival time before clock: 1.028ns
   Maximum output required time after clock: 1.982ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 2.103ns (frequency: 475.556MHz)
  Total number of paths / destination ports: 225 / 89
-------------------------------------------------------------------------
Delay:               2.103ns (Levels of Logic = 10)
  Source:            dtp/ThisregA/out_0 (FF)
  Destination:       dtp/ThisregA/file_7 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: dtp/ThisregA/out_0 to dtp/ThisregA/file_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.379  dtp/ThisregA/out_0 (dtp/ThisregA/out_0)
     LUT2:I0->O            1   0.097   0.000  dtp/calculator/Madd_n0057_lut<0> (dtp/calculator/Madd_n0057_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dtp/calculator/Madd_n0057_cy<0> (dtp/calculator/Madd_n0057_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<1> (dtp/calculator/Madd_n0057_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<2> (dtp/calculator/Madd_n0057_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<3> (dtp/calculator/Madd_n0057_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<4> (dtp/calculator/Madd_n0057_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<5> (dtp/calculator/Madd_n0057_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<6> (dtp/calculator/Madd_n0057_cy<6>)
     XORCY:CI->O           2   0.370   0.299  dtp/calculator/Madd_n0057_xor<7> (Output_7_OBUF)
     LUT3:I2->O            1   0.097   0.000  dtp/ThismuxA/Mmux_out81 (dtp/OutMuxA<7>)
     FDRE:D                    0.008          dtp/ThisregA/file_7
    ----------------------------------------
    Total                      2.103ns (1.424ns logic, 0.679ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 91 / 91
-------------------------------------------------------------------------
Offset:              1.028ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       dtp/ThisregA/out_7 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to dtp/ThisregA/out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.001   0.487  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O           16   0.097   0.348  dtp/ThisregA/_n0031_inv1 (dtp/ThisregA/_n0031_inv)
     FDE:CE                    0.095          dtp/ThisregA/out_0
    ----------------------------------------
    Total                      1.028ns (0.193ns logic, 0.835ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 135 / 18
-------------------------------------------------------------------------
Offset:              1.982ns (Levels of Logic = 10)
  Source:            dtp/ThisregA/out_0 (FF)
  Destination:       Output<7> (PAD)
  Source Clock:      Clock rising

  Data Path: dtp/ThisregA/out_0 to Output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.379  dtp/ThisregA/out_0 (dtp/ThisregA/out_0)
     LUT2:I0->O            1   0.097   0.000  dtp/calculator/Madd_n0057_lut<0> (dtp/calculator/Madd_n0057_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dtp/calculator/Madd_n0057_cy<0> (dtp/calculator/Madd_n0057_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<1> (dtp/calculator/Madd_n0057_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<2> (dtp/calculator/Madd_n0057_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<3> (dtp/calculator/Madd_n0057_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<4> (dtp/calculator/Madd_n0057_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<5> (dtp/calculator/Madd_n0057_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  dtp/calculator/Madd_n0057_cy<6> (dtp/calculator/Madd_n0057_cy<6>)
     XORCY:CI->O           2   0.370   0.283  dtp/calculator/Madd_n0057_xor<7> (Output_7_OBUF)
     OBUF:I->O                 0.000          Output_7_OBUF (Output<7>)
    ----------------------------------------
    Total                      1.982ns (1.319ns logic, 0.663ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.103|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 


Total memory usage is 601912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    6 (   0 filtered)

