# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_v_datapath.srcs/sources_1/new/RISC_v_datapath.v" \
"../../../../../SCDP_without_control_unit/SCDP_without_control_unit.srcs/sources_1/new/SCDP_without_control_unit.v" \
"../../../../../alu_control_datapath/alu_control_datapath.srcs/sources_1/new/alu_control_datapath.v" \
"../../../../../alu_unit/alu_unit.srcs/sources_1/new/alu_unit.v" \
"../../../../../control_unit_datapath/control_unit_datapath.srcs/sources_1/new/control_unit_datapath.v" \
"../../../../../data_memory/data_memory.srcs/sources_1/new/data_memory.v" \
"../../../../../instruction_fetch_with_control_transfer/instruction_fetch_with_control_transfer.srcs/sources_1/new/instruction_fetch_with_control_transfer.v" \
"../../../../../instruction_memory/instruction_memory.srcs/sources_1/new/instruction_memory.v" \
"../../../../../pc_counter/pc_counter.srcs/sources_1/new/pc_counter.v" \
"../../../../../program_counter/program_counter.srcs/sources_1/new/program_counter.v" \
"../../../../../Register_file/Register_file.srcs/sources_1/new/register_file.v" \
"../../../../../sign extension/sign extension.srcs/sources_1/new/sign_extension.v" \
"../../../../RISC_v_datapath.srcs/sim_1/new/RISC_v_datapath_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
