

================================================================
== Vitis HLS Report for 'fpsub503_4_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Tue May 20 14:35:44 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    567|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     210|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     210|    612|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_123_p2      |         +|   0|  0|  13|           4|           1|
    |sub_ln48_fu_225_p2      |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_185_p2      |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_152_p2       |         -|   0|  0|  71|          64|          64|
    |and_ln48_fu_209_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_117_p2     |      icmp|   0|  0|  13|           4|           5|
    |borrowReg_fu_215_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_166_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_190_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_74_fu_162_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_75_fu_172_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_158_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln48_fu_203_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 567|         461|         524|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_99    |   9|          2|    4|          8|
    |borrow_reg_96            |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |R_X_load_reg_257                   |  64|   0|   64|          0|
    |R_Z_load_reg_263                   |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |borrow_reg_96                      |   1|   0|    1|          0|
    |i_fu_46                            |   4|   0|    4|          0|
    |icmp_ln47_reg_238                  |   1|   0|    1|          0|
    |icmp_ln47_reg_238_pp0_iter1_reg    |   1|   0|    1|          0|
    |tempReg_reg_269                    |  64|   0|   64|          0|
    |zext_ln48_5_reg_242                |   3|   0|   32|         29|
    |zext_ln48_5_reg_242_pp0_iter1_reg  |   3|   0|   32|         29|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 210|   0|  268|         58|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fpsub503.4_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fpsub503.4_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fpsub503.4_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fpsub503.4_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fpsub503.4_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fpsub503.4_Pipeline_VITIS_LOOP_47_1|  return value|
|R_X_address0       |  out|    4|   ap_memory|                                  R_X|         array|
|R_X_ce0            |  out|    1|   ap_memory|                                  R_X|         array|
|R_X_q0             |   in|   64|   ap_memory|                                  R_X|         array|
|R_Z_address0       |  out|    4|   ap_memory|                                  R_Z|         array|
|R_Z_ce0            |  out|    1|   ap_memory|                                  R_Z|         array|
|R_Z_q0             |   in|   64|   ap_memory|                                  R_Z|         array|
|c_address0         |  out|    4|   ap_memory|                                    c|         array|
|c_ce0              |  out|    1|   ap_memory|                                    c|         array|
|c_we0              |  out|    1|   ap_memory|                                    c|         array|
|c_d0               |  out|   64|   ap_memory|                                    c|         array|
|borrow_out         |  out|    1|      ap_vld|                           borrow_out|       pointer|
|borrow_out_ap_vld  |  out|    1|      ap_vld|                           borrow_out|       pointer|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:44]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 0, i4 %i" [src/generic/fp_generic.c:44]   --->   Operation 7 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_99 = load i4 %i" [src/generic/fp_generic.c:48]   --->   Operation 9 'load' 'i_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i_99, i4 8" [src/generic/fp_generic.c:47]   --->   Operation 10 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %i_99, i4 1" [src/generic/fp_generic.c:47]   --->   Operation 11 'add' 'add_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i4 %i_99" [src/generic/fp_generic.c:48]   --->   Operation 12 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln48_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln48" [src/generic/fp_generic.c:48]   --->   Operation 13 'bitconcatenate' 'zext_ln48_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln48_5 = zext i4 %zext_ln48_4" [src/generic/fp_generic.c:48]   --->   Operation 14 'zext' 'zext_ln48_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln48_5" [src/generic/fp_generic.c:48]   --->   Operation 15 'getelementptr' 'R_X_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:48]   --->   Operation 16 'load' 'R_X_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln48_5" [src/generic/fp_generic.c:48]   --->   Operation 17 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:48]   --->   Operation 18 'load' 'R_Z_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %add_ln47, i4 %i" [src/generic/fp_generic.c:44]   --->   Operation 19 'store' 'store_ln44' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.split"   --->   Operation 20 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %for.end.exitStub" [src/generic/fp_generic.c:47]   --->   Operation 21 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:48]   --->   Operation 22 'load' 'R_X_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:48]   --->   Operation 23 'load' 'R_Z_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %R_X_load, i64 %R_Z_load" [src/generic/fp_generic.c:48]   --->   Operation 24 'sub' 'tempReg' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow" [src/generic/fp_generic.c:48]   --->   Operation 44 'write' 'write_ln48' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:44]   --->   Operation 25 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:44]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/generic/fp_generic.c:47]   --->   Operation 27 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %R_Z_load, i64 %R_X_load" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 28 'xor' 'xor_ln105' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_74 = xor i64 %R_Z_load, i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 29 'xor' 'xor_ln105_74' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_74, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 30 'or' 'or_ln105' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_75 = xor i64 %R_X_load, i64 %or_ln105" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 31 'xor' 'xor_ln105_75' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_75, i32 63" [src/config.h:98->src/generic/fp_generic.c:48]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.99>
ST_3 : Operation 33 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:48]   --->   Operation 33 'sub' 'sub_ln95' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:48]   --->   Operation 34 'or' 'or_ln95' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:48]   --->   Operation 35 'bitselect' 'tmp_170' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln48 = xor i1 %tmp_170, i1 1" [src/generic/fp_generic.c:48]   --->   Operation 36 'xor' 'xor_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln48 = and i1 %borrow, i1 %xor_ln48" [src/generic/fp_generic.c:48]   --->   Operation 37 'and' 'and_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln48, i1 %tmp" [src/generic/fp_generic.c:48]   --->   Operation 38 'or' 'borrowReg' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i1 %borrow" [src/generic/fp_generic.c:48]   --->   Operation 39 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.52ns)   --->   "%sub_ln48 = sub i64 %tempReg, i64 %zext_ln48" [src/generic/fp_generic.c:48]   --->   Operation 40 'sub' 'sub_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln48_5" [src/generic/fp_generic.c:48]   --->   Operation 41 'getelementptr' 'c_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln48 = store i64 %sub_ln48, i4 %c_addr" [src/generic/fp_generic.c:48]   --->   Operation 42 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [src/generic/fp_generic.c:47]   --->   Operation 43 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ borrow_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
store_ln44             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i_99                   (load             ) [ 0000]
icmp_ln47              (icmp             ) [ 0111]
add_ln47               (add              ) [ 0000]
trunc_ln48             (trunc            ) [ 0000]
zext_ln48_4            (bitconcatenate   ) [ 0000]
zext_ln48_5            (zext             ) [ 0111]
R_X_addr               (getelementptr    ) [ 0110]
R_Z_addr               (getelementptr    ) [ 0110]
store_ln44             (store            ) [ 0000]
borrow                 (phi              ) [ 0111]
br_ln47                (br               ) [ 0000]
R_X_load               (load             ) [ 0101]
R_Z_load               (load             ) [ 0101]
tempReg                (sub              ) [ 0101]
specpipeline_ln44      (specpipeline     ) [ 0000]
speclooptripcount_ln44 (speclooptripcount) [ 0000]
specloopname_ln47      (specloopname     ) [ 0000]
xor_ln105              (xor              ) [ 0000]
xor_ln105_74           (xor              ) [ 0000]
or_ln105               (or               ) [ 0000]
xor_ln105_75           (xor              ) [ 0000]
tmp                    (bitselect        ) [ 0000]
sub_ln95               (sub              ) [ 0000]
or_ln95                (or               ) [ 0000]
tmp_170                (bitselect        ) [ 0000]
xor_ln48               (xor              ) [ 0000]
and_ln48               (and              ) [ 0000]
borrowReg              (or               ) [ 0111]
zext_ln48              (zext             ) [ 0000]
sub_ln48               (sub              ) [ 0000]
c_addr                 (getelementptr    ) [ 0000]
store_ln48             (store            ) [ 0000]
br_ln47                (br               ) [ 0111]
write_ln48             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R_Z">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="borrow_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="borrow_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln48_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="R_X_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_X_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_X_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="R_Z_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="c_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="2"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln48_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="borrow_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="borrow_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln44_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_99_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_99/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln47_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln47_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln48_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln48_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln48_4/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln48_5_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_5/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln44_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tempReg_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln105_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="0" index="1" bw="64" slack="1"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="xor_ln105_74_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_74/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln105_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln105_75_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_75/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sub_ln95_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="1"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln95_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_170_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_170/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln48_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln48_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="borrowReg_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln48_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln48_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln47_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="242" class="1005" name="zext_ln48_5_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48_5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="R_X_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_X_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="R_Z_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="R_X_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_X_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="R_Z_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_load "/>
</bind>
</comp>

<comp id="269" class="1005" name="tempReg_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="277" class="1005" name="borrowReg_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="44" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="100" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="151"><net_src comp="123" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="64" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="77" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="170"><net_src comp="162" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="96" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="177" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="96" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="230"><net_src comp="225" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="234"><net_src comp="46" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="241"><net_src comp="117" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="141" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="250"><net_src comp="57" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="255"><net_src comp="70" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="260"><net_src comp="64" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="266"><net_src comp="77" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="272"><net_src comp="152" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="280"><net_src comp="215" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_X | {}
	Port: R_Z | {}
	Port: c | {3 }
	Port: borrow_out | {2 }
 - Input state : 
	Port: fpsub503.4_Pipeline_VITIS_LOOP_47_1 : R_X | {1 2 }
	Port: fpsub503.4_Pipeline_VITIS_LOOP_47_1 : R_Z | {1 2 }
	Port: fpsub503.4_Pipeline_VITIS_LOOP_47_1 : c | {}
  - Chain level:
	State 1
		store_ln44 : 1
		i_99 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		trunc_ln48 : 2
		zext_ln48_4 : 3
		zext_ln48_5 : 4
		R_X_addr : 5
		R_X_load : 6
		R_Z_addr : 5
		R_Z_load : 6
		store_ln44 : 3
	State 2
		tempReg : 1
		write_ln48 : 1
	State 3
		or_ln95 : 1
		tmp_170 : 1
		xor_ln48 : 2
		and_ln48 : 2
		borrowReg : 2
		sub_ln48 : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     tempReg_fu_152     |    0    |    71   |
|    sub   |     sub_ln95_fu_185    |    0    |    71   |
|          |     sub_ln48_fu_225    |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    xor_ln105_fu_158    |    0    |    64   |
|    xor   |   xor_ln105_74_fu_162  |    0    |    64   |
|          |   xor_ln105_75_fu_172  |    0    |    64   |
|          |     xor_ln48_fu_203    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln105_fu_166    |    0    |    64   |
|    or    |     or_ln95_fu_190     |    0    |    64   |
|          |    borrowReg_fu_215    |    0    |    2    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln47_fu_117    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln47_fu_123    |    0    |    13   |
|----------|------------------------|---------|---------|
|    and   |     and_ln48_fu_209    |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln48_write_fu_50 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln48_fu_129   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|   zext_ln48_4_fu_133   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |   zext_ln48_5_fu_141   |    0    |    0    |
|          |    zext_ln48_fu_221    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_177       |    0    |    0    |
|          |     tmp_170_fu_195     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   565   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  R_X_addr_reg_247 |    4   |
|  R_X_load_reg_257 |   64   |
|  R_Z_addr_reg_252 |    4   |
|  R_Z_load_reg_263 |   64   |
| borrowReg_reg_277 |    1   |
|   borrow_reg_96   |    1   |
|     i_reg_231     |    4   |
| icmp_ln47_reg_238 |    1   |
|  tempReg_reg_269  |   64   |
|zext_ln48_5_reg_242|   32   |
+-------------------+--------+
|       Total       |   239  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_77 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|   borrow_reg_96  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   239  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   239  |   592  |
+-----------+--------+--------+--------+
