#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep 21 16:33:24 2018
# Process ID: 8896
# Current directory: F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1
# Command line: vivado.exe -log design_1_stream2mem_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_stream2mem_0_0.tcl
# Log file: F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/design_1_stream2mem_0_0.vds
# Journal file: F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_stream2mem_0_0.tcl -notrace
Command: synth_design -top design_1_stream2mem_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 381.391 ; gain = 102.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_stream2mem_0_0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/synth/design_1_stream2mem_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'stream2mem' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PMEMPORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PMEMPORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PMEMPORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PMEMPORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PMEMPORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PMEMPORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PMEMPORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PMEMPORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PMEMPORT_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_PMEMPORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PMEMPORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PMEMPORT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_PMEMPORT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream2mem_AXILiteS_s_axi' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b010100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_COLS_CTRL bound to: 6'b011100 
	Parameter ADDR_BASEADDR_BASE bound to: 6'b100000 
	Parameter ADDR_BASEADDR_HIGH bound to: 6'b101111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream2mem_AXILiteS_s_axi_ram' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_AXILiteS_s_axi.v:298]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_AXILiteS_s_axi_ram' (1#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_AXILiteS_s_axi.v:298]
INFO: [Synth 8-155] case statement is not full and has no default [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_AXILiteS_s_axi.v:215]
INFO: [Synth 8-256] done synthesizing module 'stream2mem_AXILiteS_s_axi' (2#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_throttl' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_throttl' (3#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_write' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_fifo' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_fifo' (4#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_reg_slice' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_reg_slice' (5#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_fifo__parameterized0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_fifo__parameterized0' (5#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_buffer' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_buffer' (6#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_fifo__parameterized1' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_fifo__parameterized1' (6#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_fifo__parameterized2' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_fifo__parameterized2' (6#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_write' (7#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_read' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_buffer__parameterized0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_buffer__parameterized0' (7#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'stream2mem_pMemPort_m_axi_reg_slice__parameterized0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_reg_slice__parameterized0' (7#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi_read' (8#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'stream2mem_pMemPort_m_axi' (9#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Block_Mat_exit3_proc' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Block_Mat_exit3_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Block_Mat_exit3_proc.v:62]
INFO: [Synth 8-256] done synthesizing module 'Block_Mat_exit3_proc' (10#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Block_Mat_exit3_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/AXIvideo2Mat.v:109]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (11#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'mat2mem' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/mat2mem.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/mat2mem.v:184]
INFO: [Synth 8-638] synthesizing module 'dataflow_parent_loop_1' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_parent_loop_1.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_in_loop.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_0_proc56' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Loop_0_proc56.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Loop_0_proc56.v:104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Loop_0_proc56.v:481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Loop_0_proc56.v:483]
INFO: [Synth 8-256] done synthesizing module 'Loop_0_proc56' (12#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/Loop_0_proc56.v:10]
INFO: [Synth 8-638] synthesizing module 'writemem' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:180]
INFO: [Synth 8-638] synthesizing module 'stream2mem_mul_31bkb' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_mul_31bkb.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream2mem_mul_31bkb_MulnS_0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_mul_31bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'stream2mem_mul_31bkb_MulnS_0' (13#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_mul_31bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'stream2mem_mul_31bkb' (14#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_mul_31bkb.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:803]
INFO: [Synth 8-256] done synthesizing module 'writemem' (15#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d480_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d480_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d480_A' (16#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d480_A.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (17#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (18#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w31_d1_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w31_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w31_d1_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w31_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w31_d1_A_shiftReg' (19#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w31_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w31_d1_A' (20#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w31_d1_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element Loop_0_proc56_U0_ap_ready_count_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_in_loop.v:464]
WARNING: [Synth 8-6014] Unused sequential element writemem_U0_ap_ready_count_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_in_loop.v:472]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop' (21#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_in_loop.v:10]
INFO: [Synth 8-256] done synthesizing module 'dataflow_parent_loop_1' (22#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_parent_loop_1.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/mat2mem.v:649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/mat2mem.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/mat2mem.v:659]
INFO: [Synth 8-256] done synthesizing module 'mat2mem' (23#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/mat2mem.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x_shiftReg' (24#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x' (25#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (26#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (27#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (28#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (29#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'stream2mem' (30#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_stream2mem_0_0' (31#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/synth/design_1_stream2mem_0_0.v:58]
WARNING: [Synth 8-3331] design stream2mem_mul_31bkb has unconnected port reset
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_ARREADY
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RVALID
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[31]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[30]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[29]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[28]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[27]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[26]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[25]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[24]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[23]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[22]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[21]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[20]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[19]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[18]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[17]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[16]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[15]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[14]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[13]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[12]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[11]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[10]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[9]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[8]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[7]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[6]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[5]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[4]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[3]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[2]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[1]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RDATA[0]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RLAST
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RID[0]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RUSER[0]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RRESP[1]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_RRESP[0]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_BRESP[1]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_BRESP[0]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_BID[0]
WARNING: [Synth 8-3331] design writemem has unconnected port m_axi_pMemPort_BUSER[0]
WARNING: [Synth 8-3331] design writemem has unconnected port baseAddr_q0[1]
WARNING: [Synth 8-3331] design writemem has unconnected port baseAddr_q0[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_ARREADY
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RVALID
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[31]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[30]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[29]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[28]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[27]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[26]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[25]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[24]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[23]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[22]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[21]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[20]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[19]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[18]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[17]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[16]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[15]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[14]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[13]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[12]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[11]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[10]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[9]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[8]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[7]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[6]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[5]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[4]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[3]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[2]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[1]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RDATA[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RLAST
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RID[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RRESP[1]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port m_axi_pMemPort_RRESP[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port p_read_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port r_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port row_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port index_ap_vld
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_ARREADY
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RVALID
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[31]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[30]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[29]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[28]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[27]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[26]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[25]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[24]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_pMemPort_RDATA[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 446.074 ; gain = 166.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 446.074 ; gain = 166.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/constraints/stream2mem_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/constraints/stream2mem_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 819.082 ; gain = 1.930
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 819.082 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 819.082 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 819.082 ; gain = 539.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'stream2mem_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1161]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_284_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/AXIvideo2Mat.v:515]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'n_1_i_i_reg_421_reg' and it is trimmed from '32' to '2' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_read_reg_394_reg' and it is trimmed from '32' to '2' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:392]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element indvar_i_i_reg_213_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:370]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d480_A.v:93]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d480_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element loop_dataflow_input_count_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_parent_loop_1.v:330]
WARNING: [Synth 8-6014] Unused sequential element loop_dataflow_output_count_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_parent_loop_1.v:342]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'stream2mem_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 819.082 ; gain = 539.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 50    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 122   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 13    
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 38    
	   5 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 157   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stream2mem_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module stream2mem_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream2mem_pMemPort_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stream2mem_pMemPort_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module stream2mem_pMemPort_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module stream2mem_pMemPort_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Block_Mat_exit3_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
Module Loop_0_proc56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream2mem_mul_31bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module writemem 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module fifo_w32_d480_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w31_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module fifo_w31_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module dataflow_in_loop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dataflow_parent_loop_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module mat2mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d1_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element wreq_throttl/throttl_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/usedw_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element bus_write/fifo_resp/pout_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element bus_write/could_multi_bursts.loop_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_write/bus_equal_gen.len_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:2119]
WARNING: [Synth 8-6014] Unused sequential element bus_read/buff_rdata/usedw_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/pout_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element bus_read/could_multi_bursts.loop_cnt_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_pMemPort_m_axi.v:1161]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_284_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/AXIvideo2Mat.v:515]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_mul_31bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/stream2mem_mul_31bkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/indvar_i_i_reg_213_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/writemem.v:370]
WARNING: [Synth 8-6014] Unused sequential element grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/cacheBuff_U/usedw_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/fifo_w32_d480_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element grp_dataflow_parent_loop_1_fu_145/loop_dataflow_output_count_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_parent_loop_1.v:342]
WARNING: [Synth 8-6014] Unused sequential element grp_dataflow_parent_loop_1_fu_145/loop_dataflow_input_count_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/bbca/hdl/verilog/dataflow_parent_loop_1.v:330]
DSP Report: Generating DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg.
DSP Report: operator grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/stream2mem_mul_31bkb_U33/stream2mem_mul_31bkb_MulnS_0_U/p_reg.
INFO: [Synth 8-3971] The signal int_baseAddr/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[0]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[1]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[2]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[3]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[4]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[5]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[6]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[7]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[8]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[9]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[10]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[11]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[12]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[13]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[14]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[15]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[16]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[17]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[18]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[19]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[20]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[21]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[22]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[23]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[24]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[25]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[26]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[27]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[28]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/line_len_i_i_reg_389_reg[29]' (FDE) to 'inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/tmp_1_reg_409_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mat2mem_U0/\grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/tmp_8_reg_405_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mat2mem_U0/\grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/tmp_8_reg_405_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mat2mem_U0/\grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mat2mem_U0/\grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit3_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit3_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mat2mem_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]' (FDE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/rs_wreq/data_p1_reg[62] )
WARNING: [Synth 8-3332] Sequential element (i_2_1) is unused and will be removed from module stream2mem_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_3) is unused and will be removed from module stream2mem_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/full_n_reg) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/state_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/state_reg[0]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[47]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[46]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[45]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[44]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[43]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[42]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[40]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[38]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[37]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[36]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[35]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[34]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[28]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[27]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[26]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[25]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[24]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[23]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[22]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[21]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[20]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[19]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[18]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[17]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[16]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[15]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[14]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[13]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[12]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[11]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[10]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[9]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[8]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[7]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[6]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[5]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[4]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[3]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[2]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[1]) is unused and will be removed from module stream2mem_pMemPort_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/fifo_wreq/q_reg[63]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/fifo_wreq/q_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/fifo_wreq/q_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/stream2mem_pMemPort_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 819.082 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|stream2mem_AXILiteS_s_axi_ram:    | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|stream2mem_pMemPort_m_axi_buffer: | mem_reg              | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d480_A:                  | mem_reg              | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mat2mem     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat2mem     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mat2mem     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat2mem     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 897.949 ; gain = 618.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 906.711 ; gain = 627.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|stream2mem_AXILiteS_s_axi_ram:    | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|stream2mem_pMemPort_m_axi_buffer: | mem_reg              | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d480_A:                  | mem_reg              | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/stream2mem_AXILiteS_s_axi_U/int_baseAddr/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/stream2mem_AXILiteS_s_axi_U/int_baseAddr/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/cacheBuff_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   165|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |   119|
|5     |LUT2      |   168|
|6     |LUT3      |   370|
|7     |LUT4      |   479|
|8     |LUT5      |   256|
|9     |LUT6      |   301|
|10    |RAMB18E1  |     2|
|11    |RAMB36E1  |     1|
|12    |SRL16E    |    98|
|13    |FDRE      |  2341|
|14    |FDSE      |    37|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------+----------------------------------------------------+------+
|      |Instance                                     |Module                                              |Cells |
+------+---------------------------------------------+----------------------------------------------------+------+
|1     |top                                          |                                                    |  4340|
|2     |  inst                                       |stream2mem                                          |  4340|
|3     |    img_cols_V_c_U                           |fifo_w32_d1_A_x_0                                   |   105|
|4     |      U_fifo_w32_d1_A_x_ram                  |fifo_w32_d1_A_x_shiftReg_12                         |    97|
|5     |    img_data_stream_1_V_U                    |fifo_w8_d1_A_1                                      |    33|
|6     |      U_fifo_w8_d1_A_ram                     |fifo_w8_d1_A_shiftReg_10                            |    25|
|7     |    AXIvideo2Mat_U0                          |AXIvideo2Mat                                        |   452|
|8     |    img_cols_V_c10_U                         |fifo_w32_d1_A_x                                     |   106|
|9     |      U_fifo_w32_d1_A_x_ram                  |fifo_w32_d1_A_x_shiftReg_13                         |    97|
|10    |    img_data_stream_0_V_U                    |fifo_w8_d1_A                                        |    34|
|11    |      U_fifo_w8_d1_A_ram                     |fifo_w8_d1_A_shiftReg_11                            |    25|
|12    |    img_data_stream_2_V_U                    |fifo_w8_d1_A_2                                      |    34|
|13    |      U_fifo_w8_d1_A_ram                     |fifo_w8_d1_A_shiftReg                               |    25|
|14    |    img_rows_V_c9_U                          |fifo_w32_d1_A_x_3                                   |   108|
|15    |      U_fifo_w32_d1_A_x_ram                  |fifo_w32_d1_A_x_shiftReg_9                          |    97|
|16    |    img_rows_V_c_U                           |fifo_w32_d1_A_x_4                                   |   110|
|17    |      U_fifo_w32_d1_A_x_ram                  |fifo_w32_d1_A_x_shiftReg                            |    97|
|18    |    indexr_c_U                               |fifo_w32_d2_A                                       |    49|
|19    |      U_fifo_w32_d2_A_ram                    |fifo_w32_d2_A_shiftReg                              |    35|
|20    |    mat2mem_U0                               |mat2mem                                             |  1783|
|21    |      grp_dataflow_parent_loop_1_fu_145      |dataflow_parent_loop_1                              |  1501|
|22    |        dataflow_in_loop_U0                  |dataflow_in_loop                                    |  1391|
|23    |          Loop_0_proc56_U0                   |Loop_0_proc56                                       |   235|
|24    |          cacheBuff_U                        |fifo_w32_d480_A                                     |   183|
|25    |          img_cols_V_c_U                     |fifo_w32_d1_A                                       |   146|
|26    |            U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg_8                            |   138|
|27    |          index_c_U                          |fifo_w32_d1_A_5                                     |   124|
|28    |            U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg_7                            |   116|
|29    |          r_c_U                              |fifo_w32_d1_A_6                                     |   104|
|30    |            U_fifo_w32_d1_A_ram              |fifo_w32_d1_A_shiftReg                              |    96|
|31    |          row_c_U                            |fifo_w31_d1_A                                       |   106|
|32    |            U_fifo_w31_d1_A_ram              |fifo_w31_d1_A_shiftReg                              |    93|
|33    |          writemem_U0                        |writemem                                            |   491|
|34    |            stream2mem_mul_31bkb_U33         |stream2mem_mul_31bkb                                |    37|
|35    |              stream2mem_mul_31bkb_MulnS_0_U |stream2mem_mul_31bkb_MulnS_0                        |    37|
|36    |    stream2mem_AXILiteS_s_axi_U              |stream2mem_AXILiteS_s_axi                           |   261|
|37    |      int_baseAddr                           |stream2mem_AXILiteS_s_axi_ram                       |    71|
|38    |    stream2mem_pMemPort_m_axi_U              |stream2mem_pMemPort_m_axi                           |  1163|
|39    |      bus_read                               |stream2mem_pMemPort_m_axi_read                      |    39|
|40    |        buff_rdata                           |stream2mem_pMemPort_m_axi_buffer__parameterized0    |    32|
|41    |        rs_rdata                             |stream2mem_pMemPort_m_axi_reg_slice__parameterized0 |     6|
|42    |      bus_write                              |stream2mem_pMemPort_m_axi_write                     |  1105|
|43    |        buff_wdata                           |stream2mem_pMemPort_m_axi_buffer                    |   179|
|44    |        \bus_equal_gen.fifo_burst            |stream2mem_pMemPort_m_axi_fifo                      |    81|
|45    |        fifo_resp                            |stream2mem_pMemPort_m_axi_fifo__parameterized1      |    27|
|46    |        fifo_resp_to_user                    |stream2mem_pMemPort_m_axi_fifo__parameterized2      |    12|
|47    |        fifo_wreq                            |stream2mem_pMemPort_m_axi_fifo__parameterized0      |   179|
|48    |        rs_wreq                              |stream2mem_pMemPort_m_axi_reg_slice                 |   187|
|49    |      wreq_throttl                           |stream2mem_pMemPort_m_axi_throttl                   |    19|
+------+---------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 944.094 ; gain = 665.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 908 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 944.094 ; gain = 291.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 944.094 ; gain = 665.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
244 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 944.094 ; gain = 676.660
INFO: [Common 17-1381] The checkpoint 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/design_1_stream2mem_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0.xci
INFO: [Coretcl 2-1174] Renamed 48 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/design_1_stream2mem_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_stream2mem_0_0_utilization_synth.rpt -pb design_1_stream2mem_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 944.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 16:35:06 2018...
