$date
	Wed Apr 30 13:08:00 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ALU_tb $end
$var reg 1 ! clk $end
$var reg 1 " resetn $end
$var reg 8 # X [7:0] $end
$var reg 8 $ Y [7:0] $end
$var reg 8 % A_divide [7:0] $end
$var reg 8 & X_signed [7:0] $end
$var reg 8 ' Y_signed [7:0] $end
$var reg 2 ( op [1:0] $end
$var reg 1 ) BEGIN $end
$var wire 1 * OUT [15] $end
$var wire 1 + OUT [14] $end
$var wire 1 , OUT [13] $end
$var wire 1 - OUT [12] $end
$var wire 1 . OUT [11] $end
$var wire 1 / OUT [10] $end
$var wire 1 0 OUT [9] $end
$var wire 1 1 OUT [8] $end
$var wire 1 2 OUT [7] $end
$var wire 1 3 OUT [6] $end
$var wire 1 4 OUT [5] $end
$var wire 1 5 OUT [4] $end
$var wire 1 6 OUT [3] $end
$var wire 1 7 OUT [2] $end
$var wire 1 8 OUT [1] $end
$var wire 1 9 OUT [0] $end
$var wire 1 : END $end
$var wire 1 ; Q [7] $end
$var wire 1 < Q [6] $end
$var wire 1 = Q [5] $end
$var wire 1 > Q [4] $end
$var wire 1 ? Q [3] $end
$var wire 1 @ Q [2] $end
$var wire 1 A Q [1] $end
$var wire 1 B Q [0] $end
$var wire 1 C A [7] $end
$var wire 1 D A [6] $end
$var wire 1 E A [5] $end
$var wire 1 F A [4] $end
$var wire 1 G A [3] $end
$var wire 1 H A [2] $end
$var wire 1 I A [1] $end
$var wire 1 J A [0] $end
$var wire 1 K count [2] $end
$var wire 1 L count [1] $end
$var wire 1 M count [0] $end
$var wire 1 N q_1 $end
$var wire 1 O m [7] $end
$var wire 1 P m [6] $end
$var wire 1 Q m [5] $end
$var wire 1 R m [4] $end
$var wire 1 S m [3] $end
$var wire 1 T m [2] $end
$var wire 1 U m [1] $end
$var wire 1 V m [0] $end
$var wire 1 W sum_out [7] $end
$var wire 1 X sum_out [6] $end
$var wire 1 Y sum_out [5] $end
$var wire 1 Z sum_out [4] $end
$var wire 1 [ sum_out [3] $end
$var wire 1 \ sum_out [2] $end
$var wire 1 ] sum_out [1] $end
$var wire 1 ^ sum_out [0] $end
$var wire 1 _ c [17] $end
$var wire 1 ` c [16] $end
$var wire 1 a c [15] $end
$var wire 1 b c [14] $end
$var wire 1 c c [13] $end
$var wire 1 d c [12] $end
$var wire 1 e c [11] $end
$var wire 1 f c [10] $end
$var wire 1 g c [9] $end
$var wire 1 h c [8] $end
$var wire 1 i c [7] $end
$var wire 1 j c [6] $end
$var wire 1 k c [5] $end
$var wire 1 l c [4] $end
$var wire 1 m c [3] $end
$var wire 1 n c [2] $end
$var wire 1 o c [1] $end
$var wire 1 p c [0] $end
$var reg 150 q c_bits_str [150:1] $end

$scope task build_c_bits_str $end
$var reg 18 r c [17:0] $end
$var reg 150 s str [150:1] $end
$var integer 32 t i $end
$var integer 32 u k $end
$var reg 40 v temp [40:1] $end
$upscope $end

$scope module DUT $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 y X [7] $end
$var wire 1 z X [6] $end
$var wire 1 { X [5] $end
$var wire 1 | X [4] $end
$var wire 1 } X [3] $end
$var wire 1 ~ X [2] $end
$var wire 1 !! X [1] $end
$var wire 1 "! X [0] $end
$var wire 1 #! Y [7] $end
$var wire 1 $! Y [6] $end
$var wire 1 %! Y [5] $end
$var wire 1 &! Y [4] $end
$var wire 1 '! Y [3] $end
$var wire 1 (! Y [2] $end
$var wire 1 )! Y [1] $end
$var wire 1 *! Y [0] $end
$var wire 1 +! A_divide [7] $end
$var wire 1 ,! A_divide [6] $end
$var wire 1 -! A_divide [5] $end
$var wire 1 .! A_divide [4] $end
$var wire 1 /! A_divide [3] $end
$var wire 1 0! A_divide [2] $end
$var wire 1 1! A_divide [1] $end
$var wire 1 2! A_divide [0] $end
$var wire 1 3! op [1] $end
$var wire 1 4! op [0] $end
$var wire 1 5! BEGIN $end
$var wire 1 * OUT [15] $end
$var wire 1 + OUT [14] $end
$var wire 1 , OUT [13] $end
$var wire 1 - OUT [12] $end
$var wire 1 . OUT [11] $end
$var wire 1 / OUT [10] $end
$var wire 1 0 OUT [9] $end
$var wire 1 1 OUT [8] $end
$var wire 1 2 OUT [7] $end
$var wire 1 3 OUT [6] $end
$var wire 1 4 OUT [5] $end
$var wire 1 5 OUT [4] $end
$var wire 1 6 OUT [3] $end
$var wire 1 7 OUT [2] $end
$var wire 1 8 OUT [1] $end
$var wire 1 9 OUT [0] $end
$var wire 1 : END $end
$var wire 1 ; Q [7] $end
$var wire 1 < Q [6] $end
$var wire 1 = Q [5] $end
$var wire 1 > Q [4] $end
$var wire 1 ? Q [3] $end
$var wire 1 @ Q [2] $end
$var wire 1 A Q [1] $end
$var wire 1 B Q [0] $end
$var wire 1 C A [7] $end
$var wire 1 D A [6] $end
$var wire 1 E A [5] $end
$var wire 1 F A [4] $end
$var wire 1 G A [3] $end
$var wire 1 H A [2] $end
$var wire 1 I A [1] $end
$var wire 1 J A [0] $end
$var wire 1 K count [2] $end
$var wire 1 L count [1] $end
$var wire 1 M count [0] $end
$var wire 1 N q_1 $end
$var wire 1 O m [7] $end
$var wire 1 P m [6] $end
$var wire 1 Q m [5] $end
$var wire 1 R m [4] $end
$var wire 1 S m [3] $end
$var wire 1 T m [2] $end
$var wire 1 U m [1] $end
$var wire 1 V m [0] $end
$var wire 1 W sum_out [7] $end
$var wire 1 X sum_out [6] $end
$var wire 1 Y sum_out [5] $end
$var wire 1 Z sum_out [4] $end
$var wire 1 [ sum_out [3] $end
$var wire 1 \ sum_out [2] $end
$var wire 1 ] sum_out [1] $end
$var wire 1 ^ sum_out [0] $end
$var wire 1 _ control [17] $end
$var wire 1 ` control [16] $end
$var wire 1 a control [15] $end
$var wire 1 b control [14] $end
$var wire 1 c control [13] $end
$var wire 1 d control [12] $end
$var wire 1 e control [11] $end
$var wire 1 f control [10] $end
$var wire 1 g control [9] $end
$var wire 1 h control [8] $end
$var wire 1 i control [7] $end
$var wire 1 j control [6] $end
$var wire 1 k control [5] $end
$var wire 1 l control [4] $end
$var wire 1 m control [3] $end
$var wire 1 n control [2] $end
$var wire 1 o control [1] $end
$var wire 1 p control [0] $end
$var wire 1 6! A_Din $end
$var wire 1 7! Q_1 $end
$var wire 1 8! Q_Din $end
$var wire 1 9! sum [7] $end
$var wire 1 :! sum [6] $end
$var wire 1 ;! sum [5] $end
$var wire 1 <! sum [4] $end
$var wire 1 =! sum [3] $end
$var wire 1 >! sum [2] $end
$var wire 1 ?! sum [1] $end
$var wire 1 @! sum [0] $end
$var wire 1 A! cout $end
$var wire 1 B! count7 [2] $end
$var wire 1 C! count7 [1] $end
$var wire 1 D! count7 [0] $end
$var wire 1 E! c [17] $end
$var wire 1 F! c [16] $end
$var wire 1 G! c [15] $end
$var wire 1 H! c [14] $end
$var wire 1 I! c [13] $end
$var wire 1 J! c [12] $end
$var wire 1 K! c [11] $end
$var wire 1 L! c [10] $end
$var wire 1 M! c [9] $end
$var wire 1 N! c [8] $end
$var wire 1 O! c [7] $end
$var wire 1 P! c [6] $end
$var wire 1 Q! c [5] $end
$var wire 1 R! c [4] $end
$var wire 1 S! c [3] $end
$var wire 1 T! c [2] $end
$var wire 1 U! c [1] $end
$var wire 1 V! c [0] $end
$var wire 1 W! M [7] $end
$var wire 1 X! M [6] $end
$var wire 1 Y! M [5] $end
$var wire 1 Z! M [4] $end
$var wire 1 [! M [3] $end
$var wire 1 \! M [2] $end
$var wire 1 ]! M [1] $end
$var wire 1 ^! M [0] $end
$var reg 2 _! shift_A [1:0] $end
$var reg 2 `! shift_Q [1:0] $end
$var reg 1 a! sum_in $end
$var reg 1 b! load_S $end
$var reg 8 c! OUT_1 [7:0] $end
$var reg 8 d! OUT_2 [7:0] $end

$scope module A_Din_mux $end
$var wire 1 e! in0 $end
$var wire 1 C in1 $end
$var wire 1 ; in2 $end
$var wire 1 f! in3 $end
$var wire 1 g! select [1] $end
$var wire 1 h! select [0] $end
$var wire 1 6! out $end
$var wire 1 i! out_0 $end
$var wire 1 j! out_1 $end

$scope module mux_0 $end
$var wire 1 e! in0 $end
$var wire 1 C in1 $end
$var wire 1 h! select $end
$var wire 1 i! out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 ; in0 $end
$var wire 1 f! in1 $end
$var wire 1 h! select $end
$var wire 1 j! out $end
$upscope $end

$scope module mux $end
$var wire 1 i! in0 $end
$var wire 1 j! in1 $end
$var wire 1 g! select $end
$var wire 1 6! out $end
$upscope $end
$upscope $end

$scope module A_Register $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 6! Din $end
$var wire 1 k! load_Din $end
$var wire 1 l! load_data [7] $end
$var wire 1 m! load_data [6] $end
$var wire 1 n! load_data [5] $end
$var wire 1 o! load_data [4] $end
$var wire 1 p! load_data [3] $end
$var wire 1 q! load_data [2] $end
$var wire 1 r! load_data [1] $end
$var wire 1 s! load_data [0] $end
$var wire 1 t! shift [1] $end
$var wire 1 u! shift [0] $end
$var wire 1 C Q [7] $end
$var wire 1 D Q [6] $end
$var wire 1 E Q [5] $end
$var wire 1 F Q [4] $end
$var wire 1 G Q [3] $end
$var wire 1 H Q [2] $end
$var wire 1 I Q [1] $end
$var wire 1 J Q [0] $end
$var wire 1 v! D [7] $end
$var wire 1 w! D [6] $end
$var wire 1 x! D [5] $end
$var wire 1 y! D [4] $end
$var wire 1 z! D [3] $end
$var wire 1 {! D [2] $end
$var wire 1 |! D [1] $end
$var wire 1 }! D [0] $end

$scope begin v[7] $end
$var parameter 32 ~! i $end

$scope begin genblk1 $end

$scope module mux_7 $end
$var wire 1 C in0 $end
$var wire 1 6! in1 $end
$var wire 1 D in2 $end
$var wire 1 l! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 v! out $end
$var wire 1 !" out_0 $end
$var wire 1 "" out_1 $end

$scope module mux_0 $end
$var wire 1 C in0 $end
$var wire 1 6! in1 $end
$var wire 1 u! select $end
$var wire 1 !" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 D in0 $end
$var wire 1 l! in1 $end
$var wire 1 u! select $end
$var wire 1 "" out $end
$upscope $end

$scope module mux $end
$var wire 1 !" in0 $end
$var wire 1 "" in1 $end
$var wire 1 t! select $end
$var wire 1 v! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 #" enable $end
$var wire 1 v! D $end
$var reg 1 $" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[6] $end
$var parameter 32 %" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 D in0 $end
$var wire 1 C in1 $end
$var wire 1 E in2 $end
$var wire 1 m! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 w! out $end
$var wire 1 &" out_0 $end
$var wire 1 '" out_1 $end

$scope module mux_0 $end
$var wire 1 D in0 $end
$var wire 1 C in1 $end
$var wire 1 u! select $end
$var wire 1 &" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 E in0 $end
$var wire 1 m! in1 $end
$var wire 1 u! select $end
$var wire 1 '" out $end
$upscope $end

$scope module mux $end
$var wire 1 &" in0 $end
$var wire 1 '" in1 $end
$var wire 1 t! select $end
$var wire 1 w! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 (" enable $end
$var wire 1 w! D $end
$var reg 1 )" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[5] $end
$var parameter 32 *" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 E in0 $end
$var wire 1 D in1 $end
$var wire 1 F in2 $end
$var wire 1 n! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 x! out $end
$var wire 1 +" out_0 $end
$var wire 1 ," out_1 $end

$scope module mux_0 $end
$var wire 1 E in0 $end
$var wire 1 D in1 $end
$var wire 1 u! select $end
$var wire 1 +" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 F in0 $end
$var wire 1 n! in1 $end
$var wire 1 u! select $end
$var wire 1 ," out $end
$upscope $end

$scope module mux $end
$var wire 1 +" in0 $end
$var wire 1 ," in1 $end
$var wire 1 t! select $end
$var wire 1 x! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 -" enable $end
$var wire 1 x! D $end
$var reg 1 ." Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[4] $end
$var parameter 32 /" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 F in0 $end
$var wire 1 E in1 $end
$var wire 1 G in2 $end
$var wire 1 o! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 y! out $end
$var wire 1 0" out_0 $end
$var wire 1 1" out_1 $end

$scope module mux_0 $end
$var wire 1 F in0 $end
$var wire 1 E in1 $end
$var wire 1 u! select $end
$var wire 1 0" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 G in0 $end
$var wire 1 o! in1 $end
$var wire 1 u! select $end
$var wire 1 1" out $end
$upscope $end

$scope module mux $end
$var wire 1 0" in0 $end
$var wire 1 1" in1 $end
$var wire 1 t! select $end
$var wire 1 y! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 2" enable $end
$var wire 1 y! D $end
$var reg 1 3" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[3] $end
$var parameter 32 4" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 G in0 $end
$var wire 1 F in1 $end
$var wire 1 H in2 $end
$var wire 1 p! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 z! out $end
$var wire 1 5" out_0 $end
$var wire 1 6" out_1 $end

$scope module mux_0 $end
$var wire 1 G in0 $end
$var wire 1 F in1 $end
$var wire 1 u! select $end
$var wire 1 5" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 H in0 $end
$var wire 1 p! in1 $end
$var wire 1 u! select $end
$var wire 1 6" out $end
$upscope $end

$scope module mux $end
$var wire 1 5" in0 $end
$var wire 1 6" in1 $end
$var wire 1 t! select $end
$var wire 1 z! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 7" enable $end
$var wire 1 z! D $end
$var reg 1 8" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[2] $end
$var parameter 32 9" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 H in0 $end
$var wire 1 G in1 $end
$var wire 1 I in2 $end
$var wire 1 q! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 {! out $end
$var wire 1 :" out_0 $end
$var wire 1 ;" out_1 $end

$scope module mux_0 $end
$var wire 1 H in0 $end
$var wire 1 G in1 $end
$var wire 1 u! select $end
$var wire 1 :" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 I in0 $end
$var wire 1 q! in1 $end
$var wire 1 u! select $end
$var wire 1 ;" out $end
$upscope $end

$scope module mux $end
$var wire 1 :" in0 $end
$var wire 1 ;" in1 $end
$var wire 1 t! select $end
$var wire 1 {! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 <" enable $end
$var wire 1 {! D $end
$var reg 1 =" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[1] $end
$var parameter 32 >" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 I in0 $end
$var wire 1 H in1 $end
$var wire 1 J in2 $end
$var wire 1 r! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 |! out $end
$var wire 1 ?" out_0 $end
$var wire 1 @" out_1 $end

$scope module mux_0 $end
$var wire 1 I in0 $end
$var wire 1 H in1 $end
$var wire 1 u! select $end
$var wire 1 ?" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 J in0 $end
$var wire 1 r! in1 $end
$var wire 1 u! select $end
$var wire 1 @" out $end
$upscope $end

$scope module mux $end
$var wire 1 ?" in0 $end
$var wire 1 @" in1 $end
$var wire 1 t! select $end
$var wire 1 |! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 A" enable $end
$var wire 1 |! D $end
$var reg 1 B" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[0] $end
$var parameter 32 C" i $end

$scope begin genblk1 $end

$scope module mux_0 $end
$var wire 1 J in0 $end
$var wire 1 I in1 $end
$var wire 1 6! in2 $end
$var wire 1 s! in3 $end
$var wire 1 t! select [1] $end
$var wire 1 u! select [0] $end
$var wire 1 }! out $end
$var wire 1 D" out_0 $end
$var wire 1 E" out_1 $end

$scope module mux_0 $end
$var wire 1 J in0 $end
$var wire 1 I in1 $end
$var wire 1 u! select $end
$var wire 1 D" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 6! in0 $end
$var wire 1 s! in1 $end
$var wire 1 u! select $end
$var wire 1 E" out $end
$upscope $end

$scope module mux $end
$var wire 1 D" in0 $end
$var wire 1 E" in1 $end
$var wire 1 t! select $end
$var wire 1 }! out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_0 $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 F" enable $end
$var wire 1 G" D $end
$var reg 1 H" Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module Q_1_FlipFlop $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 I" enable $end
$var wire 1 J" D $end
$var reg 1 K" Q $end
$upscope $end

$scope module Q_Din_mux $end
$var wire 1 L" in0 $end
$var wire 1 J in1 $end
$var wire 1 M" in2 $end
$var wire 1 N" in3 $end
$var wire 1 O" select [1] $end
$var wire 1 P" select [0] $end
$var wire 1 8! out $end
$var wire 1 Q" out_0 $end
$var wire 1 R" out_1 $end

$scope module mux_0 $end
$var wire 1 L" in0 $end
$var wire 1 J in1 $end
$var wire 1 P" select $end
$var wire 1 Q" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 M" in0 $end
$var wire 1 N" in1 $end
$var wire 1 P" select $end
$var wire 1 R" out $end
$upscope $end

$scope module mux $end
$var wire 1 Q" in0 $end
$var wire 1 R" in1 $end
$var wire 1 O" select $end
$var wire 1 8! out $end
$upscope $end
$upscope $end

$scope module Q_Register $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 S" Din $end
$var wire 1 T" load_Din $end
$var wire 1 y load_data [7] $end
$var wire 1 z load_data [6] $end
$var wire 1 { load_data [5] $end
$var wire 1 | load_data [4] $end
$var wire 1 } load_data [3] $end
$var wire 1 ~ load_data [2] $end
$var wire 1 !! load_data [1] $end
$var wire 1 "! load_data [0] $end
$var wire 1 U" shift [1] $end
$var wire 1 V" shift [0] $end
$var wire 1 ; Q [7] $end
$var wire 1 < Q [6] $end
$var wire 1 = Q [5] $end
$var wire 1 > Q [4] $end
$var wire 1 ? Q [3] $end
$var wire 1 @ Q [2] $end
$var wire 1 A Q [1] $end
$var wire 1 B Q [0] $end
$var wire 1 W" D [7] $end
$var wire 1 X" D [6] $end
$var wire 1 Y" D [5] $end
$var wire 1 Z" D [4] $end
$var wire 1 [" D [3] $end
$var wire 1 \" D [2] $end
$var wire 1 ]" D [1] $end
$var wire 1 ^" D [0] $end

$scope begin v[7] $end
$var parameter 32 _" i $end

$scope begin genblk1 $end

$scope module mux_7 $end
$var wire 1 ; in0 $end
$var wire 1 S" in1 $end
$var wire 1 < in2 $end
$var wire 1 y in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 W" out $end
$var wire 1 `" out_0 $end
$var wire 1 a" out_1 $end

$scope module mux_0 $end
$var wire 1 ; in0 $end
$var wire 1 S" in1 $end
$var wire 1 V" select $end
$var wire 1 `" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 < in0 $end
$var wire 1 y in1 $end
$var wire 1 V" select $end
$var wire 1 a" out $end
$upscope $end

$scope module mux $end
$var wire 1 `" in0 $end
$var wire 1 a" in1 $end
$var wire 1 U" select $end
$var wire 1 W" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 b" enable $end
$var wire 1 W" D $end
$var reg 1 c" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[6] $end
$var parameter 32 d" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 < in0 $end
$var wire 1 ; in1 $end
$var wire 1 = in2 $end
$var wire 1 z in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 X" out $end
$var wire 1 e" out_0 $end
$var wire 1 f" out_1 $end

$scope module mux_0 $end
$var wire 1 < in0 $end
$var wire 1 ; in1 $end
$var wire 1 V" select $end
$var wire 1 e" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 = in0 $end
$var wire 1 z in1 $end
$var wire 1 V" select $end
$var wire 1 f" out $end
$upscope $end

$scope module mux $end
$var wire 1 e" in0 $end
$var wire 1 f" in1 $end
$var wire 1 U" select $end
$var wire 1 X" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 g" enable $end
$var wire 1 X" D $end
$var reg 1 h" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[5] $end
$var parameter 32 i" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 = in0 $end
$var wire 1 < in1 $end
$var wire 1 > in2 $end
$var wire 1 { in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 Y" out $end
$var wire 1 j" out_0 $end
$var wire 1 k" out_1 $end

$scope module mux_0 $end
$var wire 1 = in0 $end
$var wire 1 < in1 $end
$var wire 1 V" select $end
$var wire 1 j" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 > in0 $end
$var wire 1 { in1 $end
$var wire 1 V" select $end
$var wire 1 k" out $end
$upscope $end

$scope module mux $end
$var wire 1 j" in0 $end
$var wire 1 k" in1 $end
$var wire 1 U" select $end
$var wire 1 Y" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 l" enable $end
$var wire 1 Y" D $end
$var reg 1 m" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[4] $end
$var parameter 32 n" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 > in0 $end
$var wire 1 = in1 $end
$var wire 1 ? in2 $end
$var wire 1 | in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 Z" out $end
$var wire 1 o" out_0 $end
$var wire 1 p" out_1 $end

$scope module mux_0 $end
$var wire 1 > in0 $end
$var wire 1 = in1 $end
$var wire 1 V" select $end
$var wire 1 o" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 ? in0 $end
$var wire 1 | in1 $end
$var wire 1 V" select $end
$var wire 1 p" out $end
$upscope $end

$scope module mux $end
$var wire 1 o" in0 $end
$var wire 1 p" in1 $end
$var wire 1 U" select $end
$var wire 1 Z" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 q" enable $end
$var wire 1 Z" D $end
$var reg 1 r" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[3] $end
$var parameter 32 s" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 ? in0 $end
$var wire 1 > in1 $end
$var wire 1 @ in2 $end
$var wire 1 } in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 [" out $end
$var wire 1 t" out_0 $end
$var wire 1 u" out_1 $end

$scope module mux_0 $end
$var wire 1 ? in0 $end
$var wire 1 > in1 $end
$var wire 1 V" select $end
$var wire 1 t" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 @ in0 $end
$var wire 1 } in1 $end
$var wire 1 V" select $end
$var wire 1 u" out $end
$upscope $end

$scope module mux $end
$var wire 1 t" in0 $end
$var wire 1 u" in1 $end
$var wire 1 U" select $end
$var wire 1 [" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 v" enable $end
$var wire 1 [" D $end
$var reg 1 w" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[2] $end
$var parameter 32 x" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 @ in0 $end
$var wire 1 ? in1 $end
$var wire 1 A in2 $end
$var wire 1 ~ in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 \" out $end
$var wire 1 y" out_0 $end
$var wire 1 z" out_1 $end

$scope module mux_0 $end
$var wire 1 @ in0 $end
$var wire 1 ? in1 $end
$var wire 1 V" select $end
$var wire 1 y" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 A in0 $end
$var wire 1 ~ in1 $end
$var wire 1 V" select $end
$var wire 1 z" out $end
$upscope $end

$scope module mux $end
$var wire 1 y" in0 $end
$var wire 1 z" in1 $end
$var wire 1 U" select $end
$var wire 1 \" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 {" enable $end
$var wire 1 \" D $end
$var reg 1 |" Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[1] $end
$var parameter 32 }" i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 A in0 $end
$var wire 1 @ in1 $end
$var wire 1 B in2 $end
$var wire 1 !! in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 ]" out $end
$var wire 1 ~" out_0 $end
$var wire 1 !# out_1 $end

$scope module mux_0 $end
$var wire 1 A in0 $end
$var wire 1 @ in1 $end
$var wire 1 V" select $end
$var wire 1 ~" out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 B in0 $end
$var wire 1 !! in1 $end
$var wire 1 V" select $end
$var wire 1 !# out $end
$upscope $end

$scope module mux $end
$var wire 1 ~" in0 $end
$var wire 1 !# in1 $end
$var wire 1 U" select $end
$var wire 1 ]" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 "# enable $end
$var wire 1 ]" D $end
$var reg 1 ## Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[0] $end
$var parameter 32 $# i $end

$scope begin genblk1 $end

$scope module mux_0 $end
$var wire 1 B in0 $end
$var wire 1 A in1 $end
$var wire 1 S" in2 $end
$var wire 1 "! in3 $end
$var wire 1 U" select [1] $end
$var wire 1 V" select [0] $end
$var wire 1 ^" out $end
$var wire 1 %# out_0 $end
$var wire 1 &# out_1 $end

$scope module mux_0 $end
$var wire 1 B in0 $end
$var wire 1 A in1 $end
$var wire 1 V" select $end
$var wire 1 %# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 S" in0 $end
$var wire 1 "! in1 $end
$var wire 1 V" select $end
$var wire 1 &# out $end
$upscope $end

$scope module mux $end
$var wire 1 %# in0 $end
$var wire 1 &# in1 $end
$var wire 1 U" select $end
$var wire 1 ^" out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_0 $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 '# enable $end
$var wire 1 (# D $end
$var reg 1 )# Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module M_Register $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 *# Din $end
$var wire 1 +# load_Din $end
$var wire 1 #! load_data [7] $end
$var wire 1 $! load_data [6] $end
$var wire 1 %! load_data [5] $end
$var wire 1 &! load_data [4] $end
$var wire 1 '! load_data [3] $end
$var wire 1 (! load_data [2] $end
$var wire 1 )! load_data [1] $end
$var wire 1 *! load_data [0] $end
$var wire 1 V! shift [1] $end
$var wire 1 V! shift [0] $end
$var wire 1 W! Q [7] $end
$var wire 1 X! Q [6] $end
$var wire 1 Y! Q [5] $end
$var wire 1 Z! Q [4] $end
$var wire 1 [! Q [3] $end
$var wire 1 \! Q [2] $end
$var wire 1 ]! Q [1] $end
$var wire 1 ^! Q [0] $end
$var wire 1 ,# D [7] $end
$var wire 1 -# D [6] $end
$var wire 1 .# D [5] $end
$var wire 1 /# D [4] $end
$var wire 1 0# D [3] $end
$var wire 1 1# D [2] $end
$var wire 1 2# D [1] $end
$var wire 1 3# D [0] $end

$scope begin v[7] $end
$var parameter 32 4# i $end

$scope begin genblk1 $end

$scope module mux_7 $end
$var wire 1 W! in0 $end
$var wire 1 *# in1 $end
$var wire 1 X! in2 $end
$var wire 1 #! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 ,# out $end
$var wire 1 5# out_0 $end
$var wire 1 6# out_1 $end

$scope module mux_0 $end
$var wire 1 W! in0 $end
$var wire 1 *# in1 $end
$var wire 1 V! select $end
$var wire 1 5# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 X! in0 $end
$var wire 1 #! in1 $end
$var wire 1 V! select $end
$var wire 1 6# out $end
$upscope $end

$scope module mux $end
$var wire 1 5# in0 $end
$var wire 1 6# in1 $end
$var wire 1 V! select $end
$var wire 1 ,# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 7# enable $end
$var wire 1 ,# D $end
$var reg 1 8# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[6] $end
$var parameter 32 9# i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 X! in0 $end
$var wire 1 W! in1 $end
$var wire 1 Y! in2 $end
$var wire 1 $! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 -# out $end
$var wire 1 :# out_0 $end
$var wire 1 ;# out_1 $end

$scope module mux_0 $end
$var wire 1 X! in0 $end
$var wire 1 W! in1 $end
$var wire 1 V! select $end
$var wire 1 :# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 Y! in0 $end
$var wire 1 $! in1 $end
$var wire 1 V! select $end
$var wire 1 ;# out $end
$upscope $end

$scope module mux $end
$var wire 1 :# in0 $end
$var wire 1 ;# in1 $end
$var wire 1 V! select $end
$var wire 1 -# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 <# enable $end
$var wire 1 -# D $end
$var reg 1 =# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[5] $end
$var parameter 32 ># i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 Y! in0 $end
$var wire 1 X! in1 $end
$var wire 1 Z! in2 $end
$var wire 1 %! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 .# out $end
$var wire 1 ?# out_0 $end
$var wire 1 @# out_1 $end

$scope module mux_0 $end
$var wire 1 Y! in0 $end
$var wire 1 X! in1 $end
$var wire 1 V! select $end
$var wire 1 ?# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 Z! in0 $end
$var wire 1 %! in1 $end
$var wire 1 V! select $end
$var wire 1 @# out $end
$upscope $end

$scope module mux $end
$var wire 1 ?# in0 $end
$var wire 1 @# in1 $end
$var wire 1 V! select $end
$var wire 1 .# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 A# enable $end
$var wire 1 .# D $end
$var reg 1 B# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[4] $end
$var parameter 32 C# i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 Z! in0 $end
$var wire 1 Y! in1 $end
$var wire 1 [! in2 $end
$var wire 1 &! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 /# out $end
$var wire 1 D# out_0 $end
$var wire 1 E# out_1 $end

$scope module mux_0 $end
$var wire 1 Z! in0 $end
$var wire 1 Y! in1 $end
$var wire 1 V! select $end
$var wire 1 D# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 [! in0 $end
$var wire 1 &! in1 $end
$var wire 1 V! select $end
$var wire 1 E# out $end
$upscope $end

$scope module mux $end
$var wire 1 D# in0 $end
$var wire 1 E# in1 $end
$var wire 1 V! select $end
$var wire 1 /# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 F# enable $end
$var wire 1 /# D $end
$var reg 1 G# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[3] $end
$var parameter 32 H# i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 [! in0 $end
$var wire 1 Z! in1 $end
$var wire 1 \! in2 $end
$var wire 1 '! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 0# out $end
$var wire 1 I# out_0 $end
$var wire 1 J# out_1 $end

$scope module mux_0 $end
$var wire 1 [! in0 $end
$var wire 1 Z! in1 $end
$var wire 1 V! select $end
$var wire 1 I# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 \! in0 $end
$var wire 1 '! in1 $end
$var wire 1 V! select $end
$var wire 1 J# out $end
$upscope $end

$scope module mux $end
$var wire 1 I# in0 $end
$var wire 1 J# in1 $end
$var wire 1 V! select $end
$var wire 1 0# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 K# enable $end
$var wire 1 0# D $end
$var reg 1 L# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[2] $end
$var parameter 32 M# i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 \! in0 $end
$var wire 1 [! in1 $end
$var wire 1 ]! in2 $end
$var wire 1 (! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 1# out $end
$var wire 1 N# out_0 $end
$var wire 1 O# out_1 $end

$scope module mux_0 $end
$var wire 1 \! in0 $end
$var wire 1 [! in1 $end
$var wire 1 V! select $end
$var wire 1 N# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 ]! in0 $end
$var wire 1 (! in1 $end
$var wire 1 V! select $end
$var wire 1 O# out $end
$upscope $end

$scope module mux $end
$var wire 1 N# in0 $end
$var wire 1 O# in1 $end
$var wire 1 V! select $end
$var wire 1 1# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 P# enable $end
$var wire 1 1# D $end
$var reg 1 Q# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[1] $end
$var parameter 32 R# i $end

$scope begin genblk1 $end

$scope module mux_i $end
$var wire 1 ]! in0 $end
$var wire 1 \! in1 $end
$var wire 1 ^! in2 $end
$var wire 1 )! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 2# out $end
$var wire 1 S# out_0 $end
$var wire 1 T# out_1 $end

$scope module mux_0 $end
$var wire 1 ]! in0 $end
$var wire 1 \! in1 $end
$var wire 1 V! select $end
$var wire 1 S# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 ^! in0 $end
$var wire 1 )! in1 $end
$var wire 1 V! select $end
$var wire 1 T# out $end
$upscope $end

$scope module mux $end
$var wire 1 S# in0 $end
$var wire 1 T# in1 $end
$var wire 1 V! select $end
$var wire 1 2# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_i $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 U# enable $end
$var wire 1 2# D $end
$var reg 1 V# Q $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[0] $end
$var parameter 32 W# i $end

$scope begin genblk1 $end

$scope module mux_0 $end
$var wire 1 ^! in0 $end
$var wire 1 ]! in1 $end
$var wire 1 *# in2 $end
$var wire 1 *! in3 $end
$var wire 1 V! select [1] $end
$var wire 1 V! select [0] $end
$var wire 1 3# out $end
$var wire 1 X# out_0 $end
$var wire 1 Y# out_1 $end

$scope module mux_0 $end
$var wire 1 ^! in0 $end
$var wire 1 ]! in1 $end
$var wire 1 V! select $end
$var wire 1 X# out $end
$upscope $end

$scope module mux_1 $end
$var wire 1 *# in0 $end
$var wire 1 *! in1 $end
$var wire 1 V! select $end
$var wire 1 Y# out $end
$upscope $end

$scope module mux $end
$var wire 1 X# in0 $end
$var wire 1 Y# in1 $end
$var wire 1 V! select $end
$var wire 1 3# out $end
$upscope $end
$upscope $end
$upscope $end

$scope begin genblk2 $end

$scope module flip_flop_0 $end
$var wire 1 w clk $end
$var wire 1 x resetn $end
$var wire 1 Z# enable $end
$var wire 1 [# D $end
$var reg 1 \# Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module RCA $end
$var wire 1 ]# a [7] $end
$var wire 1 ^# a [6] $end
$var wire 1 _# a [5] $end
$var wire 1 `# a [4] $end
$var wire 1 a# a [3] $end
$var wire 1 b# a [2] $end
$var wire 1 c# a [1] $end
$var wire 1 d# a [0] $end
$var wire 1 W! b [7] $end
$var wire 1 X! b [6] $end
$var wire 1 Y! b [5] $end
$var wire 1 Z! b [4] $end
$var wire 1 [! b [3] $end
$var wire 1 \! b [2] $end
$var wire 1 ]! b [1] $end
$var wire 1 ^! b [0] $end
$var wire 1 e# cin $end
$var wire 1 f# enable $end
$var wire 1 A! cout $end
$var wire 1 9! sum [7] $end
$var wire 1 :! sum [6] $end
$var wire 1 ;! sum [5] $end
$var wire 1 <! sum [4] $end
$var wire 1 =! sum [3] $end
$var wire 1 >! sum [2] $end
$var wire 1 ?! sum [1] $end
$var wire 1 @! sum [0] $end
$var wire 1 g# bit_sum [7] $end
$var wire 1 h# bit_sum [6] $end
$var wire 1 i# bit_sum [5] $end
$var wire 1 j# bit_sum [4] $end
$var wire 1 k# bit_sum [3] $end
$var wire 1 l# bit_sum [2] $end
$var wire 1 m# bit_sum [1] $end
$var wire 1 n# bit_sum [0] $end
$var wire 1 o# final_cout $end
$var wire 1 p# cout_aux [7] $end
$var wire 1 q# cout_aux [6] $end
$var wire 1 r# cout_aux [5] $end
$var wire 1 s# cout_aux [4] $end
$var wire 1 t# cout_aux [3] $end
$var wire 1 u# cout_aux [2] $end
$var wire 1 v# cout_aux [1] $end
$var wire 1 w# cout_aux [0] $end
$var wire 1 x# b_xor [7] $end
$var wire 1 y# b_xor [6] $end
$var wire 1 z# b_xor [5] $end
$var wire 1 {# b_xor [4] $end
$var wire 1 |# b_xor [3] $end
$var wire 1 }# b_xor [2] $end
$var wire 1 ~# b_xor [1] $end
$var wire 1 !$ b_xor [0] $end

$scope begin v[7] $end
$var parameter 32 "$ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 ]# a $end
$var wire 1 x# b $end
$var wire 1 q# cin $end
$var wire 1 p# cout $end
$var wire 1 g# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[6] $end
$var parameter 32 #$ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 ^# a $end
$var wire 1 y# b $end
$var wire 1 r# cin $end
$var wire 1 q# cout $end
$var wire 1 h# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[5] $end
$var parameter 32 $$ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 _# a $end
$var wire 1 z# b $end
$var wire 1 s# cin $end
$var wire 1 r# cout $end
$var wire 1 i# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[4] $end
$var parameter 32 %$ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 `# a $end
$var wire 1 {# b $end
$var wire 1 t# cin $end
$var wire 1 s# cout $end
$var wire 1 j# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[3] $end
$var parameter 32 &$ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 a# a $end
$var wire 1 |# b $end
$var wire 1 u# cin $end
$var wire 1 t# cout $end
$var wire 1 k# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[2] $end
$var parameter 32 '$ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 b# a $end
$var wire 1 }# b $end
$var wire 1 v# cin $end
$var wire 1 u# cout $end
$var wire 1 l# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[1] $end
$var parameter 32 ($ i $end

$scope begin genblk1 $end

$scope module f2 $end
$var wire 1 c# a $end
$var wire 1 ~# b $end
$var wire 1 w# cin $end
$var wire 1 v# cout $end
$var wire 1 m# sum $end
$upscope $end
$upscope $end
$upscope $end

$scope begin v[0] $end
$var parameter 32 )$ i $end

$scope begin genblk1 $end

$scope module f1 $end
$var wire 1 d# a $end
$var wire 1 !$ b $end
$var wire 1 e# cin $end
$var wire 1 w# cout $end
$var wire 1 n# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module counter $end
$var wire 1 w clk $end
$var wire 1 *$ resetn $end
$var wire 1 O! count_up $end
$var wire 1 B! count [2] $end
$var wire 1 C! count [1] $end
$var wire 1 D! count [0] $end
$var wire 1 +$ c [2] $end
$var wire 1 ,$ c [1] $end
$var wire 1 -$ c [0] $end

$scope module t0 $end
$var wire 1 w clk $end
$var wire 1 *$ resetn $end
$var wire 1 O! T $end
$var reg 1 .$ Q $end
$upscope $end

$scope module t1 $end
$var wire 1 w clk $end
$var wire 1 *$ resetn $end
$var wire 1 /$ T $end
$var reg 1 0$ Q $end
$upscope $end

$scope module t2 $end
$var wire 1 w clk $end
$var wire 1 *$ resetn $end
$var wire 1 1$ T $end
$var reg 1 2$ Q $end
$upscope $end
$upscope $end

$scope module CU $end
$var wire 1 w clk $end
$var wire 1 x reset $end
$var wire 1 5! begin_sig $end
$var wire 1 C A7 $end
$var wire 1 B Q0 $end
$var wire 1 7! Q_1 $end
$var wire 1 3$ count7 $end
$var wire 1 3! op [1] $end
$var wire 1 4! op [0] $end
$var reg 1 4$ end_sig $end
$var wire 1 E! c [17] $end
$var wire 1 F! c [16] $end
$var wire 1 G! c [15] $end
$var wire 1 H! c [14] $end
$var wire 1 I! c [13] $end
$var wire 1 J! c [12] $end
$var wire 1 K! c [11] $end
$var wire 1 L! c [10] $end
$var wire 1 M! c [9] $end
$var wire 1 N! c [8] $end
$var wire 1 O! c [7] $end
$var wire 1 P! c [6] $end
$var wire 1 Q! c [5] $end
$var wire 1 R! c [4] $end
$var wire 1 S! c [3] $end
$var wire 1 T! c [2] $end
$var wire 1 U! c [1] $end
$var wire 1 V! c [0] $end
$var wire 1 5$ cycle [4] $end
$var wire 1 6$ cycle [3] $end
$var wire 1 7$ cycle [2] $end
$var wire 1 8$ cycle [1] $end
$var wire 1 9$ cycle [0] $end
$var wire 1 :$ cyk0 $end
$var wire 1 ;$ cyk1 $end
$var wire 1 <$ cyk2 $end
$var wire 1 =$ cyk3 $end
$var wire 1 >$ cyk4 $end
$var wire 1 ?$ stg0 $end
$var wire 1 @$ stg1_8 $end
$var wire 1 A$ stg9 $end
$var wire 1 B$ reset_stage_0 $end
$var wire 1 C$ reset_stage_1_8 $end

$scope module sc $end
$var wire 1 w clk $end
$var wire 1 x reset $end
$var wire 1 5! begin_sig $end
$var wire 1 D$ end_sig $end
$var wire 1 5$ cycle [4] $end
$var wire 1 6$ cycle [3] $end
$var wire 1 7$ cycle [2] $end
$var wire 1 8$ cycle [1] $end
$var wire 1 9$ cycle [0] $end
$var wire 1 E$ q $end
$var wire 1 F$ count [2] $end
$var wire 1 G$ count [1] $end
$var wire 1 H$ count [0] $end

$scope module sr_ff $end
$var wire 1 5! s $end
$var wire 1 D$ r $end
$var wire 1 w clk $end
$var reg 1 I$ q $end
$upscope $end

$scope module counter $end
$var wire 1 w clk $end
$var wire 1 x reset $end
$var wire 1 E$ count_up $end
$var reg 3 J$ count [2:0] $end
$upscope $end

$scope module decoder $end
$var wire 1 F$ count [2] $end
$var wire 1 G$ count [1] $end
$var wire 1 H$ count [0] $end
$var reg 5 K$ cycle [4:0] $end
$upscope $end
$upscope $end

$scope module stage_0 $end
$var wire 1 5! s $end
$var wire 1 B$ r $end
$var wire 1 w clk $end
$var reg 1 L$ q $end
$upscope $end

$scope module stage_1_8 $end
$var wire 1 B$ s $end
$var wire 1 C$ r $end
$var wire 1 w clk $end
$var reg 1 M$ q $end
$upscope $end

$scope module stage_9 $end
$var wire 1 C$ s $end
$var wire 1 N$ r $end
$var wire 1 w clk $end
$var reg 1 O$ q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
bx #
bx $
b10011 %
bx &
bx '
bx (
x)
b0 _!
b0 `!
0a!
0H"
0B"
0="
08"
03"
0."
0)"
0$"
0K"
0b!
0)#
0##
0|"
0w"
0r"
0m"
0h"
0c"
0\#
0V#
0Q#
0L#
0G#
0B#
0=#
08#
0.$
00$
02$
x4$
0I$
bx J$
bx K$
0L$
0M$
0O$
bx c!
b0 d!
b0 q
bz0000000000000000 r
b0 s
bx v
b0 C"
b1 >"
b10 9"
b11 4"
b100 /"
b101 *"
b110 %"
b111 ~!
b0 $#
b1 }"
b10 x"
b11 s"
b100 n"
b101 i"
b110 d"
b111 _"
b0 W#
b1 R#
b10 M#
b11 H#
b100 C#
b101 >#
b110 9#
b111 4#
b0 )$
b1 ($
b10 '$
b11 &$
b100 %$
b101 $$
b110 #$
b111 "$
b10010 t
bx u
09
08
07
06
05
04
03
02
x1
x0
x/
x.
x-
x,
x+
x*
x:
0B
0A
0@
0?
0>
0=
0<
0;
0J
0I
0H
0G
0F
0E
0D
0C
0M
0L
0K
0N
0V
0U
0T
0S
0R
0Q
0P
0O
0^
0]
0\
0[
0Z
0Y
0X
0W
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
z`
z_
x6!
07!
x8!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
0A!
0D!
0C!
0B!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
zF!
zE!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
xi!
0j!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0D"
xE"
0?"
0@"
0:"
0;"
05"
06"
00"
01"
0+"
0,"
0&"
0'"
0!"
0""
xQ"
0R"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0%#
x&#
0~"
0!#
0y"
0z"
0t"
0u"
0o"
0p"
0j"
0k"
0e"
0f"
0`"
0a"
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0X#
0Y#
0S#
0T#
0N#
0O#
0I#
0J#
0D#
0E#
0?#
0@#
0:#
0;#
05#
06#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0o#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0-$
0,$
0+$
x9$
x8$
x7$
x6$
x5$
x:$
x;$
x<$
x=$
x>$
0?$
0@$
0A$
0B$
xC$
0E$
xH$
xG$
xF$
x5!
x4!
x3!
12!
11!
00!
0/!
1.!
0-!
0,!
0+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
0x
0w
03$
0*$
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0*#
0+#
xS"
0T"
0V"
0U"
0P"
0O"
xN"
0M"
xL"
0J"
0I"
0k!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0h!
0g!
xf!
xe!
0G"
0F"
0A"
0<"
07"
02"
0-"
0("
0#"
0(#
0'#
0"#
0{"
0v"
0q"
0l"
0g"
0b"
0[#
0Z#
0U#
0P#
0K#
0F#
0A#
0<#
07#
01$
0/$
xN$
xD$
$end
#5000
1!
1w
b0 J$
04$
0D$
0N$
0H$
0G$
0F$
0:
b0 K$
b1 K$
19$
08$
07$
06$
05$
0>$
0=$
0<$
0;$
1:$
0C$
#10000
1"
1)
0!
15!
1x
0w
1*$
#15000
1!
1w
1I$
1L$
1E$
1?$
1V!
1I"
xY#
1Z#
xT#
1U#
xO#
1P#
xJ#
1K#
xE#
1F#
x@#
1A#
x;#
1<#
x6#
17#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x[#
1p
bz0000000000000001 r
b0 t
b11000110011000000100000 v
b101000 u
b100000 u
b11000 u
b1100011 s
b10000 u
b110001100110000 s
b1000 u
b11000110011000000100000 s
b0 u
b1 t
b10 t
b11 t
b100 t
b101 t
b110 t
b111 t
b1000 t
b1001 t
b1010 t
b1011 t
b1100 t
b1101 t
b1110 t
b1111 t
b10000 t
b10001 t
b10010 t
b11000110011000000100000 q
b11 _!
b11 `!
1V"
1U"
1P"
1O"
1u!
1t!
1h!
1g!
06!
0i!
xj!
x}!
0E"
1F"
1A"
1<"
17"
12"
1-"
1("
1#"
08!
0Q"
xR"
x^"
1'#
x!#
1"#
xz"
1{"
xu"
1v"
xp"
1q"
xk"
1l"
xf"
1g"
x`"
xa"
1b"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
x(#
x8!
0}!
x6!
x!"
#20000
0)
b1010101 #
b10111 $
b1 (
0!
05!
14!
03!
1*!
1)!
1(!
0'!
1&!
0%!
0$!
0#!
1"!
0!!
1~
0}
1|
0{
1z
0y
0a"
1f"
0k"
1p"
0u"
1z"
0!#
1&#
06#
0;#
0@#
1E#
0J#
1O#
1T#
1Y#
13#
12#
11#
00#
1/#
0.#
0-#
0,#
1^"
0]"
1\"
0["
1Z"
0Y"
1X"
0W"
1(#
1[#
0w
b1010101 &
b10111 '
#25000
1!
1w
1)#
1|"
1r"
1h"
1\#
1V#
1Q#
1G#
b1 J$
1^!
1]!
1\!
1Z!
1I#
1S#
1X#
1V
1U
1T
1R
1!$
1~#
1}#
1{#
1j#
1l#
1m#
1n#
1B
1@
1>
1<
1H$
1j"
1t"
1~"
b0 K$
b10 K$
b1010101 d!
19
17
15
13
09$
18$
1;$
0:$
1U!
0V!
1J"
0I"
0Y#
0Z#
0U#
1N#
0P#
0I#
1J#
0K#
1D#
0E#
0F#
1@#
0A#
0<#
07#
0p
1o
bz0000000000000010 r
b0 s
b0 t
b1 t
b11000110011000100100000 v
b101000 u
b100000 u
b11000 u
b1100011 s
b10000 u
b110001100110001 s
b1000 u
b11000110011000100100000 s
b0 u
b10 t
b11 t
b100 t
b101 t
b110 t
b111 t
b1000 t
b1001 t
b1010 t
b1011 t
b1100 t
b1101 t
b1110 t
b1111 t
b10000 t
b10001 t
b10010 t
b11000110011000100100000 q
b0 _!
b0 `!
0V"
0U"
0P"
0O"
0u!
0t!
0h!
0g!
06!
xi!
0j!
0F"
0A"
0<"
07"
02"
0-"
0("
xv!
0#"
0!"
08!
xQ"
0R"
0^"
0'#
1]"
0"#
0\"
0{"
1["
0v"
0Z"
0q"
1Y"
0l"
0X"
0g"
xW"
0b"
1%#
x&#
0~"
1!#
1y"
0z"
0t"
1u"
1o"
0p"
0j"
1k"
1e"
0f"
0`"
1a"
0W"
1X"
0Y"
1Z"
0["
1\"
0]"
1^"
x8!
0v!
x6!
xE"
#30000
0!
0w
#35000
1!
1w
b10 J$
0H$
1G$
b0 K$
b100 K$
08$
17$
1<$
0;$
1S!
1T!
0U!
1f#
1e#
0n#
1w#
0m#
1v#
0l#
1u#
1k#
0!$
0~#
0}#
1|#
0{#
1z#
1y#
1x#
1=!
1<!
1d#
1b#
1`#
1^#
1q#
1i#
0k#
1t#
1m#
0v#
1l#
0u#
0j#
1s#
1p#
1o#
0i#
1r#
1k#
0t#
1j#
0s#
1h#
1A!
1i#
0r#
0h#
1?!
1>!
1;!
1p!
1o!
1[
1Z
1r!
1q!
1n!
1]
1\
1Y
0o
1n
1m
bz0000000000001100 r
b0 s
b0 t
b1 t
b10 t
b11000110011001000100000 v
b101000 u
b100000 u
b11000 u
b1100011 s
b10000 u
b110001100110010 s
b1000 u
b11000110011001000100000 s
b0 u
b11 t
b11000110011001100100000 v
b101000 u
b1100011001100100010000000000000 s
b100000 u
b110001100110010001000000000000000000000 s
b11000 u
b11000110011001000100000000000000000000001100011 s
b10000 u
b1100011001100100010000000000000000000000110001100110011 s
b1000 u
b110001100110010001000000000000000000000011000110011001100100000 s
b0 u
b100 t
b101 t
b110 t
b111 t
b1000 t
b1001 t
b1010 t
b1011 t
b1100 t
b1101 t
b1110 t
b1111 t
b10000 t
b10001 t
b10010 t
b110001100110010001000000000000000000000011000110011001100100000 q
1a!
b11 _!
1u!
1t!
1h!
1g!
06!
0i!
xj!
x}!
0E"
1F"
1@"
1A"
1;"
1<"
16"
17"
11"
12"
1,"
1-"
1("
1#"
1x!
1y!
1z!
1{!
1|!
0}!
x6!
x!"
#40000
0!
0w
#45000
1!
1w
1B"
1="
18"
13"
1."
b11 J$
1I
1H
1G
1F
1E
1H$
10"
15"
1:"
1?"
1D"
b0 K$
b1000 K$
07$
16$
1=$
0<$
0S!
0T!
0f#
0e#
1n#
0w#
0A!
0m#
1!$
1~#
1}#
0|#
1{#
0z#
0y#
0x#
0?!
0>!
0=!
0<!
0;!
0d#
1c#
1a#
1_#
0^#
1v#
1g#
0p#
0q#
0j#
1s#
1u#
0k#
1t#
0i#
1r#
0g#
0o#
1h#
1j#
0r!
0q!
0p!
0o!
0n!
0]
0\
0[
0Z
0Y
0,"
01"
06"
0;"
0@"
0|!
0{!
0z!
0y!
0x!
0n
0m
bz0000000000000000 r
b0 s
b0 t
b1 t
b10 t
b11 t
b100 t
b101 t
b110 t
b111 t
b1000 t
b1001 t
b1010 t
b1011 t
b1100 t
b1101 t
b1110 t
b1111 t
b10000 t
b10001 t
b10010 t
b0 q
0a!
b0 _!
0u!
0t!
0h!
0g!
06!
xi!
0j!
1}!
0F"
1|!
0A"
1{!
0<"
1z!
07"
1y!
02"
0-"
0("
xv!
0#"
0D"
1;"
16"
11"
1+"
1,"
1'"
0!"
0v!
1x!
0}!
x6!
xE"
#50000
0!
0w
#55000
1!
1w
b100 J$
0H$
0G$
1F$
b0 K$
b10000 K$
06$
15$
1>$
0=$
1B$
1C$
#60000
0!
0w
#65000
1!
1w
b0 J$
0L$
xM$
1O$
0?$
x@$
1A$
0B$
0F$
b0 K$
b1 K$
19$
05$
0>$
1:$
0C$
1N!
1h
bz0000000100000000 r
b0 t
b1 t
b10 t
b11 t
b100 t
b101 t
b110 t
b111 t
b1000 t
b11000110011100000100000 v
b101000 u
b100000 u
b11000 u
b1100011 s
b10000 u
b110001100111000 s
b1000 u
b11000110011100000100000 s
b0 u
b1001 t
b1010 t
b1011 t
b1100 t
b1101 t
b1110 t
b1111 t
b10000 t
b10001 t
b10010 t
b11000110011100000100000 q
b111110 c!
01
10
1/
1.
1-
1,
0+
0*
#70000
0!
0w
#75000
1!
1w
b1 J$
1H$
b0 K$
b10 K$
09$
18$
1;$
0:$
1M!
0N!
0h
1g
bz0000001000000000 r
b0 s
b0 t
b1 t
b10 t
b11 t
b100 t
b101 t
b110 t
b111 t
b1000 t
b1001 t
b11000110011100100100000 v
b101000 u
b100000 u
b11000 u
b1100011 s
b10000 u
b110001100111001 s
b1000 u
b11000110011100100100000 s
b0 u
b1010 t
b1011 t
b1100 t
b1101 t
b1110 t
b1111 t
b10000 t
b10001 t
b10010 t
b11000110011100100100000 q
#80000
0!
0w
#85000
1!
1w
b10 J$
14$
1D$
1N$
0H$
1G$
1:
