1099
~E 1 "./../compile/arducam_if.vhd" 28 arducam_if
~A 1 "./../compile/arducam_if.vhd" 52 arducam_if
~E 1 "./../src/bayer_demosaic.vhd" 29 bayer_demosaic
~A 1 "./../src/bayer_demosaic.vhd" 53 behavioral
~E 1 "./../src/BRAM_SDP_MACRO.vhd" 38 BRAM_SDP_MACRO
~A 1 "./../src/BRAM_SDP_MACRO.vhd" 217 bram_V
~E 1 "./../src/clk_wiz_v3_6.vhd" 76 clk_wiz_v3_6
~A 1 "./../src/clk_wiz_v3_6.vhd" 91 xilinx
~E 1 "./../compile/color_test.vhd" 28 Deep_Learning_Implementation
~A 1 "./../compile/color_test.vhd" 41 behavioral
~E 1 "./../src/FIFO_DUALCLOCK_MACRO.vhd" 34 FIFO_DUALCLOCK_MACRO
~A 1 "./../src/FIFO_DUALCLOCK_MACRO.vhd" 68 fifo_V
~E 1 "./../compile/FIFO_NETWORK.vhd" 28 FIFO_NETWORK
~A 1 "./../compile/FIFO_NETWORK.vhd" 47 behavioral
~E 0 "" 0 Fub2
~A 0 "" 0 behavioral
~E 1 "./../src/hwrite_file.vhd" 19 hwrite_file
~A 1 "./../src/hwrite_file.vhd" 34 arch
~E 1 "./../src/i2c_master.vhd" 36 i2c_master
~A 1 "./../src/i2c_master.vhd" 54 logic
~E 1 "./../src/i3c2.vhd" 18 i3c2
~E 1 "./../src/image_capture_control.vhd" 35 image_capture_control
~A 1 "./../src/image_capture_control.vhd" 61 Behavioral
~E 1 "./../src/matlab_compare.vhd" 18 matlab_compare
~A 1 "./../src/matlab_compare.vhd" 33 arch
~E 1 "./../src/monitor_animate.vhd" 7 monitor_animate
~A 1 "./../src/monitor_animate.vhd" 20 arch
~E 1 "./../src/Network_Controller.vhd" 7 Network_Controller
~A 1 "./../src/Network_Controller.vhd" 26 arch
~E 1 "./../src/ov5462_sccb_cntrl.vhd" 11 OV5462_SCCB_CNTRL
~A 1 "./../src/ov5462_sccb_cntrl.vhd" 21 Behavioral
~E 1 "./../compile/ov5642_if_test.vhd" 28 OV5642_IF_TEST
~A 1 "./../compile/ov5642_if_test.vhd" 40 behavioral
~E 1 "./../src/ov5642_if_top.vhd" 35 OV5642_IF_TOP
~A 1 "./../src/ov5642_if_top.vhd" 56 behavioral
~E 1 "./../src/ov5642_if_test_tb.vhd" 31 OV5642_IF_TOP_tb
~A 1 "./../src/ov5642_if_test_tb.vhd" 36 testbench
~E 1 "./../src/read_file.vhd" 19 read_file
~A 1 "./../src/read_file.vhd" 35 arch
~E 1 "./../compile/sensor_to_monitor_node.vhd" 28 sensor_to_monitor_node
~A 1 "./../compile/sensor_to_monitor_node.vhd" 53 sensor_to_monitor_node
~E 1 "./../src/sim_clk_generator.vhd" 28 sim_clk_generator
~A 1 "./../src/sim_clk_generator.vhd" 40 arch
~E 1 "./../src/system_reset_manager.vhd" 28 system_reset_manager
~A 1 "./../src/system_reset_manager.vhd" 39 arch
~E 1 "./../src/vga_if.vhd" 29 vga_if
~E 1 "./../src/vga_sync.vhd" 5 vga_sync
~A 1 "./../src/vga_sync.vhd" 20 arch
