

================================================================
== Vitis HLS Report for 'hotspot_1'
================================================================
* Date:           Tue May 18 19:14:32 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hotspot_0_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 3.33 ns | 12.415 ns |   0.90 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5767488|  5767488| 71.601 ms | 71.601 ms |  5767488|  5767488|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2  |  5767308|  5767308|       163|         22|          1|  262144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 22, depth = 163


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 343
* Pipeline : 1
  Pipeline-0 : II = 22, D = 163, States = { 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 276 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 113 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%delta_1 = alloca i32"   --->   Operation 344 'alloca' 'delta_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%power_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %power"   --->   Operation 345 'read' 'power_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%empty_26 = trunc i64 %power_read"   --->   Operation 346 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %power_read, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 347 'partselect' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i58 %trunc_ln15_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 348 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 349 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [70/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 350 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%temp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %temp"   --->   Operation 351 'read' 'temp_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %result"   --->   Operation 352 'read' 'result_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%empty = trunc i64 %temp_read"   --->   Operation 353 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (1.14ns)   --->   "%empty_25 = add i64, i64 %temp_read"   --->   Operation 354 'add' 'empty_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %temp_read, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 355 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i58 %trunc_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 356 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 357 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %result_read, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 358 'partselect' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i58 %trunc_ln9_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 359 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln9_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 360 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (2.43ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 361 'writereq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 362 [69/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 362 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 363 [70/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 363 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_25, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 364 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 365 [1/1] (1.14ns)   --->   "%empty_27 = add i64, i64 %power_read"   --->   Operation 365 'add' 'empty_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [68/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 366 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 367 [69/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 367 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i58 %trunc_ln17_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 368 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i512 %gmem, i64 %sext_ln17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 369 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [70/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 370 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_27, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 371 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 372 [1/1] (1.14ns)   --->   "%empty_28 = add i64, i64 %temp_read"   --->   Operation 372 'add' 'empty_28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [67/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 373 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 374 [68/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 374 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 375 [69/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 375 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i58 %trunc_ln23_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 376 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i512 %gmem, i64 %sext_ln23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 377 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [70/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 378 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_28, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 379 'partselect' 'trunc_ln24_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 380 [66/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 380 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 381 [67/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 381 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 382 [68/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 382 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 383 [69/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 383 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i58 %trunc_ln24_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 384 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i512 %gmem, i64 %sext_ln24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 385 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [70/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 386 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 387 [65/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 387 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 388 [66/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 388 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 389 [67/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 389 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 390 [68/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 390 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 391 [69/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 391 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 392 [64/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 392 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 393 [65/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 393 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 394 [66/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 394 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 395 [67/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 395 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 396 [68/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 396 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 397 [63/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 397 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 398 [64/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 398 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 399 [65/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 399 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 400 [66/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 400 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 401 [67/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 401 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 402 [62/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 402 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 403 [63/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 403 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 404 [64/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 404 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 405 [65/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 405 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 406 [66/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 406 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 407 [61/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 407 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 408 [62/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 408 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 409 [63/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 409 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 410 [64/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 410 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 411 [65/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 411 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 412 [1/1] (1.14ns)   --->   "%empty_29 = add i64, i64 %temp_read"   --->   Operation 412 'add' 'empty_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [60/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 413 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 414 [61/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 414 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 415 [62/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 415 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 416 [63/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 416 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 417 [64/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 417 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_29, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 418 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 419 [59/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 419 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 420 [60/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 420 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 421 [61/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 421 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 422 [62/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 422 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 423 [63/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 423 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i58 %trunc_ln25_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 424 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i512 %gmem, i64 %sext_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 425 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [70/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 426 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 427 [58/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 427 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 428 [59/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 428 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 429 [60/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 429 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 430 [61/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 430 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 431 [62/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 431 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 432 [69/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 432 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 433 [57/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 433 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 434 [58/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 434 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 435 [59/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 435 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 436 [60/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 436 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 437 [61/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 437 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 438 [68/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 438 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 439 [56/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 439 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 440 [57/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 440 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 441 [58/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 441 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 442 [59/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 442 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 443 [60/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 443 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 444 [67/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 444 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 445 [55/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 445 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 446 [56/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 446 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 447 [57/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 447 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 448 [58/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 448 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 449 [59/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 449 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 450 [66/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 450 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 451 [54/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 451 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 452 [55/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 452 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 453 [56/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 453 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 454 [57/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 454 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 455 [58/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 455 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 456 [65/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 456 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 457 [53/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 457 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 458 [54/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 458 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 459 [55/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 459 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 460 [56/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 460 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 461 [57/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 461 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 462 [64/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 462 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 463 [52/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 463 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 464 [53/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 464 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 465 [54/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 465 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 466 [55/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 466 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 467 [56/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 467 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 468 [63/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 468 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 469 [51/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 469 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 470 [52/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 470 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 471 [53/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 471 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 472 [54/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 472 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 473 [55/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 473 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 474 [62/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 474 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 475 [50/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 475 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 476 [51/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 476 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 477 [52/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 477 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 478 [53/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 478 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 479 [54/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 479 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 480 [61/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 480 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 481 [49/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 481 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 482 [50/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 482 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 483 [51/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 483 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 484 [52/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 484 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 485 [53/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 485 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 486 [60/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 486 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 487 [48/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 487 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 488 [49/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 488 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 489 [50/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 489 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 490 [51/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 490 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 491 [52/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 491 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 492 [59/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 492 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 493 [47/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 493 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 494 [48/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 494 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 495 [49/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 495 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 496 [50/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 496 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 497 [51/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 497 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 498 [58/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 498 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 499 [46/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 499 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 500 [47/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 500 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 501 [48/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 501 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 502 [49/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 502 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 503 [50/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 503 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 504 [57/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 504 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 505 [45/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 505 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 506 [46/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 506 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 507 [47/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 507 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 508 [48/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 508 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 509 [49/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 509 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 510 [56/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 510 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 511 [44/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 511 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 512 [45/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 512 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 513 [46/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 513 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 514 [47/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 514 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 515 [48/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 515 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 516 [55/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 516 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 517 [43/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 517 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 518 [44/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 518 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 519 [45/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 519 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 520 [46/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 520 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 521 [47/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 521 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 522 [54/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 522 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 523 [42/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 523 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 524 [43/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 524 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 525 [44/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 525 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 526 [45/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 526 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 527 [46/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 527 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 528 [53/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 528 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 529 [41/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 529 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 530 [42/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 530 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 531 [43/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 531 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 532 [44/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 532 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 533 [45/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 533 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 534 [52/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 534 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 535 [40/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 535 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 536 [41/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 536 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 537 [42/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 537 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 538 [43/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 538 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 539 [44/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 539 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 540 [51/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 540 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 541 [39/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 541 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 542 [40/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 542 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 543 [41/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 543 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 544 [42/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 544 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 545 [43/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 545 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 546 [50/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 546 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 547 [38/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 547 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 548 [39/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 548 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 549 [40/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 549 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 550 [41/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 550 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 551 [42/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 551 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 552 [49/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 552 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 553 [37/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 553 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 554 [38/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 554 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 555 [39/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 555 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 556 [40/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 556 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 557 [41/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 557 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 558 [48/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 558 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 559 [36/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 559 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 560 [37/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 560 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 561 [38/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 561 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 562 [39/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 562 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 563 [40/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 563 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 564 [47/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 564 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 565 [35/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 565 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 566 [36/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 566 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 567 [37/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 567 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 568 [38/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 568 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 569 [39/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 569 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 570 [46/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 570 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 571 [34/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 571 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 572 [35/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 572 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 573 [36/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 573 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 574 [37/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 574 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 575 [38/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 575 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 576 [45/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 576 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 577 [33/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 577 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 578 [34/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 578 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 579 [35/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 579 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 580 [36/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 580 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 581 [37/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 581 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 582 [44/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 582 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 583 [32/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 583 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 584 [33/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 584 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 585 [34/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 585 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 586 [35/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 586 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 587 [36/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 587 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 588 [43/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 588 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 589 [31/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 589 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 590 [32/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 590 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 591 [33/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 591 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 592 [34/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 592 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 593 [35/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 593 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 594 [42/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 594 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 595 [30/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 595 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 596 [31/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 596 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 597 [32/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 597 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 598 [33/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 598 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 599 [34/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 599 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 600 [41/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 600 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 601 [29/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 601 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 602 [30/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 602 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 603 [31/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 603 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 604 [32/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 604 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 605 [33/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 605 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 606 [40/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 606 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 607 [28/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 607 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 608 [29/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 608 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 609 [30/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 609 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 610 [31/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 610 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 611 [32/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 611 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 612 [39/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 612 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 613 [27/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 613 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 614 [28/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 614 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 615 [29/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 615 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 616 [30/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 616 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 617 [31/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 617 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 618 [38/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 618 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 619 [26/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 619 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 620 [27/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 620 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 621 [28/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 621 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 622 [29/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 622 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 623 [30/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 623 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 624 [37/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 624 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 625 [25/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 625 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 626 [26/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 626 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 627 [27/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 627 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 628 [28/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 628 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 629 [29/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 629 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 630 [36/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 630 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 631 [24/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 631 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 632 [25/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 632 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 633 [26/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 633 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 634 [27/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 634 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 635 [28/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 635 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 636 [35/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 636 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 637 [23/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 637 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 638 [24/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 638 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 639 [25/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 639 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 640 [26/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 640 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 641 [27/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 641 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 642 [34/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 642 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 643 [22/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 643 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 644 [23/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 644 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 645 [24/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 645 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 646 [25/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 646 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 647 [26/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 647 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 648 [33/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 648 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 649 [21/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 649 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 650 [22/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 650 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 651 [23/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 651 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 652 [24/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 652 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 653 [25/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 653 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 654 [32/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 654 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 655 [20/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 655 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 656 [21/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 656 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 657 [22/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 657 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 658 [23/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 658 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 659 [24/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 659 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 660 [31/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 660 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 661 [19/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 661 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 662 [20/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 662 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 663 [21/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 663 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 664 [22/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 664 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 665 [23/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 665 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 666 [30/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 666 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 667 [18/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 667 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 668 [19/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 668 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 669 [20/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 669 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 670 [21/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 670 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 671 [22/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 671 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 672 [29/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 672 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 673 [17/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 673 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 674 [18/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 674 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 675 [19/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 675 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 676 [20/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 676 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 677 [21/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 677 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 678 [28/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 678 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 679 [16/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 679 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 680 [17/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 680 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 681 [18/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 681 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 682 [19/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 682 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 683 [20/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 683 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 684 [27/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 684 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 685 [15/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 685 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 686 [16/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 686 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 687 [17/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 687 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 688 [18/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 688 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 689 [19/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 689 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 690 [26/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 690 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 691 [14/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 691 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 692 [15/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 692 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 693 [16/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 693 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 694 [17/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 694 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 695 [18/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 695 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 696 [25/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 696 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 697 [13/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 697 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 698 [14/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 698 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 699 [15/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 699 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 700 [16/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 700 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 701 [17/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 701 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 702 [24/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 702 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 703 [12/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 703 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 704 [13/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 704 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 705 [14/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 705 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 706 [15/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 706 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 707 [16/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 707 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 708 [23/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 708 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 709 [11/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 709 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 710 [12/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 710 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 711 [13/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 711 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 712 [14/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 712 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 713 [15/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 713 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 714 [22/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 714 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 715 [10/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 715 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 716 [11/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 716 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 717 [12/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 717 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 718 [13/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 718 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 719 [14/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 719 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 720 [21/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 720 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 721 [9/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 721 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 722 [10/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 722 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 723 [11/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 723 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 724 [12/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 724 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 725 [13/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 725 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 726 [20/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 726 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 727 [8/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 727 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 728 [9/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 728 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 729 [10/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 729 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 730 [11/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 730 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 731 [12/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 731 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 732 [19/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 732 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 733 [7/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 733 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 734 [8/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 734 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 735 [9/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 735 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 736 [10/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 736 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 737 [11/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 737 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 738 [18/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 738 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 739 [6/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 739 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 740 [7/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 740 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 741 [8/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 741 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 742 [9/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 742 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 743 [10/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 743 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 744 [17/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 744 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 745 [5/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 745 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 746 [6/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 746 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 747 [7/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 747 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 748 [8/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 748 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 749 [9/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 749 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 750 [16/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 750 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 751 [4/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 751 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 752 [5/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 752 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 753 [6/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 753 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 754 [7/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 754 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 755 [8/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 755 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 756 [15/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 756 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 757 [3/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 757 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 758 [4/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 758 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 759 [5/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 759 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 760 [6/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 760 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 761 [7/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 761 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 762 [14/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 762 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 763 [2/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 763 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 764 [3/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 764 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 765 [4/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 765 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 766 [5/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 766 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 767 [6/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 767 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 768 [13/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 768 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 769 [1/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 769 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 770 [2/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 770 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 771 [3/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 771 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 772 [4/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 772 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 773 [5/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 773 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 774 [12/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 774 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 775 [1/1] (2.43ns)   --->   "%gmem_addr_2_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_2, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 775 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = trunc i512 %gmem_addr_2_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 776 'trunc' 'trunc_ln15_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 777 [1/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32, i1 %gmem_load_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 777 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 778 [2/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 778 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 779 [3/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 779 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 780 [4/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 780 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 781 [11/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 781 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 782 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr, i1 %gmem_load_1_req, i512 %gmem_addr_2_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 782 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i512 %gmem_addr_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 783 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 784 'partselect' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 785 [1/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_3, i32, i1 %gmem_load_1_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 785 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 786 [2/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 786 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 787 [3/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 787 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 788 [10/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 788 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 789 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %trunc_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 789 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 790 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %trunc_ln16_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 790 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 791 [7/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 791 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 792 [1/1] (2.43ns)   --->   "%gmem_addr_3_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_3, i1 %gmem_load_2_req, i512 %gmem_addr_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 792 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i512 %gmem_addr_3_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 793 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 794 [1/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_4, i32, i1 %gmem_load_2_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 794 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 795 [2/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 795 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 796 [9/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 796 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 797 [6/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 797 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 798 [1/1] (2.43ns)   --->   "%gmem_addr_4_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_4, i1 %gmem_load_3_req, i512 %gmem_addr_3_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 798 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 799 [1/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_5, i32, i1 %gmem_load_3_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 799 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 800 [8/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 800 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 801 [5/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 801 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 802 [1/1] (2.43ns)   --->   "%gmem_addr_5_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_5, i1 %gmem_load_4_req, i512 %gmem_addr_4_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 802 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 803 [7/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 803 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 804 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i6, i6 %empty" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 804 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 805 [4/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 805 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln9_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 806 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %shl_ln1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 807 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 808 [1/1] (1.44ns)   --->   "%lshr_ln24 = lshr i512 %gmem_addr_5_read, i512 %zext_ln24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 808 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i512 %lshr_ln24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 809 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln24, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 810 'partselect' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 811 [6/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 811 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 812 [3/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 812 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 813 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %trunc_ln24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 813 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 814 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i32 %trunc_ln24_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 814 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 815 [7/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 815 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 816 [5/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 816 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 817 [2/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 817 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 818 [6/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 818 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 819 [4/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 819 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 820 [1/7] (2.34ns)   --->   "%sub = fsub i32 %bitcast_ln16_1, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 820 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 821 [5/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 821 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 822 [3/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 822 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 823 [4/4] (2.32ns)   --->   "%mul = fmul i32 %sub, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 823 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %trunc_ln17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 824 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 825 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 825 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 826 [4/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 826 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 827 [2/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 827 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 828 [3/4] (2.32ns)   --->   "%mul = fmul i32 %sub, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 828 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 829 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 829 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 830 [3/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 830 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 831 [1/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_6, i32, i1 %gmem_load_4_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 831 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 832 [2/4] (2.32ns)   --->   "%mul = fmul i32 %sub, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 832 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 833 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 833 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 834 [2/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 834 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 835 [1/1] (2.43ns)   --->   "%gmem_addr_6_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_6, i1 %gmem_load_5_req, i512 %gmem_addr_5_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 835 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.34>
ST_83 : Operation 836 [1/1] (0.70ns)   --->   "%add_ln9 = add i6, i6 %empty" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 836 'add' 'add_ln9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 837 [1/4] (2.32ns)   --->   "%mul = fmul i32 %sub, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 837 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 838 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 838 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 839 [1/7] (2.34ns)   --->   "%sub3 = fsub i32 %bitcast_ln24, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 839 'fsub' 'sub3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln9, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 840 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i9 %shl_ln2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 841 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 842 [1/1] (1.44ns)   --->   "%lshr_ln25 = lshr i512 %gmem_addr_6_read, i512 %zext_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 842 'lshr' 'lshr_ln25' <Predicate = true> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i512 %lshr_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 843 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 2.34>
ST_84 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %trunc_ln15_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 844 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 845 [7/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 845 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 846 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 846 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 847 [4/4] (2.32ns)   --->   "%mul4 = fmul i32 %sub3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 847 'fmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %trunc_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 848 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 849 [7/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 849 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.34>
ST_85 : Operation 850 [6/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 850 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 851 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 851 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 852 [3/4] (2.32ns)   --->   "%mul4 = fmul i32 %sub3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 852 'fmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 853 [6/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 853 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.34>
ST_86 : Operation 854 [5/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 854 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 855 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln17, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 855 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 856 [2/4] (2.32ns)   --->   "%mul4 = fmul i32 %sub3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 856 'fmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 857 [5/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 857 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.34>
ST_87 : Operation 858 [1/1] (0.70ns)   --->   "%add_ln9_2 = add i6, i6 %empty_26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 858 'add' 'add_ln9_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 859 [4/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 859 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 860 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %sub1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 860 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 861 [7/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 861 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 862 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln9_2, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 862 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %shl_ln" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 863 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 864 [1/1] (1.44ns)   --->   "%lshr_ln23 = lshr i512 %gmem_addr_4_read, i512 %zext_ln23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 864 'lshr' 'lshr_ln23' <Predicate = true> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i512 %lshr_ln23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 865 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 866 [1/4] (2.32ns)   --->   "%mul4 = fmul i32 %sub3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 866 'fmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 867 [4/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 867 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.34>
ST_88 : Operation 868 [3/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 868 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 869 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %sub1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 869 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 870 [6/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 870 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 871 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %trunc_ln23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 871 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 872 [7/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 872 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 873 [3/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 873 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.34>
ST_89 : Operation 874 [2/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 874 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 875 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %sub1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 875 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 876 [5/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 876 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 877 [6/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 877 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 878 [2/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 878 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.34>
ST_90 : Operation 879 [1/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 879 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 880 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %sub1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 880 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 881 [4/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 881 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 882 [5/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 882 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 883 [1/7] (2.34ns)   --->   "%sub4 = fsub i32 %bitcast_ln25, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 883 'fsub' 'sub4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.34>
ST_91 : Operation 884 [7/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 884 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 885 [3/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 885 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 886 [4/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 886 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 887 [4/4] (2.32ns)   --->   "%mul5 = fmul i32 %sub4, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 887 'fmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 888 [7/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 888 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.34>
ST_92 : Operation 889 [6/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 889 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 890 [2/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 890 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 891 [3/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 891 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 892 [3/4] (2.32ns)   --->   "%mul5 = fmul i32 %sub4, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 892 'fmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 893 [6/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 893 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.34>
ST_93 : Operation 894 [5/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 894 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 895 [1/7] (2.34ns)   --->   "%sub2 = fsub i32, i32 %bitcast_ln16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 895 'fsub' 'sub2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 896 [2/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 896 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 897 [2/4] (2.32ns)   --->   "%mul5 = fmul i32 %sub4, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 897 'fmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 898 [5/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 898 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.34>
ST_94 : Operation 899 [4/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 899 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 900 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 900 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 901 [1/7] (2.34ns)   --->   "%add3 = fadd i32 %bitcast_ln23, i32 %mul4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 901 'fadd' 'add3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 902 [1/4] (2.32ns)   --->   "%mul5 = fmul i32 %sub4, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 902 'fmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 903 [4/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 903 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.34>
ST_95 : Operation 904 [3/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 904 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 905 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 905 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 906 [7/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 906 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 907 [3/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 907 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.34>
ST_96 : Operation 908 [2/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 908 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 909 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 909 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 910 [6/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 910 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 911 [2/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 911 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.34>
ST_97 : Operation 912 [1/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16]   --->   Operation 912 'fadd' 'add1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 913 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:18]   --->   Operation 913 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 914 [5/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 914 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 915 [1/7] (2.34ns)   --->   "%sub5 = fsub i32, i32 %bitcast_ln24_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 915 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.34>
ST_98 : Operation 916 [7/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 916 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 917 [4/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 917 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 918 [4/4] (2.32ns)   --->   "%mul6 = fmul i32 %sub5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 918 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.34>
ST_99 : Operation 919 [6/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 919 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 920 [3/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 920 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 921 [3/4] (2.32ns)   --->   "%mul6 = fmul i32 %sub5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 921 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.34>
ST_100 : Operation 922 [5/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 922 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 923 [2/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 923 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 924 [2/4] (2.32ns)   --->   "%mul6 = fmul i32 %sub5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 924 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.34>
ST_101 : Operation 925 [4/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 925 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 926 [1/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24]   --->   Operation 926 'fadd' 'add4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 927 [1/4] (2.32ns)   --->   "%mul6 = fmul i32 %sub5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:26]   --->   Operation 927 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.34>
ST_102 : Operation 928 [3/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 928 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 929 [7/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 929 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.34>
ST_103 : Operation 930 [2/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 930 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 931 [6/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 931 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.34>
ST_104 : Operation 932 [1/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17]   --->   Operation 932 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 933 [5/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 933 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.34>
ST_105 : Operation 934 [4/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 934 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.34>
ST_106 : Operation 935 [3/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 935 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.34>
ST_107 : Operation 936 [2/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 936 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.34>
ST_108 : Operation 937 [1/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25]   --->   Operation 937 'fadd' 'add5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.32>
ST_109 : Operation 938 [4/4] (2.32ns)   --->   "%delta = fmul i32 %add2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 938 'fmul' 'delta' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 939 [4/4] (2.32ns)   --->   "%delta_2 = fmul i32 %add5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 939 'fmul' 'delta_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.32>
ST_110 : Operation 940 [3/4] (2.32ns)   --->   "%delta = fmul i32 %add2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 940 'fmul' 'delta' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 941 [3/4] (2.32ns)   --->   "%delta_2 = fmul i32 %add5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 941 'fmul' 'delta_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.32>
ST_111 : Operation 942 [2/4] (2.32ns)   --->   "%delta = fmul i32 %add2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 942 'fmul' 'delta' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 943 [2/4] (2.32ns)   --->   "%delta_2 = fmul i32 %add5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 943 'fmul' 'delta_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.32>
ST_112 : Operation 944 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 944 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i58 %trunc_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 945 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 946 [1/4] (2.32ns)   --->   "%delta = fmul i32 %add2, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15]   --->   Operation 946 'fmul' 'delta' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 947 [1/4] (2.32ns)   --->   "%delta_2 = fmul i32 %add5, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23]   --->   Operation 947 'fmul' 'delta_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 948 [1/1] (1.14ns)   --->   "%add_ln48 = add i64, i64 %temp_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 948 'add' 'add_ln48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 949 [1/1] (0.60ns)   --->   "%br_ln9 = br void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 949 'br' 'br_ln9' <Predicate = true> <Delay = 0.60>

State 113 <SV = 112> <Delay = 1.14>
ST_113 : Operation 950 [1/1] (0.00ns)   --->   "%r = phi i10, void, i10 %select_ln9_3, void %._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 950 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 951 [1/1] (0.00ns)   --->   "%empty_31 = trunc i10 %r" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 951 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %empty_31, i11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 952 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%empty_37 = or i20 %tmp_8, i20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 953 'or' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%p_cast14 = zext i20 %empty_37" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 954 'zext' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 955 [1/1] (1.14ns) (out node of the LUT)   --->   "%empty_38 = add i64 %power_read, i64 %p_cast14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 955 'add' 'empty_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_38, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 956 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>

State 114 <SV = 113> <Delay = 2.43>
ST_114 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_39 = or i20 %tmp_8, i20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 957 'or' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%p_cast15 = zext i20 %empty_39" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 958 'zext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 959 [1/1] (1.14ns) (out node of the LUT)   --->   "%empty_40 = add i64 %temp_read, i64 %p_cast15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 959 'add' 'empty_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i58 %trunc_ln31_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 960 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 961 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i512 %gmem, i64 %sext_ln31" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 961 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 962 [70/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 962 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_40, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 963 'partselect' 'trunc_ln32_3' <Predicate = true> <Delay = 0.00>

State 115 <SV = 114> <Delay = 2.43>
ST_115 : Operation 964 [1/1] (0.00ns)   --->   "%p_cast = zext i20 %tmp_8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 964 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 965 [1/1] (0.80ns)   --->   "%empty_34 = add i21, i21 %p_cast" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 965 'add' 'empty_34' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%empty_41 = or i21 %empty_34, i21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 966 'or' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%p_cast16 = sext i21 %empty_41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 967 'sext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 968 [1/1] (1.14ns) (out node of the LUT)   --->   "%empty_42 = add i64 %temp_read, i64 %p_cast16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 968 'add' 'empty_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 969 [69/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 969 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i58 %trunc_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 970 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 971 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i512 %gmem, i64 %sext_ln32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 971 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 972 [70/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 972 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_42, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 973 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>

State 116 <SV = 115> <Delay = 2.43>
ST_116 : Operation 974 [1/1] (0.00ns)   --->   "%p_cast12 = zext i20 %tmp_8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 974 'zext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 975 [1/1] (1.14ns)   --->   "%empty_32 = add i64 %power_read, i64 %p_cast12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 975 'add' 'empty_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 976 [68/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 976 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 977 [69/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 977 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i58 %trunc_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 978 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 979 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i512 %gmem, i64 %sext_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 979 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 980 [70/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 980 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_32, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 981 'partselect' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 982 [1/1] (1.14ns)   --->   "%empty_33 = add i64 %temp_read, i64 %p_cast12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 982 'add' 'empty_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 983 [67/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 983 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 984 [68/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 984 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 985 [69/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 985 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i58 %trunc_ln39_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 986 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 987 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i512 %gmem, i64 %sext_ln39" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 987 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 988 [70/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 988 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_33, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 989 'partselect' 'trunc_ln40_3' <Predicate = true> <Delay = 0.00>

State 118 <SV = 117> <Delay = 2.43>
ST_118 : Operation 990 [1/1] (0.00ns)   --->   "%p_cast13 = sext i21 %empty_34" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 990 'sext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 991 [1/1] (1.14ns)   --->   "%empty_35 = add i64 %temp_read, i64 %p_cast13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 991 'add' 'empty_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 992 [66/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 992 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 993 [67/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 993 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 994 [68/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 994 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 995 [69/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 995 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i58 %trunc_ln40_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 996 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 997 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i512 %gmem, i64 %sext_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 997 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 998 [70/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 998 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_35, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 999 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>

State 119 <SV = 118> <Delay = 2.43>
ST_119 : Operation 1000 [1/1] (1.14ns)   --->   "%empty_36 = add i64 %empty_25, i64 %p_cast12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1000 'add' 'empty_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1001 [1/1] (1.14ns)   --->   "%empty_43 = add i64 %empty_29, i64 %p_cast12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1001 'add' 'empty_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1002 [65/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1002 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1003 [66/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1003 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1004 [67/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1004 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1005 [68/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1005 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1006 [69/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1006 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i58 %trunc_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1007 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1008 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i512 %gmem, i64 %sext_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1008 'getelementptr' 'gmem_addr_12' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1009 [70/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1009 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_43, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1010 'partselect' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_36, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1011 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>

State 120 <SV = 119> <Delay = 2.43>
ST_120 : Operation 1012 [64/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1012 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1013 [65/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1013 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1014 [66/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1014 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1015 [67/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1015 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1016 [68/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1016 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1017 [69/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1017 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i58 %trunc_ln56_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1018 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1019 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i512 %gmem, i64 %sext_ln56" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1019 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1020 [70/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1020 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 2.43>
ST_121 : Operation 1021 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19, void, i19 %add_ln9_3, void %._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1021 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1022 [63/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1022 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1023 [64/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1023 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1024 [65/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1024 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1025 [66/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1025 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1026 [67/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1026 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1027 [68/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1027 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1028 [69/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1028 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i58 %trunc_ln72_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1029 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1030 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i512 %gmem, i64 %sext_ln72" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1030 'getelementptr' 'gmem_addr_14' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1031 [70/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1031 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1032 [1/1] (0.71ns)   --->   "%icmp_ln9 = icmp_eq  i19 %indvar_flatten, i19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1032 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1033 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split2, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1033 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1034 [1/1] (0.72ns)   --->   "%add_ln9_5 = add i10, i10 %r" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1034 'add' 'add_ln9_5' <Predicate = (!icmp_ln9)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1035 [1/1] (0.00ns)   --->   "%empty_51 = trunc i10 %add_ln9_5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1035 'trunc' 'empty_51' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_121 : Operation 1036 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %empty_51, i11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1036 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_121 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node p_mid137)   --->   "%p_mid135 = or i20 %p_mid, i20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1037 'or' 'p_mid135' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_121 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node p_mid137)   --->   "%p_cast14_mid1 = zext i20 %p_mid135" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1038 'zext' 'p_cast14_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_121 : Operation 1039 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_mid137 = add i64 %power_read, i64 %p_cast14_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1039 'add' 'p_mid137' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln31_1_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid137, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1040 'partselect' 'trunc_ln31_1_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 122 <SV = 121> <Delay = 2.43>
ST_122 : Operation 1041 [62/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1041 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1042 [63/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1042 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1043 [64/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1043 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1044 [65/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1044 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1045 [66/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1045 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1046 [67/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1046 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1047 [68/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1047 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1048 [69/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1048 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node p_mid141)   --->   "%p_mid139 = or i20 %p_mid, i20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1049 'or' 'p_mid139' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_122 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node p_mid141)   --->   "%p_cast15_mid1 = zext i20 %p_mid139" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1050 'zext' 'p_cast15_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_122 : Operation 1051 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_mid141 = add i64 %temp_read, i64 %p_cast15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1051 'add' 'p_mid141' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i58 %trunc_ln31_1_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1052 'sext' 'sext_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_122 : Operation 1053 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i512 %gmem, i64 %sext_ln31_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1053 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_122 : Operation 1054 [70/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1054 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln32_3_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid141, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1055 'partselect' 'trunc_ln32_3_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 123 <SV = 122> <Delay = 2.43>
ST_123 : Operation 1056 [61/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1056 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1057 [62/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1057 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1058 [63/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1058 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1059 [64/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1059 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1060 [65/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1060 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1061 [66/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1061 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1062 [67/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1062 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1063 [68/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1063 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1064 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i20 %p_mid" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1064 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_123 : Operation 1065 [1/1] (0.80ns)   --->   "%p_mid129 = add i21, i21 %p_cast_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1065 'add' 'p_mid129' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node p_mid145)   --->   "%p_mid143 = or i21 %p_mid129, i21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1066 'or' 'p_mid143' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_123 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node p_mid145)   --->   "%p_cast16_mid1 = sext i21 %p_mid143" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1067 'sext' 'p_cast16_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_123 : Operation 1068 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_mid145 = add i64 %temp_read, i64 %p_cast16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1068 'add' 'p_mid145' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1069 [69/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1069 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i58 %trunc_ln32_3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1070 'sext' 'sext_ln32_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_123 : Operation 1071 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i512 %gmem, i64 %sext_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1071 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_123 : Operation 1072 [70/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1072 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln33_1_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid145, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1073 'partselect' 'trunc_ln33_1_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 124 <SV = 123> <Delay = 2.43>
ST_124 : Operation 1074 [60/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1074 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1075 [61/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1075 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1076 [62/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1076 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1077 [63/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1077 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1078 [64/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1078 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1079 [65/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1079 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1080 [66/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1080 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1081 [67/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1081 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1082 [1/1] (0.00ns)   --->   "%p_cast12_mid1 = zext i20 %p_mid" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1082 'zext' 'p_cast12_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_124 : Operation 1083 [1/1] (1.14ns)   --->   "%p_mid125 = add i64 %power_read, i64 %p_cast12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1083 'add' 'p_mid125' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1084 [68/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1084 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1085 [69/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1085 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i58 %trunc_ln33_1_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1086 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_124 : Operation 1087 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i512 %gmem, i64 %sext_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1087 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_124 : Operation 1088 [70/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1088 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln39_1_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid125, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1089 'partselect' 'trunc_ln39_1_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 125 <SV = 124> <Delay = 2.43>
ST_125 : Operation 1090 [59/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1090 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1091 [60/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1091 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1092 [61/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1092 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1093 [62/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1093 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1094 [63/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1094 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1095 [64/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1095 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1096 [65/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1096 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1097 [66/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1097 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1098 [1/1] (1.14ns)   --->   "%p_mid127 = add i64 %temp_read, i64 %p_cast12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1098 'add' 'p_mid127' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1099 [67/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1099 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1100 [68/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1100 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1101 [69/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1101 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i58 %trunc_ln39_1_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1102 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_125 : Operation 1103 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i512 %gmem, i64 %sext_ln39_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1103 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_125 : Operation 1104 [70/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1104 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln40_3_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid127, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1105 'partselect' 'trunc_ln40_3_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 126 <SV = 125> <Delay = 2.43>
ST_126 : Operation 1106 [58/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1106 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1107 [59/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1107 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1108 [60/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1108 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1109 [61/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1109 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1110 [62/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1110 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1111 [63/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1111 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1112 [64/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1112 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1113 [65/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1113 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1114 [1/1] (0.00ns)   --->   "%p_cast13_mid1 = sext i21 %p_mid129" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1114 'sext' 'p_cast13_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_126 : Operation 1115 [1/1] (1.14ns)   --->   "%p_mid131 = add i64 %temp_read, i64 %p_cast13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1115 'add' 'p_mid131' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1116 [66/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1116 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1117 [67/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1117 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1118 [68/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1118 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1119 [69/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1119 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i58 %trunc_ln40_3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1120 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_126 : Operation 1121 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i512 %gmem, i64 %sext_ln40_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1121 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_126 : Operation 1122 [70/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1122 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln41_1_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid131, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1123 'partselect' 'trunc_ln41_1_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 127 <SV = 126> <Delay = 2.43>
ST_127 : Operation 1124 [57/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1124 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1125 [58/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1125 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1126 [59/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1126 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1127 [60/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1127 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1128 [61/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1128 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1129 [62/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1129 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1130 [63/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1130 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1131 [64/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1131 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1132 [1/1] (1.14ns)   --->   "%p_mid133 = add i64 %empty_25, i64 %p_cast12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1132 'add' 'p_mid133' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1133 [1/1] (1.14ns)   --->   "%p_mid147 = add i64 %empty_29, i64 %p_cast12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1133 'add' 'p_mid147' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1134 [65/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1134 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1135 [66/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1135 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1136 [67/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1136 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1137 [68/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1137 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1138 [69/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1138 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i58 %trunc_ln41_1_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1139 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_127 : Operation 1140 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i512 %gmem, i64 %sext_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1140 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_127 : Operation 1141 [70/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1141 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln56_1_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid147, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1142 'partselect' 'trunc_ln56_1_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_127 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln72_1_mid1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_mid133, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1143 'partselect' 'trunc_ln72_1_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 128 <SV = 127> <Delay = 2.43>
ST_128 : Operation 1144 [56/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1144 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1145 [57/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1145 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1146 [58/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1146 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1147 [59/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1147 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1148 [60/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1148 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1149 [61/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1149 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1150 [62/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1150 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1151 [63/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1151 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1152 [64/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1152 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1153 [65/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1153 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1154 [66/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1154 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1155 [67/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1155 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1156 [68/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1156 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1157 [69/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1157 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i58 %trunc_ln56_1_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1158 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_128 : Operation 1159 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i512 %gmem, i64 %sext_ln56_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1159 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_128 : Operation 1160 [70/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1160 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 12.4>
ST_129 : Operation 1161 [1/1] (0.00ns)   --->   "%c = phi i10, void, i10 %add_ln10, void %._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:10]   --->   Operation 1161 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1162 [1/1] (0.60ns)   --->   "%cmp2 = icmp_eq  i10 %r, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1162 'icmp' 'cmp2' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1163 [1/1] (0.60ns)   --->   "%cmp4 = icmp_eq  i10 %r, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1163 'icmp' 'cmp4' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1164 [55/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1164 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1165 [56/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1165 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1166 [57/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1166 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1167 [58/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1167 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1168 [59/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1168 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1169 [60/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1169 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1170 [61/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1170 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1171 [62/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1171 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1172 [1/1] (0.60ns)   --->   "%icmp_ln10 = icmp_eq  i10 %c, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:10]   --->   Operation 1172 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1173 [1/1] (0.30ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i10, i10 %c" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1173 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1174 [1/1] (0.30ns)   --->   "%select_ln9_3 = select i1 %icmp_ln10, i10 %add_ln9_5, i10 %r" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1174 'select' 'select_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i10 %select_ln9_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1175 'trunc' 'trunc_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_129 : Operation 1176 [1/1] (0.60ns)   --->   "%cmp2_mid1 = icmp_eq  i10 %add_ln9_5, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1176 'icmp' 'cmp2_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1177 [1/1] (0.27ns)   --->   "%select_ln9_4 = select i1 %icmp_ln10, i1 %cmp2_mid1, i1 %cmp2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1177 'select' 'select_ln9_4' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1178 [1/1] (0.60ns)   --->   "%cmp4_mid1 = icmp_eq  i10 %add_ln9_5, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1178 'icmp' 'cmp4_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1179 [1/1] (0.27ns)   --->   "%select_ln9_5 = select i1 %icmp_ln10, i1 %cmp4_mid1, i1 %cmp4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1179 'select' 'select_ln9_5' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1180 [63/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1180 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1181 [64/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1181 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1182 [65/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1182 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1183 [66/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1183 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1184 [67/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1184 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1185 [68/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1185 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1186 [69/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1186 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i58 %trunc_ln72_1_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1187 'sext' 'sext_ln72_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_129 : Operation 1188 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i512 %gmem, i64 %sext_ln72_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1188 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_129 : Operation 1189 [70/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1189 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1190 [1/1] (0.60ns)   --->   "%icmp_ln11 = icmp_eq  i10 %select_ln9, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:11]   --->   Operation 1190 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1191 [1/1] (0.60ns)   --->   "%icmp_ln11_1 = icmp_eq  i10 %select_ln9, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:11]   --->   Operation 1191 'icmp' 'icmp_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_2)   --->   "%or_ln11 = or i1 %select_ln9_4, i1 %icmp_ln11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:11]   --->   Operation 1192 'or' 'or_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_2)   --->   "%or_ln11_1 = or i1 %select_ln9_5, i1 %icmp_ln11_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:11]   --->   Operation 1193 'or' 'or_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1194 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln11_2 = or i1 %or_ln11_1, i1 %or_ln11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:11]   --->   Operation 1194 'or' 'or_ln11_2' <Predicate = (!icmp_ln9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i10 %select_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:14]   --->   Operation 1195 'trunc' 'trunc_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_129 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %or_ln11_2, void %bb50, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:11]   --->   Operation 1196 'br' 'br_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_129 : Operation 1197 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i9.i2, i9 %trunc_ln9_2, i9 %trunc_ln14_1, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1197 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_129 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i20 %shl_ln3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1198 'zext' 'zext_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_129 : Operation 1199 [1/1] (1.14ns)   --->   "%add_ln80 = add i64 %power_read, i64 %zext_ln80" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1199 'add' 'add_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln80, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1200 'partselect' 'trunc_ln80_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_129 : Operation 1201 [1/1] (1.14ns)   --->   "%add_ln82 = add i64 %zext_ln80, i64 %add_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 1201 'add' 'add_ln82' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln81_s = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln82, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1202 'partselect' 'trunc_ln81_s' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_129 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln14)   --->   "%or_ln14 = or i9 %trunc_ln14_1, i9 %trunc_ln9_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:14]   --->   Operation 1203 'or' 'or_ln14' <Predicate = (!icmp_ln9 & or_ln11_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1204 [1/1] (0.59ns) (out node of the LUT)   --->   "%icmp_ln14 = icmp_eq  i9 %or_ln14, i9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:14]   --->   Operation 1204 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln9 & or_ln11_2)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1205 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void, void %.bb51_crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:14]   --->   Operation 1205 'br' 'br_ln14' <Predicate = (!icmp_ln9 & or_ln11_2)> <Delay = 0.00>
ST_129 : Operation 1206 [1/1] (0.12ns)   --->   "%and_ln22 = and i1 %select_ln9_4, i1 %icmp_ln11_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:22]   --->   Operation 1206 'and' 'and_ln22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void, void %.bb51_crit_edge178" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:22]   --->   Operation 1207 'br' 'br_ln22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14)> <Delay = 0.00>
ST_129 : Operation 1208 [1/1] (0.12ns)   --->   "%and_ln30 = and i1 %select_ln9_5, i1 %icmp_ln11_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:30]   --->   Operation 1208 'and' 'and_ln30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1209 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void %.bb51_crit_edge179" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:30]   --->   Operation 1209 'br' 'br_ln30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22)> <Delay = 0.00>
ST_129 : Operation 1210 [1/1] (0.12ns)   --->   "%and_ln38 = and i1 %select_ln9_5, i1 %icmp_ln11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:38]   --->   Operation 1210 'and' 'and_ln38' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %and_ln38, void, void %.bb51_crit_edge180" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:38]   --->   Operation 1211 'br' 'br_ln38' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30)> <Delay = 0.00>
ST_129 : Operation 1212 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %select_ln9_4, void, void %bb44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:46]   --->   Operation 1212 'br' 'br_ln46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38)> <Delay = 0.00>
ST_129 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln11_1, void, void %.bb51_crit_edge181" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:54]   --->   Operation 1213 'br' 'br_ln54' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4)> <Delay = 0.00>
ST_129 : Operation 1214 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %select_ln9_5, void, void %bb47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:62]   --->   Operation 1214 'br' 'br_ln62' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1)> <Delay = 0.00>
ST_129 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i9.i2, i9 %trunc_ln9_2, i9 %trunc_ln14_1, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1215 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_129 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i20 %shl_ln8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1216 'zext' 'zext_ln63' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_129 : Operation 1217 [1/1] (1.14ns)   --->   "%add_ln63 = add i64 %zext_ln63, i64 %power_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1217 'add' 'add_ln63' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln63, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1218 'partselect' 'trunc_ln63_3' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_129 : Operation 1219 [1/1] (1.14ns)   --->   "%add_ln64 = add i64 %zext_ln63, i64 %add_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1219 'add' 'add_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln64, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1220 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_129 : Operation 1221 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln14_1, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1221 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_129 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %shl_ln5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1222 'zext' 'zext_ln47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_129 : Operation 1223 [1/1] (1.14ns)   --->   "%add_ln47 = add i64 %zext_ln47, i64 %power_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1223 'add' 'add_ln47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln47, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1224 'partselect' 'trunc_ln47_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>

State 130 <SV = 129> <Delay = 2.43>
ST_130 : Operation 1225 [54/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1225 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1226 [55/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1226 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1227 [56/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1227 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1228 [57/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1228 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1229 [58/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1229 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1230 [59/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1230 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1231 [60/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1231 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1232 [61/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1232 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1233 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln9_2, i9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1233 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_130 : Operation 1234 [62/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1234 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1235 [63/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1235 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1236 [64/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1236 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1237 [65/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1237 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1238 [66/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1238 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1239 [67/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1239 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1240 [68/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1240 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1241 [69/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1241 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i58 %trunc_ln80_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1242 'sext' 'sext_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1243 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i512 %gmem, i64 %sext_ln80" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1243 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1244 [70/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1244 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1245 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1, i9 %trunc_ln14_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1245 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i10 %or_ln1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1246 'zext' 'zext_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1247 [1/1] (0.79ns)   --->   "%add_ln81 = add i18 %p_mid2, i18 %zext_ln81" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1247 'add' 'add_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln81, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1248 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i20 %shl_ln4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1249 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i18 %add_ln81" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1250 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1251 [1/1] (1.14ns)   --->   "%add_ln81_1 = add i64 %temp_read, i64 %zext_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1251 'add' 'add_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln81_1, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1252 'partselect' 'trunc_ln81_4' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb51"   --->   Operation 1253 'br' 'br_ln0' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_130 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln70 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:70]   --->   Operation 1254 'br' 'br_ln70' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & !select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i10 %select_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1255 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln63, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1256 'bitconcatenate' 'trunc_ln63_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i58 %trunc_ln63_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1257 'sext' 'sext_ln63' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1258 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i512 %gmem, i64 %sext_ln63" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1258 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1259 [70/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1259 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1260 [1/1] (0.70ns)   --->   "%add_ln64_1 = add i6 %add_ln9, i6 %trunc_ln63_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1260 'add' 'add_ln64_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1261 [1/1] (0.61ns)   --->   "%icmp_ln64 = icmp_ugt  i6 %add_ln64_1, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1261 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1262 [1/1] (0.27ns)   --->   "%select_ln64 = select i1 %icmp_ln64, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1262 'select' 'select_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 1263 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %bb47._crit_edge, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1263 'br' 'br_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1264 [1/1] (0.00ns)   --->   "%br_ln67 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:67]   --->   Operation 1264 'br' 'br_ln67' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_130 : Operation 1265 [1/1] (0.00ns)   --->   "%br_ln54 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:54]   --->   Operation 1265 'br' 'br_ln54' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & icmp_ln11_1)> <Delay = 0.00>
ST_130 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i10 %select_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1266 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln47, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1267 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i58 %trunc_ln47_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1268 'sext' 'sext_ln47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1269 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i512 %gmem, i64 %sext_ln47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1269 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1270 [70/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1270 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1271 [1/1] (1.14ns)   --->   "%add_ln48_1 = add i64 %add_ln48, i64 %zext_ln47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1271 'add' 'add_ln48_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1272 [1/1] (0.70ns)   --->   "%add_ln48_2 = add i6 %trunc_ln, i6 %add_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1272 'add' 'add_ln48_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1273 [1/1] (0.61ns)   --->   "%icmp_ln48 = icmp_ugt  i6 %add_ln48_2, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1273 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln48_1, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1274 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1275 [1/1] (0.27ns)   --->   "%select_ln48 = select i1 %icmp_ln48, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1275 'select' 'select_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 1276 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %bb44._crit_edge, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1276 'br' 'br_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1277 [1/1] (1.14ns)   --->   "%add_ln49 = add i64 %zext_ln47, i64 %empty_25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1277 'add' 'add_ln49' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln49, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1278 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1279 [1/1] (0.00ns)   --->   "%br_ln51 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:51]   --->   Operation 1279 'br' 'br_ln51' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_130 : Operation 1280 [1/1] (0.00ns)   --->   "%br_ln38 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:38]   --->   Operation 1280 'br' 'br_ln38' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & and_ln38)> <Delay = 0.00>
ST_130 : Operation 1281 [1/1] (0.00ns)   --->   "%br_ln30 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:30]   --->   Operation 1281 'br' 'br_ln30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & and_ln30)> <Delay = 0.00>
ST_130 : Operation 1282 [1/1] (0.00ns)   --->   "%br_ln22 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:22]   --->   Operation 1282 'br' 'br_ln22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & and_ln22)> <Delay = 0.00>
ST_130 : Operation 1283 [1/1] (0.00ns)   --->   "%br_ln14 = br void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:14]   --->   Operation 1283 'br' 'br_ln14' <Predicate = (!icmp_ln9 & or_ln11_2 & icmp_ln14)> <Delay = 0.00>

State 131 <SV = 130> <Delay = 2.43>
ST_131 : Operation 1284 [53/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1284 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1285 [54/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1285 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1286 [55/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1286 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1287 [56/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1287 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1288 [57/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1288 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1289 [58/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1289 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1290 [59/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1290 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1291 [60/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1291 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1292 [61/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1292 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1293 [62/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1293 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1294 [63/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1294 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1295 [64/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1295 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1296 [65/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1296 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1297 [66/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1297 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1298 [67/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1298 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1299 [68/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1299 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1300 [1/1] (0.79ns)   --->   "%add_ln9_4 = add i18, i18 %p_mid2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1300 'add' 'add_ln9_4' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1301 [1/1] (0.00ns)   --->   "%c_cast = zext i10 %select_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1301 'zext' 'c_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_131 : Operation 1302 [69/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1302 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i58 %trunc_ln81_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1303 'sext' 'sext_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_131 : Operation 1304 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i512 %gmem, i64 %sext_ln81" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1304 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_131 : Operation 1305 [70/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1305 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i18.i32.i32, i18 %add_ln9_4, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1306 'partselect' 'tmp_4' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_131 : Operation 1307 [1/1] (0.00ns)   --->   "%shl_ln81_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i9.i2, i9 %tmp_4, i9 %trunc_ln14_1, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1307 'bitconcatenate' 'shl_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_131 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i20 %shl_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1308 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_131 : Operation 1309 [1/1] (1.14ns)   --->   "%add_ln81_3 = add i64 %temp_read, i64 %zext_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1309 'add' 'add_ln81_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln81_9 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln81_3, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1310 'partselect' 'trunc_ln81_9' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_131 : Operation 1311 [69/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1311 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i58 %trunc_ln3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1312 'sext' 'sext_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_131 : Operation 1313 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i512 %gmem, i64 %sext_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1313 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_131 : Operation 1314 [70/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1314 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i18.i32.i32, i18 %add_ln9_4, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1315 'partselect' 'tmp_6' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_131 : Operation 1316 [69/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1316 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i58 %trunc_ln1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1317 'sext' 'sext_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_131 : Operation 1318 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i512 %gmem, i64 %sext_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1318 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_131 : Operation 1319 [70/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1319 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1320 [1/1] (0.79ns)   --->   "%add_ln86 = add i18 %p_mid2, i18 %c_cast" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1320 'add' 'add_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1321 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %add_ln86, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1321 'partselect' 'lshr_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 132 <SV = 131> <Delay = 2.43>
ST_132 : Operation 1322 [52/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1322 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1323 [53/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1323 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1324 [54/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1324 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1325 [55/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1325 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1326 [56/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1326 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1327 [57/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1327 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1328 [58/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1328 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1329 [59/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1329 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1330 [60/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1330 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1331 [61/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1331 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1332 [62/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1332 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1333 [63/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1333 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1334 [64/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1334 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1335 [65/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1335 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1336 [66/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1336 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1337 [67/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1337 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1338 [68/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1338 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1339 [69/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1339 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i58 %trunc_ln81_9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1340 'sext' 'sext_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_132 : Operation 1341 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i512 %gmem, i64 %sext_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1341 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_132 : Operation 1342 [70/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1342 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1343 [68/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1343 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1344 [69/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1344 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i9.i2, i9 %tmp_6, i9 %trunc_ln14_1, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1345 'bitconcatenate' 'shl_ln10' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_132 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i20 %shl_ln10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1346 'zext' 'zext_ln65' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_132 : Operation 1347 [1/1] (1.14ns)   --->   "%add_ln65 = add i64 %temp_read, i64 %zext_ln65" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1347 'add' 'add_ln65' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln65, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1348 'partselect' 'trunc_ln65_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_132 : Operation 1349 [68/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1349 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1350 [69/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1350 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 2.43>
ST_133 : Operation 1351 [51/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1351 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1352 [52/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1352 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1353 [53/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1353 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1354 [54/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1354 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1355 [55/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1355 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1356 [56/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1356 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1357 [57/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1357 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1358 [58/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1358 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1359 [59/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1359 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1360 [60/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1360 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1361 [61/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1361 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1362 [62/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1362 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1363 [63/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1363 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1364 [64/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1364 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1365 [65/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1365 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1366 [66/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1366 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i10 %select_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1367 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_133 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln80, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1368 'bitconcatenate' 'trunc_ln80_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_133 : Operation 1369 [67/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1369 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1370 [68/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1370 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1371 [69/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1371 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1372 [1/1] (0.70ns)   --->   "%add_ln81_6 = add i6 %add_ln9, i6 %trunc_ln80_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1372 'add' 'add_ln81_6' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1373 [1/1] (0.61ns)   --->   "%icmp_ln81 = icmp_ugt  i6 %add_ln81_6, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1373 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i58 %trunc_ln81_s" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1374 'sext' 'sext_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_133 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i58 %trunc_ln81_s" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1375 'sext' 'sext_ln81_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_133 : Operation 1376 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i512 %gmem, i64 %sext_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1376 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_133 : Operation 1377 [70/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1377 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %bb50._crit_edge, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1378 'br' 'br_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_133 : Operation 1379 [1/1] (1.06ns)   --->   "%add_ln81_4 = add i59 %sext_ln81_3, i59" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1379 'add' 'add_ln81_4' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1380 [67/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1380 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1381 [68/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1381 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i58 %trunc_ln65_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1382 'sext' 'sext_ln65' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_133 : Operation 1383 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i512 %gmem, i64 %sext_ln65" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1383 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_133 : Operation 1384 [70/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1384 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1385 [67/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1385 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1386 [68/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1386 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i58 %trunc_ln2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1387 'sext' 'sext_ln49' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_133 : Operation 1388 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i512 %gmem, i64 %sext_ln49" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1388 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_133 : Operation 1389 [70/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1389 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 2.43>
ST_134 : Operation 1390 [50/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1390 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1391 [51/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1391 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1392 [52/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1392 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1393 [53/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1393 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1394 [54/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1394 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1395 [55/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1395 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1396 [56/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1396 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1397 [57/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1397 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1398 [58/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1398 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1399 [59/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1399 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1400 [60/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1400 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1401 [61/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1401 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1402 [62/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1402 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1403 [63/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1403 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1404 [64/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1404 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1405 [65/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1405 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1406 [66/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1406 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1407 [67/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1407 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1408 [68/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1408 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1409 [69/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1409 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln81_4 = sext i59 %add_ln81_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1410 'sext' 'sext_ln81_4' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 0.00>
ST_134 : Operation 1411 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i512 %gmem, i64 %sext_ln81_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1411 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 0.00>
ST_134 : Operation 1412 [70/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1412 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1413 [66/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1413 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1414 [67/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1414 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1415 [69/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1415 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1416 [66/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1416 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1417 [67/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1417 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1418 [69/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1418 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i10 %select_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1419 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_134 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i14 %lshr_ln" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1420 'zext' 'zext_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_134 : Operation 1421 [1/1] (0.65ns)   --->   "%icmp_ln86 = icmp_eq  i4 %trunc_ln86, i4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1421 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1422 [1/1] (1.06ns)   --->   "%add_ln86_1 = add i59 %zext_ln86, i59 %sext_ln9_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1422 'add' 'add_ln86_1' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1423 [1/1] (0.65ns)   --->   "%icmp_ln86_1 = icmp_eq  i4 %trunc_ln86, i4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1423 'icmp' 'icmp_ln86_1' <Predicate = (!icmp_ln9)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1424 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86_1, void %._crit_edge, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1424 'br' 'br_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 135 <SV = 134> <Delay = 2.43>
ST_135 : Operation 1425 [49/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1425 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1426 [50/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1426 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1427 [51/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1427 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1428 [52/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1428 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1429 [53/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1429 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1430 [54/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1430 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1431 [55/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1431 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1432 [56/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1432 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1433 [57/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1433 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1434 [58/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1434 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1435 [59/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1435 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1436 [60/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1436 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1437 [61/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1437 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1438 [62/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1438 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1439 [63/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1439 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1440 [64/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1440 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1441 [65/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1441 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1442 [66/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1442 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1443 [67/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1443 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1444 [68/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1444 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1445 [69/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1445 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1446 [65/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1446 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1447 [66/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1447 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1448 [68/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1448 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1449 [65/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1449 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1450 [66/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1450 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1451 [68/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1451 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i59 %add_ln86_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1452 'sext' 'sext_ln86' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 0.00>
ST_135 : Operation 1453 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i512 %gmem, i64 %sext_ln86" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1453 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 0.00>
ST_135 : Operation 1454 [70/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1454 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 2.43>
ST_136 : Operation 1455 [48/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1455 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1456 [49/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1456 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1457 [50/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1457 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1458 [51/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1458 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1459 [52/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1459 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1460 [53/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1460 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1461 [54/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1461 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1462 [55/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1462 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1463 [56/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1463 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1464 [57/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1464 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1465 [58/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1465 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1466 [59/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1466 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1467 [60/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1467 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1468 [61/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1468 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1469 [62/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1469 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1470 [63/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1470 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1471 [64/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1471 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1472 [65/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1472 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1473 [66/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1473 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1474 [67/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1474 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1475 [68/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1475 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1476 [64/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1476 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1477 [65/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1477 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1478 [67/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1478 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1479 [64/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1479 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1480 [65/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1480 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1481 [67/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1481 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1482 [69/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1482 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 2.43>
ST_137 : Operation 1483 [47/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1483 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1484 [48/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1484 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1485 [49/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1485 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1486 [50/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1486 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1487 [51/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1487 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1488 [52/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1488 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1489 [53/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1489 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1490 [54/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1490 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1491 [55/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1491 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1492 [56/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1492 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1493 [57/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1493 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1494 [58/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1494 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1495 [59/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1495 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1496 [60/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1496 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1497 [61/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1497 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1498 [62/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1498 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1499 [63/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1499 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1500 [64/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1500 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1501 [65/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1501 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1502 [66/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1502 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1503 [67/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1503 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1504 [63/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1504 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1505 [64/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1505 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1506 [66/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1506 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1507 [63/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1507 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1508 [64/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1508 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1509 [66/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1509 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1510 [68/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1510 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 2.43>
ST_138 : Operation 1511 [46/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1511 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1512 [47/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1512 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1513 [48/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1513 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1514 [49/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1514 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1515 [50/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1515 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1516 [51/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1516 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1517 [52/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1517 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1518 [53/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1518 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1519 [54/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1519 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1520 [55/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1520 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1521 [56/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1521 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1522 [57/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1522 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1523 [58/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1523 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1524 [59/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1524 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1525 [60/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1525 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1526 [61/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1526 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1527 [62/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1527 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1528 [63/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1528 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1529 [64/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1529 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1530 [65/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1530 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1531 [66/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1531 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1532 [62/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1532 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1533 [63/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1533 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1534 [65/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1534 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1535 [62/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1535 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1536 [63/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1536 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1537 [65/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1537 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1538 [67/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1538 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 2.43>
ST_139 : Operation 1539 [45/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1539 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1540 [46/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1540 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1541 [47/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1541 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1542 [48/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1542 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1543 [49/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1543 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1544 [50/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1544 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1545 [51/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1545 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1546 [52/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1546 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1547 [53/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1547 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1548 [54/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1548 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1549 [55/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1549 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1550 [56/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1550 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1551 [57/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1551 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1552 [58/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1552 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1553 [59/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1553 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1554 [60/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1554 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1555 [61/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1555 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1556 [62/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1556 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1557 [63/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1557 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1558 [64/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1558 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1559 [65/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1559 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1560 [61/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1560 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1561 [62/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1561 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1562 [64/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1562 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1563 [61/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1563 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1564 [62/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1564 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1565 [64/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1565 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1566 [66/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1566 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 2.43>
ST_140 : Operation 1567 [44/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1567 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1568 [45/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1568 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1569 [46/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1569 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1570 [47/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1570 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1571 [48/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1571 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1572 [49/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1572 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1573 [50/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1573 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1574 [51/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1574 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1575 [52/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1575 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1576 [53/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1576 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1577 [54/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1577 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1578 [55/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1578 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1579 [56/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1579 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1580 [57/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1580 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1581 [58/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1581 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1582 [59/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1582 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1583 [60/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1583 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1584 [61/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1584 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1585 [62/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1585 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1586 [63/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1586 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1587 [64/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1587 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1588 [60/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1588 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1589 [61/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1589 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1590 [63/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1590 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1591 [60/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1591 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1592 [61/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1592 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1593 [63/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1593 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1594 [65/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1594 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 2.43>
ST_141 : Operation 1595 [43/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1595 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1596 [44/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1596 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1597 [45/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1597 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1598 [46/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1598 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1599 [47/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1599 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1600 [48/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1600 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1601 [49/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1601 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1602 [50/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1602 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1603 [51/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1603 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1604 [52/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1604 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1605 [53/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1605 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1606 [54/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1606 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1607 [55/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1607 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1608 [56/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1608 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1609 [57/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1609 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1610 [58/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1610 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1611 [59/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1611 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1612 [60/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1612 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1613 [61/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1613 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1614 [62/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1614 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1615 [63/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1615 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1616 [59/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1616 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1617 [60/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1617 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1618 [62/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1618 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1619 [59/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1619 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1620 [60/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1620 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1621 [62/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1621 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1622 [64/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1622 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 2.43>
ST_142 : Operation 1623 [42/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1623 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1624 [43/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1624 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1625 [44/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1625 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1626 [45/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1626 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1627 [46/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1627 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1628 [47/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1628 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1629 [48/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1629 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1630 [49/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1630 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1631 [1/1] (0.80ns)   --->   "%add_ln9_3 = add i19, i19 %indvar_flatten" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 1631 'add' 'add_ln9_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1632 [50/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1632 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1633 [51/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1633 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1634 [52/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1634 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1635 [53/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1635 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1636 [54/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1636 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1637 [55/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1637 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1638 [56/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1638 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1639 [57/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1639 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1640 [58/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1640 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1641 [59/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1641 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1642 [60/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1642 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1643 [61/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1643 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1644 [62/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1644 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1645 [58/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1645 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1646 [59/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1646 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1647 [61/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1647 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1648 [58/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1648 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1649 [59/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1649 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1650 [61/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1650 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1651 [63/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1651 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 2.43>
ST_143 : Operation 1652 [41/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1652 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1653 [42/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1653 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1654 [43/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1654 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1655 [44/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1655 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1656 [45/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1656 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1657 [46/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1657 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1658 [47/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1658 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1659 [48/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1659 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1660 [49/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1660 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1661 [50/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1661 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1662 [51/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1662 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1663 [52/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1663 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1664 [53/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1664 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1665 [54/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1665 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1666 [55/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1666 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1667 [56/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1667 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1668 [57/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1668 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1669 [58/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1669 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1670 [59/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1670 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1671 [60/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1671 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1672 [61/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1672 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1673 [57/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1673 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1674 [58/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1674 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1675 [60/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1675 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1676 [57/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1676 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1677 [58/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1677 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1678 [60/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1678 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1679 [62/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1679 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 2.43>
ST_144 : Operation 1680 [40/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1680 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1681 [41/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1681 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1682 [42/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1682 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1683 [43/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1683 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1684 [44/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1684 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1685 [45/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1685 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1686 [46/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1686 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1687 [47/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1687 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1688 [48/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1688 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1689 [49/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1689 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1690 [50/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1690 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1691 [51/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1691 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1692 [52/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1692 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1693 [53/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1693 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1694 [54/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1694 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1695 [55/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1695 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1696 [56/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1696 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1697 [57/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1697 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1698 [58/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1698 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1699 [59/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1699 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1700 [60/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1700 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1701 [56/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1701 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1702 [57/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1702 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1703 [59/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1703 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1704 [56/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1704 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1705 [57/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1705 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1706 [59/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1706 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1707 [61/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1707 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 2.43>
ST_145 : Operation 1708 [39/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1708 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1709 [40/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1709 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1710 [41/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1710 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1711 [42/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1711 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1712 [43/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1712 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1713 [44/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1713 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1714 [45/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1714 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1715 [46/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1715 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1716 [47/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1716 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1717 [48/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1717 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1718 [49/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1718 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1719 [50/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1719 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1720 [51/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1720 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1721 [52/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1721 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1722 [53/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1722 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1723 [54/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1723 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1724 [55/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1724 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1725 [56/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1725 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1726 [57/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1726 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1727 [58/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1727 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1728 [59/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1728 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1729 [55/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1729 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1730 [56/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1730 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1731 [58/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1731 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1732 [55/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1732 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1733 [56/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1733 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1734 [58/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1734 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1735 [60/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1735 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 2.43>
ST_146 : Operation 1736 [38/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1736 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1737 [39/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1737 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1738 [40/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1738 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1739 [41/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1739 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1740 [42/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1740 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1741 [43/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1741 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1742 [44/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1742 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1743 [45/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1743 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1744 [46/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1744 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1745 [47/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1745 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1746 [48/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1746 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1747 [49/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1747 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1748 [50/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1748 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1749 [51/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1749 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1750 [52/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1750 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1751 [53/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1751 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1752 [54/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1752 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1753 [55/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1753 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1754 [56/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1754 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1755 [57/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1755 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1756 [58/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1756 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1757 [54/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1757 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1758 [55/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1758 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1759 [57/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1759 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1760 [54/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1760 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1761 [55/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1761 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1762 [57/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1762 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1763 [59/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1763 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 2.43>
ST_147 : Operation 1764 [37/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1764 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1765 [38/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1765 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1766 [39/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1766 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1767 [40/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1767 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1768 [41/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1768 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1769 [42/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1769 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1770 [43/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1770 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1771 [44/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1771 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1772 [45/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1772 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1773 [46/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1773 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1774 [47/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1774 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1775 [48/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1775 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1776 [49/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1776 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1777 [50/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1777 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1778 [51/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1778 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1779 [52/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1779 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1780 [53/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1780 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1781 [54/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1781 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1782 [55/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1782 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1783 [56/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1783 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1784 [57/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1784 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1785 [53/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1785 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1786 [54/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1786 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1787 [56/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1787 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1788 [53/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1788 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1789 [54/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1789 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1790 [56/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1790 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1791 [58/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1791 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 2.43>
ST_148 : Operation 1792 [36/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1792 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1793 [37/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1793 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1794 [38/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1794 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1795 [39/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1795 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1796 [40/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1796 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1797 [41/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1797 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1798 [42/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1798 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1799 [43/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1799 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1800 [44/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1800 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1801 [45/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1801 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1802 [46/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1802 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1803 [47/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1803 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1804 [48/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1804 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1805 [49/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1805 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1806 [50/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1806 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1807 [51/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1807 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1808 [52/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1808 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1809 [53/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1809 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1810 [54/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1810 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1811 [55/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1811 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1812 [56/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1812 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1813 [52/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1813 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1814 [53/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1814 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1815 [55/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1815 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1816 [52/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1816 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1817 [53/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1817 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1818 [55/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1818 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1819 [57/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1819 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 2.43>
ST_149 : Operation 1820 [35/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1820 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1821 [36/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1821 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1822 [37/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1822 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1823 [38/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1823 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1824 [39/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1824 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1825 [40/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1825 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1826 [41/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1826 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1827 [42/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1827 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1828 [43/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1828 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1829 [44/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1829 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1830 [45/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1830 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1831 [46/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1831 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1832 [47/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1832 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1833 [48/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1833 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1834 [49/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1834 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1835 [50/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1835 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1836 [51/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1836 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1837 [52/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1837 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1838 [53/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1838 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1839 [54/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1839 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1840 [55/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1840 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1841 [51/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1841 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1842 [52/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1842 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1843 [54/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1843 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1844 [51/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1844 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1845 [52/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1845 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1846 [54/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1846 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1847 [56/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1847 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 2.43>
ST_150 : Operation 1848 [34/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1848 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1849 [35/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1849 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1850 [36/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1850 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1851 [37/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1851 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1852 [38/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1852 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1853 [39/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1853 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1854 [40/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1854 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1855 [41/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1855 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1856 [42/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1856 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1857 [43/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1857 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1858 [44/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1858 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1859 [45/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1859 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1860 [46/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1860 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1861 [47/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1861 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1862 [48/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1862 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1863 [49/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1863 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1864 [50/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1864 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1865 [51/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1865 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1866 [52/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1866 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1867 [53/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1867 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1868 [54/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1868 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1869 [50/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1869 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1870 [51/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1870 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1871 [53/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1871 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1872 [50/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1872 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1873 [51/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1873 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1874 [53/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1874 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1875 [55/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1875 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1876 [1/1] (0.72ns)   --->   "%add_ln10 = add i10 %select_ln9, i10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:10]   --->   Operation 1876 'add' 'add_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.43>
ST_151 : Operation 1877 [33/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1877 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1878 [34/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1878 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1879 [35/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1879 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1880 [36/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1880 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1881 [37/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1881 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1882 [38/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1882 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1883 [39/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1883 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1884 [40/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1884 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1885 [41/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1885 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1886 [42/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1886 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1887 [43/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1887 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1888 [44/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1888 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1889 [45/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1889 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1890 [46/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1890 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1891 [47/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1891 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1892 [48/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1892 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1893 [49/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1893 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1894 [50/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1894 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1895 [51/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1895 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1896 [52/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1896 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1897 [53/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1897 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1898 [49/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1898 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1899 [50/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1899 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1900 [52/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1900 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1901 [49/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1901 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1902 [50/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1902 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1903 [52/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1903 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1904 [54/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1904 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 2.43>
ST_152 : Operation 1905 [32/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1905 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1906 [33/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1906 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1907 [34/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1907 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1908 [35/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1908 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1909 [36/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1909 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1910 [37/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1910 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1911 [38/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1911 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1912 [39/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1912 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1913 [40/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1913 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1914 [41/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1914 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1915 [42/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1915 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1916 [43/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1916 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1917 [44/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1917 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1918 [45/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1918 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1919 [46/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1919 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1920 [47/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1920 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1921 [48/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1921 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1922 [49/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1922 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1923 [50/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1923 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1924 [51/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1924 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1925 [52/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1925 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1926 [48/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1926 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1927 [49/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1927 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1928 [51/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1928 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1929 [48/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1929 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1930 [49/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1930 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1931 [51/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1931 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1932 [53/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1932 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 2.43>
ST_153 : Operation 1933 [31/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1933 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1934 [32/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1934 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1935 [33/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1935 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1936 [34/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1936 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1937 [35/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1937 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1938 [36/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1938 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1939 [37/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1939 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1940 [38/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1940 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1941 [39/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1941 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1942 [40/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1942 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1943 [41/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1943 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1944 [42/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1944 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1945 [43/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1945 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1946 [44/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1946 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1947 [45/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1947 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1948 [46/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1948 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1949 [47/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1949 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1950 [48/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1950 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1951 [49/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1951 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1952 [50/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1952 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1953 [51/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1953 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1954 [47/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1954 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1955 [48/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1955 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1956 [50/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1956 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1957 [47/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1957 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1958 [48/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1958 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1959 [50/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1959 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1960 [52/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1960 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 2.43>
ST_154 : Operation 1961 [30/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1961 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1962 [31/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1962 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1963 [32/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1963 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1964 [33/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1964 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1965 [34/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1965 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1966 [35/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1966 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1967 [36/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1967 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1968 [37/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1968 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1969 [38/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1969 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1970 [39/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1970 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1971 [40/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1971 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1972 [41/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1972 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1973 [42/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1973 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1974 [43/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1974 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1975 [44/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1975 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1976 [45/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1976 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1977 [46/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 1977 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1978 [47/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1978 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1979 [48/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1979 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1980 [49/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1980 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1981 [50/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 1981 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1982 [46/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 1982 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1983 [47/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 1983 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1984 [49/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 1984 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1985 [46/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 1985 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1986 [47/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 1986 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1987 [49/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 1987 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1988 [51/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 1988 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 2.43>
ST_155 : Operation 1989 [29/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1989 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1990 [30/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1990 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1991 [31/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1991 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1992 [32/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 1992 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1993 [33/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 1993 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1994 [34/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 1994 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1995 [35/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 1995 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1996 [36/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 1996 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1997 [37/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 1997 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1998 [38/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 1998 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1999 [39/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 1999 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2000 [40/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2000 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2001 [41/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2001 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2002 [42/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2002 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2003 [43/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2003 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2004 [44/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2004 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2005 [45/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2005 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2006 [46/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2006 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2007 [47/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2007 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2008 [48/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2008 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2009 [49/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2009 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2010 [45/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2010 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2011 [46/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2011 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2012 [48/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2012 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2013 [45/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2013 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2014 [46/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2014 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2015 [48/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2015 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2016 [50/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2016 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 2.43>
ST_156 : Operation 2017 [28/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2017 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2018 [29/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2018 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2019 [30/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2019 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2020 [31/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2020 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2021 [32/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2021 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2022 [33/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2022 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2023 [34/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2023 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2024 [35/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2024 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2025 [36/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2025 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2026 [37/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2026 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2027 [38/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2027 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2028 [39/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2028 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2029 [40/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2029 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2030 [41/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2030 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2031 [42/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2031 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2032 [43/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2032 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2033 [44/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2033 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2034 [45/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2034 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2035 [46/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2035 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2036 [47/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2036 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2037 [48/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2037 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2038 [44/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2038 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2039 [45/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2039 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2040 [47/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2040 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2041 [44/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2041 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2042 [45/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2042 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2043 [47/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2043 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2044 [49/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2044 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 2.43>
ST_157 : Operation 2045 [27/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2045 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2046 [28/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2046 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2047 [29/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2047 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2048 [30/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2048 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2049 [31/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2049 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2050 [32/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2050 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2051 [33/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2051 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2052 [34/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2052 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2053 [35/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2053 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2054 [36/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2054 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2055 [37/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2055 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2056 [38/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2056 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2057 [39/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2057 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2058 [40/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2058 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2059 [41/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2059 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2060 [42/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2060 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2061 [43/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2061 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2062 [44/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2062 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2063 [45/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2063 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2064 [46/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2064 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2065 [47/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2065 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2066 [43/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2066 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2067 [44/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2067 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2068 [46/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2068 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2069 [43/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2069 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2070 [44/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2070 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2071 [46/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2071 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2072 [48/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2072 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 2.43>
ST_158 : Operation 2073 [26/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2073 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2074 [27/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2074 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2075 [28/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2075 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2076 [29/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2076 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2077 [30/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2077 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2078 [31/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2078 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2079 [32/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2079 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2080 [33/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2080 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2081 [34/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2081 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2082 [35/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2082 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2083 [36/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2083 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2084 [37/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2084 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2085 [38/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2085 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2086 [39/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2086 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2087 [40/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2087 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2088 [41/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2088 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2089 [42/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2089 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2090 [43/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2090 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2091 [44/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2091 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2092 [45/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2092 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2093 [46/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2093 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2094 [42/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2094 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2095 [43/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2095 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2096 [45/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2096 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2097 [42/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2097 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2098 [43/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2098 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2099 [45/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2099 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2100 [47/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2100 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 2.43>
ST_159 : Operation 2101 [25/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2101 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2102 [26/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2102 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2103 [27/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2103 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2104 [28/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2104 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2105 [29/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2105 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2106 [30/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2106 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2107 [31/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2107 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2108 [32/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2108 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2109 [33/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2109 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2110 [34/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2110 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2111 [35/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2111 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2112 [36/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2112 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2113 [37/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2113 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2114 [38/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2114 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2115 [39/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2115 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2116 [40/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2116 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2117 [41/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2117 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2118 [42/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2118 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2119 [43/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2119 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2120 [44/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2120 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2121 [45/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2121 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2122 [41/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2122 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2123 [42/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2123 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2124 [44/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2124 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2125 [41/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2125 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2126 [42/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2126 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2127 [44/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2127 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2128 [46/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2128 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 2.43>
ST_160 : Operation 2129 [24/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2129 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2130 [25/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2130 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2131 [26/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2131 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2132 [27/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2132 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2133 [28/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2133 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2134 [29/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2134 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2135 [30/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2135 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2136 [31/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2136 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2137 [32/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2137 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2138 [33/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2138 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2139 [34/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2139 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2140 [35/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2140 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2141 [36/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2141 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2142 [37/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2142 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2143 [38/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2143 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2144 [39/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2144 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2145 [40/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2145 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2146 [41/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2146 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2147 [42/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2147 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2148 [43/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2148 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2149 [44/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2149 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2150 [40/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2150 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2151 [41/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2151 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2152 [43/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2152 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2153 [40/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2153 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2154 [41/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2154 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2155 [43/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2155 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2156 [45/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2156 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 2.43>
ST_161 : Operation 2157 [23/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2157 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2158 [24/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2158 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2159 [25/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2159 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2160 [26/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2160 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2161 [27/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2161 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2162 [28/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2162 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2163 [29/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2163 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2164 [30/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2164 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2165 [31/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2165 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2166 [32/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2166 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2167 [33/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2167 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2168 [34/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2168 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2169 [35/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2169 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2170 [36/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2170 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2171 [37/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2171 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2172 [38/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2172 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2173 [39/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2173 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2174 [40/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2174 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2175 [41/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2175 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2176 [42/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2176 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2177 [43/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2177 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2178 [39/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2178 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2179 [40/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2179 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2180 [42/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2180 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2181 [39/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2181 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2182 [40/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2182 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2183 [42/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2183 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2184 [44/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2184 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 2.43>
ST_162 : Operation 2185 [22/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2185 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2186 [23/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2186 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2187 [24/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2187 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2188 [25/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2188 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2189 [26/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2189 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2190 [27/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2190 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2191 [28/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2191 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2192 [29/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2192 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2193 [30/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2193 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2194 [31/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2194 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2195 [32/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2195 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2196 [33/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2196 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2197 [34/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2197 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2198 [35/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2198 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2199 [36/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2199 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2200 [37/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2200 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2201 [38/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2201 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2202 [39/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2202 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2203 [40/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2203 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2204 [41/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2204 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2205 [42/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2205 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2206 [38/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2206 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2207 [39/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2207 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2208 [41/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2208 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2209 [38/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2209 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2210 [39/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2210 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2211 [41/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2211 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2212 [43/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2212 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 2.43>
ST_163 : Operation 2213 [21/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2213 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2214 [22/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2214 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2215 [23/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2215 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2216 [24/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2216 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2217 [25/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2217 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2218 [26/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2218 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2219 [27/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2219 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2220 [28/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2220 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2221 [29/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2221 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2222 [30/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2222 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2223 [31/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2223 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2224 [32/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2224 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2225 [33/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2225 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2226 [34/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2226 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2227 [35/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2227 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2228 [36/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2228 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2229 [37/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2229 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2230 [38/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2230 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2231 [39/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2231 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2232 [40/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2232 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2233 [41/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2233 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2234 [37/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2234 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2235 [38/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2235 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2236 [40/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2236 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2237 [37/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2237 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2238 [38/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2238 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2239 [40/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2239 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2240 [42/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2240 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 2.43>
ST_164 : Operation 2241 [20/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2241 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2242 [21/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2242 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2243 [22/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2243 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2244 [23/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2244 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2245 [24/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2245 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2246 [25/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2246 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2247 [26/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2247 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2248 [27/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2248 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2249 [28/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2249 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2250 [29/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2250 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2251 [30/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2251 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2252 [31/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2252 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2253 [32/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2253 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2254 [33/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2254 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2255 [34/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2255 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2256 [35/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2256 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2257 [36/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2257 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2258 [37/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2258 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2259 [38/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2259 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2260 [39/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2260 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2261 [40/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2261 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2262 [36/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2262 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2263 [37/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2263 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2264 [39/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2264 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2265 [36/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2265 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2266 [37/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2266 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2267 [39/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2267 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2268 [41/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2268 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 2.43>
ST_165 : Operation 2269 [19/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2269 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2270 [20/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2270 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2271 [21/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2271 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2272 [22/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2272 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2273 [23/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2273 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2274 [24/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2274 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2275 [25/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2275 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2276 [26/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2276 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2277 [27/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2277 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2278 [28/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2278 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2279 [29/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2279 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2280 [30/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2280 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2281 [31/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2281 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2282 [32/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2282 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2283 [33/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2283 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2284 [34/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2284 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2285 [35/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2285 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2286 [36/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2286 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2287 [37/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2287 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2288 [38/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2288 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2289 [39/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2289 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2290 [35/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2290 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2291 [36/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2291 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2292 [38/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2292 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2293 [35/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2293 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2294 [36/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2294 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2295 [38/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2295 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2296 [40/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2296 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 2.43>
ST_166 : Operation 2297 [18/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2297 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2298 [19/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2298 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2299 [20/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2299 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2300 [21/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2300 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2301 [22/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2301 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2302 [23/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2302 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2303 [24/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2303 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2304 [25/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2304 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2305 [26/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2305 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2306 [27/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2306 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2307 [28/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2307 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2308 [29/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2308 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2309 [30/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2309 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2310 [31/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2310 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2311 [32/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2311 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2312 [33/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2312 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2313 [34/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2313 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2314 [35/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2314 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2315 [36/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2315 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2316 [37/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2316 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2317 [38/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2317 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2318 [34/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2318 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2319 [35/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2319 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2320 [37/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2320 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2321 [34/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2321 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2322 [35/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2322 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2323 [37/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2323 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2324 [39/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2324 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 2.43>
ST_167 : Operation 2325 [17/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2325 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2326 [18/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2326 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2327 [19/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2327 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2328 [20/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2328 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2329 [21/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2329 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2330 [22/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2330 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2331 [23/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2331 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2332 [24/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2332 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2333 [25/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2333 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2334 [26/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2334 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2335 [27/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2335 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2336 [28/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2336 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2337 [29/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2337 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2338 [30/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2338 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2339 [31/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2339 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2340 [32/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2340 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2341 [33/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2341 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2342 [34/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2342 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2343 [35/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2343 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2344 [36/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2344 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2345 [37/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2345 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2346 [33/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2346 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2347 [34/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2347 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2348 [36/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2348 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2349 [33/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2349 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2350 [34/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2350 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2351 [36/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2351 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2352 [38/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2352 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 2.43>
ST_168 : Operation 2353 [16/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2353 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2354 [17/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2354 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2355 [18/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2355 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2356 [19/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2356 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2357 [20/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2357 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2358 [21/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2358 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2359 [22/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2359 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2360 [23/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2360 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2361 [24/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2361 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2362 [25/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2362 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2363 [26/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2363 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2364 [27/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2364 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2365 [28/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2365 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2366 [29/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2366 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2367 [30/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2367 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2368 [31/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2368 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2369 [32/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2369 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2370 [33/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2370 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2371 [34/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2371 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2372 [35/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2372 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2373 [36/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2373 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2374 [32/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2374 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2375 [33/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2375 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2376 [35/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2376 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2377 [32/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2377 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2378 [33/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2378 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2379 [35/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2379 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2380 [37/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2380 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 2.43>
ST_169 : Operation 2381 [15/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2381 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2382 [16/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2382 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2383 [17/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2383 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2384 [18/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2384 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2385 [19/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2385 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2386 [20/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2386 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2387 [21/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2387 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2388 [22/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2388 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2389 [23/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2389 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2390 [24/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2390 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2391 [25/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2391 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2392 [26/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2392 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2393 [27/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2393 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2394 [28/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2394 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2395 [29/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2395 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2396 [30/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2396 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2397 [31/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2397 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2398 [32/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2398 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2399 [33/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2399 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2400 [34/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2400 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2401 [35/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2401 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2402 [31/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2402 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2403 [32/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2403 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2404 [34/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2404 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2405 [31/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2405 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2406 [32/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2406 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2407 [34/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2407 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2408 [36/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2408 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 2.43>
ST_170 : Operation 2409 [14/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2409 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2410 [15/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2410 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2411 [16/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2411 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2412 [17/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2412 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2413 [18/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2413 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2414 [19/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2414 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2415 [20/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2415 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2416 [21/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2416 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2417 [22/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2417 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2418 [23/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2418 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2419 [24/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2419 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2420 [25/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2420 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2421 [26/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2421 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2422 [27/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2422 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2423 [28/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2423 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2424 [29/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2424 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2425 [30/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2425 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2426 [31/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2426 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2427 [32/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2427 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2428 [33/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2428 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2429 [34/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2429 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2430 [30/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2430 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2431 [31/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2431 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2432 [33/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2432 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2433 [30/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2433 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2434 [31/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2434 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2435 [33/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2435 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2436 [35/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2436 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 2.43>
ST_171 : Operation 2437 [13/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2437 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2438 [14/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2438 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2439 [15/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2439 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2440 [16/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2440 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2441 [17/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2441 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2442 [18/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2442 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2443 [19/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2443 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2444 [20/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2444 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2445 [21/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2445 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2446 [22/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2446 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2447 [23/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2447 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2448 [24/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2448 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2449 [25/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2449 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2450 [26/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2450 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2451 [27/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2451 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2452 [28/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2452 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2453 [29/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2453 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2454 [30/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2454 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2455 [31/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2455 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2456 [32/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2456 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2457 [33/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2457 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2458 [29/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2458 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2459 [30/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2459 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2460 [32/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2460 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2461 [29/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2461 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2462 [30/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2462 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2463 [32/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2463 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 2464 [34/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2464 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 2.43>
ST_172 : Operation 2465 [12/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2465 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2466 [13/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2466 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2467 [14/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2467 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2468 [15/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2468 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2469 [16/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2469 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2470 [17/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2470 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2471 [18/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2471 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2472 [19/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2472 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2473 [20/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2473 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2474 [21/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2474 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2475 [22/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2475 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2476 [23/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2476 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2477 [24/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2477 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2478 [25/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2478 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2479 [26/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2479 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2480 [27/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2480 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2481 [28/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2481 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2482 [29/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2482 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2483 [30/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2483 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2484 [31/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2484 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2485 [32/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2485 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2486 [28/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2486 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2487 [29/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2487 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2488 [31/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2488 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2489 [28/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2489 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2490 [29/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2490 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2491 [31/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2491 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 2492 [33/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2492 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 2.43>
ST_173 : Operation 2493 [11/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2493 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2494 [12/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2494 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2495 [13/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2495 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2496 [14/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2496 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2497 [15/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2497 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2498 [16/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2498 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2499 [17/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2499 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2500 [18/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2500 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2501 [19/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2501 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2502 [20/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2502 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2503 [21/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2503 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2504 [22/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2504 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2505 [23/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2505 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2506 [24/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2506 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2507 [25/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2507 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2508 [26/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2508 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2509 [27/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2509 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2510 [28/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2510 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2511 [29/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2511 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2512 [30/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2512 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2513 [31/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2513 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2514 [27/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2514 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2515 [28/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2515 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2516 [30/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2516 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2517 [27/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2517 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2518 [28/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2518 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2519 [30/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2519 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 2520 [32/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2520 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 2.43>
ST_174 : Operation 2521 [10/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2521 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2522 [11/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2522 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2523 [12/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2523 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2524 [13/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2524 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2525 [14/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2525 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2526 [15/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2526 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2527 [16/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2527 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2528 [17/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2528 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2529 [18/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2529 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2530 [19/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2530 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2531 [20/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2531 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2532 [21/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2532 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2533 [22/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2533 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2534 [23/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2534 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2535 [24/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2535 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2536 [25/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2536 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2537 [26/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2537 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2538 [27/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2538 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2539 [28/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2539 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2540 [29/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2540 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2541 [30/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2541 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2542 [26/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2542 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2543 [27/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2543 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2544 [29/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2544 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2545 [26/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2545 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2546 [27/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2546 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2547 [29/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2547 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 2548 [31/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2548 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 2.43>
ST_175 : Operation 2549 [9/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2549 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2550 [10/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2550 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2551 [11/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2551 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2552 [12/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2552 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2553 [13/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2553 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2554 [14/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2554 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2555 [15/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2555 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2556 [16/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2556 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2557 [17/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2557 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2558 [18/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2558 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2559 [19/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2559 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2560 [20/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2560 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2561 [21/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2561 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2562 [22/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2562 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2563 [23/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2563 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2564 [24/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2564 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2565 [25/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2565 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2566 [26/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2566 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2567 [27/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2567 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2568 [28/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2568 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2569 [29/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2569 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2570 [25/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2570 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2571 [26/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2571 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2572 [28/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2572 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2573 [25/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2573 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2574 [26/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2574 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2575 [28/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2575 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 2576 [30/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2576 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 2.43>
ST_176 : Operation 2577 [8/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2577 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2578 [9/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2578 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2579 [10/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2579 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2580 [11/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2580 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2581 [12/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2581 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2582 [13/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2582 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2583 [14/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2583 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2584 [15/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2584 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2585 [16/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2585 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2586 [17/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2586 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2587 [18/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2587 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2588 [19/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2588 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2589 [20/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2589 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2590 [21/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2590 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2591 [22/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2591 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2592 [23/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2592 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2593 [24/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2593 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2594 [25/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2594 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2595 [26/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2595 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2596 [27/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2596 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2597 [28/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2597 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2598 [24/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2598 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2599 [25/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2599 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2600 [27/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2600 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2601 [24/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2601 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2602 [25/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2602 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2603 [27/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2603 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 2604 [29/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2604 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 2.43>
ST_177 : Operation 2605 [7/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2605 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2606 [8/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2606 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2607 [9/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2607 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2608 [10/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2608 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2609 [11/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2609 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2610 [12/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2610 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2611 [13/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2611 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2612 [14/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2612 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2613 [15/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2613 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2614 [16/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2614 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2615 [17/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2615 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2616 [18/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2616 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2617 [19/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2617 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2618 [20/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2618 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2619 [21/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2619 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2620 [22/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2620 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2621 [23/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2621 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2622 [24/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2622 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2623 [25/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2623 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2624 [26/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2624 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2625 [27/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2625 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2626 [23/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2626 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2627 [24/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2627 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2628 [26/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2628 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2629 [23/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2629 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2630 [24/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2630 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2631 [26/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2631 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 2632 [28/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2632 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 2.43>
ST_178 : Operation 2633 [6/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2633 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2634 [7/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2634 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2635 [8/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2635 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2636 [9/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2636 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2637 [10/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2637 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2638 [11/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2638 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2639 [12/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2639 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2640 [13/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2640 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2641 [14/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2641 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2642 [15/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2642 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2643 [16/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2643 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2644 [17/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2644 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2645 [18/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2645 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2646 [19/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2646 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2647 [20/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2647 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2648 [21/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2648 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2649 [22/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2649 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2650 [23/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2650 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2651 [24/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2651 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2652 [25/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2652 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2653 [26/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2653 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2654 [22/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2654 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2655 [23/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2655 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2656 [25/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2656 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2657 [22/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2657 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2658 [23/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2658 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2659 [25/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2659 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 2660 [27/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2660 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 2.43>
ST_179 : Operation 2661 [5/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2661 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2662 [6/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2662 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2663 [7/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2663 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2664 [8/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2664 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2665 [9/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2665 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2666 [10/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2666 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2667 [11/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2667 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2668 [12/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2668 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2669 [13/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2669 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2670 [14/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2670 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2671 [15/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2671 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2672 [16/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2672 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2673 [17/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2673 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2674 [18/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2674 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2675 [19/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2675 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2676 [20/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2676 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2677 [21/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2677 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2678 [22/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2678 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2679 [23/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2679 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2680 [24/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2680 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2681 [25/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2681 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2682 [21/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2682 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2683 [22/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2683 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2684 [24/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2684 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2685 [21/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2685 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2686 [22/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2686 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2687 [24/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2687 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 2688 [26/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2688 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 179> <Delay = 2.43>
ST_180 : Operation 2689 [4/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2689 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2690 [5/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2690 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2691 [6/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2691 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2692 [7/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2692 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2693 [8/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2693 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2694 [9/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2694 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2695 [10/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2695 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2696 [11/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2696 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2697 [12/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2697 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2698 [13/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2698 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2699 [14/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2699 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2700 [15/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2700 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2701 [16/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2701 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2702 [17/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2702 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2703 [18/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2703 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2704 [19/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2704 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2705 [20/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2705 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2706 [21/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2706 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2707 [22/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2707 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2708 [23/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2708 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2709 [24/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2709 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2710 [20/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2710 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2711 [21/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2711 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2712 [23/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2712 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2713 [20/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2713 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2714 [21/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2714 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2715 [23/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2715 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 2716 [25/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2716 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 180> <Delay = 2.43>
ST_181 : Operation 2717 [3/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2717 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2718 [4/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2718 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2719 [5/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2719 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2720 [6/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2720 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2721 [7/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2721 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2722 [8/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2722 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2723 [9/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2723 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2724 [10/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2724 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2725 [11/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2725 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2726 [12/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2726 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2727 [13/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2727 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2728 [14/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2728 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2729 [15/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2729 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2730 [16/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2730 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2731 [17/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2731 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2732 [18/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2732 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2733 [19/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2733 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2734 [20/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2734 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2735 [21/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2735 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2736 [22/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2736 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2737 [23/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2737 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2738 [19/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2738 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2739 [20/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2739 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2740 [22/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2740 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2741 [19/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2741 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2742 [20/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2742 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2743 [22/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2743 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 2744 [24/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2744 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 181> <Delay = 2.43>
ST_182 : Operation 2745 [2/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2745 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2746 [3/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2746 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2747 [4/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2747 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2748 [5/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2748 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2749 [6/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2749 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2750 [7/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2750 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2751 [8/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2751 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2752 [9/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2752 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2753 [10/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2753 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2754 [11/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2754 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2755 [12/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2755 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2756 [13/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2756 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2757 [14/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2757 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2758 [15/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2758 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2759 [16/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2759 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2760 [17/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2760 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2761 [18/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2761 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2762 [19/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2762 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2763 [20/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2763 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2764 [21/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2764 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2765 [22/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2765 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2766 [18/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2766 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2767 [19/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2767 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2768 [21/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2768 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2769 [18/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2769 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2770 [19/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2770 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2771 [21/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2771 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 2772 [23/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2772 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 2.43>
ST_183 : Operation 2773 [1/70] (2.43ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_7, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2773 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2774 [2/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2774 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2775 [3/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2775 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2776 [4/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2776 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2777 [5/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2777 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2778 [6/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2778 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2779 [7/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2779 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2780 [8/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2780 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2781 [9/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2781 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2782 [10/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2782 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2783 [11/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2783 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2784 [12/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2784 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2785 [13/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2785 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2786 [14/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2786 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2787 [15/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2787 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2788 [16/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2788 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2789 [17/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2789 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2790 [18/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2790 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2791 [19/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2791 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2792 [20/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2792 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2793 [21/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2793 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2794 [17/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2794 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2795 [18/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2795 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2796 [20/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2796 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2797 [17/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2797 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2798 [18/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2798 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2799 [20/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2799 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 2800 [22/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2800 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 2.43>
ST_184 : Operation 2801 [1/1] (2.43ns)   --->   "%gmem_addr_7_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_7, i1 %gmem_load_6_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2801 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2802 [1/70] (2.43ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_8, i32, i1 %gmem_load_6_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2802 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2803 [2/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2803 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2804 [3/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2804 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2805 [4/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2805 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2806 [5/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2806 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2807 [6/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2807 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2808 [7/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2808 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2809 [8/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2809 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2810 [9/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2810 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2811 [10/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2811 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2812 [11/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2812 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2813 [12/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2813 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2814 [13/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2814 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2815 [14/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2815 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2816 [15/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2816 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2817 [16/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2817 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2818 [17/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2818 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2819 [18/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2819 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2820 [19/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2820 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2821 [20/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2821 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2822 [16/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2822 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2823 [17/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2823 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2824 [19/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2824 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2825 [16/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2825 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2826 [17/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2826 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2827 [19/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2827 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 2828 [21/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2828 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 2.43>
ST_185 : Operation 2829 [1/1] (1.44ns)   --->   "%lshr_ln31 = lshr i512 %gmem_addr_7_read, i512 %zext_ln23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2829 'lshr' 'lshr_ln31' <Predicate = true> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2830 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i512 %lshr_ln31" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2830 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2831 [1/1] (2.43ns)   --->   "%gmem_addr_8_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_8, i1 %gmem_load_7_req, i512 %gmem_addr_7_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2831 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2832 [1/70] (2.43ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_9, i32, i1 %gmem_load_7_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2832 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2833 [2/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2833 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2834 [3/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2834 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2835 [4/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2835 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2836 [5/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2836 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2837 [6/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2837 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2838 [7/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2838 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2839 [8/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2839 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2840 [9/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2840 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2841 [10/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2841 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2842 [11/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2842 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2843 [12/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2843 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2844 [13/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2844 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2845 [14/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2845 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2846 [15/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2846 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2847 [16/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2847 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2848 [17/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2848 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2849 [18/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2849 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2850 [19/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2850 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2851 [15/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2851 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2852 [16/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2852 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2853 [18/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2853 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2854 [15/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2854 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2855 [16/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2855 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2856 [18/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2856 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 2857 [20/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2857 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 2.43>
ST_186 : Operation 2858 [1/1] (0.00ns)   --->   "%shiftreg = phi i480, void, i480 %trunc_ln86_2, void %._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2858 'phi' 'shiftreg' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_186 : Operation 2859 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %trunc_ln31" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2859 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2860 [1/1] (1.44ns)   --->   "%lshr_ln32 = lshr i512 %gmem_addr_8_read, i512 %zext_ln24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2860 'lshr' 'lshr_ln32' <Predicate = true> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i512 %lshr_ln32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2861 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2862 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln32, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2862 'partselect' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2863 [1/1] (2.43ns)   --->   "%gmem_addr_9_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_9, i1 %gmem_load_8_req, i512 %gmem_addr_8_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2863 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2864 [1/70] (2.43ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_10, i32, i1 %gmem_load_8_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2864 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2865 [2/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2865 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2866 [3/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2866 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2867 [2/2] (1.54ns)   --->   "%conv = fpext i32 %bitcast_ln31" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 2867 'fpext' 'conv' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_186 : Operation 2868 [4/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2868 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2869 [5/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2869 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2870 [1/1] (0.53ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i480, i480 %shiftreg" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 2870 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 2871 [6/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2871 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2872 [7/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2872 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2873 [8/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2873 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2874 [9/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2874 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2875 [10/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2875 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2876 [11/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2876 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2877 [12/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2877 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2878 [13/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2878 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2879 [14/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2879 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2880 [15/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2880 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2881 [16/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2881 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2882 [17/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2882 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2883 [18/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2883 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2884 [14/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2884 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2885 [15/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2885 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2886 [17/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2886 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2887 [14/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2887 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2888 [15/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2888 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2889 [17/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2889 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 2890 [19/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2890 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 2.43>
ST_187 : Operation 2891 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %trunc_ln32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2891 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2892 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %trunc_ln32_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2892 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2893 [7/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2893 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2894 [1/1] (1.44ns)   --->   "%lshr_ln33 = lshr i512 %gmem_addr_9_read, i512 %zext_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2894 'lshr' 'lshr_ln33' <Predicate = true> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2895 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i512 %lshr_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2895 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2896 [7/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 2896 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2897 [1/1] (2.43ns)   --->   "%gmem_addr_10_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_10, i1 %gmem_load_9_req, i512 %gmem_addr_9_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2897 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2898 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i512 %gmem_addr_10_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2898 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2899 [1/70] (2.43ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_11, i32, i1 %gmem_load_9_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2899 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2900 [2/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2900 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2901 [1/2] (1.54ns)   --->   "%conv = fpext i32 %bitcast_ln31" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 2901 'fpext' 'conv' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 2902 [3/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2902 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2903 [2/2] (1.54ns)   --->   "%conv2 = fpext i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2903 'fpext' 'conv2' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 2904 [4/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2904 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2905 [5/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2905 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2906 [6/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2906 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2907 [7/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2907 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2908 [8/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2908 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2909 [9/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2909 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2910 [10/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2910 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2911 [11/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2911 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2912 [12/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2912 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2913 [13/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2913 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2914 [14/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2914 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2915 [15/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2915 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2916 [16/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2916 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2917 [17/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2917 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2918 [13/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2918 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2919 [14/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2919 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2920 [16/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2920 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2921 [13/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2921 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2922 [14/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2922 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2923 [16/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2923 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 2924 [18/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2924 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 2.43>
ST_188 : Operation 2925 [6/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2925 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2926 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %trunc_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2926 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2927 [7/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2927 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2928 [6/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 2928 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2929 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %trunc_ln39" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2929 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2930 [1/1] (2.43ns)   --->   "%gmem_addr_11_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_11, i1 %gmem_load_10_req, i512 %gmem_addr_10_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2930 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2931 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i512 %gmem_addr_11_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2931 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2932 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_11_read, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2932 'partselect' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2933 [1/70] (2.43ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_12, i32, i1 %gmem_load_10_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2933 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2934 [2/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2934 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2935 [1/2] (1.54ns)   --->   "%conv2 = fpext i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2935 'fpext' 'conv2' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 2936 [2/2] (1.54ns)   --->   "%conv6 = fpext i32 %bitcast_ln39" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 2936 'fpext' 'conv6' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 2937 [3/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2937 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2938 [4/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2938 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2939 [5/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2939 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2940 [6/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2940 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2941 [7/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2941 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2942 [8/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2942 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2943 [9/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2943 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2944 [10/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2944 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2945 [11/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2945 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2946 [12/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2946 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2947 [13/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2947 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2948 [14/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2948 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2949 [15/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2949 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2950 [16/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2950 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2951 [12/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2951 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2952 [13/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2952 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2953 [15/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2953 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2954 [12/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2954 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2955 [13/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2955 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2956 [15/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2956 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 2957 [17/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2957 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 188> <Delay = 2.43>
ST_189 : Operation 2958 [5/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2958 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2959 [6/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2959 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2960 [5/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 2960 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2961 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %trunc_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2961 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2962 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i32 %trunc_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2962 'bitcast' 'bitcast_ln40_1' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2963 [7/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2963 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2964 [1/1] (2.43ns)   --->   "%gmem_addr_12_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_12, i1 %gmem_load_11_req, i512 %gmem_addr_11_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2964 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2965 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i512 %gmem_addr_12_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2965 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2966 [1/70] (2.43ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_13, i32, i1 %gmem_load_11_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2966 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2967 [8/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2967 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2968 [1/2] (1.54ns)   --->   "%conv6 = fpext i32 %bitcast_ln39" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 2968 'fpext' 'conv6' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 2969 [2/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2969 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2970 [2/2] (1.54ns)   --->   "%conv8 = fpext i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2970 'fpext' 'conv8' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 2971 [3/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 2971 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2972 [4/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2972 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2973 [5/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2973 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2974 [6/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 2974 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2975 [7/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2975 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2976 [8/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2976 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2977 [9/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2977 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2978 [10/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 2978 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2979 [11/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 2979 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2980 [12/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2980 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2981 [13/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2981 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2982 [14/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2982 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2983 [15/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 2983 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2984 [11/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 2984 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2985 [12/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 2985 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2986 [14/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 2986 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2987 [11/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 2987 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2988 [12/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 2988 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2989 [14/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 2989 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2990 [16/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 2990 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 2.43>
ST_190 : Operation 2991 [4/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 2991 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2992 [5/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 2992 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2993 [4/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 2993 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2994 [6/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 2994 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2995 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %trunc_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2995 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2996 [7/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 2996 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2997 [7/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 2997 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2998 [1/1] (2.43ns)   --->   "%gmem_addr_13_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_13, i1 %gmem_load_12_req, i512 %gmem_addr_12_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2998 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 2999 [7/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 2999 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3000 [1/70] (2.43ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_14, i32, i1 %gmem_load_12_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3000 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3001 [1/2] (1.54ns)   --->   "%conv8 = fpext i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3001 'fpext' 'conv8' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 3002 [2/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3002 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3003 [3/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3003 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3004 [4/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3004 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3005 [5/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3005 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3006 [6/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3006 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3007 [7/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3007 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3008 [8/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3008 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3009 [9/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3009 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3010 [10/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3010 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3011 [11/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3011 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3012 [12/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3012 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3013 [13/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3013 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3014 [14/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3014 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3015 [10/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3015 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3016 [11/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3016 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3017 [13/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3017 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3018 [10/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3018 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3019 [11/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3019 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3020 [13/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3020 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3021 [15/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3021 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 2.43>
ST_191 : Operation 3022 [3/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3022 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3023 [4/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3023 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3024 [3/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3024 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3025 [5/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3025 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3026 [6/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3026 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3027 [6/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3027 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3028 [1/1] (1.44ns)   --->   "%lshr_ln56 = lshr i512 %gmem_addr_13_read, i512 %zext_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3028 'lshr' 'lshr_ln56' <Predicate = (!icmp_ln10)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3029 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i512 %lshr_ln56" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3029 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_191 : Operation 3030 [6/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3030 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3031 [1/1] (2.43ns)   --->   "%gmem_addr_14_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_14, i1 %gmem_load_13_req, i512 %gmem_addr_13_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3031 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3032 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3032 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 0.00>
ST_191 : Operation 3033 [8/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3033 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3034 [1/70] (2.43ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_27, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3034 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3035 [2/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3035 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3036 [3/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3036 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3037 [4/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3037 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3038 [5/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3038 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3039 [6/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3039 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3040 [7/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3040 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3041 [8/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3041 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3042 [9/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3042 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3043 [10/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3043 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3044 [11/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3044 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3045 [12/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3045 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3046 [13/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3046 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3047 [9/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3047 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3048 [10/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3048 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3049 [12/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3049 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3050 [9/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3050 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3051 [10/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3051 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3052 [12/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3052 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3053 [14/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3053 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 2.43>
ST_192 : Operation 3054 [2/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3054 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3055 [3/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3055 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3056 [2/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3056 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3057 [4/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3057 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3058 [5/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3058 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3059 [5/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3059 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3060 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln56" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3060 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_192 : Operation 3061 [7/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3061 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3062 [5/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3062 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3063 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %trunc_ln72" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3063 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 0.00>
ST_192 : Operation 3064 [7/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3064 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3065 [7/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3065 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3066 [1/1] (2.43ns)   --->   "%gmem_addr_27_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_27, i1 %gmem_load_24_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3066 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3067 [1/70] (2.43ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_28, i32, i1 %gmem_load_24_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3067 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3068 [2/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3068 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3069 [3/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3069 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3070 [4/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3070 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3071 [5/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3071 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3072 [6/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3072 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3073 [7/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3073 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3074 [8/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3074 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3075 [9/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3075 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3076 [10/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3076 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3077 [11/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3077 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3078 [12/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3078 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3079 [8/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3079 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3080 [9/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3080 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3081 [11/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3081 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3082 [8/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3082 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3083 [9/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3083 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3084 [11/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3084 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3085 [13/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3085 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 2.43>
ST_193 : Operation 3086 [1/7] (2.34ns)   --->   "%sub6 = fsub i32 %bitcast_ln32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3086 'fsub' 'sub6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3087 [2/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3087 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3088 [1/7] (2.34ns)   --->   "%sub8 = fsub i32, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3088 'fsub' 'sub8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3089 [3/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3089 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3090 [4/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3090 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3091 [4/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3091 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3092 [6/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3092 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3093 [4/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3093 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3094 [6/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3094 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3095 [6/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3095 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3096 [1/1] (1.44ns)   --->   "%lshr_ln31_1 = lshr i512 %gmem_addr_27_read, i512 %zext_ln23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3096 'lshr' 'lshr_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i512 %lshr_ln31_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3097 'trunc' 'trunc_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_193 : Operation 3098 [1/1] (2.43ns)   --->   "%gmem_addr_28_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_28, i1 %gmem_load_25_req, i512 %gmem_addr_27_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3098 'read' 'gmem_addr_28_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3099 [1/70] (2.43ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_29, i32, i1 %gmem_load_25_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3099 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3100 [2/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3100 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3101 [3/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3101 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3102 [4/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3102 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3103 [5/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3103 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3104 [6/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3104 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3105 [7/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3105 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3106 [8/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3106 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3107 [9/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3107 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3108 [10/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3108 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3109 [11/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3109 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3110 [7/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3110 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3111 [8/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3111 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3112 [10/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3112 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3113 [7/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3113 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3114 [8/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3114 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3115 [10/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3115 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3116 [12/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3116 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 2.43>
ST_194 : Operation 3117 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %sub6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3117 'fmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3118 [1/7] (2.34ns)   --->   "%sub7 = fsub i32 %bitcast_ln33, i32 %bitcast_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3118 'fsub' 'sub7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3119 [4/4] (2.32ns)   --->   "%mul3 = fmul i32 %sub8, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3119 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3120 [2/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3120 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3121 [3/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3121 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3122 [3/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3122 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3123 [5/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3123 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3124 [3/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3124 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3125 [5/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3125 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3126 [5/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3126 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3127 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %trunc_ln31_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3127 'bitcast' 'bitcast_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_194 : Operation 3128 [1/1] (1.44ns)   --->   "%lshr_ln32_1 = lshr i512 %gmem_addr_28_read, i512 %zext_ln24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3128 'lshr' 'lshr_ln32_1' <Predicate = (!icmp_ln9)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3129 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i512 %lshr_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3129 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_194 : Operation 3130 [1/1] (0.00ns)   --->   "%trunc_ln32_2_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln32_1, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3130 'partselect' 'trunc_ln32_2_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_194 : Operation 3131 [1/1] (2.43ns)   --->   "%gmem_addr_29_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_29, i1 %gmem_load_26_req, i512 %gmem_addr_28_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3131 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3132 [1/70] (2.43ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_30, i32, i1 %gmem_load_26_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3132 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3133 [2/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3133 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3134 [3/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3134 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3135 [2/2] (1.54ns)   --->   "%conv_mid1 = fpext i32 %bitcast_ln31_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3135 'fpext' 'conv_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_194 : Operation 3136 [4/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3136 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3137 [5/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3137 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3138 [6/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3138 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3139 [7/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3139 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3140 [8/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3140 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3141 [9/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3141 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3142 [10/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3142 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3143 [6/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3143 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3144 [7/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3144 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3145 [9/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3145 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3146 [6/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3146 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3147 [7/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3147 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3148 [9/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3148 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3149 [11/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3149 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 2.43>
ST_195 : Operation 3150 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %sub6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3150 'fmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3151 [4/4] (2.32ns)   --->   "%mul9 = fmul i32 %sub7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3151 'fmul' 'mul9' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3152 [3/4] (2.32ns)   --->   "%mul3 = fmul i32 %sub8, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3152 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3153 [1/7] (2.34ns)   --->   "%sub9 = fsub i32 %bitcast_ln40_1, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3153 'fsub' 'sub9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3154 [2/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3154 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3155 [2/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3155 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3156 [4/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3156 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3157 [2/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3157 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3158 [4/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3158 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3159 [4/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3159 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3160 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i32 %trunc_ln32_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3160 'bitcast' 'bitcast_ln32_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_195 : Operation 3161 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i32 %trunc_ln32_2_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3161 'bitcast' 'bitcast_ln32_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_195 : Operation 3162 [7/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3162 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3163 [1/1] (1.44ns)   --->   "%lshr_ln33_1 = lshr i512 %gmem_addr_29_read, i512 %zext_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3163 'lshr' 'lshr_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3164 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i512 %lshr_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3164 'trunc' 'trunc_ln33_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_195 : Operation 3165 [7/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3165 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3166 [1/1] (2.43ns)   --->   "%gmem_addr_30_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_30, i1 %gmem_load_27_req, i512 %gmem_addr_29_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3166 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3167 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i512 %gmem_addr_30_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3167 'trunc' 'trunc_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_195 : Operation 3168 [1/70] (2.43ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_31, i32, i1 %gmem_load_27_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3168 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3169 [2/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3169 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3170 [1/2] (1.54ns)   --->   "%conv_mid1 = fpext i32 %bitcast_ln31_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3170 'fpext' 'conv_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_195 : Operation 3171 [3/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3171 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3172 [2/2] (1.54ns)   --->   "%conv2_mid1 = fpext i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3172 'fpext' 'conv2_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_195 : Operation 3173 [4/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3173 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3174 [5/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3174 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3175 [6/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3175 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3176 [7/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3176 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3177 [8/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3177 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3178 [9/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3178 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3179 [5/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3179 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3180 [6/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3180 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3181 [8/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3181 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3182 [5/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3182 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3183 [6/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3183 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3184 [8/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3184 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3185 [10/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3185 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 2.43>
ST_196 : Operation 3186 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %sub6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3186 'fmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3187 [3/4] (2.32ns)   --->   "%mul9 = fmul i32 %sub7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3187 'fmul' 'mul9' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3188 [2/4] (2.32ns)   --->   "%mul3 = fmul i32 %sub8, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3188 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3189 [4/4] (2.32ns)   --->   "%mul7 = fmul i32 %sub9, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3189 'fmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3190 [1/7] (2.34ns)   --->   "%sub10 = fsub i32 %bitcast_ln41, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3190 'fsub' 'sub10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3191 [1/7] (2.34ns)   --->   "%sub11 = fsub i32, i32 %bitcast_ln40" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3191 'fsub' 'sub11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3192 [3/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3192 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3193 [1/8] (2.32ns)   --->   "%mul12 = dmul i64 %conv2, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3193 'dmul' 'mul12' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3194 [3/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3194 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3195 [3/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3195 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3196 [6/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3196 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3197 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %trunc_ln33_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3197 'bitcast' 'bitcast_ln33_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_196 : Operation 3198 [7/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3198 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3199 [6/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3199 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3200 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %trunc_ln39_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3200 'bitcast' 'bitcast_ln39_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_196 : Operation 3201 [1/1] (2.43ns)   --->   "%gmem_addr_31_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_31, i1 %gmem_load_28_req, i512 %gmem_addr_30_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3201 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i512 %gmem_addr_31_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3202 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_196 : Operation 3203 [1/1] (0.00ns)   --->   "%trunc_ln40_2_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_31_read, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3203 'partselect' 'trunc_ln40_2_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_196 : Operation 3204 [1/70] (2.43ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_32, i32, i1 %gmem_load_28_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3204 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3205 [2/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3205 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3206 [1/2] (1.54ns)   --->   "%conv2_mid1 = fpext i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3206 'fpext' 'conv2_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 3207 [2/2] (1.54ns)   --->   "%conv6_mid1 = fpext i32 %bitcast_ln39_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3207 'fpext' 'conv6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 3208 [3/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3208 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3209 [4/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3209 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3210 [5/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3210 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3211 [6/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3211 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3212 [7/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3212 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3213 [8/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3213 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3214 [4/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3214 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3215 [5/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3215 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3216 [7/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3216 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3217 [4/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3217 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3218 [5/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3218 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3219 [7/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3219 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3220 [9/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3220 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 2.43>
ST_197 : Operation 3221 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %sub6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3221 'fmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3222 [2/4] (2.32ns)   --->   "%mul9 = fmul i32 %sub7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3222 'fmul' 'mul9' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3223 [1/4] (2.32ns)   --->   "%mul3 = fmul i32 %sub8, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3223 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3224 [3/4] (2.32ns)   --->   "%mul7 = fmul i32 %sub9, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3224 'fmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3225 [4/4] (2.32ns)   --->   "%mul10 = fmul i32 %sub10, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3225 'fmul' 'mul10' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3226 [4/4] (2.32ns)   --->   "%mul11 = fmul i32 %sub11, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3226 'fmul' 'mul11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3227 [2/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3227 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3228 [2/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3228 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3229 [2/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3229 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3230 [5/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3230 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3231 [6/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3231 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3232 [5/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3232 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3233 [1/1] (0.00ns)   --->   "%bitcast_ln40_2 = bitcast i32 %trunc_ln40_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3233 'bitcast' 'bitcast_ln40_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_197 : Operation 3234 [1/1] (0.00ns)   --->   "%bitcast_ln40_3 = bitcast i32 %trunc_ln40_2_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3234 'bitcast' 'bitcast_ln40_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_197 : Operation 3235 [7/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3235 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3236 [1/1] (2.43ns)   --->   "%gmem_addr_32_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_32, i1 %gmem_load_29_req, i512 %gmem_addr_31_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3236 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3237 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i512 %gmem_addr_32_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3237 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_197 : Operation 3238 [7/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3238 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3239 [1/70] (2.43ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_33, i32, i1 %gmem_load_29_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3239 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3240 [8/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3240 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3241 [1/2] (1.54ns)   --->   "%conv6_mid1 = fpext i32 %bitcast_ln39_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3241 'fpext' 'conv6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 3242 [2/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3242 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3243 [2/2] (1.54ns)   --->   "%conv8_mid1 = fpext i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3243 'fpext' 'conv8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 3244 [3/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3244 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3245 [4/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3245 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3246 [5/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3246 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3247 [6/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3247 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3248 [7/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3248 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3249 [3/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3249 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3250 [4/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3250 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3251 [6/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3251 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3252 [3/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3252 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3253 [4/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3253 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3254 [6/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3254 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3255 [8/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3255 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 2.43>
ST_198 : Operation 3256 [7/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3256 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3257 [1/4] (2.32ns)   --->   "%mul9 = fmul i32 %sub7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3257 'fmul' 'mul9' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3258 [2/4] (2.32ns)   --->   "%mul7 = fmul i32 %sub9, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3258 'fmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3259 [3/4] (2.32ns)   --->   "%mul10 = fmul i32 %sub10, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3259 'fmul' 'mul10' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3260 [3/4] (2.32ns)   --->   "%mul11 = fmul i32 %sub11, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3260 'fmul' 'mul11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3261 [1/7] (2.34ns)   --->   "%add12 = fadd i32 %bitcast_ln56, i32 %bitcast_ln33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3261 'fadd' 'add12' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3262 [2/2] (1.54ns)   --->   "%conv3 = fpext i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3262 'fpext' 'conv3' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 3263 [2/2] (1.54ns)   --->   "%conv4 = fpext i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:58]   --->   Operation 3263 'fpext' 'conv4' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 3264 [1/7] (2.34ns)   --->   "%add16 = fadd i32 %bitcast_ln72, i32 %bitcast_ln41" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3264 'fadd' 'add16' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3265 [1/8] (2.32ns)   --->   "%mul14 = dmul i64 %conv8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3265 'dmul' 'mul14' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3266 [4/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3266 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3267 [5/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3267 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3268 [4/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3268 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3269 [6/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3269 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3270 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i32 %trunc_ln41_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3270 'bitcast' 'bitcast_ln41_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_198 : Operation 3271 [7/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3271 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3272 [6/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3272 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3273 [1/1] (2.43ns)   --->   "%gmem_addr_33_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_33, i1 %gmem_load_30_req, i512 %gmem_addr_32_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3273 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3274 [7/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3274 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3275 [1/70] (2.43ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_34, i32, i1 %gmem_load_30_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3275 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3276 [1/2] (1.54ns)   --->   "%conv8_mid1 = fpext i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3276 'fpext' 'conv8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 3277 [2/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3277 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3278 [3/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3278 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3279 [4/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3279 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3280 [5/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3280 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3281 [6/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3281 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3282 [2/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3282 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3283 [3/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3283 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3284 [5/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3284 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3285 [2/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3285 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3286 [3/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3286 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3287 [5/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3287 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3288 [7/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3288 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 2.43>
ST_199 : Operation 3289 [6/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3289 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3290 [1/4] (2.32ns)   --->   "%mul7 = fmul i32 %sub9, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3290 'fmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3291 [2/4] (2.32ns)   --->   "%mul10 = fmul i32 %sub10, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3291 'fmul' 'mul10' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3292 [2/4] (2.32ns)   --->   "%mul11 = fmul i32 %sub11, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3292 'fmul' 'mul11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3293 [2/2] (1.54ns)   --->   "%conv1 = fpext i32 %add12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3293 'fpext' 'conv1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3294 [1/2] (1.54ns)   --->   "%conv3 = fpext i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3294 'fpext' 'conv3' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3295 [1/2] (1.54ns)   --->   "%conv4 = fpext i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:58]   --->   Operation 3295 'fpext' 'conv4' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3296 [2/2] (1.54ns)   --->   "%conv7 = fpext i32 %add16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3296 'fpext' 'conv7' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3297 [3/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3297 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3298 [4/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3298 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3299 [3/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3299 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3300 [5/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3300 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3301 [6/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3301 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3302 [5/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3302 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3303 [1/1] (1.44ns)   --->   "%lshr_ln56_1 = lshr i512 %gmem_addr_33_read, i512 %zext_ln25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3303 'lshr' 'lshr_ln56_1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3304 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i512 %lshr_ln56_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3304 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 0.00>
ST_199 : Operation 3305 [6/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3305 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3306 [1/1] (2.43ns)   --->   "%gmem_addr_34_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_34, i1 %gmem_load_31_req, i512 %gmem_addr_33_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3306 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln9)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3307 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3307 'trunc' 'trunc_ln72_2' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 0.00>
ST_199 : Operation 3308 [8/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3308 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3309 [1/70] (2.43ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_15, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3309 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3310 [2/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3310 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3311 [3/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3311 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3312 [4/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3312 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3313 [5/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3313 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3314 [1/70] (2.43ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_23, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3314 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3315 [2/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3315 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3316 [4/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3316 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3317 [1/70] (2.43ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_20, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3317 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3318 [2/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3318 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3319 [4/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3319 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3320 [6/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3320 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 2.43>
ST_200 : Operation 3321 [5/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3321 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3322 [1/4] (2.32ns)   --->   "%mul10 = fmul i32 %sub10, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3322 'fmul' 'mul10' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3323 [1/4] (2.32ns)   --->   "%mul11 = fmul i32 %sub11, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3323 'fmul' 'mul11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3324 [1/2] (1.54ns)   --->   "%conv1 = fpext i32 %add12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3324 'fpext' 'conv1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 3325 [1/2] (1.54ns)   --->   "%conv7 = fpext i32 %add16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3325 'fpext' 'conv7' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 3326 [2/2] (1.54ns)   --->   "%conv9 = fpext i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3326 'fpext' 'conv9' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 3327 [2/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3327 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3328 [3/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3328 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3329 [2/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3329 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3330 [4/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3330 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3331 [5/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3331 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3332 [4/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3332 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3333 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %trunc_ln56_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3333 'bitcast' 'bitcast_ln56_1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 0.00>
ST_200 : Operation 3334 [7/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3334 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3335 [5/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3335 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3336 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i32 %trunc_ln72_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3336 'bitcast' 'bitcast_ln72_1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 0.00>
ST_200 : Operation 3337 [7/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3337 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3338 [7/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3338 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3339 [1/1] (2.43ns)   --->   "%gmem_addr_15_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_15, i1 %gmem_load_14_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3339 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3340 [1/70] (2.43ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_16, i32, i1 %gmem_load_14_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3340 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3341 [2/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3341 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3342 [3/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3342 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3343 [4/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3343 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3344 [1/1] (2.43ns)   --->   "%gmem_addr_23_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_23, i1 %gmem_load_21_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3344 'read' 'gmem_addr_23_read' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3345 [1/70] (2.43ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_24, i32 %select_ln64, i1 %gmem_load_21_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3345 'readreq' 'empty_46' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3346 [3/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3346 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3347 [1/1] (2.43ns)   --->   "%gmem_addr_20_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_20, i1 %gmem_load_19_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3347 'read' 'gmem_addr_20_read' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3348 [1/70] (2.43ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_addr_21, i32 %select_ln48, i1 %gmem_load_19_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3348 'readreq' 'empty_44' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3349 [3/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3349 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3350 [5/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3350 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 2.43>
ST_201 : Operation 3351 [4/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3351 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3352 [7/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3352 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3353 [8/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3353 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3354 [8/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3354 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3355 [1/2] (1.54ns)   --->   "%conv9 = fpext i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3355 'fpext' 'conv9' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 3356 [2/2] (1.54ns)   --->   "%conv5 = fpext i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:74]   --->   Operation 3356 'fpext' 'conv5' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 3357 [1/7] (2.34ns)   --->   "%sub6_mid1 = fsub i32 %bitcast_ln32_2, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3357 'fsub' 'sub6_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3358 [2/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3358 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3359 [1/7] (2.34ns)   --->   "%sub8_mid1 = fsub i32, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3359 'fsub' 'sub8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3360 [3/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3360 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3361 [4/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3361 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3362 [3/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3362 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3363 [6/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3363 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3364 [4/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3364 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3365 [6/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3365 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3366 [6/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3366 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3367 [1/1] (0.70ns)   --->   "%add_ln80_1 = add i6 %empty_26, i6 %trunc_ln80_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3367 'add' 'add_ln80_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3368 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln80_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3368 'bitconcatenate' 'shl_ln80_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_201 : Operation 3369 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i9 %shl_ln80_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3369 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_201 : Operation 3370 [1/1] (1.44ns)   --->   "%lshr_ln80 = lshr i512 %gmem_addr_15_read, i512 %zext_ln80_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3370 'lshr' 'lshr_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3371 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i512 %lshr_ln80" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3371 'trunc' 'trunc_ln80_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_201 : Operation 3372 [1/1] (2.43ns)   --->   "%gmem_addr_16_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_16, i1 %gmem_load_15_req, i512 %gmem_addr_15_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3372 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3373 [1/70] (2.43ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_17, i32, i1 %gmem_load_15_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3373 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3374 [2/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3374 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3375 [3/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3375 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3376 [1/1] (0.70ns)   --->   "%add_ln63_1 = add i6 %empty_26, i6 %trunc_ln63_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3376 'add' 'add_ln63_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3377 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3377 'bitconcatenate' 'shl_ln63_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_201 : Operation 3378 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i9 %shl_ln63_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3378 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_201 : Operation 3379 [1/1] (1.44ns)   --->   "%lshr_ln63 = lshr i512 %gmem_addr_23_read, i512 %zext_ln63_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3379 'lshr' 'lshr_ln63' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3380 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i512 %lshr_ln63" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3380 'trunc' 'trunc_ln63_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_201 : Operation 3381 [1/1] (2.43ns)   --->   "%gmem_addr_24_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr_24, i1 %empty_46, i512 %gmem_addr_23_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3381 'read' 'gmem_addr_24_read' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3382 [2/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3382 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3383 [1/1] (0.70ns)   --->   "%add_ln65_1 = add i6 %trunc_ln63_2, i6 %empty" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3383 'add' 'add_ln65_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3384 [1/1] (0.70ns)   --->   "%add_ln47_1 = add i6 %trunc_ln, i6 %empty_26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3384 'add' 'add_ln47_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3385 [1/1] (0.00ns)   --->   "%shl_ln47_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln47_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3385 'bitconcatenate' 'shl_ln47_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_201 : Operation 3386 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i9 %shl_ln47_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3386 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_201 : Operation 3387 [1/1] (1.44ns)   --->   "%lshr_ln47 = lshr i512 %gmem_addr_20_read, i512 %zext_ln47_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3387 'lshr' 'lshr_ln47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3388 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i512 %lshr_ln47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3388 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_201 : Operation 3389 [1/1] (2.43ns)   --->   "%gmem_addr_21_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr_21, i1 %empty_44, i512 %gmem_addr_20_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3389 'read' 'gmem_addr_21_read' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3390 [2/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3390 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3391 [4/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3391 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 2.43>
ST_202 : Operation 3392 [3/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3392 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3393 [6/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3393 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3394 [7/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3394 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3395 [7/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3395 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3396 [1/2] (1.54ns)   --->   "%conv5 = fpext i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:74]   --->   Operation 3396 'fpext' 'conv5' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 3397 [4/4] (2.32ns)   --->   "%mul8_mid1 = fmul i32 %sub6_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3397 'fmul' 'mul8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3398 [1/7] (2.34ns)   --->   "%sub7_mid1 = fsub i32 %bitcast_ln33_1, i32 %bitcast_ln32_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3398 'fsub' 'sub7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3399 [4/4] (2.32ns)   --->   "%mul3_mid1 = fmul i32 %sub8_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3399 'fmul' 'mul3_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3400 [2/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3400 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3401 [3/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3401 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3402 [2/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3402 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3403 [5/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3403 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3404 [3/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3404 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3405 [5/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3405 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3406 [5/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3406 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3407 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln81, i2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3407 'bitconcatenate' 'trunc_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_202 : Operation 3408 [1/1] (0.70ns)   --->   "%add_ln81_2 = add i6 %empty, i6 %trunc_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3408 'add' 'add_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3409 [1/1] (0.00ns)   --->   "%shl_ln81_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln81_2, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3409 'bitconcatenate' 'shl_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_202 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i9 %shl_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3410 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_202 : Operation 3411 [1/1] (1.44ns)   --->   "%lshr_ln81 = lshr i512 %gmem_addr_16_read, i512 %zext_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3411 'lshr' 'lshr_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i512 %lshr_ln81" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3412 'trunc' 'trunc_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_202 : Operation 3413 [1/1] (2.43ns)   --->   "%gmem_addr_17_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_17, i1 %gmem_load_16_req, i512 %gmem_addr_16_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3413 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3414 [1/1] (0.70ns)   --->   "%add_ln81_5 = add i6 %empty, i6 %trunc_ln80_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3414 'add' 'add_ln81_5' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3415 [1/70] (2.43ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_18, i32, i1 %gmem_load_16_req, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3415 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3416 [2/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3416 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3417 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %trunc_ln63_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3417 'bitcast' 'bitcast_ln63' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_202 : Operation 3418 [2/2] (1.54ns)   --->   "%conv15 = fpext i32 %bitcast_ln63" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3418 'fpext' 'conv15' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 3419 [1/1] (2.43ns)   --->   "%gmem_addr_24_read_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr_24, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_21_req, i512 %gmem_addr_23_read, i1 %empty_46, i512 %gmem_addr_24_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3419 'read' 'gmem_addr_24_read_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5 & icmp_ln64)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3420 [1/1] (0.00ns)   --->   "%br_ln64 = br void %bb47._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3420 'br' 'br_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5 & icmp_ln64)> <Delay = 0.00>
ST_202 : Operation 3421 [1/70] (2.43ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_25, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_21_req, i1 %empty_46" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3421 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3422 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %trunc_ln47_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3422 'bitcast' 'bitcast_ln47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_202 : Operation 3423 [2/2] (1.54ns)   --->   "%conv10 = fpext i32 %bitcast_ln47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3423 'fpext' 'conv10' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 3424 [1/1] (2.43ns)   --->   "%gmem_addr_21_read_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr_21, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_19_req, i512 %gmem_addr_20_read, i1 %empty_44, i512 %gmem_addr_21_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3424 'read' 'gmem_addr_21_read_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4 & icmp_ln48)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3425 [1/1] (0.00ns)   --->   "%br_ln48 = br void %bb44._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3425 'br' 'br_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4 & icmp_ln48)> <Delay = 0.00>
ST_202 : Operation 3426 [1/70] (2.43ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_22, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_19_req, i1 %empty_44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3426 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3427 [1/1] (0.70ns)   --->   "%add_ln49_1 = add i6 %empty, i6 %trunc_ln" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3427 'add' 'add_ln49_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3428 [3/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3428 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 2.43>
ST_203 : Operation 3429 [2/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3429 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3430 [5/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3430 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3431 [6/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3431 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3432 [6/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3432 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3433 [3/4] (2.32ns)   --->   "%mul8_mid1 = fmul i32 %sub6_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3433 'fmul' 'mul8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3434 [4/4] (2.32ns)   --->   "%mul9_mid1 = fmul i32 %sub7_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3434 'fmul' 'mul9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3435 [3/4] (2.32ns)   --->   "%mul3_mid1 = fmul i32 %sub8_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3435 'fmul' 'mul3_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3436 [1/7] (2.34ns)   --->   "%sub9_mid1 = fsub i32 %bitcast_ln40_3, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3436 'fsub' 'sub9_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3437 [2/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3437 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3438 [1/7] (2.34ns)   --->   "%sub11_mid1 = fsub i32, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3438 'fsub' 'sub11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3439 [4/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3439 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3440 [2/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3440 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3441 [4/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3441 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3442 [4/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3442 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3443 [1/1] (0.00ns)   --->   "%shl_ln81_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln81_5, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3443 'bitconcatenate' 'shl_ln81_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_203 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i9 %shl_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3444 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_203 : Operation 3445 [1/1] (1.44ns)   --->   "%lshr_ln81_1 = lshr i512 %gmem_addr_17_read, i512 %zext_ln81_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3445 'lshr' 'lshr_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3446 [1/1] (0.00ns)   --->   "%trunc_ln81_3 = trunc i512 %lshr_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3446 'trunc' 'trunc_ln81_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_203 : Operation 3447 [1/1] (2.43ns)   --->   "%gmem_addr_18_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_18, i1 %gmem_load_17_req, i512 %gmem_addr_17_read, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3447 'read' 'gmem_addr_18_read' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3448 [1/70] (2.43ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_19, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3448 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3449 [1/2] (1.54ns)   --->   "%conv15 = fpext i32 %bitcast_ln63" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3449 'fpext' 'conv15' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln64)   --->   "%empty_47 = phi i512 %gmem_addr_24_read_1, void, i512, void %bb47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3450 'phi' 'empty_47' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln64)   --->   "%tmp_2 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512, i512 %empty_47, i512 %gmem_addr_24_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3451 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln64)   --->   "%shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln64_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3452 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln64)   --->   "%zext_ln64 = zext i9 %shl_ln9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3453 'zext' 'zext_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3454 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln64 = lshr i1024 %tmp_2, i1024 %zext_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3454 'lshr' 'lshr_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3455 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i1024 %lshr_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3455 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3456 [1/1] (0.00ns)   --->   "%trunc_ln64_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln64, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3456 'partselect' 'trunc_ln64_3' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3457 [1/1] (0.00ns)   --->   "%trunc_ln64_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln64, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3457 'partselect' 'trunc_ln64_4' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_203 : Operation 3458 [1/1] (2.43ns)   --->   "%gmem_addr_25_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_25, i1 %gmem_load_22_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_21_req, i512 %gmem_addr_23_read, i1 %empty_46, i512 %gmem_addr_24_read, i512 %gmem_addr_24_read_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3458 'read' 'gmem_addr_25_read' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3459 [1/2] (1.54ns)   --->   "%conv10 = fpext i32 %bitcast_ln47" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3459 'fpext' 'conv10' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln48)   --->   "%empty_45 = phi i512 %gmem_addr_21_read_1, void, i512, void %bb44" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3460 'phi' 'empty_45' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln48)   --->   "%tmp_1 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512, i512 %empty_45, i512 %gmem_addr_21_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3461 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln48)   --->   "%shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln48_2, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3462 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln48)   --->   "%zext_ln48 = zext i9 %shl_ln6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3463 'zext' 'zext_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3464 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln48 = lshr i1024 %tmp_1, i1024 %zext_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3464 'lshr' 'lshr_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3465 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i1024 %lshr_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3465 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3466 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln48, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3466 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3467 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln48, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3467 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_203 : Operation 3468 [1/1] (2.43ns)   --->   "%gmem_addr_22_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_22, i1 %gmem_load_20_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_19_req, i512 %gmem_addr_20_read, i1 %empty_44, i512 %gmem_addr_21_read, i512 %gmem_addr_21_read_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3468 'read' 'gmem_addr_22_read' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3469 [2/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3469 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 2.43>
ST_204 : Operation 3470 [1/7] (2.34ns)   --->   "%add6 = fadd i32 %bitcast_ln31, i32 %mul8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3470 'fadd' 'add6' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3471 [4/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3471 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3472 [5/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3472 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3473 [5/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3473 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3474 [2/4] (2.32ns)   --->   "%mul8_mid1 = fmul i32 %sub6_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3474 'fmul' 'mul8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3475 [3/4] (2.32ns)   --->   "%mul9_mid1 = fmul i32 %sub7_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3475 'fmul' 'mul9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3476 [2/4] (2.32ns)   --->   "%mul3_mid1 = fmul i32 %sub8_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3476 'fmul' 'mul3_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3477 [4/4] (2.32ns)   --->   "%mul7_mid1 = fmul i32 %sub9_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3477 'fmul' 'mul7_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3478 [1/7] (2.34ns)   --->   "%sub10_mid1 = fsub i32 %bitcast_ln41_1, i32 %bitcast_ln40_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3478 'fsub' 'sub10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3479 [4/4] (2.32ns)   --->   "%mul11_mid1 = fmul i32 %sub11_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3479 'fmul' 'mul11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3480 [3/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3480 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3481 [1/8] (2.32ns)   --->   "%mul12_mid1 = dmul i64 %conv2_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3481 'dmul' 'mul12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3482 [3/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3482 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3483 [3/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3483 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3484 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3484 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_204 : Operation 3485 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %trunc_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3485 'bitcast' 'bitcast_ln81_1' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_204 : Operation 3486 [7/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3486 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3487 [1/1] (2.43ns)   --->   "%gmem_addr_19_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_19, i1 %gmem_load_18_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_14_req, i512 %gmem_addr_15_read, i1 %gmem_load_15_req, i512 %gmem_addr_16_read, i1 %gmem_load_16_req, i512 %gmem_addr_17_read, i1 %gmem_load_17_req, i512 %gmem_addr_18_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3487 'read' 'gmem_addr_19_read' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3488 [1/1] (0.00ns)   --->   "%br_ln81 = br void %bb50._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3488 'br' 'br_ln81' <Predicate = (!icmp_ln9 & !or_ln11_2 & icmp_ln81)> <Delay = 0.00>
ST_204 : Operation 3489 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3489 'bitcast' 'bitcast_ln64' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_204 : Operation 3490 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %trunc_ln64_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3490 'bitcast' 'bitcast_ln64_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_204 : Operation 3491 [1/1] (0.00ns)   --->   "%bitcast_ln64_2 = bitcast i32 %trunc_ln64_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3491 'bitcast' 'bitcast_ln64_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_204 : Operation 3492 [7/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3492 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3493 [2/2] (1.54ns)   --->   "%conv17 = fpext i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3493 'fpext' 'conv17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 3494 [1/1] (0.00ns)   --->   "%shl_ln65_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln65_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3494 'bitconcatenate' 'shl_ln65_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_204 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i9 %shl_ln65_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3495 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_204 : Operation 3496 [1/1] (1.44ns)   --->   "%lshr_ln65 = lshr i512 %gmem_addr_25_read, i512 %zext_ln65_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3496 'lshr' 'lshr_ln65' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3497 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i512 %lshr_ln65" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3497 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_204 : Operation 3498 [7/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3498 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3499 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %trunc_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3499 'bitcast' 'bitcast_ln48' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_204 : Operation 3500 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i32 %trunc_ln48_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3500 'bitcast' 'bitcast_ln48_1' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_204 : Operation 3501 [1/1] (0.00ns)   --->   "%bitcast_ln48_2 = bitcast i32 %trunc_ln48_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3501 'bitcast' 'bitcast_ln48_2' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_204 : Operation 3502 [7/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3502 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3503 [2/2] (1.54ns)   --->   "%conv12 = fpext i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3503 'fpext' 'conv12' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 3504 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln49_1, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3504 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_204 : Operation 3505 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i9 %shl_ln7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3505 'zext' 'zext_ln49' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_204 : Operation 3506 [1/1] (1.44ns)   --->   "%lshr_ln49 = lshr i512 %gmem_addr_22_read, i512 %zext_ln49" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3506 'lshr' 'lshr_ln49' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3507 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i512 %lshr_ln49" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3507 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_204 : Operation 3508 [7/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3508 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3509 [1/70] (2.43ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_26, i32, i1 %gmem_load_req, i1 %gmem_load_1_req, i1 %gmem_load_2_req, i1 %gmem_load_3_req, i1 %gmem_load_4_req, i1 %gmem_load_5_req, i1 %gmem_load_6_req, i1 %gmem_load_7_req, i1 %gmem_load_8_req, i1 %gmem_load_9_req, i1 %gmem_load_10_req, i1 %gmem_load_11_req, i1 %gmem_load_12_req, i1 %gmem_load_13_req, i1 %gmem_load_24_req, i1 %gmem_load_25_req, i1 %gmem_load_26_req, i1 %gmem_load_27_req, i1 %gmem_load_28_req, i1 %gmem_load_29_req, i1 %gmem_load_30_req, i1 %gmem_load_31_req, i1 %gmem_load_14_req, i1 %gmem_load_15_req, i1 %gmem_load_16_req, i1 %gmem_load_17_req, i1 %gmem_load_18_req, i1 %gmem_load_21_req, i1 %empty_46, i1 %gmem_load_22_req, i1 %gmem_load_19_req, i1 %empty_44, i1 %gmem_load_20_req" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3509 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 2.43>
ST_205 : Operation 3510 [7/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3510 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3511 [3/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3511 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3512 [4/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3512 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3513 [4/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3513 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3514 [1/4] (2.32ns)   --->   "%mul8_mid1 = fmul i32 %sub6_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3514 'fmul' 'mul8_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3515 [2/4] (2.32ns)   --->   "%mul9_mid1 = fmul i32 %sub7_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3515 'fmul' 'mul9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3516 [1/4] (2.32ns)   --->   "%mul3_mid1 = fmul i32 %sub8_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:34]   --->   Operation 3516 'fmul' 'mul3_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3517 [3/4] (2.32ns)   --->   "%mul7_mid1 = fmul i32 %sub9_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3517 'fmul' 'mul7_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3518 [4/4] (2.32ns)   --->   "%mul10_mid1 = fmul i32 %sub10_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3518 'fmul' 'mul10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3519 [3/4] (2.32ns)   --->   "%mul11_mid1 = fmul i32 %sub11_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3519 'fmul' 'mul11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3520 [2/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3520 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3521 [2/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3521 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3522 [2/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3522 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3523 [6/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3523 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln81_2)   --->   "%empty_48 = phi i512 %gmem_addr_19_read, void, i512, void %bb50" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3524 'phi' 'empty_48' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln81_2)   --->   "%tmp = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512, i512 %empty_48, i512 %gmem_addr_18_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3525 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln81_2)   --->   "%shl_ln81_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln81_6, i3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3526 'bitconcatenate' 'shl_ln81_4' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln81_2)   --->   "%zext_ln81_5 = zext i9 %shl_ln81_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3527 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3528 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln81_2 = lshr i1024 %tmp, i1024 %zext_ln81_5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3528 'lshr' 'lshr_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 1.44> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3529 [1/1] (0.00ns)   --->   "%trunc_ln81_5 = trunc i1024 %lshr_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3529 'trunc' 'trunc_ln81_5' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3530 [1/1] (0.00ns)   --->   "%trunc_ln81_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln81_2, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3530 'partselect' 'trunc_ln81_7' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3531 [1/1] (0.00ns)   --->   "%trunc_ln81_8 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %lshr_ln81_2, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3531 'partselect' 'trunc_ln81_8' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_205 : Operation 3532 [6/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3532 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3533 [1/2] (1.54ns)   --->   "%conv17 = fpext i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3533 'fpext' 'conv17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 3534 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %trunc_ln65" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3534 'bitcast' 'bitcast_ln65' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.00>
ST_205 : Operation 3535 [7/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3535 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3536 [6/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3536 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3537 [6/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3537 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3538 [1/2] (1.54ns)   --->   "%conv12 = fpext i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3538 'fpext' 'conv12' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 3539 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %trunc_ln49" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3539 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.00>
ST_205 : Operation 3540 [7/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3540 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3541 [6/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3541 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3542 [1/1] (2.43ns)   --->   "%gmem_addr_26_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_26, i1 %gmem_load_23_req, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_14_req, i512 %gmem_addr_15_read, i1 %gmem_load_15_req, i512 %gmem_addr_16_read, i1 %gmem_load_16_req, i512 %gmem_addr_17_read, i1 %gmem_load_17_req, i512 %gmem_addr_18_read, i1 %gmem_load_18_req, i512 %gmem_addr_19_read, i1 %gmem_load_21_req, i512 %gmem_addr_23_read, i1 %empty_46, i512 %gmem_addr_24_read, i512 %gmem_addr_24_read_1, i1 %gmem_load_22_req, i512 %gmem_addr_25_read, i1 %gmem_load_19_req, i512 %gmem_addr_20_read, i1 %empty_44, i512 %gmem_addr_21_read, i512 %gmem_addr_21_read_1, i1 %gmem_load_20_req, i512 %gmem_addr_22_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3542 'read' 'gmem_addr_26_read' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 2.34>
ST_206 : Operation 3543 [6/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3543 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3544 [2/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3544 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3545 [3/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3545 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3546 [3/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3546 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3547 [7/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3547 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3548 [1/4] (2.32ns)   --->   "%mul9_mid1 = fmul i32 %sub7_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3548 'fmul' 'mul9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3549 [2/4] (2.32ns)   --->   "%mul7_mid1 = fmul i32 %sub9_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3549 'fmul' 'mul7_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3550 [3/4] (2.32ns)   --->   "%mul10_mid1 = fmul i32 %sub10_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3550 'fmul' 'mul10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3551 [2/4] (2.32ns)   --->   "%mul11_mid1 = fmul i32 %sub11_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3551 'fmul' 'mul11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3552 [1/7] (2.34ns)   --->   "%add12_mid1 = fadd i32 %bitcast_ln56_1, i32 %bitcast_ln33_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3552 'fadd' 'add12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3553 [2/2] (1.54ns)   --->   "%conv3_mid1 = fpext i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3553 'fpext' 'conv3_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 3554 [2/2] (1.54ns)   --->   "%conv4_mid1 = fpext i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:58]   --->   Operation 3554 'fpext' 'conv4_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 3555 [1/7] (2.34ns)   --->   "%add16_mid1 = fadd i32 %bitcast_ln72_1, i32 %bitcast_ln41_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3555 'fadd' 'add16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3556 [1/8] (2.32ns)   --->   "%mul15_mid1 = dmul i64 %conv8_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3556 'dmul' 'mul15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3557 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i480 %select_ln9_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3557 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_206 : Operation 3558 [5/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3558 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3559 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %trunc_ln81_5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3559 'bitcast' 'bitcast_ln81_2' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_206 : Operation 3560 [1/1] (0.00ns)   --->   "%bitcast_ln81_3 = bitcast i32 %trunc_ln81_7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3560 'bitcast' 'bitcast_ln81_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_206 : Operation 3561 [1/1] (0.00ns)   --->   "%bitcast_ln81_4 = bitcast i32 %trunc_ln81_8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3561 'bitcast' 'bitcast_ln81_4' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_206 : Operation 3562 [4/4] (2.32ns)   --->   "%mul16 = fmul i32 %bitcast_ln81_3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3562 'fmul' 'mul16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3563 [7/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3563 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3564 [5/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3564 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3565 [8/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3565 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3566 [6/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3566 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3567 [5/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3567 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3568 [5/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3568 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3569 [8/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3569 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3570 [6/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3570 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3571 [5/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3571 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3572 [1/1] (0.60ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %bb51._crit_edge, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3572 'br' 'br_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.60>
ST_206 : Operation 3573 [1/1] (0.60ns)   --->   "%br_ln86 = br void %bb51._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3573 'br' 'br_ln86' <Predicate = (!icmp_ln9 & icmp_ln86)> <Delay = 0.60>

State 207 <SV = 206> <Delay = 2.34>
ST_207 : Operation 3574 [5/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3574 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3575 [1/7] (2.34ns)   --->   "%add9 = fadd i32 %bitcast_ln39, i32 %mul7" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3575 'fadd' 'add9' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3576 [2/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3576 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3577 [2/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3577 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3578 [6/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3578 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3579 [1/4] (2.32ns)   --->   "%mul7_mid1 = fmul i32 %sub9_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3579 'fmul' 'mul7_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3580 [2/4] (2.32ns)   --->   "%mul10_mid1 = fmul i32 %sub10_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3580 'fmul' 'mul10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3581 [1/4] (2.32ns)   --->   "%mul11_mid1 = fmul i32 %sub11_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:42]   --->   Operation 3581 'fmul' 'mul11_mid1' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3582 [2/2] (1.54ns)   --->   "%conv1_mid1 = fpext i32 %add12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3582 'fpext' 'conv1_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3583 [1/2] (1.54ns)   --->   "%conv3_mid1 = fpext i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3583 'fpext' 'conv3_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3584 [1/2] (1.54ns)   --->   "%conv4_mid1 = fpext i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:58]   --->   Operation 3584 'fpext' 'conv4_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3585 [2/2] (1.54ns)   --->   "%conv7_mid1 = fpext i32 %add16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3585 'fpext' 'conv7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3586 [4/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3586 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3587 [3/4] (2.32ns)   --->   "%mul16 = fmul i32 %bitcast_ln81_3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3587 'fmul' 'mul16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3588 [6/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3588 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3589 [7/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3589 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3590 [4/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3590 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3591 [7/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3591 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3592 [5/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3592 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3593 [4/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3593 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3594 [4/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3594 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3595 [7/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3595 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3596 [5/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3596 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3597 [4/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3597 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3598 [1/1] (0.00ns)   --->   "%empty_49 = phi i512 %gmem_addr_26_read, void, i512 %shiftreg_cast, void %bb51" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3598 'phi' 'empty_49' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_207 : Operation 3599 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i512 %empty_49" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3599 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_207 : Operation 3600 [1/1] (0.00ns)   --->   "%trunc_ln86_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_49, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3600 'partselect' 'trunc_ln86_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 208 <SV = 207> <Delay = 2.34>
ST_208 : Operation 3601 [4/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3601 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3602 [7/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3602 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3603 [1/8] (1.90ns)   --->   "%sub12 = dsub i64 %conv1, i64 %mul12" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3603 'dsub' 'sub12' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3604 [1/8] (1.90ns)   --->   "%sub13 = dsub i64 %conv7, i64 %mul14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3604 'dsub' 'sub13' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3605 [5/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3605 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3606 [7/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3606 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3607 [1/4] (2.32ns)   --->   "%mul10_mid1 = fmul i32 %sub10_mid1, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3607 'fmul' 'mul10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3608 [1/2] (1.54ns)   --->   "%conv1_mid1 = fpext i32 %add12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3608 'fpext' 'conv1_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 3609 [1/2] (1.54ns)   --->   "%conv7_mid1 = fpext i32 %add16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3609 'fpext' 'conv7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 3610 [2/2] (1.54ns)   --->   "%conv9_mid1 = fpext i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3610 'fpext' 'conv9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 3611 [3/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3611 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3612 [2/4] (2.32ns)   --->   "%mul16 = fmul i32 %bitcast_ln81_3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3612 'fmul' 'mul16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3613 [5/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3613 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3614 [6/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3614 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3615 [3/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3615 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3616 [6/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3616 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3617 [4/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3617 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3618 [3/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3618 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3619 [3/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3619 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3620 [6/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3620 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3621 [4/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3621 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3622 [3/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3622 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 2.34>
ST_209 : Operation 3623 [3/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3623 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3624 [6/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3624 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3625 [8/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3625 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3626 [4/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3626 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3627 [6/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3627 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3628 [8/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3628 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3629 [8/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3629 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3630 [1/2] (1.54ns)   --->   "%conv9_mid1 = fpext i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3630 'fpext' 'conv9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 3631 [2/2] (1.54ns)   --->   "%conv5_mid1 = fpext i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:74]   --->   Operation 3631 'fpext' 'conv5_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 3632 [2/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3632 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3633 [1/4] (2.32ns)   --->   "%mul16 = fmul i32 %bitcast_ln81_3, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3633 'fmul' 'mul16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3634 [4/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3634 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3635 [5/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3635 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3636 [2/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3636 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3637 [5/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3637 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3638 [3/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3638 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3639 [2/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3639 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3640 [2/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3640 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3641 [5/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3641 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3642 [3/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3642 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3643 [2/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3643 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.34>
ST_210 : Operation 3644 [2/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3644 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3645 [5/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3645 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3646 [7/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3646 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3647 [8/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3647 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3648 [3/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3648 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3649 [5/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3649 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3650 [7/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3650 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3651 [7/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3651 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3652 [1/2] (1.54ns)   --->   "%conv5_mid1 = fpext i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:74]   --->   Operation 3652 'fpext' 'conv5_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_210 : Operation 3653 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %trunc_ln80_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3653 'bitcast' 'bitcast_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.00>
ST_210 : Operation 3654 [1/7] (2.34ns)   --->   "%add20 = fadd i32 %bitcast_ln81, i32 %bitcast_ln81_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3654 'fadd' 'add20' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3655 [3/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3655 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3656 [4/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3656 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3657 [1/7] (2.34ns)   --->   "%add29 = fadd i32 %bitcast_ln64_2, i32 %bitcast_ln64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3657 'fadd' 'add29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3658 [4/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3658 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3659 [2/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3659 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3660 [1/7] (2.34ns)   --->   "%sub22 = fsub i32, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3660 'fsub' 'sub22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3661 [1/7] (2.34ns)   --->   "%add25 = fadd i32 %bitcast_ln48_2, i32 %bitcast_ln48" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3661 'fadd' 'add25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3662 [4/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3662 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3663 [2/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3663 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3664 [1/7] (2.34ns)   --->   "%sub19 = fsub i32, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3664 'fsub' 'sub19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.34>
ST_211 : Operation 3665 [1/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3665 'fadd' 'add7' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3666 [4/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3666 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3667 [6/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3667 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3668 [7/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3668 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3669 [2/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3669 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3670 [4/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3670 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3671 [6/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3671 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3672 [6/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3672 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3673 [7/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3673 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3674 [2/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3674 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3675 [3/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3675 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3676 [2/2] (1.54ns)   --->   "%conv16 = fpext i32 %add29" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3676 'fpext' 'conv16' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_211 : Operation 3677 [3/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3677 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3678 [1/7] (2.34ns)   --->   "%sub21 = fsub i32 %bitcast_ln65, i32 %bitcast_ln64_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3678 'fsub' 'sub21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3679 [4/4] (2.32ns)   --->   "%mul28 = fmul i32 %sub22, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3679 'fmul' 'mul28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3680 [2/2] (1.54ns)   --->   "%conv11 = fpext i32 %add25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3680 'fpext' 'conv11' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_211 : Operation 3681 [3/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3681 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3682 [1/7] (2.34ns)   --->   "%sub18 = fsub i32 %bitcast_ln49, i32 %bitcast_ln48_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3682 'fsub' 'sub18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3683 [4/4] (2.32ns)   --->   "%mul23 = fmul i32 %sub19, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3683 'fmul' 'mul23' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 2.34>
ST_212 : Operation 3684 [3/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3684 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3685 [5/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3685 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3686 [6/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3686 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3687 [1/7] (2.34ns)   --->   "%add6_mid1 = fadd i32 %bitcast_ln31_1, i32 %mul8_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31]   --->   Operation 3687 'fadd' 'add6_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3688 [3/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3688 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3689 [5/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3689 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3690 [5/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3690 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3691 [6/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3691 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3692 [1/7] (2.34ns)   --->   "%add22 = fadd i32 %bitcast_ln81_4, i32 %bitcast_ln81_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3692 'fadd' 'add22' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3693 [2/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3693 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3694 [1/2] (1.54ns)   --->   "%conv16 = fpext i32 %add29" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3694 'fpext' 'conv16' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_212 : Operation 3695 [2/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3695 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3696 [4/4] (2.32ns)   --->   "%mul27 = fmul i32 %sub21, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3696 'fmul' 'mul27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3697 [3/4] (2.32ns)   --->   "%mul28 = fmul i32 %sub22, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3697 'fmul' 'mul28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3698 [1/2] (1.54ns)   --->   "%conv11 = fpext i32 %add25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3698 'fpext' 'conv11' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_212 : Operation 3699 [2/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3699 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3700 [4/4] (2.32ns)   --->   "%mul22 = fmul i32 %sub18, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3700 'fmul' 'mul22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3701 [3/4] (2.32ns)   --->   "%mul23 = fmul i32 %sub19, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3701 'fmul' 'mul23' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.34>
ST_213 : Operation 3702 [2/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3702 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3703 [4/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3703 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3704 [5/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3704 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3705 [7/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3705 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3706 [2/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3706 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3707 [4/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3707 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3708 [4/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3708 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3709 [5/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3709 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3710 [7/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3710 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3711 [1/7] (2.34ns)   --->   "%sub16 = fsub i32, i32 %bitcast_ln81_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3711 'fsub' 'sub16' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3712 [1/8] (2.32ns)   --->   "%mul25 = dmul i64 %conv17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3712 'dmul' 'mul25' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3713 [3/4] (2.32ns)   --->   "%mul27 = fmul i32 %sub21, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3713 'fmul' 'mul27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3714 [2/4] (2.32ns)   --->   "%mul28 = fmul i32 %sub22, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3714 'fmul' 'mul28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3715 [1/8] (2.32ns)   --->   "%mul20 = dmul i64 %conv12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3715 'dmul' 'mul20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3716 [3/4] (2.32ns)   --->   "%mul22 = fmul i32 %sub18, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3716 'fmul' 'mul22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3717 [2/4] (2.32ns)   --->   "%mul23 = fmul i32 %sub19, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3717 'fmul' 'mul23' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.34>
ST_214 : Operation 3718 [1/7] (2.34ns)   --->   "%add10 = fadd i32 %add9, i32 %mul10" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3718 'fadd' 'add10' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3719 [3/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3719 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3720 [4/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3720 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3721 [6/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3721 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3722 [1/7] (2.34ns)   --->   "%add9_mid1 = fadd i32 %bitcast_ln39_1, i32 %mul7_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:39]   --->   Operation 3722 'fadd' 'add9_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3723 [3/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3723 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3724 [3/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3724 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3725 [4/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3725 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3726 [6/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3726 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3727 [4/4] (2.32ns)   --->   "%mul19 = fmul i32 %sub16, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3727 'fmul' 'mul19' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3728 [8/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3728 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3729 [2/4] (2.32ns)   --->   "%mul27 = fmul i32 %sub21, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3729 'fmul' 'mul27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3730 [1/4] (2.32ns)   --->   "%mul28 = fmul i32 %sub22, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3730 'fmul' 'mul28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3731 [8/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3731 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3732 [2/4] (2.32ns)   --->   "%mul22 = fmul i32 %sub18, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3732 'fmul' 'mul22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3733 [1/4] (2.32ns)   --->   "%mul23 = fmul i32 %sub19, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3733 'fmul' 'mul23' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 2.34>
ST_215 : Operation 3734 [7/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3734 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3735 [2/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3735 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3736 [3/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3736 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3737 [5/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3737 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3738 [7/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3738 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3739 [2/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3739 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3740 [2/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3740 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3741 [3/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3741 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3742 [5/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3742 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3743 [3/4] (2.32ns)   --->   "%mul19 = fmul i32 %sub16, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3743 'fmul' 'mul19' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3744 [7/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3744 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3745 [1/4] (2.32ns)   --->   "%mul27 = fmul i32 %sub21, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3745 'fmul' 'mul27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3746 [2/2] (1.54ns)   --->   "%conv19 = fpext i32 %mul28" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3746 'fpext' 'conv19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_215 : Operation 3747 [7/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3747 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3748 [1/4] (2.32ns)   --->   "%mul22 = fmul i32 %sub18, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3748 'fmul' 'mul22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3749 [2/2] (1.54ns)   --->   "%conv14 = fpext i32 %mul23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3749 'fpext' 'conv14' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 216 <SV = 215> <Delay = 2.34>
ST_216 : Operation 3750 [6/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3750 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3751 [7/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3751 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3752 [1/8] (2.32ns)   --->   "%mul13 = dmul i64 %sub12, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3752 'dmul' 'mul13' <Predicate = (!icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3753 [2/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3753 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3754 [4/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3754 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3755 [6/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3755 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3756 [1/8] (1.90ns)   --->   "%sub12_mid1 = dsub i64 %conv1_mid1, i64 %mul12_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3756 'dsub' 'sub12_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3757 [1/8] (1.90ns)   --->   "%sub13_mid1 = dsub i64 %conv7_mid1, i64 %mul15_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3757 'dsub' 'sub13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3758 [2/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3758 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3759 [4/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3759 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3760 [2/4] (2.32ns)   --->   "%mul19 = fmul i32 %sub16, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3760 'fmul' 'mul19' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3761 [6/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3761 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3762 [2/2] (1.54ns)   --->   "%conv18 = fpext i32 %mul27" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3762 'fpext' 'conv18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 3763 [1/2] (1.54ns)   --->   "%conv19 = fpext i32 %mul28" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:66]   --->   Operation 3763 'fpext' 'conv19' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 3764 [6/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3764 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3765 [2/2] (1.54ns)   --->   "%conv13 = fpext i32 %mul22" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3765 'fpext' 'conv13' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 3766 [1/2] (1.54ns)   --->   "%conv14 = fpext i32 %mul23" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:50]   --->   Operation 3766 'fpext' 'conv14' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 217 <SV = 216> <Delay = 2.34>
ST_217 : Operation 3767 [5/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3767 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3768 [6/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3768 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3769 [8/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3769 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3770 [1/8] (2.32ns)   --->   "%mul15 = dmul i64 %sub13, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3770 'dmul' 'mul15' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3771 [3/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3771 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3772 [5/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3772 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3773 [8/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3773 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3774 [1/7] (2.34ns)   --->   "%sub14 = fsub i32 %add20, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3774 'fsub' 'sub14' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3775 [3/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3775 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3776 [1/4] (2.32ns)   --->   "%mul19 = fmul i32 %sub16, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:83]   --->   Operation 3776 'fmul' 'mul19' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3777 [5/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3777 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3778 [1/2] (1.54ns)   --->   "%conv18 = fpext i32 %mul27" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 3778 'fpext' 'conv18' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 3779 [5/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3779 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3780 [1/2] (1.54ns)   --->   "%conv13 = fpext i32 %mul22" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 3780 'fpext' 'conv13' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 218 <SV = 217> <Delay = 2.34>
ST_218 : Operation 3781 [4/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3781 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3782 [5/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3782 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3783 [7/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3783 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3784 [8/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3784 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3785 [2/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3785 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3786 [4/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3786 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3787 [7/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3787 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3788 [8/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3788 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3789 [4/4] (2.32ns)   --->   "%mul17 = fmul i32 %sub14, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3789 'fmul' 'mul17' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3790 [2/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3790 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3791 [4/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3791 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3792 [4/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3792 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 2.34>
ST_219 : Operation 3793 [3/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3793 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3794 [4/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3794 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3795 [6/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3795 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3796 [7/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3796 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3797 [1/7] (2.34ns)   --->   "%add7_mid1 = fadd i32 %add6_mid1, i32 %mul9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:32]   --->   Operation 3797 'fadd' 'add7_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3798 [3/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3798 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3799 [6/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3799 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3800 [7/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3800 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3801 [3/4] (2.32ns)   --->   "%mul17 = fmul i32 %sub14, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3801 'fmul' 'mul17' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3802 [1/7] (2.34ns)   --->   "%sub15 = fsub i32 %add22, i32 %mul16" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3802 'fsub' 'sub15' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3803 [3/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3803 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3804 [3/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3804 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 2.34>
ST_220 : Operation 3805 [2/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3805 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3806 [3/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3806 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3807 [5/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3807 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3808 [6/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3808 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3809 [2/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3809 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3810 [5/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3810 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3811 [6/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3811 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3812 [2/4] (2.32ns)   --->   "%mul17 = fmul i32 %sub14, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3812 'fmul' 'mul17' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3813 [4/4] (2.32ns)   --->   "%mul18 = fmul i32 %sub15, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3813 'fmul' 'mul18' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3814 [2/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3814 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3815 [2/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3815 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 2.34>
ST_221 : Operation 3816 [1/7] (2.34ns)   --->   "%add8 = fadd i32 %add7, i32 %mul3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3816 'fadd' 'add8' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3817 [2/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3817 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3818 [4/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3818 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3819 [5/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3819 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3820 [7/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3820 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3821 [1/7] (2.34ns)   --->   "%add10_mid1 = fadd i32 %add9_mid1, i32 %mul10_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:40]   --->   Operation 3821 'fadd' 'add10_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3822 [4/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3822 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3823 [5/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3823 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3824 [1/4] (2.32ns)   --->   "%mul17 = fmul i32 %sub14, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3824 'fmul' 'mul17' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3825 [3/4] (2.32ns)   --->   "%mul18 = fmul i32 %sub15, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3825 'fmul' 'mul18' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3826 [1/8] (1.90ns)   --->   "%sub20 = dsub i64 %conv16, i64 %mul25" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3826 'dsub' 'sub20' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3827 [1/8] (1.90ns)   --->   "%sub17 = dsub i64 %conv11, i64 %mul20" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3827 'dsub' 'sub17' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 2.34>
ST_222 : Operation 3828 [1/7] (2.34ns)   --->   "%add11 = fadd i32 %add10, i32 %mul11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3828 'fadd' 'add11' <Predicate = (!icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3829 [3/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3829 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3830 [4/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3830 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3831 [6/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3831 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3832 [3/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3832 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3833 [4/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3833 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3834 [2/4] (2.32ns)   --->   "%mul18 = fmul i32 %sub15, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3834 'fmul' 'mul18' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3835 [8/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3835 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3836 [8/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3836 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 2.34>
ST_223 : Operation 3837 [2/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3837 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3838 [3/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3838 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3839 [5/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3839 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3840 [2/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3840 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3841 [3/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3841 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3842 [7/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3842 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3843 [1/4] (2.32ns)   --->   "%mul18 = fmul i32 %sub15, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3843 'fmul' 'mul18' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3844 [7/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3844 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3845 [7/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3845 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.34>
ST_224 : Operation 3846 [1/8] (1.90ns)   --->   "%add13 = dadd i64 %conv, i64 %mul13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3846 'dadd' 'add13' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3847 [2/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3847 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3848 [4/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3848 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3849 [7/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3849 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3850 [1/8] (2.32ns)   --->   "%mul13_mid1 = dmul i64 %sub12_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3850 'dmul' 'mul13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3851 [2/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3851 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3852 [6/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3852 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3853 [6/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3853 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3854 [6/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3854 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 2.34>
ST_225 : Operation 3855 [8/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3855 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3856 [1/8] (1.90ns)   --->   "%add17 = dadd i64 %conv6, i64 %mul15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3856 'dadd' 'add17' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3857 [3/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3857 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3858 [6/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3858 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3859 [8/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3859 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3860 [1/8] (2.32ns)   --->   "%mul16_mid1 = dmul i64 %sub13_mid1, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3860 'dmul' 'mul16_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3861 [5/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3861 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3862 [5/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3862 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3863 [5/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3863 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 2.34>
ST_226 : Operation 3864 [7/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3864 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3865 [8/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3865 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3866 [2/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3866 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3867 [5/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3867 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3868 [7/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3868 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3869 [8/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3869 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3870 [4/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3870 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3871 [4/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3871 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3872 [4/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3872 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 2.34>
ST_227 : Operation 3873 [6/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3873 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3874 [7/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3874 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3875 [1/7] (2.34ns)   --->   "%add8_mid1 = fadd i32 %add7_mid1, i32 %mul3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33]   --->   Operation 3875 'fadd' 'add8_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3876 [4/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3876 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3877 [6/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3877 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3878 [7/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3878 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3879 [3/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3879 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3880 [3/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3880 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3881 [3/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3881 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 2.34>
ST_228 : Operation 3882 [5/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3882 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3883 [6/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3883 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3884 [1/1] (0.22ns)   --->   "%select_ln9_6 = select i1 %icmp_ln10, i32 %add8_mid1, i32 %add8" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3884 'select' 'select_ln9_6' <Predicate = (!icmp_ln9)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_228 : Operation 3885 [3/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3885 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3886 [5/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3886 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3887 [6/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3887 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3888 [2/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3888 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3889 [2/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3889 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3890 [2/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3890 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 2.34>
ST_229 : Operation 3891 [4/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3891 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3892 [5/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3892 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3893 [4/4] (2.32ns)   --->   "%delta_6_mid2 = fmul i32 %select_ln9_6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3893 'fmul' 'delta_6_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3894 [2/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3894 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3895 [4/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3895 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3896 [5/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3896 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3897 [1/7] (2.34ns)   --->   "%add21 = fadd i32 %bitcast_ln80, i32 %mul17" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 3897 'fadd' 'add21' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3898 [1/8] (2.32ns)   --->   "%mul26 = dmul i64 %sub20, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3898 'dmul' 'mul26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3899 [1/8] (2.32ns)   --->   "%mul21 = dmul i64 %sub17, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3899 'dmul' 'mul21' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.34>
ST_230 : Operation 3900 [3/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3900 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3901 [4/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3901 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3902 [3/4] (2.32ns)   --->   "%delta_6_mid2 = fmul i32 %select_ln9_6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3902 'fmul' 'delta_6_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3903 [1/7] (2.34ns)   --->   "%add11_mid1 = fadd i32 %add10_mid1, i32 %mul11_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41]   --->   Operation 3903 'fadd' 'add11_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3904 [3/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3904 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3905 [4/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3905 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3906 [8/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3906 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3907 [8/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3907 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 2.32>
ST_231 : Operation 3908 [2/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3908 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3909 [3/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3909 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3910 [2/4] (2.32ns)   --->   "%delta_6_mid2 = fmul i32 %select_ln9_6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3910 'fmul' 'delta_6_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3911 [1/1] (0.22ns)   --->   "%select_ln9_7 = select i1 %icmp_ln10, i32 %add11_mid1, i32 %add11" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3911 'select' 'select_ln9_7' <Predicate = (!icmp_ln9)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_231 : Operation 3912 [2/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3912 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3913 [3/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3913 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3914 [7/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3914 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3915 [7/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3915 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 2.34>
ST_232 : Operation 3916 [1/8] (1.90ns)   --->   "%add14 = dadd i64 %add13, i64 %conv3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3916 'dadd' 'add14' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3917 [2/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3917 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3918 [1/4] (2.32ns)   --->   "%delta_6_mid2 = fmul i32 %select_ln9_6, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3918 'fmul' 'delta_6_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3919 [4/4] (2.32ns)   --->   "%delta_7_mid2 = fmul i32 %select_ln9_7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3919 'fmul' 'delta_7_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3920 [1/8] (1.90ns)   --->   "%add13_mid1 = dadd i64 %conv_mid1, i64 %mul13_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:55]   --->   Operation 3920 'dadd' 'add13_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3921 [2/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3921 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3922 [7/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3922 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3923 [6/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3923 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3924 [6/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3924 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 2.34>
ST_233 : Operation 3925 [8/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3925 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3926 [1/8] (1.90ns)   --->   "%add18 = dadd i64 %add17, i64 %conv9" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3926 'dadd' 'add18' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3927 [3/4] (2.32ns)   --->   "%delta_7_mid2 = fmul i32 %select_ln9_7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3927 'fmul' 'delta_7_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3928 [8/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3928 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3929 [1/8] (1.90ns)   --->   "%add17_mid1 = dadd i64 %conv6_mid1, i64 %mul16_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:71]   --->   Operation 3929 'dadd' 'add17_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3930 [6/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3930 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3931 [5/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3931 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3932 [5/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3932 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 2.34>
ST_234 : Operation 3933 [7/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3933 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3934 [8/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3934 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3935 [2/4] (2.32ns)   --->   "%delta_7_mid2 = fmul i32 %select_ln9_7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3935 'fmul' 'delta_7_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3936 [7/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3936 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3937 [8/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3937 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3938 [5/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3938 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3939 [4/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3939 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3940 [4/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3940 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 2.34>
ST_235 : Operation 3941 [6/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3941 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3942 [7/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3942 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3943 [1/4] (2.32ns)   --->   "%delta_7_mid2 = fmul i32 %select_ln9_7, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 3943 'fmul' 'delta_7_mid2' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3944 [6/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3944 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3945 [7/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3945 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3946 [4/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3946 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3947 [3/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3947 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3948 [3/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3948 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 2.34>
ST_236 : Operation 3949 [5/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3949 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3950 [6/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3950 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3951 [5/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3951 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3952 [6/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3952 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3953 [3/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3953 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3954 [2/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3954 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3955 [2/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3955 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 2.34>
ST_237 : Operation 3956 [4/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3956 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3957 [5/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3957 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3958 [4/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3958 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3959 [5/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3959 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3960 [2/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3960 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3961 [1/8] (1.90ns)   --->   "%add30 = dadd i64 %conv15, i64 %mul26" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 3961 'dadd' 'add30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3962 [1/8] (1.90ns)   --->   "%add26 = dadd i64 %conv10, i64 %mul21" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 3962 'dadd' 'add26' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 2.34>
ST_238 : Operation 3963 [3/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3963 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3964 [4/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3964 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3965 [3/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3965 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3966 [4/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3966 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3967 [1/7] (2.34ns)   --->   "%add23 = fadd i32 %add21, i32 %mul18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81]   --->   Operation 3967 'fadd' 'add23' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3968 [8/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3968 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3969 [8/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3969 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 1.90>
ST_239 : Operation 3970 [2/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3970 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3971 [3/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3971 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3972 [2/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3972 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3973 [3/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3973 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3974 [7/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3974 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3975 [7/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3975 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 2.34>
ST_240 : Operation 3976 [1/8] (1.90ns)   --->   "%add15 = dadd i64 %add14, i64 %conv4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3976 'dadd' 'add15' <Predicate = (!icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3977 [2/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3977 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3978 [1/8] (1.90ns)   --->   "%add14_mid1 = dadd i64 %add13_mid1, i64 %conv3_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:56]   --->   Operation 3978 'dadd' 'add14_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3979 [2/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3979 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3980 [7/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3980 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3981 [6/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3981 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3982 [6/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3982 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 2.34>
ST_241 : Operation 3983 [1/1] (0.00ns)   --->   "%phi_ln86 = phi i480, void, i480 %select_ln86, void %._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 3983 'phi' 'phi_ln86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_241 : Operation 3984 [1/8] (1.90ns)   --->   "%add19 = dadd i64 %add18, i64 %conv5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3984 'dadd' 'add19' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3985 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 3985 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 3986 [8/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3986 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3987 [1/8] (1.90ns)   --->   "%add18_mid1 = dadd i64 %add17_mid1, i64 %conv9_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:72]   --->   Operation 3987 'dadd' 'add18_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3988 [6/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3988 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3989 [5/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3989 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3990 [5/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3990 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 2.34>
ST_242 : Operation 3991 [7/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3991 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3992 [8/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3992 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3993 [5/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3993 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3994 [4/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3994 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3995 [4/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 3995 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.34>
ST_243 : Operation 3996 [6/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 3996 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3997 [7/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 3997 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3998 [4/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 3998 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3999 [3/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 3999 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4000 [3/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 4000 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.34>
ST_244 : Operation 4001 [5/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 4001 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4002 [6/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 4002 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4003 [3/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 4003 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4004 [2/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 4004 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4005 [2/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 4005 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.34>
ST_245 : Operation 4006 [4/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 4006 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4007 [5/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 4007 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4008 [2/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 4008 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4009 [1/8] (1.90ns)   --->   "%add31 = dadd i64 %add30, i64 %conv18" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64]   --->   Operation 4009 'dadd' 'add31' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4010 [1/8] (1.90ns)   --->   "%add27 = dadd i64 %add26, i64 %conv13" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48]   --->   Operation 4010 'dadd' 'add27' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4011 [1/1] (0.73ns)   --->   "%store_ln38 = store i32 %delta_7_mid2, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:38]   --->   Operation 4011 'store' 'store_ln38' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & and_ln38)> <Delay = 0.73>
ST_245 : Operation 4012 [1/1] (0.73ns)   --->   "%store_ln30 = store i32 %delta_6_mid2, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:30]   --->   Operation 4012 'store' 'store_ln30' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & and_ln30)> <Delay = 0.73>
ST_245 : Operation 4013 [1/1] (0.73ns)   --->   "%store_ln22 = store i32 %delta_2, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:22]   --->   Operation 4013 'store' 'store_ln22' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & and_ln22)> <Delay = 0.73>
ST_245 : Operation 4014 [1/1] (0.73ns)   --->   "%store_ln14 = store i32 %delta, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:14]   --->   Operation 4014 'store' 'store_ln14' <Predicate = (!icmp_ln9 & or_ln11_2 & icmp_ln14)> <Delay = 0.73>

State 246 <SV = 245> <Delay = 2.34>
ST_246 : Operation 4015 [3/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 4015 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4016 [4/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 4016 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4017 [1/7] (2.34ns)   --->   "%add24 = fadd i32 %add23, i32 %mul19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82]   --->   Operation 4017 'fadd' 'add24' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4018 [8/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4018 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4019 [8/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4019 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 2.32>
ST_247 : Operation 4020 [2/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 4020 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4021 [3/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 4021 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4022 [4/4] (2.32ns)   --->   "%delta_3 = fmul i32 %add24, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 4022 'fmul' 'delta_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4023 [7/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4023 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4024 [7/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4024 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 2.32>
ST_248 : Operation 4025 [1/8] (1.90ns)   --->   "%add15_mid1 = dadd i64 %add14_mid1, i64 %conv4_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:57]   --->   Operation 4025 'dadd' 'add15_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4026 [1/1] (0.41ns)   --->   "%select_ln9_8 = select i1 %icmp_ln10, i64 %add15_mid1, i64 %add15" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4026 'select' 'select_ln9_8' <Predicate = (!icmp_ln9)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_248 : Operation 4027 [2/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 4027 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4028 [3/4] (2.32ns)   --->   "%delta_3 = fmul i32 %add24, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 4028 'fmul' 'delta_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4029 [6/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4029 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4030 [6/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4030 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 2.32>
ST_249 : Operation 4031 [8/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4031 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4032 [1/8] (1.90ns)   --->   "%add19_mid1 = dadd i64 %add18_mid1, i64 %conv5_mid1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:73]   --->   Operation 4032 'dadd' 'add19_mid1' <Predicate = (!icmp_ln9 & icmp_ln10 & icmp_ln11)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4033 [1/1] (0.41ns)   --->   "%select_ln9_9 = select i1 %icmp_ln10, i64 %add19_mid1, i64 %add19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4033 'select' 'select_ln9_9' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_249 : Operation 4034 [2/4] (2.32ns)   --->   "%delta_3 = fmul i32 %add24, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 4034 'fmul' 'delta_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4035 [5/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4035 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4036 [5/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4036 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 2.32>
ST_250 : Operation 4037 [7/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4037 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4038 [1/4] (2.32ns)   --->   "%delta_3 = fmul i32 %add24, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 4038 'fmul' 'delta_3' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4039 [4/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4039 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4040 [4/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4040 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 2.32>
ST_251 : Operation 4041 [6/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4041 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4042 [8/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4042 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4043 [1/1] (0.73ns)   --->   "%store_ln80 = store i32 %delta_3, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80]   --->   Operation 4043 'store' 'store_ln80' <Predicate = (!icmp_ln9 & !or_ln11_2)> <Delay = 0.73>
ST_251 : Operation 4044 [3/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4044 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4045 [3/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4045 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 2.32>
ST_252 : Operation 4046 [5/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4046 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4047 [7/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4047 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4048 [2/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4048 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4049 [2/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4049 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 2.32>
ST_253 : Operation 4050 [4/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4050 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4051 [6/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4051 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4052 [1/8] (1.90ns)   --->   "%add32 = dadd i64 %add31, i64 %conv19" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:65]   --->   Operation 4052 'dadd' 'add32' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4053 [1/8] (1.90ns)   --->   "%add28 = dadd i64 %add27, i64 %conv14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:49]   --->   Operation 4053 'dadd' 'add28' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 2.32>
ST_254 : Operation 4054 [1/1] (0.53ns)   --->   "%select_ln9_2 = select i1 %icmp_ln10, i480, i480 %phi_ln86" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4054 'select' 'select_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_254 : Operation 4055 [3/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4055 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 4056 [5/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4056 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 2.32>
ST_255 : Operation 4057 [2/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4057 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4058 [4/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4058 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 2.32>
ST_256 : Operation 4059 [1/8] (2.32ns)   --->   "%delta_9_mid2_v = dmul i64 %select_ln9_8, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4059 'dmul' 'delta_9_mid2_v' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4060 [3/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4060 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4061 [8/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4061 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4062 [8/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4062 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 2.32>
ST_257 : Operation 4063 [2/2] (1.82ns)   --->   "%delta_9_mid2 = fptrunc i64 %delta_9_mid2_v" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4063 'fptrunc' 'delta_9_mid2' <Predicate = (!icmp_ln9)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_257 : Operation 4064 [2/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4064 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 4065 [7/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4065 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 4066 [7/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4066 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 2.32>
ST_258 : Operation 4067 [1/2] (1.82ns)   --->   "%delta_9_mid2 = fptrunc i64 %delta_9_mid2_v" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4067 'fptrunc' 'delta_9_mid2' <Predicate = (!icmp_ln9)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_258 : Operation 4068 [1/8] (2.32ns)   --->   "%delta_10_mid2_v = dmul i64 %select_ln9_9, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4068 'dmul' 'delta_10_mid2_v' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 4069 [6/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4069 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 4070 [6/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4070 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 2.32>
ST_259 : Operation 4071 [2/2] (1.82ns)   --->   "%delta_10_mid2 = fptrunc i64 %delta_10_mid2_v" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4071 'fptrunc' 'delta_10_mid2' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_259 : Operation 4072 [5/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4072 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 4073 [1/1] (0.73ns)   --->   "%store_ln54 = store i32 %delta_9_mid2, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:54]   --->   Operation 4073 'store' 'store_ln54' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & icmp_ln11_1)> <Delay = 0.73>
ST_259 : Operation 4074 [5/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4074 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 2.32>
ST_260 : Operation 4075 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 4075 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_260 : Operation 4076 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 4076 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_260 : Operation 4077 [1/2] (1.82ns)   --->   "%delta_10_mid2 = fptrunc i64 %delta_10_mid2_v" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4077 'fptrunc' 'delta_10_mid2' <Predicate = (!icmp_ln9 & icmp_ln11)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 4078 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 4078 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_260 : Operation 4079 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:7]   --->   Operation 4079 'specloopname' 'specloopname_ln7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_260 : Operation 4080 [4/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4080 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 4081 [4/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4081 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 2.32>
ST_261 : Operation 4082 [1/1] (0.00ns)   --->   "%delta_1_load = load i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:70]   --->   Operation 4082 'load' 'delta_1_load' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & !select_ln9_5 & !icmp_ln11)> <Delay = 0.00>
ST_261 : Operation 4083 [1/1] (0.22ns)   --->   "%select_ln70 = select i1 %icmp_ln11, i32 %delta_10_mid2, i32 %delta_1_load" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:70]   --->   Operation 4083 'select' 'select_ln70' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & !select_ln9_5)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 4084 [1/1] (0.73ns)   --->   "%store_ln70 = store i32 %select_ln70, i32 %delta_1, i32 %delta_1_load" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:70]   --->   Operation 4084 'store' 'store_ln70' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & !select_ln9_5)> <Delay = 0.73>
ST_261 : Operation 4085 [3/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4085 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4086 [3/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4086 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 2.32>
ST_262 : Operation 4087 [2/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4087 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 4088 [2/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4088 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 2.32>
ST_263 : Operation 4089 [1/8] (2.32ns)   --->   "%mul29 = dmul i64 %add32, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4089 'dmul' 'mul29' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 4090 [1/8] (2.32ns)   --->   "%mul24 = dmul i64 %add28, i64" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4090 'dmul' 'mul24' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 1.82>
ST_264 : Operation 4091 [2/2] (1.82ns)   --->   "%delta_5 = fptrunc i64 %mul29" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4091 'fptrunc' 'delta_5' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_264 : Operation 4092 [2/2] (1.82ns)   --->   "%delta_4 = fptrunc i64 %mul24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4092 'fptrunc' 'delta_4' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 265 <SV = 264> <Delay = 1.82>
ST_265 : Operation 4093 [1/2] (1.82ns)   --->   "%delta_5 = fptrunc i64 %mul29" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:63]   --->   Operation 4093 'fptrunc' 'delta_5' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 4094 [1/2] (1.82ns)   --->   "%delta_4 = fptrunc i64 %mul24" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47]   --->   Operation 4094 'fptrunc' 'delta_4' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 266 <SV = 265> <Delay = 0.73>
ST_266 : Operation 4095 [1/1] (0.73ns)   --->   "%store_ln67 = store i32 %delta_5, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:67]   --->   Operation 4095 'store' 'store_ln67' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & !select_ln9_4 & !icmp_ln11_1 & select_ln9_5)> <Delay = 0.73>
ST_266 : Operation 4096 [1/1] (0.73ns)   --->   "%store_ln51 = store i32 %delta_4, i32 %delta_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:51]   --->   Operation 4096 'store' 'store_ln51' <Predicate = (!icmp_ln9 & or_ln11_2 & !icmp_ln14 & !and_ln22 & !and_ln30 & !and_ln38 & select_ln9_4)> <Delay = 0.73>

State 267 <SV = 266> <Delay = 0.00>
ST_267 : Operation 4097 [1/1] (0.00ns)   --->   "%delta_1_load_1 = load i32 %delta_1, void %store_ln80, void %store_ln70, void %store_ln67, void %store_ln54, void %store_ln51, void %store_ln38, void %store_ln30, void %store_ln22, void %store_ln14" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4097 'load' 'delta_1_load_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 268 <SV = 267> <Delay = 2.34>
ST_268 : Operation 4098 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %trunc_ln86_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4098 'bitcast' 'bitcast_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_268 : Operation 4099 [7/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4099 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 2.34>
ST_269 : Operation 4100 [6/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4100 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 2.34>
ST_270 : Operation 4101 [5/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4101 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 2.34>
ST_271 : Operation 4102 [4/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4102 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 2.34>
ST_272 : Operation 4103 [3/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4103 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 2.34>
ST_273 : Operation 4104 [2/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4104 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.34>
ST_274 : Operation 4105 [1/7] (2.34ns)   --->   "%add33 = fadd i32 %bitcast_ln86, i32 %delta_1_load_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4105 'fadd' 'add33' <Predicate = (!icmp_ln9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.43>
ST_275 : Operation 4106 [1/1] (0.00ns)   --->   "%bitcast_ln86_1 = bitcast i32 %add33" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4106 'bitcast' 'bitcast_ln86_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_275 : Operation 4107 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %bitcast_ln86_1, i480 %select_ln9_2" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4107 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_275 : Operation 4108 [1/1] (2.43ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_1, i512 %or_ln, i64, i1 %empty_30, i1 %gmem_load_req, i512 %gmem_addr_2_read, i1 %gmem_load_1_req, i512 %gmem_addr_read, i1 %gmem_load_2_req, i512 %gmem_addr_3_read, i1 %gmem_load_3_req, i512 %gmem_addr_4_read, i1 %gmem_load_4_req, i512 %gmem_addr_5_read, i1 %gmem_load_5_req, i512 %gmem_addr_6_read, i1 %gmem_load_6_req, i512 %gmem_addr_7_read, i1 %gmem_load_7_req, i512 %gmem_addr_8_read, i1 %gmem_load_8_req, i512 %gmem_addr_9_read, i1 %gmem_load_9_req, i512 %gmem_addr_10_read, i1 %gmem_load_10_req, i512 %gmem_addr_11_read, i1 %gmem_load_11_req, i512 %gmem_addr_12_read, i1 %gmem_load_12_req, i512 %gmem_addr_13_read, i1 %gmem_load_13_req, i512 %gmem_addr_14_read, i1 %gmem_load_24_req, i512 %gmem_addr_27_read, i1 %gmem_load_25_req, i512 %gmem_addr_28_read, i1 %gmem_load_26_req, i512 %gmem_addr_29_read, i1 %gmem_load_27_req, i512 %gmem_addr_30_read, i1 %gmem_load_28_req, i512 %gmem_addr_31_read, i1 %gmem_load_29_req, i512 %gmem_addr_32_read, i1 %gmem_load_30_req, i512 %gmem_addr_33_read, i1 %gmem_load_31_req, i512 %gmem_addr_34_read, i1 %gmem_load_14_req, i512 %gmem_addr_15_read, i1 %gmem_load_15_req, i512 %gmem_addr_16_read, i1 %gmem_load_16_req, i512 %gmem_addr_17_read, i1 %gmem_load_17_req, i512 %gmem_addr_18_read, i1 %gmem_load_18_req, i512 %gmem_addr_19_read, i1 %gmem_load_21_req, i512 %gmem_addr_23_read, i1 %empty_46, i512 %gmem_addr_24_read, i512 %gmem_addr_24_read_1, i1 %gmem_load_22_req, i512 %gmem_addr_25_read, i1 %gmem_load_19_req, i512 %gmem_addr_20_read, i1 %empty_44, i512 %gmem_addr_21_read, i512 %gmem_addr_21_read_1, i1 %gmem_load_20_req, i512 %gmem_addr_22_read, i1 %gmem_load_23_req, i512 %gmem_addr_26_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4108 'write' 'write_ln86' <Predicate = (icmp_ln86_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 4109 [1/1] (0.00ns)   --->   "%br_ln86 = br void %._crit_edge" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4109 'br' 'br_ln86' <Predicate = (icmp_ln86_1)> <Delay = 0.00>
ST_275 : Operation 4110 [1/1] (0.00ns)   --->   "%tmp_s = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln9_2, i32, i32" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9]   --->   Operation 4110 'partselect' 'tmp_s' <Predicate = (!icmp_ln9 & !icmp_ln86_1)> <Delay = 0.00>
ST_275 : Operation 4111 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %bitcast_ln86_1, i448 %tmp_s" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4111 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln9 & !icmp_ln86_1)> <Delay = 0.00>
ST_275 : Operation 4112 [1/1] (0.53ns)   --->   "%select_ln86 = select i1 %icmp_ln86_1, i480, i480 %tmp_3" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86]   --->   Operation 4112 'select' 'select_ln86' <Predicate = (!icmp_ln9)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 4113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 4113 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 276 <SV = 241> <Delay = 2.43>
ST_276 : Operation 4114 [68/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4114 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 242> <Delay = 2.43>
ST_277 : Operation 4115 [67/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4115 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 243> <Delay = 2.43>
ST_278 : Operation 4116 [66/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4116 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 244> <Delay = 2.43>
ST_279 : Operation 4117 [65/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4117 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 245> <Delay = 2.43>
ST_280 : Operation 4118 [64/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4118 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 246> <Delay = 2.43>
ST_281 : Operation 4119 [63/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4119 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 247> <Delay = 2.43>
ST_282 : Operation 4120 [62/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4120 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 248> <Delay = 2.43>
ST_283 : Operation 4121 [61/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4121 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 249> <Delay = 2.43>
ST_284 : Operation 4122 [60/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4122 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 250> <Delay = 2.43>
ST_285 : Operation 4123 [59/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4123 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 251> <Delay = 2.43>
ST_286 : Operation 4124 [58/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4124 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 252> <Delay = 2.43>
ST_287 : Operation 4125 [57/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4125 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 253> <Delay = 2.43>
ST_288 : Operation 4126 [56/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4126 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 254> <Delay = 2.43>
ST_289 : Operation 4127 [55/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4127 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 255> <Delay = 2.43>
ST_290 : Operation 4128 [54/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4128 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 256> <Delay = 2.43>
ST_291 : Operation 4129 [53/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4129 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 257> <Delay = 2.43>
ST_292 : Operation 4130 [52/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4130 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 258> <Delay = 2.43>
ST_293 : Operation 4131 [51/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4131 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 259> <Delay = 2.43>
ST_294 : Operation 4132 [50/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4132 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 260> <Delay = 2.43>
ST_295 : Operation 4133 [49/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4133 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 261> <Delay = 2.43>
ST_296 : Operation 4134 [48/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4134 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 262> <Delay = 2.43>
ST_297 : Operation 4135 [47/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4135 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 263> <Delay = 2.43>
ST_298 : Operation 4136 [46/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4136 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 264> <Delay = 2.43>
ST_299 : Operation 4137 [45/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4137 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 265> <Delay = 2.43>
ST_300 : Operation 4138 [44/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4138 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 266> <Delay = 2.43>
ST_301 : Operation 4139 [43/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4139 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 267> <Delay = 2.43>
ST_302 : Operation 4140 [42/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4140 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 268> <Delay = 2.43>
ST_303 : Operation 4141 [41/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4141 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 269> <Delay = 2.43>
ST_304 : Operation 4142 [40/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4142 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 270> <Delay = 2.43>
ST_305 : Operation 4143 [39/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4143 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 271> <Delay = 2.43>
ST_306 : Operation 4144 [38/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4144 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 272> <Delay = 2.43>
ST_307 : Operation 4145 [37/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4145 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 273> <Delay = 2.43>
ST_308 : Operation 4146 [36/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4146 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 274> <Delay = 2.43>
ST_309 : Operation 4147 [35/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4147 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 275> <Delay = 2.43>
ST_310 : Operation 4148 [34/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4148 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 276> <Delay = 2.43>
ST_311 : Operation 4149 [33/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4149 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 277> <Delay = 2.43>
ST_312 : Operation 4150 [32/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4150 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 278> <Delay = 2.43>
ST_313 : Operation 4151 [31/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4151 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 279> <Delay = 2.43>
ST_314 : Operation 4152 [30/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4152 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 280> <Delay = 2.43>
ST_315 : Operation 4153 [29/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4153 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 281> <Delay = 2.43>
ST_316 : Operation 4154 [28/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4154 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 282> <Delay = 2.43>
ST_317 : Operation 4155 [27/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4155 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 283> <Delay = 2.43>
ST_318 : Operation 4156 [26/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4156 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 284> <Delay = 2.43>
ST_319 : Operation 4157 [25/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4157 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 285> <Delay = 2.43>
ST_320 : Operation 4158 [24/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4158 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 286> <Delay = 2.43>
ST_321 : Operation 4159 [23/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4159 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 287> <Delay = 2.43>
ST_322 : Operation 4160 [22/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4160 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 288> <Delay = 2.43>
ST_323 : Operation 4161 [21/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4161 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 289> <Delay = 2.43>
ST_324 : Operation 4162 [20/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4162 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 290> <Delay = 2.43>
ST_325 : Operation 4163 [19/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4163 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 291> <Delay = 2.43>
ST_326 : Operation 4164 [18/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4164 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 292> <Delay = 2.43>
ST_327 : Operation 4165 [17/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4165 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 293> <Delay = 2.43>
ST_328 : Operation 4166 [16/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4166 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 294> <Delay = 2.43>
ST_329 : Operation 4167 [15/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4167 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 295> <Delay = 2.43>
ST_330 : Operation 4168 [14/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4168 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 296> <Delay = 2.43>
ST_331 : Operation 4169 [13/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4169 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 297> <Delay = 2.43>
ST_332 : Operation 4170 [12/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4170 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 298> <Delay = 2.43>
ST_333 : Operation 4171 [11/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4171 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 299> <Delay = 2.43>
ST_334 : Operation 4172 [10/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4172 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 300> <Delay = 2.43>
ST_335 : Operation 4173 [9/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4173 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 301> <Delay = 2.43>
ST_336 : Operation 4174 [8/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4174 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 302> <Delay = 2.43>
ST_337 : Operation 4175 [7/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4175 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 303> <Delay = 2.43>
ST_338 : Operation 4176 [6/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4176 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 304> <Delay = 2.43>
ST_339 : Operation 4177 [5/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4177 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 305> <Delay = 2.43>
ST_340 : Operation 4178 [4/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4178 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 306> <Delay = 2.43>
ST_341 : Operation 4179 [3/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4179 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 307> <Delay = 2.43>
ST_342 : Operation 4180 [2/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4180 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 308> <Delay = 2.43>
ST_343 : Operation 4181 [1/68] (2.43ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_1" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4181 'writeresp' 'empty_52' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_343 : Operation 4182 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90]   --->   Operation 4182 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read on port 'power' [7]  (0 ns)
	'getelementptr' operation ('gmem_addr_2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [29]  (0 ns)
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	wire read on port 'result' [9]  (0 ns)
	'getelementptr' operation ('gmem_addr_1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [22]  (0 ns)
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [23]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [30]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [31]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [35]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [47]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:23) [61]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:24) [71]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [85]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [85]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [85]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [85]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [85]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [85]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [86]  (2.43 ns)

 <State 83>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [50]  (2.34 ns)

 <State 84>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 85>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 86>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 87>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 88>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 89>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 90>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [42]  (2.34 ns)

 <State 91>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 92>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 93>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 94>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 95>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 96>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 97>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:16) [52]  (2.34 ns)

 <State 98>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 99>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 100>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 101>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 102>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 103>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 104>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:17) [55]  (2.34 ns)

 <State 105>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [97]  (2.34 ns)

 <State 106>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [97]  (2.34 ns)

 <State 107>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [97]  (2.34 ns)

 <State 108>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:25) [97]  (2.34 ns)

 <State 109>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [56]  (2.32 ns)

 <State 110>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [56]  (2.32 ns)

 <State 111>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [56]  (2.32 ns)

 <State 112>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:15) [56]  (2.32 ns)

 <State 113>: 1.15ns
The critical path consists of the following:
	'phi' operation ('r', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) with incoming values : ('select_ln9_3', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [103]  (0 ns)
	'or' operation ('empty_37', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [119]  (0 ns)
	'add' operation ('empty_38', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [121]  (1.15 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [131]  (0 ns)
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)

 <State 129>: 12.4ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:31) [132]  (2.43 ns)
	blocking operation 9.98 ns on control path)

 <State 130>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_15', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [410]  (0 ns)
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [411]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [411]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [411]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [411]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_19', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [467]  (0 ns)
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 141>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 142>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 143>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 145>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 146>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 147>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 148>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 149>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 150>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 151>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 152>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 153>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 154>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 155>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 156>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 157>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 158>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 159>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 160>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 161>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 162>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 164>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 165>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 166>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 167>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 168>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 169>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 170>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 171>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 172>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 173>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 174>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 175>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 176>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 177>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 178>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 179>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 180>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 181>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 182>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 183>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 184>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 185>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 186>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 187>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 188>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 189>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 190>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 191>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 192>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 193>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 194>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 195>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 196>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 197>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 198>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 199>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 200>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 201>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 202>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64) [550]  (2.43 ns)

 <State 203>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [468]  (2.43 ns)

 <State 204>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [698]  (2.43 ns)

 <State 205>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [699]  (2.43 ns)

 <State 206>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add29', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64) [564]  (2.34 ns)

 <State 207>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add29', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64) [564]  (2.34 ns)

 <State 208>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add29', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64) [564]  (2.34 ns)

 <State 209>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add29', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64) [564]  (2.34 ns)

 <State 210>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add29', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:64) [564]  (2.34 ns)

 <State 211>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 212>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 213>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 214>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 215>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 216>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 217>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub14', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [484]  (2.34 ns)

 <State 218>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub15', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [488]  (2.34 ns)

 <State 219>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub15', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [488]  (2.34 ns)

 <State 220>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33) [163]  (2.34 ns)

 <State 221>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33) [163]  (2.34 ns)

 <State 222>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add8_mid1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:33) [308]  (2.34 ns)

 <State 223>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 224>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 225>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 226>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 227>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 228>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 229>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add21', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [486]  (2.34 ns)

 <State 230>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add11_mid1', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:41) [342]  (2.34 ns)

 <State 231>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta_6_mid2', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [310]  (2.32 ns)

 <State 232>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 233>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 234>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 235>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 236>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 237>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 238>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add23', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:81) [490]  (2.34 ns)

 <State 239>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add27', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:48) [666]  (1.91 ns)

 <State 240>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 241>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 242>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 243>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 244>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 245>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 246>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:82) [493]  (2.34 ns)

 <State 247>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [494]  (2.32 ns)

 <State 248>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:80) [494]  (2.32 ns)

 <State 249>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 250>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 251>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 252>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 253>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 254>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 255>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('delta_9_mid2_v', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:9) [366]  (2.32 ns)

 <State 256>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 257>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 258>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 259>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 260>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 261>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 262>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 263>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul24', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [671]  (2.32 ns)

 <State 264>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [672]  (1.82 ns)

 <State 265>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47) [672]  (1.82 ns)

 <State 266>: 0.734ns
The critical path consists of the following:
	'store' operation ('store_ln51', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:51) of variable 'delta', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:47 on local variable 'delta' [673]  (0.734 ns)

 <State 267>: 0ns
The critical path consists of the following:

 <State 268>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 269>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 270>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 271>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 272>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 273>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 274>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add33', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [707]  (2.34 ns)

 <State 275>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:86) [713]  (2.43 ns)

 <State 276>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 277>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 278>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 279>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 280>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 281>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 282>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 283>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 284>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 285>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 286>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 287>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 288>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 289>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 290>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 291>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 292>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 293>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 294>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 295>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 296>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 297>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 298>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 299>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 300>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 301>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 302>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 303>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 304>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 305>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 306>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 307>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 308>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 309>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 310>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 311>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 312>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 313>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 314>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 315>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 316>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 317>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 318>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 319>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 320>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 321>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 322>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 323>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 324>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 325>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 326>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 327>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 328>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 329>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 330>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 331>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 332>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 333>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 334>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 335>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 336>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 337>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 338>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 339>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 340>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 341>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 342>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)

 <State 343>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:90) [722]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
