ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"LedControl.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DMA1_Channel6_IRQHandler,"ax",%progbits
  18              		.align	1
  19              		.global	DMA1_Channel6_IRQHandler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	DMA1_Channel6_IRQHandler:
  27              	.LFB126:
  28              		.file 1 "Core/Src/LedControl.c"
   1:Core/Src/LedControl.c **** #include "LedControl.h"
   2:Core/Src/LedControl.c **** 
   3:Core/Src/LedControl.c **** const uint8_t dim_curve[256] = {
   4:Core/Src/LedControl.c ****   0, 1, 1, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3,
   5:Core/Src/LedControl.c ****   3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4,
   6:Core/Src/LedControl.c ****   4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 6, 6, 6,
   7:Core/Src/LedControl.c ****   6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8,
   8:Core/Src/LedControl.c ****   8, 8, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 11, 11, 11,
   9:Core/Src/LedControl.c ****   11, 11, 12, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 15,
  10:Core/Src/LedControl.c ****   15, 15, 16, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 20,
  11:Core/Src/LedControl.c ****   20, 20, 21, 21, 22, 22, 22, 23, 23, 24, 24, 25, 25, 25, 26, 26,
  12:Core/Src/LedControl.c ****   27, 27, 28, 28, 29, 29, 30, 30, 31, 32, 32, 33, 33, 34, 35, 35,
  13:Core/Src/LedControl.c ****   36, 36, 37, 38, 38, 39, 40, 40, 41, 42, 43, 43, 44, 45, 46, 47,
  14:Core/Src/LedControl.c ****   48, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62,
  15:Core/Src/LedControl.c ****   63, 64, 65, 66, 68, 69, 70, 71, 73, 74, 75, 76, 78, 79, 81, 82,
  16:Core/Src/LedControl.c ****   83, 85, 86, 88, 90, 91, 93, 94, 96, 98, 99, 101, 103, 105, 107, 109,
  17:Core/Src/LedControl.c ****   110, 112, 114, 116, 118, 121, 123, 125, 127, 129, 132, 134, 136, 139, 141, 144,
  18:Core/Src/LedControl.c ****   146, 149, 151, 154, 157, 159, 162, 165, 168, 171, 174, 177, 180, 183, 186, 190,
  19:Core/Src/LedControl.c ****   193, 196, 200, 203, 207, 211, 214, 218, 222, 226, 230, 234, 238, 242, 248, 255,
  20:Core/Src/LedControl.c **** };
  21:Core/Src/LedControl.c **** 
  22:Core/Src/LedControl.c **** uint8_t ledsBuff[LEDS_COUNT*24+2];
  23:Core/Src/LedControl.c **** uint8_t idleFlag=0;
  24:Core/Src/LedControl.c **** 
  25:Core/Src/LedControl.c **** void DMA1_Channel6_IRQHandler(void)
  26:Core/Src/LedControl.c **** {
  29              		.loc 1 26 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 2


  33              		@ link register save eliminated.
  27:Core/Src/LedControl.c **** 
  28:Core/Src/LedControl.c **** 	DMA1_Channel6->CCR&=~(DMA_CCR_EN);//–í—ã–∫–ª—é—á–∏—Ç—å –î–ú–ê
  34              		.loc 1 28 2 view .LVU1
  35              		.loc 1 28 20 is_stmt 0 view .LVU2
  36 0000 0D4A     		ldr	r2, .L2
  37 0002 1368     		ldr	r3, [r2]
  38 0004 23F00103 		bic	r3, r3, #1
  39 0008 1360     		str	r3, [r2]
  29:Core/Src/LedControl.c **** 	DMA1->IFCR=(DMA_IFCR_CGIF6 | DMA_IFCR_CTCIF6 | DMA_IFCR_CHTIF6 | DMA_IFCR_CTEIF6);
  40              		.loc 1 29 2 is_stmt 1 view .LVU3
  41              		.loc 1 29 12 is_stmt 0 view .LVU4
  42 000a 0C4B     		ldr	r3, .L2+4
  43 000c 4FF47002 		mov	r2, #15728640
  44 0010 5A60     		str	r2, [r3, #4]
  30:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~(TIM_CR1_CEN); //–æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä
  45              		.loc 1 30 2 is_stmt 1 view .LVU5
  46              		.loc 1 30 12 is_stmt 0 view .LVU6
  47 0012 A3F5FE33 		sub	r3, r3, #130048
  48 0016 1A68     		ldr	r2, [r3]
  49 0018 22F00102 		bic	r2, r2, #1
  50 001c 1A60     		str	r2, [r3]
  31:Core/Src/LedControl.c **** 	TIM3->CCR1=0;//–°–±—Ä–∞—Å—ã–≤–∞–µ–º —Ä–µ–≥–∏—Å—Ç—Ä —Å—Ä–∞–≤–Ω–µ–Ω–∏—è
  51              		.loc 1 31 2 is_stmt 1 view .LVU7
  52              		.loc 1 31 12 is_stmt 0 view .LVU8
  53 001e 0022     		movs	r2, #0
  54 0020 5A63     		str	r2, [r3, #52]
  32:Core/Src/LedControl.c **** 	TIM16->DIER |= TIM_DIER_UIE; //–ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –æ–±–Ω–æ–≤–ª–µ–Ω–∏—é
  55              		.loc 1 32 2 is_stmt 1 view .LVU9
  56              		.loc 1 32 14 is_stmt 0 view .LVU10
  57 0022 03F5A033 		add	r3, r3, #81920
  58 0026 DA68     		ldr	r2, [r3, #12]
  59 0028 42F00102 		orr	r2, r2, #1
  60 002c DA60     		str	r2, [r3, #12]
  33:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
  61              		.loc 1 33 2 is_stmt 1 view .LVU11
  62              		.loc 1 33 12 is_stmt 0 view .LVU12
  63 002e 1A68     		ldr	r2, [r3]
  64 0030 42F00102 		orr	r2, r2, #1
  65 0034 1A60     		str	r2, [r3]
  34:Core/Src/LedControl.c **** }
  66              		.loc 1 34 1 view .LVU13
  67 0036 7047     		bx	lr
  68              	.L3:
  69              		.align	2
  70              	.L2:
  71 0038 6C000240 		.word	1073873004
  72 003c 00000240 		.word	1073872896
  73              		.cfi_endproc
  74              	.LFE126:
  76              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
  77              		.align	1
  78              		.global	TIM1_UP_TIM16_IRQHandler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 3


  84              	TIM1_UP_TIM16_IRQHandler:
  85              	.LFB127:
  35:Core/Src/LedControl.c **** 
  36:Core/Src/LedControl.c **** void TIM1_UP_TIM16_IRQHandler(void)
  37:Core/Src/LedControl.c **** {
  86              		.loc 1 37 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  38:Core/Src/LedControl.c ****   static uint8_t state=0;
  91              		.loc 1 38 3 view .LVU15
  39:Core/Src/LedControl.c **** 	if((TIM16->SR &TIM_SR_UIF)!=0)
  92              		.loc 1 39 2 view .LVU16
  93              		.loc 1 39 11 is_stmt 0 view .LVU17
  94 0000 0A4B     		ldr	r3, .L6
  95 0002 1B69     		ldr	r3, [r3, #16]
  96              		.loc 1 39 4 view .LVU18
  97 0004 13F0010F 		tst	r3, #1
  98 0008 0FD0     		beq	.L4
  40:Core/Src/LedControl.c **** 	{
  41:Core/Src/LedControl.c ****       TIM16->SR&=~TIM_SR_UIF;//–°–±—Ä–æ—Å —Ñ–ª–∞–≥–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è
  99              		.loc 1 41 7 is_stmt 1 view .LVU19
 100              		.loc 1 41 16 is_stmt 0 view .LVU20
 101 000a 084B     		ldr	r3, .L6
 102 000c 1A69     		ldr	r2, [r3, #16]
 103 000e 22F00102 		bic	r2, r2, #1
 104 0012 1A61     		str	r2, [r3, #16]
  42:Core/Src/LedControl.c ****       TIM16->CR1 &= ~(TIM_CR1_CEN); //–æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä
 105              		.loc 1 42 7 is_stmt 1 view .LVU21
 106              		.loc 1 42 18 is_stmt 0 view .LVU22
 107 0014 1A68     		ldr	r2, [r3]
 108 0016 22F00102 		bic	r2, r2, #1
 109 001a 1A60     		str	r2, [r3]
  43:Core/Src/LedControl.c ****       TIM16->DIER &= ~(TIM_DIER_UIE); //–∑–∞–ø—Ä–µ—â–∞–µ–º –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞
 110              		.loc 1 43 7 is_stmt 1 view .LVU23
 111              		.loc 1 43 19 is_stmt 0 view .LVU24
 112 001c DA68     		ldr	r2, [r3, #12]
 113 001e 22F00102 		bic	r2, r2, #1
 114 0022 DA60     		str	r2, [r3, #12]
  44:Core/Src/LedControl.c ****       idleFlag=0;
 115              		.loc 1 44 7 is_stmt 1 view .LVU25
 116              		.loc 1 44 15 is_stmt 0 view .LVU26
 117 0024 024B     		ldr	r3, .L6+4
 118 0026 0022     		movs	r2, #0
 119 0028 1A70     		strb	r2, [r3]
  45:Core/Src/LedControl.c ****       state=0;
 120              		.loc 1 45 7 is_stmt 1 view .LVU27
 121              	.L4:
  46:Core/Src/LedControl.c **** 	}
  47:Core/Src/LedControl.c **** }
 122              		.loc 1 47 1 is_stmt 0 view .LVU28
 123 002a 7047     		bx	lr
 124              	.L7:
 125              		.align	2
 126              	.L6:
 127 002c 00440140 		.word	1073824768
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 4


 128 0030 00000000 		.word	.LANCHOR0
 129              		.cfi_endproc
 130              	.LFE127:
 132              		.section	.text.ledUpdate,"ax",%progbits
 133              		.align	1
 134              		.global	ledUpdate
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 138              		.fpu fpv4-sp-d16
 140              	ledUpdate:
 141              	.LFB129:
  48:Core/Src/LedControl.c **** 
  49:Core/Src/LedControl.c **** void ledInit(void)
  50:Core/Src/LedControl.c **** {
  51:Core/Src/LedControl.c **** 	RCC->APB1ENR|=RCC_APB1ENR_TIM3EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 3
  52:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ—Ä—Ç–∞ A
  53:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_DMA1EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ DMA1
  54:Core/Src/LedControl.c **** 	RCC->APB2ENR|=RCC_APB2ENR_TIM16EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 10
  55:Core/Src/LedControl.c **** 	//GPIO setting
  56:Core/Src/LedControl.c **** 	GPIOA->MODER|=GPIO_MODER_MODER6_1;//PA6–≤ —Ä–µ–∂–∏–º –∞–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–æ–π —Ñ—É–Ω–∫—Ü–∏–∏
  57:Core/Src/LedControl.c **** 	GPIOA->OSPEEDR|=GPIO_OSPEEDER_OSPEEDR6;//–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å –ø–æ—Ä—Ç–∞ PA6
  58:Core/Src/LedControl.c **** 	GPIOA->AFR[0]|=2<<GPIO_AFRL_AFRL6_Pos;//–ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è AF2 –Ω–∞ PA6
  59:Core/Src/LedControl.c **** 	//Timer setting
  60:Core/Src/LedControl.c **** 	TIM3->ARR=TIMER_ARR;//–†–µ–≥–∏—Å—Ç—Ä –∞–≤—Ç–æ–ø–µ—Ä–µ–∑–∞–≥—Ä—É–∑–∫–∏
  61:Core/Src/LedControl.c **** 	TIM3->PSC=0;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è
  62:Core/Src/LedControl.c **** 	TIM3->CR1&=~TIM_CR1_DIR;//–°—á–µ—Ç –≤–≤–µ—Ä—Ö
  63:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~TIM_CR1_CMS;//–†–µ–∂–∏–º –±—ã—Å—Ç—Ä–æ–≥–æ –®–ò–ú
  64:Core/Src/LedControl.c **** 	TIM3->CCMR1|=TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 ;//CH1 - –ø—Ä—è–º–æ–π –®–ò–ú.
  65:Core/Src/LedControl.c **** 	TIM3->CCER|=TIM_CCER_CC1E;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∫–∞–Ω–∞–ªa 1 –Ω–∞ –≤—ã—Ö–æ–¥. –ê–∫—Ç–∏–≤–Ω—ã–π —É—
  66:Core/Src/LedControl.c ****   TIM3->DIER |= TIM_DIER_CC1DE; //–†–∞–∑—Ä–µ—à–∏—Ç—å –∑–∞–ø—Ä–æ—Å DMA
  67:Core/Src/LedControl.c **** 	TIM3->CR2|=TIM_CR2_CCDS;
  68:Core/Src/LedControl.c **** 	//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞ 10
  69:Core/Src/LedControl.c **** 	TIM16->PSC=72-1;
  70:Core/Src/LedControl.c **** 	TIM16->ARR=WAIT_TIME_US;
  71:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_OPM;
  72:Core/Src/LedControl.c **** 	TIM16->DIER|=TIM_DIER_UIE;
  73:Core/Src/LedControl.c **** 	//DMA settings
  74:Core/Src/LedControl.c ****   DMA1_Channel6->CCR|= DMA_CCR_PL//–í—ã—Å–æ–∫–∏–π –ø—Ä–∏–æ—Ä–µ—Ç–µ—Ç 
  75:Core/Src/LedControl.c ****   | DMA_CCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
  76:Core/Src/LedControl.c **** 	| DMA_CCR_PSIZE_0//–†–∞–∑–º–µ—Ä –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ 16–±–∏—Ç
  77:Core/Src/LedControl.c ****   //| DMA_CCR_MSIZE_0//–†–∞–∑–º–µ—Ä –ø–∞–º—è—Ç–∏ 16–±–∏—Ç
  78:Core/Src/LedControl.c **** 	| DMA_CCR_TCIE//–†–∞–∑—Ä–µ—à–∏—Ç—å –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—é –ø–µ—Ä–µ–¥–∞—á–∏
  79:Core/Src/LedControl.c **** 	| DMA_CCR_DIR//–ò–∑ –ø–∞–º—è—Ç–∏ –≤ –ø–µ—Ä–µ—Ñ–µ—Ä–∏—é
  80:Core/Src/LedControl.c ****   ;
  81:Core/Src/LedControl.c **** 
  82:Core/Src/LedControl.c **** 	// DMA1_Stream4->CR|=5<<DMA_SxCR_CHSEL_Pos//–í—ã–±–æ—Ä 5–≥–æ –∫–∞–Ω–∞–ª–∞ –î–ú–ê 
  83:Core/Src/LedControl.c **** 	// | DMA_SxCR_PL//–í—ã—Å–æ–∫–∏–π –ø—Ä–∏–æ—Ä–µ—Ç–µ—Ç 
  84:Core/Src/LedControl.c **** 	// | DMA_SxCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
  85:Core/Src/LedControl.c **** 	// | DMA_SxCR_PSIZE_0//–†–∞–∑–º–µ—Ä –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ 16–±–∏—Ç
  86:Core/Src/LedControl.c **** 	// | DMA_SxCR_TCIE//–†–∞–∑—Ä–µ—à–∏—Ç—å –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—é –ø–µ—Ä–µ–¥–∞
  87:Core/Src/LedControl.c **** 	// | DMA_SxCR_DIR_0;//–ò–∑ –ø–∞–º—è—Ç–∏ –≤ –ø–µ—Ä–µ—Ñ–µ—Ä–∏—é
  88:Core/Src/LedControl.c **** 	DMA1_Channel6->CCR&=~(DMA_CCR_EN);//–í—ã–∫–ª—é—á–∏—Ç—å –î–ú–ê
  89:Core/Src/LedControl.c **** 	DMA1_Channel6->CPAR=(uint32_t)(&TIM3->CCR1);//–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ —Å—Ä–∞–≤–Ω–µ–Ω–∏—è TIM3
  90:Core/Src/LedControl.c **** 	DMA1_Channel6->CMAR=(uint32_t)&ledsBuff;//–ê–¥—Ä–µ—Å –±—É—Ñ–µ—Ä–∞
  91:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
  92:Core/Src/LedControl.c ****   NVIC_EnableIRQ(DMA1_Channel6_IRQn); 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 5


  93:Core/Src/LedControl.c **** 	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  94:Core/Src/LedControl.c **** 	__enable_irq();
  95:Core/Src/LedControl.c **** 	buffClear();
  96:Core/Src/LedControl.c **** }
  97:Core/Src/LedControl.c **** 
  98:Core/Src/LedControl.c **** uint8_t ledUpdate(void)
  99:Core/Src/LedControl.c **** {
 142              		.loc 1 99 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 100:Core/Src/LedControl.c **** 	if(!idleFlag)
 147              		.loc 1 100 2 view .LVU30
 148              		.loc 1 100 5 is_stmt 0 view .LVU31
 149 0000 0C4B     		ldr	r3, .L12
 150 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 151              		.loc 1 100 4 view .LVU32
 152 0004 0BB1     		cbz	r3, .L11
 101:Core/Src/LedControl.c **** 	{
 102:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR&=~(DMA_CCR_EN);//–í—ã–∫–ª—é—á–∏—Ç—å –î–ú–ê
 103:Core/Src/LedControl.c **** 		DMA1_Channel6->CNDTR =sizeof(ledsBuff);//–ö–æ–ª-–≤–æ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
 104:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR|=DMA_CCR_EN;//–í–∫–ª—é—á–∏—Ç—å –î–ú–ê
 105:Core/Src/LedControl.c **** 		TIM3->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
 106:Core/Src/LedControl.c **** 		idleFlag=1;
 107:Core/Src/LedControl.c **** 		return 1;
 108:Core/Src/LedControl.c **** 	}
 109:Core/Src/LedControl.c **** 	return 0;
 153              		.loc 1 109 9 view .LVU33
 154 0006 0020     		movs	r0, #0
 110:Core/Src/LedControl.c **** }
 155              		.loc 1 110 1 view .LVU34
 156 0008 7047     		bx	lr
 157              	.L11:
 102:Core/Src/LedControl.c **** 		DMA1_Channel6->CNDTR =sizeof(ledsBuff);//–ö–æ–ª-–≤–æ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
 158              		.loc 1 102 3 is_stmt 1 view .LVU35
 102:Core/Src/LedControl.c **** 		DMA1_Channel6->CNDTR =sizeof(ledsBuff);//–ö–æ–ª-–≤–æ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
 159              		.loc 1 102 21 is_stmt 0 view .LVU36
 160 000a 0B4B     		ldr	r3, .L12+4
 161 000c 1A68     		ldr	r2, [r3]
 162 000e 22F00102 		bic	r2, r2, #1
 163 0012 1A60     		str	r2, [r3]
 103:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR|=DMA_CCR_EN;//–í–∫–ª—é—á–∏—Ç—å –î–ú–ê
 164              		.loc 1 103 3 is_stmt 1 view .LVU37
 103:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR|=DMA_CCR_EN;//–í–∫–ª—é—á–∏—Ç—å –î–ú–ê
 165              		.loc 1 103 24 is_stmt 0 view .LVU38
 166 0014 41F6F232 		movw	r2, #7154
 167 0018 5A60     		str	r2, [r3, #4]
 104:Core/Src/LedControl.c **** 		TIM3->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
 168              		.loc 1 104 3 is_stmt 1 view .LVU39
 104:Core/Src/LedControl.c **** 		TIM3->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
 169              		.loc 1 104 21 is_stmt 0 view .LVU40
 170 001a 1A68     		ldr	r2, [r3]
 171 001c 42F00102 		orr	r2, r2, #1
 172 0020 1A60     		str	r2, [r3]
 105:Core/Src/LedControl.c **** 		idleFlag=1;
 173              		.loc 1 105 3 is_stmt 1 view .LVU41
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 6


 105:Core/Src/LedControl.c **** 		idleFlag=1;
 174              		.loc 1 105 12 is_stmt 0 view .LVU42
 175 0022 064A     		ldr	r2, .L12+8
 176 0024 1368     		ldr	r3, [r2]
 177 0026 43F00103 		orr	r3, r3, #1
 178 002a 1360     		str	r3, [r2]
 106:Core/Src/LedControl.c **** 		return 1;
 179              		.loc 1 106 3 is_stmt 1 view .LVU43
 106:Core/Src/LedControl.c **** 		return 1;
 180              		.loc 1 106 11 is_stmt 0 view .LVU44
 181 002c 0120     		movs	r0, #1
 182 002e 014B     		ldr	r3, .L12
 183 0030 1870     		strb	r0, [r3]
 107:Core/Src/LedControl.c **** 	}
 184              		.loc 1 107 3 is_stmt 1 view .LVU45
 107:Core/Src/LedControl.c **** 	}
 185              		.loc 1 107 10 is_stmt 0 view .LVU46
 186 0032 7047     		bx	lr
 187              	.L13:
 188              		.align	2
 189              	.L12:
 190 0034 00000000 		.word	.LANCHOR0
 191 0038 6C000240 		.word	1073873004
 192 003c 00040040 		.word	1073742848
 193              		.cfi_endproc
 194              	.LFE129:
 196              		.section	.text.getIdleFlag,"ax",%progbits
 197              		.align	1
 198              		.global	getIdleFlag
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 202              		.fpu fpv4-sp-d16
 204              	getIdleFlag:
 205              	.LFB130:
 111:Core/Src/LedControl.c **** 
 112:Core/Src/LedControl.c **** uint8_t getIdleFlag(void)
 113:Core/Src/LedControl.c **** {
 206              		.loc 1 113 1 is_stmt 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 114:Core/Src/LedControl.c **** 	return idleFlag;
 211              		.loc 1 114 2 view .LVU48
 115:Core/Src/LedControl.c **** }
 212              		.loc 1 115 1 is_stmt 0 view .LVU49
 213 0000 014B     		ldr	r3, .L15
 214 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 215 0004 7047     		bx	lr
 216              	.L16:
 217 0006 00BF     		.align	2
 218              	.L15:
 219 0008 00000000 		.word	.LANCHOR0
 220              		.cfi_endproc
 221              	.LFE130:
 223              		.section	.text.ledSetRGB,"ax",%progbits
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 7


 224              		.align	1
 225              		.global	ledSetRGB
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu fpv4-sp-d16
 231              	ledSetRGB:
 232              	.LVL0:
 233              	.LFB131:
 116:Core/Src/LedControl.c **** 
 117:Core/Src/LedControl.c **** uint8_t ledSetRGB(uint16_t led,uint8_t r,uint8_t g, uint8_t b)
 118:Core/Src/LedControl.c **** {
 234              		.loc 1 118 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 119:Core/Src/LedControl.c **** 	uint8_t i;
 239              		.loc 1 119 2 view .LVU51
 120:Core/Src/LedControl.c **** 	if(led>LEDS_COUNT-1 || idleFlag==1) return 0;
 240              		.loc 1 120 2 view .LVU52
 241              		.loc 1 120 4 is_stmt 0 view .LVU53
 242 0000 B0F5957F 		cmp	r0, #298
 243 0004 65D2     		bcs	.L31
 118:Core/Src/LedControl.c **** 	uint8_t i;
 244              		.loc 1 118 1 discriminator 2 view .LVU54
 245 0006 F0B4     		push	{r4, r5, r6, r7}
 246              	.LCFI0:
 247              		.cfi_def_cfa_offset 16
 248              		.cfi_offset 4, -16
 249              		.cfi_offset 5, -12
 250              		.cfi_offset 6, -8
 251              		.cfi_offset 7, -4
 252              		.loc 1 120 33 discriminator 2 view .LVU55
 253 0008 344C     		ldr	r4, .L40
 254 000a 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 255              		.loc 1 120 22 discriminator 2 view .LVU56
 256 000c 012C     		cmp	r4, #1
 257 000e 62D0     		beq	.L32
 121:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 122:Core/Src/LedControl.c ****   for(i=0; i<8; i++)
 258              		.loc 1 122 8 view .LVU57
 259 0010 0024     		movs	r4, #0
 260 0012 0AE0     		b	.L19
 261              	.LVL1:
 262              	.L20:
 123:Core/Src/LedControl.c ****   {
 124:Core/Src/LedControl.c ****     if(g & (1<<i))
 125:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 126:Core/Src/LedControl.c ****     else
 127:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_LOW;
 263              		.loc 1 127 7 is_stmt 1 view .LVU58
 264              		.loc 1 127 19 is_stmt 0 view .LVU59
 265 0014 00EB4005 		add	r5, r0, r0, lsl #1
 266              		.loc 1 127 27 view .LVU60
 267 0018 C4F10706 		rsb	r6, r4, #7
 268              		.loc 1 127 23 view .LVU61
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 8


 269 001c 06EBC505 		add	r5, r6, r5, lsl #3
 270              		.loc 1 127 32 view .LVU62
 271 0020 2F4E     		ldr	r6, .L40+4
 272 0022 1927     		movs	r7, #25
 273 0024 7755     		strb	r7, [r6, r5]
 274              	.L21:
 122:Core/Src/LedControl.c ****   {
 275              		.loc 1 122 17 is_stmt 1 discriminator 2 view .LVU63
 122:Core/Src/LedControl.c ****   {
 276              		.loc 1 122 18 is_stmt 0 discriminator 2 view .LVU64
 277 0026 0134     		adds	r4, r4, #1
 278              	.LVL2:
 122:Core/Src/LedControl.c ****   {
 279              		.loc 1 122 18 discriminator 2 view .LVU65
 280 0028 E4B2     		uxtb	r4, r4
 281              	.LVL3:
 282              	.L19:
 122:Core/Src/LedControl.c ****   {
 283              		.loc 1 122 12 is_stmt 1 discriminator 1 view .LVU66
 122:Core/Src/LedControl.c ****   {
 284              		.loc 1 122 3 is_stmt 0 discriminator 1 view .LVU67
 285 002a 072C     		cmp	r4, #7
 286 002c 0ED8     		bhi	.L37
 124:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 287              		.loc 1 124 5 is_stmt 1 view .LVU68
 124:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 288              		.loc 1 124 8 is_stmt 0 view .LVU69
 289 002e 42FA04F5 		asr	r5, r2, r4
 124:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 290              		.loc 1 124 7 view .LVU70
 291 0032 15F0010F 		tst	r5, #1
 292 0036 EDD0     		beq	.L20
 125:Core/Src/LedControl.c ****     else
 293              		.loc 1 125 7 is_stmt 1 view .LVU71
 125:Core/Src/LedControl.c ****     else
 294              		.loc 1 125 19 is_stmt 0 view .LVU72
 295 0038 00EB4005 		add	r5, r0, r0, lsl #1
 125:Core/Src/LedControl.c ****     else
 296              		.loc 1 125 27 view .LVU73
 297 003c C4F10706 		rsb	r6, r4, #7
 125:Core/Src/LedControl.c ****     else
 298              		.loc 1 125 23 view .LVU74
 299 0040 06EBC505 		add	r5, r6, r5, lsl #3
 125:Core/Src/LedControl.c ****     else
 300              		.loc 1 125 32 view .LVU75
 301 0044 264E     		ldr	r6, .L40+4
 302 0046 4027     		movs	r7, #64
 303 0048 7755     		strb	r7, [r6, r5]
 304 004a ECE7     		b	.L21
 305              	.L37:
 128:Core/Src/LedControl.c ****   }
 129:Core/Src/LedControl.c **** 	//–ö—Ä–∞—Å–Ω—ã–π —Ü–≤–µ—Ç
 130:Core/Src/LedControl.c ****   for(i=0; i<8; i++)
 306              		.loc 1 130 8 view .LVU76
 307 004c 0025     		movs	r5, #0
 308 004e 0BE0     		b	.L23
 309              	.LVL4:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 9


 310              	.L24:
 131:Core/Src/LedControl.c ****   {
 132:Core/Src/LedControl.c ****     if(r & (1<<i))
 133:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 134:Core/Src/LedControl.c ****     else
 135:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_LOW;
 311              		.loc 1 135 7 is_stmt 1 view .LVU77
 312              		.loc 1 135 19 is_stmt 0 view .LVU78
 313 0050 00EB4002 		add	r2, r0, r0, lsl #1
 314              		.loc 1 135 27 view .LVU79
 315 0054 C5F10704 		rsb	r4, r5, #7
 316              		.loc 1 135 23 view .LVU80
 317 0058 04EBC202 		add	r2, r4, r2, lsl #3
 318              		.loc 1 135 31 view .LVU81
 319 005c 0832     		adds	r2, r2, #8
 320              		.loc 1 135 36 view .LVU82
 321 005e 204C     		ldr	r4, .L40+4
 322 0060 1926     		movs	r6, #25
 323 0062 A654     		strb	r6, [r4, r2]
 324              	.L25:
 130:Core/Src/LedControl.c ****   {
 325              		.loc 1 130 17 is_stmt 1 discriminator 2 view .LVU83
 130:Core/Src/LedControl.c ****   {
 326              		.loc 1 130 18 is_stmt 0 discriminator 2 view .LVU84
 327 0064 0135     		adds	r5, r5, #1
 328              	.LVL5:
 130:Core/Src/LedControl.c ****   {
 329              		.loc 1 130 18 discriminator 2 view .LVU85
 330 0066 EDB2     		uxtb	r5, r5
 331              	.LVL6:
 332              	.L23:
 130:Core/Src/LedControl.c ****   {
 333              		.loc 1 130 12 is_stmt 1 discriminator 1 view .LVU86
 130:Core/Src/LedControl.c ****   {
 334              		.loc 1 130 3 is_stmt 0 discriminator 1 view .LVU87
 335 0068 072D     		cmp	r5, #7
 336 006a 0FD8     		bhi	.L38
 132:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 337              		.loc 1 132 5 is_stmt 1 view .LVU88
 132:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 338              		.loc 1 132 8 is_stmt 0 view .LVU89
 339 006c 41FA05F2 		asr	r2, r1, r5
 132:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 340              		.loc 1 132 7 view .LVU90
 341 0070 12F0010F 		tst	r2, #1
 342 0074 ECD0     		beq	.L24
 133:Core/Src/LedControl.c ****     else
 343              		.loc 1 133 7 is_stmt 1 view .LVU91
 133:Core/Src/LedControl.c ****     else
 344              		.loc 1 133 19 is_stmt 0 view .LVU92
 345 0076 00EB4002 		add	r2, r0, r0, lsl #1
 133:Core/Src/LedControl.c ****     else
 346              		.loc 1 133 27 view .LVU93
 347 007a C5F10704 		rsb	r4, r5, #7
 133:Core/Src/LedControl.c ****     else
 348              		.loc 1 133 23 view .LVU94
 349 007e 04EBC202 		add	r2, r4, r2, lsl #3
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 10


 133:Core/Src/LedControl.c ****     else
 350              		.loc 1 133 31 view .LVU95
 351 0082 0832     		adds	r2, r2, #8
 133:Core/Src/LedControl.c ****     else
 352              		.loc 1 133 36 view .LVU96
 353 0084 164C     		ldr	r4, .L40+4
 354 0086 4026     		movs	r6, #64
 355 0088 A654     		strb	r6, [r4, r2]
 356 008a EBE7     		b	.L25
 357              	.L38:
 136:Core/Src/LedControl.c ****   }
 137:Core/Src/LedControl.c **** 	//–°–∏–Ω–∏–π —Ü–≤–µ—Ç
 138:Core/Src/LedControl.c ****   for(i=0; i<8; i++)
 358              		.loc 1 138 8 view .LVU97
 359 008c 0022     		movs	r2, #0
 360 008e 0BE0     		b	.L27
 361              	.LVL7:
 362              	.L28:
 139:Core/Src/LedControl.c ****   {
 140:Core/Src/LedControl.c ****     if(b & (1<<i))
 141:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 142:Core/Src/LedControl.c ****     else
 143:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_LOW;
 363              		.loc 1 143 7 is_stmt 1 view .LVU98
 364              		.loc 1 143 19 is_stmt 0 view .LVU99
 365 0090 00EB4001 		add	r1, r0, r0, lsl #1
 366              		.loc 1 143 27 view .LVU100
 367 0094 C2F10704 		rsb	r4, r2, #7
 368              		.loc 1 143 23 view .LVU101
 369 0098 04EBC101 		add	r1, r4, r1, lsl #3
 370              		.loc 1 143 31 view .LVU102
 371 009c 1031     		adds	r1, r1, #16
 372              		.loc 1 143 37 view .LVU103
 373 009e 104C     		ldr	r4, .L40+4
 374 00a0 1925     		movs	r5, #25
 375 00a2 6554     		strb	r5, [r4, r1]
 376              	.L29:
 138:Core/Src/LedControl.c ****   {
 377              		.loc 1 138 17 is_stmt 1 discriminator 2 view .LVU104
 138:Core/Src/LedControl.c ****   {
 378              		.loc 1 138 18 is_stmt 0 discriminator 2 view .LVU105
 379 00a4 0132     		adds	r2, r2, #1
 380              	.LVL8:
 138:Core/Src/LedControl.c ****   {
 381              		.loc 1 138 18 discriminator 2 view .LVU106
 382 00a6 D2B2     		uxtb	r2, r2
 383              	.LVL9:
 384              	.L27:
 138:Core/Src/LedControl.c ****   {
 385              		.loc 1 138 12 is_stmt 1 discriminator 1 view .LVU107
 138:Core/Src/LedControl.c ****   {
 386              		.loc 1 138 3 is_stmt 0 discriminator 1 view .LVU108
 387 00a8 072A     		cmp	r2, #7
 388 00aa 0FD8     		bhi	.L39
 140:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 389              		.loc 1 140 5 is_stmt 1 view .LVU109
 140:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 11


 390              		.loc 1 140 8 is_stmt 0 view .LVU110
 391 00ac 43FA02F1 		asr	r1, r3, r2
 140:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 392              		.loc 1 140 7 view .LVU111
 393 00b0 11F0010F 		tst	r1, #1
 394 00b4 ECD0     		beq	.L28
 141:Core/Src/LedControl.c ****     else
 395              		.loc 1 141 7 is_stmt 1 view .LVU112
 141:Core/Src/LedControl.c ****     else
 396              		.loc 1 141 19 is_stmt 0 view .LVU113
 397 00b6 00EB4001 		add	r1, r0, r0, lsl #1
 141:Core/Src/LedControl.c ****     else
 398              		.loc 1 141 27 view .LVU114
 399 00ba C2F10704 		rsb	r4, r2, #7
 141:Core/Src/LedControl.c ****     else
 400              		.loc 1 141 23 view .LVU115
 401 00be 04EBC101 		add	r1, r4, r1, lsl #3
 141:Core/Src/LedControl.c ****     else
 402              		.loc 1 141 31 view .LVU116
 403 00c2 1031     		adds	r1, r1, #16
 141:Core/Src/LedControl.c ****     else
 404              		.loc 1 141 37 view .LVU117
 405 00c4 064C     		ldr	r4, .L40+4
 406 00c6 4025     		movs	r5, #64
 407 00c8 6554     		strb	r5, [r4, r1]
 408 00ca EBE7     		b	.L29
 409              	.L39:
 144:Core/Src/LedControl.c ****   }
 145:Core/Src/LedControl.c **** 	return 1;
 410              		.loc 1 145 9 view .LVU118
 411 00cc 0120     		movs	r0, #1
 412              	.LVL10:
 413              	.L18:
 146:Core/Src/LedControl.c **** }
 414              		.loc 1 146 1 view .LVU119
 415 00ce F0BC     		pop	{r4, r5, r6, r7}
 416              	.LCFI1:
 417              		.cfi_restore 7
 418              		.cfi_restore 6
 419              		.cfi_restore 5
 420              		.cfi_restore 4
 421              		.cfi_def_cfa_offset 0
 422 00d0 7047     		bx	lr
 423              	.LVL11:
 424              	.L31:
 120:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 425              		.loc 1 120 45 view .LVU120
 426 00d2 0020     		movs	r0, #0
 427              	.LVL12:
 428              		.loc 1 146 1 view .LVU121
 429 00d4 7047     		bx	lr
 430              	.LVL13:
 431              	.L32:
 432              	.LCFI2:
 433              		.cfi_def_cfa_offset 16
 434              		.cfi_offset 4, -16
 435              		.cfi_offset 5, -12
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 12


 436              		.cfi_offset 6, -8
 437              		.cfi_offset 7, -4
 120:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 438              		.loc 1 120 45 view .LVU122
 439 00d6 0020     		movs	r0, #0
 440              	.LVL14:
 120:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 441              		.loc 1 120 45 view .LVU123
 442 00d8 F9E7     		b	.L18
 443              	.L41:
 444 00da 00BF     		.align	2
 445              	.L40:
 446 00dc 00000000 		.word	.LANCHOR0
 447 00e0 00000000 		.word	ledsBuff
 448              		.cfi_endproc
 449              	.LFE131:
 451              		.section	.text.buffClear,"ax",%progbits
 452              		.align	1
 453              		.global	buffClear
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv4-sp-d16
 459              	buffClear:
 460              	.LFB132:
 147:Core/Src/LedControl.c **** 
 148:Core/Src/LedControl.c **** void buffClear(void)
 149:Core/Src/LedControl.c **** {
 461              		.loc 1 149 1 is_stmt 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 150:Core/Src/LedControl.c **** 	uint16_t i;
 466              		.loc 1 150 2 view .LVU125
 151:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 467              		.loc 1 151 2 view .LVU126
 468              	.LVL15:
 469              		.loc 1 151 7 is_stmt 0 view .LVU127
 470 0000 0023     		movs	r3, #0
 471              	.LVL16:
 472              	.L43:
 473              		.loc 1 151 10 is_stmt 1 discriminator 1 view .LVU128
 474              		.loc 1 151 2 is_stmt 0 discriminator 1 view .LVU129
 475 0002 41F6EF32 		movw	r2, #7151
 476 0006 9342     		cmp	r3, r2
 477 0008 05D8     		bhi	.L45
 152:Core/Src/LedControl.c **** 	{
 153:Core/Src/LedControl.c **** 		ledsBuff[i]=PWM_LOW;
 478              		.loc 1 153 3 is_stmt 1 discriminator 3 view .LVU130
 479              		.loc 1 153 14 is_stmt 0 discriminator 3 view .LVU131
 480 000a 034A     		ldr	r2, .L46
 481 000c 1921     		movs	r1, #25
 482 000e D154     		strb	r1, [r2, r3]
 151:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 483              		.loc 1 151 26 is_stmt 1 discriminator 3 view .LVU132
 151:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 13


 484              		.loc 1 151 27 is_stmt 0 discriminator 3 view .LVU133
 485 0010 0133     		adds	r3, r3, #1
 486              	.LVL17:
 151:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 487              		.loc 1 151 27 discriminator 3 view .LVU134
 488 0012 9BB2     		uxth	r3, r3
 489              	.LVL18:
 151:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 490              		.loc 1 151 27 discriminator 3 view .LVU135
 491 0014 F5E7     		b	.L43
 492              	.L45:
 154:Core/Src/LedControl.c **** 	}
 155:Core/Src/LedControl.c **** }
 493              		.loc 1 155 1 view .LVU136
 494 0016 7047     		bx	lr
 495              	.L47:
 496              		.align	2
 497              	.L46:
 498 0018 00000000 		.word	ledsBuff
 499              		.cfi_endproc
 500              	.LFE132:
 502              		.section	.text.ledInit,"ax",%progbits
 503              		.align	1
 504              		.global	ledInit
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 508              		.fpu fpv4-sp-d16
 510              	ledInit:
 511              	.LFB128:
  50:Core/Src/LedControl.c **** 	RCC->APB1ENR|=RCC_APB1ENR_TIM3EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 3
 512              		.loc 1 50 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516 0000 08B5     		push	{r3, lr}
 517              	.LCFI3:
 518              		.cfi_def_cfa_offset 8
 519              		.cfi_offset 3, -8
 520              		.cfi_offset 14, -4
  51:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ—Ä—Ç–∞ A
 521              		.loc 1 51 2 view .LVU138
  51:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ—Ä—Ç–∞ A
 522              		.loc 1 51 14 is_stmt 0 view .LVU139
 523 0002 334B     		ldr	r3, .L50
 524 0004 DA69     		ldr	r2, [r3, #28]
 525 0006 42F00202 		orr	r2, r2, #2
 526 000a DA61     		str	r2, [r3, #28]
  52:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_DMA1EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ DMA1
 527              		.loc 1 52 2 is_stmt 1 view .LVU140
  52:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_DMA1EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ DMA1
 528              		.loc 1 52 13 is_stmt 0 view .LVU141
 529 000c 5A69     		ldr	r2, [r3, #20]
 530 000e 42F40032 		orr	r2, r2, #131072
 531 0012 5A61     		str	r2, [r3, #20]
  53:Core/Src/LedControl.c **** 	RCC->APB2ENR|=RCC_APB2ENR_TIM16EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 10
 532              		.loc 1 53 2 is_stmt 1 view .LVU142
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 14


  53:Core/Src/LedControl.c **** 	RCC->APB2ENR|=RCC_APB2ENR_TIM16EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 10
 533              		.loc 1 53 13 is_stmt 0 view .LVU143
 534 0014 5A69     		ldr	r2, [r3, #20]
 535 0016 42F00102 		orr	r2, r2, #1
 536 001a 5A61     		str	r2, [r3, #20]
  54:Core/Src/LedControl.c **** 	//GPIO setting
 537              		.loc 1 54 2 is_stmt 1 view .LVU144
  54:Core/Src/LedControl.c **** 	//GPIO setting
 538              		.loc 1 54 14 is_stmt 0 view .LVU145
 539 001c 9A69     		ldr	r2, [r3, #24]
 540 001e 42F40032 		orr	r2, r2, #131072
 541 0022 9A61     		str	r2, [r3, #24]
  56:Core/Src/LedControl.c **** 	GPIOA->OSPEEDR|=GPIO_OSPEEDER_OSPEEDR6;//–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å –ø–æ—Ä—Ç–∞ PA6
 542              		.loc 1 56 2 is_stmt 1 view .LVU146
  56:Core/Src/LedControl.c **** 	GPIOA->OSPEEDR|=GPIO_OSPEEDER_OSPEEDR6;//–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å –ø–æ—Ä—Ç–∞ PA6
 543              		.loc 1 56 14 is_stmt 0 view .LVU147
 544 0024 4FF09043 		mov	r3, #1207959552
 545 0028 1A68     		ldr	r2, [r3]
 546 002a 42F40052 		orr	r2, r2, #8192
 547 002e 1A60     		str	r2, [r3]
  57:Core/Src/LedControl.c **** 	GPIOA->AFR[0]|=2<<GPIO_AFRL_AFRL6_Pos;//–ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è AF2 –Ω–∞ PA6
 548              		.loc 1 57 2 is_stmt 1 view .LVU148
  57:Core/Src/LedControl.c **** 	GPIOA->AFR[0]|=2<<GPIO_AFRL_AFRL6_Pos;//–ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è AF2 –Ω–∞ PA6
 549              		.loc 1 57 16 is_stmt 0 view .LVU149
 550 0030 9A68     		ldr	r2, [r3, #8]
 551 0032 42F44052 		orr	r2, r2, #12288
 552 0036 9A60     		str	r2, [r3, #8]
  58:Core/Src/LedControl.c **** 	//Timer setting
 553              		.loc 1 58 2 is_stmt 1 view .LVU150
  58:Core/Src/LedControl.c **** 	//Timer setting
 554              		.loc 1 58 15 is_stmt 0 view .LVU151
 555 0038 1A6A     		ldr	r2, [r3, #32]
 556 003a 42F00072 		orr	r2, r2, #33554432
 557 003e 1A62     		str	r2, [r3, #32]
  60:Core/Src/LedControl.c **** 	TIM3->PSC=0;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è
 558              		.loc 1 60 2 is_stmt 1 view .LVU152
  60:Core/Src/LedControl.c **** 	TIM3->PSC=0;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è
 559              		.loc 1 60 11 is_stmt 0 view .LVU153
 560 0040 244B     		ldr	r3, .L50+4
 561 0042 5922     		movs	r2, #89
 562 0044 DA62     		str	r2, [r3, #44]
  61:Core/Src/LedControl.c **** 	TIM3->CR1&=~TIM_CR1_DIR;//–°—á–µ—Ç –≤–≤–µ—Ä—Ö
 563              		.loc 1 61 2 is_stmt 1 view .LVU154
  61:Core/Src/LedControl.c **** 	TIM3->CR1&=~TIM_CR1_DIR;//–°—á–µ—Ç –≤–≤–µ—Ä—Ö
 564              		.loc 1 61 11 is_stmt 0 view .LVU155
 565 0046 0022     		movs	r2, #0
 566 0048 9A62     		str	r2, [r3, #40]
  62:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~TIM_CR1_CMS;//–†–µ–∂–∏–º –±—ã—Å—Ç—Ä–æ–≥–æ –®–ò–ú
 567              		.loc 1 62 2 is_stmt 1 view .LVU156
  62:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~TIM_CR1_CMS;//–†–µ–∂–∏–º –±—ã—Å—Ç—Ä–æ–≥–æ –®–ò–ú
 568              		.loc 1 62 11 is_stmt 0 view .LVU157
 569 004a 1A68     		ldr	r2, [r3]
 570 004c 22F01002 		bic	r2, r2, #16
 571 0050 1A60     		str	r2, [r3]
  63:Core/Src/LedControl.c **** 	TIM3->CCMR1|=TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 ;//CH1 - –ø—Ä—è–º–æ–π –®–ò–ú.
 572              		.loc 1 63 2 is_stmt 1 view .LVU158
  63:Core/Src/LedControl.c **** 	TIM3->CCMR1|=TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 ;//CH1 - –ø—Ä—è–º–æ–π –®–ò–ú.
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 15


 573              		.loc 1 63 12 is_stmt 0 view .LVU159
 574 0052 1A68     		ldr	r2, [r3]
 575 0054 22F06002 		bic	r2, r2, #96
 576 0058 1A60     		str	r2, [r3]
  64:Core/Src/LedControl.c **** 	TIM3->CCER|=TIM_CCER_CC1E;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∫–∞–Ω–∞–ªa 1 –Ω–∞ –≤—ã—Ö–æ–¥. –ê–∫—Ç–∏–≤–Ω—ã–π —É—
 577              		.loc 1 64 2 is_stmt 1 view .LVU160
  64:Core/Src/LedControl.c **** 	TIM3->CCER|=TIM_CCER_CC1E;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∫–∞–Ω–∞–ªa 1 –Ω–∞ –≤—ã—Ö–æ–¥. –ê–∫—Ç–∏–≤–Ω—ã–π —É—
 578              		.loc 1 64 13 is_stmt 0 view .LVU161
 579 005a 9A69     		ldr	r2, [r3, #24]
 580 005c 42F06002 		orr	r2, r2, #96
 581 0060 9A61     		str	r2, [r3, #24]
  65:Core/Src/LedControl.c ****   TIM3->DIER |= TIM_DIER_CC1DE; //–†–∞–∑—Ä–µ—à–∏—Ç—å –∑–∞–ø—Ä–æ—Å DMA
 582              		.loc 1 65 2 is_stmt 1 view .LVU162
  65:Core/Src/LedControl.c ****   TIM3->DIER |= TIM_DIER_CC1DE; //–†–∞–∑—Ä–µ—à–∏—Ç—å –∑–∞–ø—Ä–æ—Å DMA
 583              		.loc 1 65 12 is_stmt 0 view .LVU163
 584 0062 1A6A     		ldr	r2, [r3, #32]
 585 0064 42F00102 		orr	r2, r2, #1
 586 0068 1A62     		str	r2, [r3, #32]
  66:Core/Src/LedControl.c **** 	TIM3->CR2|=TIM_CR2_CCDS;
 587              		.loc 1 66 3 is_stmt 1 view .LVU164
  66:Core/Src/LedControl.c **** 	TIM3->CR2|=TIM_CR2_CCDS;
 588              		.loc 1 66 14 is_stmt 0 view .LVU165
 589 006a DA68     		ldr	r2, [r3, #12]
 590 006c 42F40072 		orr	r2, r2, #512
 591 0070 DA60     		str	r2, [r3, #12]
  67:Core/Src/LedControl.c **** 	//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞ 10
 592              		.loc 1 67 2 is_stmt 1 view .LVU166
  67:Core/Src/LedControl.c **** 	//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞ 10
 593              		.loc 1 67 11 is_stmt 0 view .LVU167
 594 0072 5A68     		ldr	r2, [r3, #4]
 595 0074 42F00802 		orr	r2, r2, #8
 596 0078 5A60     		str	r2, [r3, #4]
  69:Core/Src/LedControl.c **** 	TIM16->ARR=WAIT_TIME_US;
 597              		.loc 1 69 2 is_stmt 1 view .LVU168
  69:Core/Src/LedControl.c **** 	TIM16->ARR=WAIT_TIME_US;
 598              		.loc 1 69 12 is_stmt 0 view .LVU169
 599 007a 03F5A033 		add	r3, r3, #81920
 600 007e 4722     		movs	r2, #71
 601 0080 9A62     		str	r2, [r3, #40]
  70:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_OPM;
 602              		.loc 1 70 2 is_stmt 1 view .LVU170
  70:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_OPM;
 603              		.loc 1 70 12 is_stmt 0 view .LVU171
 604 0082 4FF47A72 		mov	r2, #1000
 605 0086 DA62     		str	r2, [r3, #44]
  71:Core/Src/LedControl.c **** 	TIM16->DIER|=TIM_DIER_UIE;
 606              		.loc 1 71 2 is_stmt 1 view .LVU172
  71:Core/Src/LedControl.c **** 	TIM16->DIER|=TIM_DIER_UIE;
 607              		.loc 1 71 12 is_stmt 0 view .LVU173
 608 0088 1A68     		ldr	r2, [r3]
 609 008a 42F00802 		orr	r2, r2, #8
 610 008e 1A60     		str	r2, [r3]
  72:Core/Src/LedControl.c **** 	//DMA settings
 611              		.loc 1 72 2 is_stmt 1 view .LVU174
  72:Core/Src/LedControl.c **** 	//DMA settings
 612              		.loc 1 72 13 is_stmt 0 view .LVU175
 613 0090 DA68     		ldr	r2, [r3, #12]
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 16


 614 0092 42F00102 		orr	r2, r2, #1
 615 0096 DA60     		str	r2, [r3, #12]
  74:Core/Src/LedControl.c ****   | DMA_CCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
 616              		.loc 1 74 3 is_stmt 1 view .LVU176
  74:Core/Src/LedControl.c ****   | DMA_CCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
 617              		.loc 1 74 21 is_stmt 0 view .LVU177
 618 0098 03F53C43 		add	r3, r3, #48128
 619 009c 6C33     		adds	r3, r3, #108
 620 009e 1A68     		ldr	r2, [r3]
 621 00a0 42F44652 		orr	r2, r2, #12672
 622 00a4 42F01202 		orr	r2, r2, #18
 623 00a8 1A60     		str	r2, [r3]
  88:Core/Src/LedControl.c **** 	DMA1_Channel6->CPAR=(uint32_t)(&TIM3->CCR1);//–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ —Å—Ä–∞–≤–Ω–µ–Ω–∏—è TIM3
 624              		.loc 1 88 2 is_stmt 1 view .LVU178
  88:Core/Src/LedControl.c **** 	DMA1_Channel6->CPAR=(uint32_t)(&TIM3->CCR1);//–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ —Å—Ä–∞–≤–Ω–µ–Ω–∏—è TIM3
 625              		.loc 1 88 20 is_stmt 0 view .LVU179
 626 00aa 1A68     		ldr	r2, [r3]
 627 00ac 22F00102 		bic	r2, r2, #1
 628 00b0 1A60     		str	r2, [r3]
  89:Core/Src/LedControl.c **** 	DMA1_Channel6->CMAR=(uint32_t)&ledsBuff;//–ê–¥—Ä–µ—Å –±—É—Ñ–µ—Ä–∞
 629              		.loc 1 89 2 is_stmt 1 view .LVU180
  89:Core/Src/LedControl.c **** 	DMA1_Channel6->CMAR=(uint32_t)&ledsBuff;//–ê–¥—Ä–µ—Å –±—É—Ñ–µ—Ä–∞
 630              		.loc 1 89 21 is_stmt 0 view .LVU181
 631 00b2 094A     		ldr	r2, .L50+8
 632 00b4 9A60     		str	r2, [r3, #8]
  90:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
 633              		.loc 1 90 2 is_stmt 1 view .LVU182
  90:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
 634              		.loc 1 90 22 is_stmt 0 view .LVU183
 635 00b6 094A     		ldr	r2, .L50+12
  90:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
 636              		.loc 1 90 21 view .LVU184
 637 00b8 DA60     		str	r2, [r3, #12]
  92:Core/Src/LedControl.c **** 	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 638              		.loc 1 92 3 is_stmt 1 view .LVU185
 639              	.LVL19:
 640              	.LBB10:
 641              	.LBI10:
 642              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 17


  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 18


  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 19


 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 20


 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 21


 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 22


 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 23


 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 24


 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 25


 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 26


 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 27


 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 28


 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 29


 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 30


 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 31


 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 32


 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 33


 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 34


 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 35


1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 36


1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 37


1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 38


1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 39


1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 40


1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 41


1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 42


1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 43


1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 44


1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 45


1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 46


1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 643              		.loc 2 1688 22 view .LVU186
 644              	.LBB11:
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 645              		.loc 2 1690 3 view .LVU187
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 646              		.loc 2 1692 5 view .LVU188
 647              		.loc 2 1692 43 is_stmt 0 view .LVU189
 648 00ba 094B     		ldr	r3, .L50+16
 649 00bc 4FF48032 		mov	r2, #65536
 650 00c0 1A60     		str	r2, [r3]
 651              	.LVL20:
 652              		.loc 2 1692 43 view .LVU190
 653              	.LBE11:
 654              	.LBE10:
  93:Core/Src/LedControl.c **** 	__enable_irq();
 655              		.loc 1 93 2 is_stmt 1 view .LVU191
 656              	.LBB12:
 657              	.LBI12:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 658              		.loc 2 1688 22 view .LVU192
 659              	.LBB13:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 660              		.loc 2 1690 3 view .LVU193
 661              		.loc 2 1692 5 view .LVU194
 662              		.loc 2 1692 43 is_stmt 0 view .LVU195
 663 00c2 4FF00072 		mov	r2, #33554432
 664 00c6 1A60     		str	r2, [r3]
 665              	.LVL21:
 666              		.loc 2 1692 43 view .LVU196
 667              	.LBE13:
 668              	.LBE12:
  94:Core/Src/LedControl.c **** 	buffClear();
 669              		.loc 1 94 2 is_stmt 1 view .LVU197
 670              	.LBB14:
 671              	.LBI14:
 672              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 47


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 48


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 49


 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 673              		.loc 3 129 27 view .LVU198
 674              	.LBB15:
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 675              		.loc 3 131 3 view .LVU199
 676              		.syntax unified
 677              	@ 131 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 678 00c8 62B6     		cpsie i
 679              	@ 0 "" 2
 680              		.thumb
 681              		.syntax unified
 682              	.LBE15:
 683              	.LBE14:
  95:Core/Src/LedControl.c **** }
 684              		.loc 1 95 2 view .LVU200
 685 00ca FFF7FEFF 		bl	buffClear
 686              	.LVL22:
  96:Core/Src/LedControl.c **** 
 687              		.loc 1 96 1 is_stmt 0 view .LVU201
 688 00ce 08BD     		pop	{r3, pc}
 689              	.L51:
 690              		.align	2
 691              	.L50:
 692 00d0 00100240 		.word	1073876992
 693 00d4 00040040 		.word	1073742848
 694 00d8 34040040 		.word	1073742900
 695 00dc 00000000 		.word	ledsBuff
 696 00e0 00E100E0 		.word	-536813312
 697              		.cfi_endproc
 698              	.LFE128:
 700              		.section	.text.ledSetHSV,"ax",%progbits
 701              		.align	1
 702              		.global	ledSetHSV
 703              		.syntax unified
 704              		.thumb
 705              		.thumb_func
 706              		.fpu fpv4-sp-d16
 708              	ledSetHSV:
 709              	.LVL23:
 710              	.LFB133:
 156:Core/Src/LedControl.c **** 
 157:Core/Src/LedControl.c **** uint8_t ledSetHSV(uint16_t led,uint16_t hue, uint16_t sat, uint16_t val) 
 158:Core/Src/LedControl.c **** {
 711              		.loc 1 158 1 is_stmt 1 view -0
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 50


 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 715              		.loc 1 158 1 is_stmt 0 view .LVU203
 716 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 717              	.LCFI4:
 718              		.cfi_def_cfa_offset 24
 719              		.cfi_offset 3, -24
 720              		.cfi_offset 4, -20
 721              		.cfi_offset 5, -16
 722              		.cfi_offset 6, -12
 723              		.cfi_offset 7, -8
 724              		.cfi_offset 14, -4
 159:Core/Src/LedControl.c ****   //hue        : 0..360
 160:Core/Src/LedControl.c ****   //saturation : 0..255
 161:Core/Src/LedControl.c ****   //value      : 0..255
 162:Core/Src/LedControl.c ****   uint16_t r;
 725              		.loc 1 162 3 is_stmt 1 view .LVU204
 163:Core/Src/LedControl.c ****   uint16_t g;
 726              		.loc 1 163 3 view .LVU205
 164:Core/Src/LedControl.c ****   uint16_t b;
 727              		.loc 1 164 3 view .LVU206
 165:Core/Src/LedControl.c ****   uint16_t base;
 728              		.loc 1 165 3 view .LVU207
 166:Core/Src/LedControl.c ****   //uint32_t rgb;
 167:Core/Src/LedControl.c ****   val = dim_curve[val];
 729              		.loc 1 167 3 view .LVU208
 730              		.loc 1 167 18 is_stmt 0 view .LVU209
 731 0002 684F     		ldr	r7, .L67
 732 0004 FB5C     		ldrb	r3, [r7, r3]	@ zero_extendqisi2
 733              	.LVL24:
 168:Core/Src/LedControl.c ****   sat = 255 - dim_curve[255 - sat];
 734              		.loc 1 168 3 is_stmt 1 view .LVU210
 735              		.loc 1 168 29 is_stmt 0 view .LVU211
 736 0006 C2F1FF02 		rsb	r2, r2, #255
 737              	.LVL25:
 738              		.loc 1 168 24 view .LVU212
 739 000a BA5C     		ldrb	r2, [r7, r2]	@ zero_extendqisi2
 740              	.LVL26:
 169:Core/Src/LedControl.c **** 	if(led>LEDS_COUNT-1 || idleFlag==1) return 0;
 741              		.loc 1 169 2 is_stmt 1 view .LVU213
 742              		.loc 1 169 4 is_stmt 0 view .LVU214
 743 000c B0F5957F 		cmp	r0, #298
 744 0010 80F0C480 		bcs	.L63
 745 0014 0024     		movs	r4, #0
 746 0016 9DB2     		uxth	r5, r3
 747              	.LVL27:
 748              		.loc 1 169 4 view .LVU215
 749 0018 C2F1FF02 		rsb	r2, r2, #255
 750              	.LVL28:
 751              		.loc 1 169 4 view .LVU216
 752 001c 92B2     		uxth	r2, r2
 753              		.loc 1 169 33 discriminator 2 view .LVU217
 754 001e 624F     		ldr	r7, .L67+4
 755              		.loc 1 169 33 discriminator 2 view .LVU218
 756 0020 3F78     		ldrb	r7, [r7]	@ zero_extendqisi2
 757              		.loc 1 169 22 discriminator 2 view .LVU219
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 51


 758 0022 012F     		cmp	r7, #1
 759 0024 00F0BC80 		beq	.L64
 170:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 760              		.loc 1 170 3 is_stmt 1 view .LVU220
 761              		.loc 1 170 6 is_stmt 0 view .LVU221
 762 0028 02B9     		cbnz	r2, .L54
 763              	.LVL29:
 764              	.L52:
 171:Core/Src/LedControl.c ****   {
 172:Core/Src/LedControl.c ****     r = val;
 173:Core/Src/LedControl.c ****     g = val;
 174:Core/Src/LedControl.c ****     b = val;
 175:Core/Src/LedControl.c ****   }
 176:Core/Src/LedControl.c ****   else
 177:Core/Src/LedControl.c ****   {
 178:Core/Src/LedControl.c ****     base = ((255 - sat) * val) >> 8;
 179:Core/Src/LedControl.c ****     switch (hue / 60)
 180:Core/Src/LedControl.c ****     {
 181:Core/Src/LedControl.c ****     case 0:
 182:Core/Src/LedControl.c ****       r = val;
 183:Core/Src/LedControl.c ****       g = (((val - base) * hue) / 60) + base;
 184:Core/Src/LedControl.c ****       b = base;
 185:Core/Src/LedControl.c ****       break;
 186:Core/Src/LedControl.c ****     case 1:
 187:Core/Src/LedControl.c ****       r = (((val - base) * (60 - (hue % 60))) / 60) + base;
 188:Core/Src/LedControl.c ****       g = val;
 189:Core/Src/LedControl.c ****       b = base;
 190:Core/Src/LedControl.c ****       break;
 191:Core/Src/LedControl.c ****     case 2:
 192:Core/Src/LedControl.c ****       r = base;
 193:Core/Src/LedControl.c ****       g = val;
 194:Core/Src/LedControl.c ****       b = (((val - base) * (hue % 60)) / 60) + base;
 195:Core/Src/LedControl.c ****       break;
 196:Core/Src/LedControl.c ****     case 3:
 197:Core/Src/LedControl.c ****       r = base;
 198:Core/Src/LedControl.c ****       g = (((val - base) * (60 - (hue % 60))) / 60) + base;
 199:Core/Src/LedControl.c ****       b = val;
 200:Core/Src/LedControl.c ****       break;
 201:Core/Src/LedControl.c ****     case 4:
 202:Core/Src/LedControl.c ****       r = (((val - base) * (hue % 60)) / 60) + base;
 203:Core/Src/LedControl.c ****       g = base;
 204:Core/Src/LedControl.c ****       b = val;
 205:Core/Src/LedControl.c ****       break;
 206:Core/Src/LedControl.c ****     case 5:
 207:Core/Src/LedControl.c ****       r = val;
 208:Core/Src/LedControl.c ****       g = base;
 209:Core/Src/LedControl.c ****       b = (((val - base) * (60 - (hue % 60))) / 60) + base;
 210:Core/Src/LedControl.c ****       break;
 211:Core/Src/LedControl.c ****     }
 212:Core/Src/LedControl.c **** 		return ledSetRGB(led,r & 0xFF,g & 0xFF,b & 0xFF);
 213:Core/Src/LedControl.c ****   }
 214:Core/Src/LedControl.c **** }
 765              		.loc 1 214 1 view .LVU222
 766 002a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 767              	.LVL30:
 768              	.L54:
 178:Core/Src/LedControl.c ****     switch (hue / 60)
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 52


 769              		.loc 1 178 5 is_stmt 1 view .LVU223
 178:Core/Src/LedControl.c ****     switch (hue / 60)
 770              		.loc 1 178 18 is_stmt 0 view .LVU224
 771 002c C2F1FF02 		rsb	r2, r2, #255
 178:Core/Src/LedControl.c ****     switch (hue / 60)
 772              		.loc 1 178 25 view .LVU225
 773 0030 03FB02F2 		mul	r2, r3, r2
 178:Core/Src/LedControl.c ****     switch (hue / 60)
 774              		.loc 1 178 32 view .LVU226
 775 0034 4FEA222C 		asr	ip, r2, #8
 178:Core/Src/LedControl.c ****     switch (hue / 60)
 776              		.loc 1 178 10 view .LVU227
 777 0038 C2F30F22 		ubfx	r2, r2, #8, #16
 778              	.LVL31:
 179:Core/Src/LedControl.c ****     {
 779              		.loc 1 179 5 is_stmt 1 view .LVU228
 179:Core/Src/LedControl.c ****     {
 780              		.loc 1 179 17 is_stmt 0 view .LVU229
 781 003c 5B4F     		ldr	r7, .L67+8
 782 003e A7FB01E7 		umull	lr, r7, r7, r1
 783 0042 7F09     		lsrs	r7, r7, #5
 784 0044 052F     		cmp	r7, #5
 785 0046 00F2A780 		bhi	.L65
 786 004a DFE807F0 		tbb	[pc, r7]
 787              	.L57:
 788 004e 03       		.byte	(.L62-.L57)/2
 789 004f 1A       		.byte	(.L61-.L57)/2
 790 0050 37       		.byte	(.L60-.L57)/2
 791 0051 53       		.byte	(.L59-.L57)/2
 792 0052 70       		.byte	(.L58-.L57)/2
 793 0053 8A       		.byte	(.L56-.L57)/2
 794              		.p2align 1
 795              	.L62:
 182:Core/Src/LedControl.c ****       g = (((val - base) * hue) / 60) + base;
 796              		.loc 1 182 7 is_stmt 1 view .LVU230
 797              	.LVL32:
 183:Core/Src/LedControl.c ****       b = base;
 798              		.loc 1 183 7 view .LVU231
 183:Core/Src/LedControl.c ****       b = base;
 799              		.loc 1 183 18 is_stmt 0 view .LVU232
 800 0054 1FFA8CFC 		uxth	ip, ip
 801 0058 A3EB0C03 		sub	r3, r3, ip
 183:Core/Src/LedControl.c ****       b = base;
 802              		.loc 1 183 26 view .LVU233
 803 005c 03FB01F1 		mul	r1, r3, r1
 804              	.LVL33:
 183:Core/Src/LedControl.c ****       b = base;
 805              		.loc 1 183 33 view .LVU234
 806 0060 524B     		ldr	r3, .L67+8
 807 0062 83FB0143 		smull	r4, r3, r3, r1
 808 0066 0B44     		add	r3, r3, r1
 809 0068 C917     		asrs	r1, r1, #31
 810 006a C1EB6313 		rsb	r3, r1, r3, asr #5
 183:Core/Src/LedControl.c ****       b = base;
 811              		.loc 1 183 9 view .LVU235
 812 006e 12FA83F3 		uxtah	r3, r2, r3
 813              	.LVL34:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 53


 184:Core/Src/LedControl.c ****       break;
 814              		.loc 1 184 7 is_stmt 1 view .LVU236
 185:Core/Src/LedControl.c ****     case 1:
 815              		.loc 1 185 7 view .LVU237
 184:Core/Src/LedControl.c ****       break;
 816              		.loc 1 184 9 is_stmt 0 view .LVU238
 817 0072 1446     		mov	r4, r2
 183:Core/Src/LedControl.c ****       b = base;
 818              		.loc 1 183 9 view .LVU239
 819 0074 9AB2     		uxth	r2, r3
 820              	.LVL35:
 821              	.L55:
 212:Core/Src/LedControl.c ****   }
 822              		.loc 1 212 3 is_stmt 1 view .LVU240
 212:Core/Src/LedControl.c ****   }
 823              		.loc 1 212 10 is_stmt 0 view .LVU241
 824 0076 E3B2     		uxtb	r3, r4
 825 0078 D2B2     		uxtb	r2, r2
 826              	.LVL36:
 212:Core/Src/LedControl.c ****   }
 827              		.loc 1 212 10 view .LVU242
 828 007a E9B2     		uxtb	r1, r5
 829 007c FFF7FEFF 		bl	ledSetRGB
 830              	.LVL37:
 212:Core/Src/LedControl.c ****   }
 831              		.loc 1 212 10 view .LVU243
 832 0080 D3E7     		b	.L52
 833              	.LVL38:
 834              	.L61:
 187:Core/Src/LedControl.c ****       g = val;
 835              		.loc 1 187 7 is_stmt 1 view .LVU244
 187:Core/Src/LedControl.c ****       g = val;
 836              		.loc 1 187 18 is_stmt 0 view .LVU245
 837 0082 1FFA8CFC 		uxth	ip, ip
 838 0086 A3EB0C03 		sub	r3, r3, ip
 187:Core/Src/LedControl.c ****       g = val;
 839              		.loc 1 187 39 view .LVU246
 840 008a 484E     		ldr	r6, .L67+8
 841 008c A6FB0174 		umull	r7, r4, r6, r1
 842 0090 6409     		lsrs	r4, r4, #5
 843 0092 C4EB0414 		rsb	r4, r4, r4, lsl #4
 844 0096 A1EB8401 		sub	r1, r1, r4, lsl #2
 845              	.LVL39:
 187:Core/Src/LedControl.c ****       g = val;
 846              		.loc 1 187 39 view .LVU247
 847 009a 89B2     		uxth	r1, r1
 187:Core/Src/LedControl.c ****       g = val;
 848              		.loc 1 187 32 view .LVU248
 849 009c C1F13C01 		rsb	r1, r1, #60
 187:Core/Src/LedControl.c ****       g = val;
 850              		.loc 1 187 26 view .LVU249
 851 00a0 01FB03F3 		mul	r3, r1, r3
 187:Core/Src/LedControl.c ****       g = val;
 852              		.loc 1 187 47 view .LVU250
 853 00a4 86FB0316 		smull	r1, r6, r6, r3
 854 00a8 1E44     		add	r6, r6, r3
 855 00aa DB17     		asrs	r3, r3, #31
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 54


 856 00ac C3EB6613 		rsb	r3, r3, r6, asr #5
 187:Core/Src/LedControl.c ****       g = val;
 857              		.loc 1 187 9 view .LVU251
 858 00b0 12FA83F3 		uxtah	r3, r2, r3
 859              	.LVL40:
 188:Core/Src/LedControl.c ****       b = base;
 860              		.loc 1 188 7 is_stmt 1 view .LVU252
 189:Core/Src/LedControl.c ****       break;
 861              		.loc 1 189 7 view .LVU253
 190:Core/Src/LedControl.c ****     case 2:
 862              		.loc 1 190 7 view .LVU254
 189:Core/Src/LedControl.c ****       break;
 863              		.loc 1 189 9 is_stmt 0 view .LVU255
 864 00b4 1446     		mov	r4, r2
 188:Core/Src/LedControl.c ****       b = base;
 865              		.loc 1 188 9 view .LVU256
 866 00b6 2A46     		mov	r2, r5
 867              	.LVL41:
 187:Core/Src/LedControl.c ****       g = val;
 868              		.loc 1 187 9 view .LVU257
 869 00b8 9DB2     		uxth	r5, r3
 870              	.LVL42:
 190:Core/Src/LedControl.c ****     case 2:
 871              		.loc 1 190 7 view .LVU258
 872 00ba DCE7     		b	.L55
 873              	.LVL43:
 874              	.L60:
 192:Core/Src/LedControl.c ****       g = val;
 875              		.loc 1 192 7 is_stmt 1 view .LVU259
 193:Core/Src/LedControl.c ****       b = (((val - base) * (hue % 60)) / 60) + base;
 876              		.loc 1 193 7 view .LVU260
 194:Core/Src/LedControl.c ****       break;
 877              		.loc 1 194 7 view .LVU261
 194:Core/Src/LedControl.c ****       break;
 878              		.loc 1 194 18 is_stmt 0 view .LVU262
 879 00bc 1FFA8CFC 		uxth	ip, ip
 880 00c0 A3EB0C03 		sub	r3, r3, ip
 194:Core/Src/LedControl.c ****       break;
 881              		.loc 1 194 33 view .LVU263
 882 00c4 394E     		ldr	r6, .L67+8
 883 00c6 A6FB0174 		umull	r7, r4, r6, r1
 884 00ca 6409     		lsrs	r4, r4, #5
 885 00cc C4EB0414 		rsb	r4, r4, r4, lsl #4
 886 00d0 A1EB8401 		sub	r1, r1, r4, lsl #2
 887              	.LVL44:
 194:Core/Src/LedControl.c ****       break;
 888              		.loc 1 194 33 view .LVU264
 889 00d4 89B2     		uxth	r1, r1
 194:Core/Src/LedControl.c ****       break;
 890              		.loc 1 194 26 view .LVU265
 891 00d6 01FB03F3 		mul	r3, r1, r3
 194:Core/Src/LedControl.c ****       break;
 892              		.loc 1 194 40 view .LVU266
 893 00da 86FB0314 		smull	r1, r4, r6, r3
 894 00de 1C44     		add	r4, r4, r3
 895 00e0 DB17     		asrs	r3, r3, #31
 896 00e2 C3EB6414 		rsb	r4, r3, r4, asr #5
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 55


 194:Core/Src/LedControl.c ****       break;
 897              		.loc 1 194 9 view .LVU267
 898 00e6 12FA84F4 		uxtah	r4, r2, r4
 899 00ea A4B2     		uxth	r4, r4
 900              	.LVL45:
 195:Core/Src/LedControl.c ****     case 3:
 901              		.loc 1 195 7 is_stmt 1 view .LVU268
 902 00ec 2B46     		mov	r3, r5
 903              	.LVL46:
 192:Core/Src/LedControl.c ****       g = val;
 904              		.loc 1 192 9 is_stmt 0 view .LVU269
 905 00ee 1546     		mov	r5, r2
 193:Core/Src/LedControl.c ****       b = (((val - base) * (hue % 60)) / 60) + base;
 906              		.loc 1 193 9 view .LVU270
 907 00f0 1A46     		mov	r2, r3
 908              	.LVL47:
 195:Core/Src/LedControl.c ****     case 3:
 909              		.loc 1 195 7 view .LVU271
 910 00f2 C0E7     		b	.L55
 911              	.LVL48:
 912              	.L59:
 197:Core/Src/LedControl.c ****       g = (((val - base) * (60 - (hue % 60))) / 60) + base;
 913              		.loc 1 197 7 is_stmt 1 view .LVU272
 198:Core/Src/LedControl.c ****       b = val;
 914              		.loc 1 198 7 view .LVU273
 198:Core/Src/LedControl.c ****       b = val;
 915              		.loc 1 198 18 is_stmt 0 view .LVU274
 916 00f4 1FFA8CFC 		uxth	ip, ip
 917 00f8 A3EB0C03 		sub	r3, r3, ip
 198:Core/Src/LedControl.c ****       b = val;
 918              		.loc 1 198 39 view .LVU275
 919 00fc 2B4E     		ldr	r6, .L67+8
 920 00fe A6FB0174 		umull	r7, r4, r6, r1
 921 0102 6409     		lsrs	r4, r4, #5
 922 0104 C4EB0414 		rsb	r4, r4, r4, lsl #4
 923 0108 A1EB8401 		sub	r1, r1, r4, lsl #2
 924              	.LVL49:
 198:Core/Src/LedControl.c ****       b = val;
 925              		.loc 1 198 39 view .LVU276
 926 010c 89B2     		uxth	r1, r1
 198:Core/Src/LedControl.c ****       b = val;
 927              		.loc 1 198 32 view .LVU277
 928 010e C1F13C01 		rsb	r1, r1, #60
 198:Core/Src/LedControl.c ****       b = val;
 929              		.loc 1 198 26 view .LVU278
 930 0112 01FB03F3 		mul	r3, r1, r3
 198:Core/Src/LedControl.c ****       b = val;
 931              		.loc 1 198 47 view .LVU279
 932 0116 86FB0316 		smull	r1, r6, r6, r3
 933 011a 1E44     		add	r6, r6, r3
 934 011c DB17     		asrs	r3, r3, #31
 935 011e C3EB6613 		rsb	r3, r3, r6, asr #5
 198:Core/Src/LedControl.c ****       b = val;
 936              		.loc 1 198 9 view .LVU280
 937 0122 12FA83F3 		uxtah	r3, r2, r3
 938              	.LVL50:
 199:Core/Src/LedControl.c ****       break;
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 56


 939              		.loc 1 199 7 is_stmt 1 view .LVU281
 200:Core/Src/LedControl.c ****     case 4:
 940              		.loc 1 200 7 view .LVU282
 199:Core/Src/LedControl.c ****       break;
 941              		.loc 1 199 9 is_stmt 0 view .LVU283
 942 0126 2C46     		mov	r4, r5
 943              	.LVL51:
 197:Core/Src/LedControl.c ****       g = (((val - base) * (60 - (hue % 60))) / 60) + base;
 944              		.loc 1 197 9 view .LVU284
 945 0128 1546     		mov	r5, r2
 198:Core/Src/LedControl.c ****       b = val;
 946              		.loc 1 198 9 view .LVU285
 947 012a 9AB2     		uxth	r2, r3
 948              	.LVL52:
 200:Core/Src/LedControl.c ****     case 4:
 949              		.loc 1 200 7 view .LVU286
 950 012c A3E7     		b	.L55
 951              	.LVL53:
 952              	.L58:
 202:Core/Src/LedControl.c ****       g = base;
 953              		.loc 1 202 7 is_stmt 1 view .LVU287
 202:Core/Src/LedControl.c ****       g = base;
 954              		.loc 1 202 18 is_stmt 0 view .LVU288
 955 012e 1FFA8CFC 		uxth	ip, ip
 956 0132 A3EB0C03 		sub	r3, r3, ip
 202:Core/Src/LedControl.c ****       g = base;
 957              		.loc 1 202 33 view .LVU289
 958 0136 1D4E     		ldr	r6, .L67+8
 959 0138 A6FB0174 		umull	r7, r4, r6, r1
 960 013c 6409     		lsrs	r4, r4, #5
 961 013e C4EB0414 		rsb	r4, r4, r4, lsl #4
 962 0142 A1EB8401 		sub	r1, r1, r4, lsl #2
 963              	.LVL54:
 202:Core/Src/LedControl.c ****       g = base;
 964              		.loc 1 202 33 view .LVU290
 965 0146 89B2     		uxth	r1, r1
 202:Core/Src/LedControl.c ****       g = base;
 966              		.loc 1 202 26 view .LVU291
 967 0148 01FB03F3 		mul	r3, r1, r3
 202:Core/Src/LedControl.c ****       g = base;
 968              		.loc 1 202 40 view .LVU292
 969 014c 86FB0316 		smull	r1, r6, r6, r3
 970 0150 1E44     		add	r6, r6, r3
 971 0152 DB17     		asrs	r3, r3, #31
 972 0154 C3EB6613 		rsb	r3, r3, r6, asr #5
 202:Core/Src/LedControl.c ****       g = base;
 973              		.loc 1 202 9 view .LVU293
 974 0158 12FA83F3 		uxtah	r3, r2, r3
 975              	.LVL55:
 203:Core/Src/LedControl.c ****       b = val;
 976              		.loc 1 203 7 is_stmt 1 view .LVU294
 204:Core/Src/LedControl.c ****       break;
 977              		.loc 1 204 7 view .LVU295
 205:Core/Src/LedControl.c ****     case 5:
 978              		.loc 1 205 7 view .LVU296
 204:Core/Src/LedControl.c ****       break;
 979              		.loc 1 204 9 is_stmt 0 view .LVU297
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 57


 980 015c 2C46     		mov	r4, r5
 981              	.LVL56:
 202:Core/Src/LedControl.c ****       g = base;
 982              		.loc 1 202 9 view .LVU298
 983 015e 9DB2     		uxth	r5, r3
 984              	.LVL57:
 205:Core/Src/LedControl.c ****     case 5:
 985              		.loc 1 205 7 view .LVU299
 986 0160 89E7     		b	.L55
 987              	.LVL58:
 988              	.L56:
 207:Core/Src/LedControl.c ****       g = base;
 989              		.loc 1 207 7 is_stmt 1 view .LVU300
 208:Core/Src/LedControl.c ****       b = (((val - base) * (60 - (hue % 60))) / 60) + base;
 990              		.loc 1 208 7 view .LVU301
 209:Core/Src/LedControl.c ****       break;
 991              		.loc 1 209 7 view .LVU302
 209:Core/Src/LedControl.c ****       break;
 992              		.loc 1 209 18 is_stmt 0 view .LVU303
 993 0162 1FFA8CFC 		uxth	ip, ip
 994 0166 A3EB0C03 		sub	r3, r3, ip
 209:Core/Src/LedControl.c ****       break;
 995              		.loc 1 209 39 view .LVU304
 996 016a 104C     		ldr	r4, .L67+8
 997 016c A4FB0176 		umull	r7, r6, r4, r1
 998 0170 7609     		lsrs	r6, r6, #5
 999 0172 C6EB0616 		rsb	r6, r6, r6, lsl #4
 1000 0176 A1EB8601 		sub	r1, r1, r6, lsl #2
 1001              	.LVL59:
 209:Core/Src/LedControl.c ****       break;
 1002              		.loc 1 209 39 view .LVU305
 1003 017a 89B2     		uxth	r1, r1
 209:Core/Src/LedControl.c ****       break;
 1004              		.loc 1 209 32 view .LVU306
 1005 017c C1F13C01 		rsb	r1, r1, #60
 209:Core/Src/LedControl.c ****       break;
 1006              		.loc 1 209 26 view .LVU307
 1007 0180 01FB03F3 		mul	r3, r1, r3
 209:Core/Src/LedControl.c ****       break;
 1008              		.loc 1 209 47 view .LVU308
 1009 0184 84FB0314 		smull	r1, r4, r4, r3
 1010 0188 1C44     		add	r4, r4, r3
 1011 018a DB17     		asrs	r3, r3, #31
 1012 018c C3EB6414 		rsb	r4, r3, r4, asr #5
 209:Core/Src/LedControl.c ****       break;
 1013              		.loc 1 209 9 view .LVU309
 1014 0190 12FA84F4 		uxtah	r4, r2, r4
 1015 0194 A4B2     		uxth	r4, r4
 1016              	.LVL60:
 210:Core/Src/LedControl.c ****     }
 1017              		.loc 1 210 7 is_stmt 1 view .LVU310
 1018 0196 6EE7     		b	.L55
 1019              	.LVL61:
 1020              	.L65:
 179:Core/Src/LedControl.c ****     {
 1021              		.loc 1 179 17 is_stmt 0 view .LVU311
 1022 0198 2246     		mov	r2, r4
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 58


 1023              	.LVL62:
 179:Core/Src/LedControl.c ****     {
 1024              		.loc 1 179 17 view .LVU312
 1025 019a 6CE7     		b	.L55
 1026              	.LVL63:
 1027              	.L63:
 169:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1028              		.loc 1 169 45 view .LVU313
 1029 019c 0020     		movs	r0, #0
 1030              	.LVL64:
 169:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1031              		.loc 1 169 45 view .LVU314
 1032 019e 44E7     		b	.L52
 1033              	.LVL65:
 1034              	.L64:
 169:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1035              		.loc 1 169 45 view .LVU315
 1036 01a0 0020     		movs	r0, #0
 1037              	.LVL66:
 169:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1038              		.loc 1 169 45 view .LVU316
 1039 01a2 42E7     		b	.L52
 1040              	.L68:
 1041              		.align	2
 1042              	.L67:
 1043 01a4 00000000 		.word	.LANCHOR1
 1044 01a8 00000000 		.word	.LANCHOR0
 1045 01ac 89888888 		.word	-2004318071
 1046              		.cfi_endproc
 1047              	.LFE133:
 1049              		.section	.text.ledSetBlockRGB,"ax",%progbits
 1050              		.align	1
 1051              		.global	ledSetBlockRGB
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv4-sp-d16
 1057              	ledSetBlockRGB:
 1058              	.LVL67:
 1059              	.LFB134:
 215:Core/Src/LedControl.c **** 
 216:Core/Src/LedControl.c **** uint8_t ledSetBlockRGB(uint16_t ledStart,uint16_t ledCount,uint8_t r,uint8_t g, uint8_t b)
 217:Core/Src/LedControl.c **** {
 1060              		.loc 1 217 1 is_stmt 1 view -0
 1061              		.cfi_startproc
 1062              		@ args = 4, pretend = 0, frame = 0
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 1064              		.loc 1 217 1 is_stmt 0 view .LVU318
 1065 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1066              	.LCFI5:
 1067              		.cfi_def_cfa_offset 24
 1068              		.cfi_offset 4, -24
 1069              		.cfi_offset 5, -20
 1070              		.cfi_offset 6, -16
 1071              		.cfi_offset 7, -12
 1072              		.cfi_offset 8, -8
 1073              		.cfi_offset 14, -4
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 59


 1074 0004 9DF81880 		ldrb	r8, [sp, #24]	@ zero_extendqisi2
 218:Core/Src/LedControl.c **** 	uint16_t i;
 1075              		.loc 1 218 2 is_stmt 1 view .LVU319
 219:Core/Src/LedControl.c **** 	if(ledStart+ledCount>LEDS_COUNT || idleFlag==1) return 0;
 1076              		.loc 1 219 2 view .LVU320
 1077              		.loc 1 219 13 is_stmt 0 view .LVU321
 1078 0008 4518     		adds	r5, r0, r1
 1079              		.loc 1 219 4 view .LVU322
 1080 000a B5F5957F 		cmp	r5, #298
 1081 000e 15DC     		bgt	.L73
 1082 0010 0446     		mov	r4, r0
 1083 0012 1646     		mov	r6, r2
 1084 0014 1F46     		mov	r7, r3
 1085              		.loc 1 219 45 discriminator 2 view .LVU323
 1086 0016 0C4B     		ldr	r3, .L78
 1087              	.LVL68:
 1088              		.loc 1 219 45 discriminator 2 view .LVU324
 1089 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1090              		.loc 1 219 34 discriminator 2 view .LVU325
 1091 001a 012B     		cmp	r3, #1
 1092 001c 12D0     		beq	.L76
 1093              	.LVL69:
 1094              	.L71:
 220:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1095              		.loc 1 220 17 is_stmt 1 discriminator 1 view .LVU326
 1096              		.loc 1 220 2 is_stmt 0 discriminator 1 view .LVU327
 1097 001e A542     		cmp	r5, r4
 1098 0020 0ADD     		ble	.L77
 221:Core/Src/LedControl.c **** 	{
 222:Core/Src/LedControl.c **** 		if(!ledSetRGB(i,r,g,b)) return 0;
 1099              		.loc 1 222 3 is_stmt 1 view .LVU328
 1100              		.loc 1 222 7 is_stmt 0 view .LVU329
 1101 0022 4346     		mov	r3, r8
 1102 0024 3A46     		mov	r2, r7
 1103 0026 3146     		mov	r1, r6
 1104 0028 2046     		mov	r0, r4
 1105 002a FFF7FEFF 		bl	ledSetRGB
 1106              	.LVL70:
 1107              		.loc 1 222 5 view .LVU330
 1108 002e 0346     		mov	r3, r0
 1109 0030 28B1     		cbz	r0, .L70
 220:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1110              		.loc 1 220 37 is_stmt 1 discriminator 2 view .LVU331
 220:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1111              		.loc 1 220 38 is_stmt 0 discriminator 2 view .LVU332
 1112 0032 0134     		adds	r4, r4, #1
 1113              	.LVL71:
 220:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1114              		.loc 1 220 38 discriminator 2 view .LVU333
 1115 0034 A4B2     		uxth	r4, r4
 1116              	.LVL72:
 220:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1117              		.loc 1 220 38 discriminator 2 view .LVU334
 1118 0036 F2E7     		b	.L71
 1119              	.L77:
 223:Core/Src/LedControl.c **** 	}
 224:Core/Src/LedControl.c **** 	return 1;
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 60


 1120              		.loc 1 224 9 view .LVU335
 1121 0038 0123     		movs	r3, #1
 1122 003a 00E0     		b	.L70
 1123              	.LVL73:
 1124              	.L73:
 219:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1125              		.loc 1 219 57 view .LVU336
 1126 003c 0023     		movs	r3, #0
 1127              	.LVL74:
 1128              	.L70:
 225:Core/Src/LedControl.c **** }
 1129              		.loc 1 225 1 view .LVU337
 1130 003e 1846     		mov	r0, r3
 1131 0040 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1132              	.LVL75:
 1133              	.L76:
 219:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1134              		.loc 1 219 57 view .LVU338
 1135 0044 0023     		movs	r3, #0
 1136 0046 FAE7     		b	.L70
 1137              	.L79:
 1138              		.align	2
 1139              	.L78:
 1140 0048 00000000 		.word	.LANCHOR0
 1141              		.cfi_endproc
 1142              	.LFE134:
 1144              		.section	.text.ledSetBlockHSV,"ax",%progbits
 1145              		.align	1
 1146              		.global	ledSetBlockHSV
 1147              		.syntax unified
 1148              		.thumb
 1149              		.thumb_func
 1150              		.fpu fpv4-sp-d16
 1152              	ledSetBlockHSV:
 1153              	.LVL76:
 1154              	.LFB135:
 226:Core/Src/LedControl.c **** 
 227:Core/Src/LedControl.c **** uint8_t ledSetBlockHSV(uint16_t ledStart,uint16_t ledCount,uint16_t hue, uint16_t sat, uint16_t val
 228:Core/Src/LedControl.c **** {
 1155              		.loc 1 228 1 is_stmt 1 view -0
 1156              		.cfi_startproc
 1157              		@ args = 4, pretend = 0, frame = 0
 1158              		@ frame_needed = 0, uses_anonymous_args = 0
 1159              		.loc 1 228 1 is_stmt 0 view .LVU340
 1160 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1161              	.LCFI6:
 1162              		.cfi_def_cfa_offset 24
 1163              		.cfi_offset 4, -24
 1164              		.cfi_offset 5, -20
 1165              		.cfi_offset 6, -16
 1166              		.cfi_offset 7, -12
 1167              		.cfi_offset 8, -8
 1168              		.cfi_offset 14, -4
 1169 0004 BDF81880 		ldrh	r8, [sp, #24]
 229:Core/Src/LedControl.c **** 	uint16_t i;
 1170              		.loc 1 229 2 is_stmt 1 view .LVU341
 230:Core/Src/LedControl.c **** 	if(ledStart+ledCount>LEDS_COUNT || idleFlag==1) return 0;
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 61


 1171              		.loc 1 230 2 view .LVU342
 1172              		.loc 1 230 13 is_stmt 0 view .LVU343
 1173 0008 4518     		adds	r5, r0, r1
 1174              		.loc 1 230 4 view .LVU344
 1175 000a B5F5957F 		cmp	r5, #298
 1176 000e 15DC     		bgt	.L84
 1177 0010 0446     		mov	r4, r0
 1178 0012 1646     		mov	r6, r2
 1179 0014 1F46     		mov	r7, r3
 1180              		.loc 1 230 45 discriminator 2 view .LVU345
 1181 0016 0C4B     		ldr	r3, .L89
 1182              	.LVL77:
 1183              		.loc 1 230 45 discriminator 2 view .LVU346
 1184 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1185              		.loc 1 230 34 discriminator 2 view .LVU347
 1186 001a 012B     		cmp	r3, #1
 1187 001c 12D0     		beq	.L87
 1188              	.LVL78:
 1189              	.L82:
 231:Core/Src/LedControl.c ****  
 232:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1190              		.loc 1 232 17 is_stmt 1 discriminator 1 view .LVU348
 1191              		.loc 1 232 2 is_stmt 0 discriminator 1 view .LVU349
 1192 001e A542     		cmp	r5, r4
 1193 0020 0ADD     		ble	.L88
 233:Core/Src/LedControl.c **** 	{
 234:Core/Src/LedControl.c **** 		if(!ledSetHSV(i,hue,sat,val)) return 0;
 1194              		.loc 1 234 3 is_stmt 1 view .LVU350
 1195              		.loc 1 234 7 is_stmt 0 view .LVU351
 1196 0022 4346     		mov	r3, r8
 1197 0024 3A46     		mov	r2, r7
 1198 0026 3146     		mov	r1, r6
 1199 0028 2046     		mov	r0, r4
 1200 002a FFF7FEFF 		bl	ledSetHSV
 1201              	.LVL79:
 1202              		.loc 1 234 5 view .LVU352
 1203 002e 0346     		mov	r3, r0
 1204 0030 28B1     		cbz	r0, .L81
 232:Core/Src/LedControl.c **** 	{
 1205              		.loc 1 232 37 is_stmt 1 discriminator 2 view .LVU353
 232:Core/Src/LedControl.c **** 	{
 1206              		.loc 1 232 38 is_stmt 0 discriminator 2 view .LVU354
 1207 0032 0134     		adds	r4, r4, #1
 1208              	.LVL80:
 232:Core/Src/LedControl.c **** 	{
 1209              		.loc 1 232 38 discriminator 2 view .LVU355
 1210 0034 A4B2     		uxth	r4, r4
 1211              	.LVL81:
 232:Core/Src/LedControl.c **** 	{
 1212              		.loc 1 232 38 discriminator 2 view .LVU356
 1213 0036 F2E7     		b	.L82
 1214              	.L88:
 235:Core/Src/LedControl.c **** 	}
 236:Core/Src/LedControl.c **** 	return 1;
 1215              		.loc 1 236 9 view .LVU357
 1216 0038 0123     		movs	r3, #1
 1217 003a 00E0     		b	.L81
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 62


 1218              	.LVL82:
 1219              	.L84:
 230:Core/Src/LedControl.c ****  
 1220              		.loc 1 230 57 view .LVU358
 1221 003c 0023     		movs	r3, #0
 1222              	.LVL83:
 1223              	.L81:
 237:Core/Src/LedControl.c **** }
 1224              		.loc 1 237 1 view .LVU359
 1225 003e 1846     		mov	r0, r3
 1226 0040 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1227              	.LVL84:
 1228              	.L87:
 230:Core/Src/LedControl.c ****  
 1229              		.loc 1 230 57 view .LVU360
 1230 0044 0023     		movs	r3, #0
 1231 0046 FAE7     		b	.L81
 1232              	.L90:
 1233              		.align	2
 1234              	.L89:
 1235 0048 00000000 		.word	.LANCHOR0
 1236              		.cfi_endproc
 1237              	.LFE135:
 1239              		.global	idleFlag
 1240              		.comm	ledsBuff,7154,4
 1241              		.global	dim_curve
 1242              		.section	.bss.TimingDelay,"aw",%nobits
 1243              		.align	2
 1246              	TimingDelay:
 1247 0000 00000000 		.space	4
 1248              		.section	.bss.idleFlag,"aw",%nobits
 1249              		.set	.LANCHOR0,. + 0
 1252              	idleFlag:
 1253 0000 00       		.space	1
 1254              		.section	.rodata.dim_curve,"a"
 1255              		.align	2
 1256              		.set	.LANCHOR1,. + 0
 1259              	dim_curve:
 1260 0000 00010102 		.ascii	"\000\001\001\002\002\002\002\002\002\003\003\003\003"
 1260      02020202 
 1260      02030303 
 1260      03
 1261 000d 03030303 		.ascii	"\003\003\003\003\003\003\003\003\003\003\004\004\004"
 1261      03030303 
 1261      03030404 
 1261      04
 1262 001a 04040404 		.ascii	"\004\004\004\004\004\004\004\004\004\005\005\005\005"
 1262      04040404 
 1262      04050505 
 1262      05
 1263 0027 05050505 		.ascii	"\005\005\005\005\005\005\006\006\006\006\006\006\006"
 1263      05050606 
 1263      06060606 
 1263      06
 1264 0034 06070707 		.ascii	"\006\007\007\007\007\007\007\007\010\010\010\010\010"
 1264      07070707 
 1264      08080808 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 63


 1264      08
 1265 0041 08090909 		.ascii	"\010\011\011\011\011\011\011\012\012\012\012\012\013"
 1265      0909090A 
 1265      0A0A0A0A 
 1265      0B
 1266 004e 0B0B0B0B 		.ascii	"\013\013\013\013\014\014\014\014\014\015\015\015\015"
 1266      0C0C0C0C 
 1266      0C0D0D0D 
 1266      0D
 1267 005b 0E0E0E0E 		.ascii	"\016\016\016\016\017\017\017\020\020\020\020\021\021"
 1267      0F0F0F10 
 1267      10101011 
 1267      11
 1268 0068 11121212 		.ascii	"\021\022\022\022\023\023\023\024\024\024\025\025\026"
 1268      13131314 
 1268      14141515 
 1268      16
 1269 0075 16161717 		.ascii	"\026\026\027\027\030\030\031\031\031\032\032\033\033"
 1269      18181919 
 1269      191A1A1B 
 1269      1B
 1270 0082 1C1C1D1D 		.ascii	"\034\034\035\035\036\036\037  !!\"##$$%&&'(()*++,-."
 1270      1E1E1F20 
 1270      20212122 
 1270      23232424 
 1270      25262627 
 1271 009f 2F303031 		.ascii	"/00123456789:;<=>?@ABDEFGIJKLNOQRSUVXZ[]^`bcegikmnp"
 1271      32333435 
 1271      36373839 
 1271      3A3B3C3D 
 1271      3E3F4041 
 1272 00d2 72747679 		.ascii	"rtvy{}\177\201\204\206\210\213\215\220\222\225\227\232"
 1272      7B7D7F81 
 1272      8486888B 
 1272      8D909295 
 1272      979A
 1273 00e4 9D9FA2A5 		.ascii	"\235\237\242\245\250\253\256\261\264\267\272\276\301"
 1273      A8ABAEB1 
 1273      B4B7BABE 
 1273      C1
 1274 00f1 C4C8CBCF 		.ascii	"\304\310\313\317\323\326\332\336\342\346\352\356\362"
 1274      D3D6DADE 
 1274      E2E6EAEE 
 1274      F2
 1275 00fe F8FF     		.ascii	"\370\377"
 1276              		.text
 1277              	.Letext0:
 1278              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1279              		.file 5 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\machine\\_defau
 1280              		.file 6 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_stdint.h"
 1281              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1282              		.file 8 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\lock.h"
 1283              		.file 9 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_types.h"
 1284              		.file 10 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\lib\\gcc\\arm-none-eabi\\9.2.1\\includ
 1285              		.file 11 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\reent.h"
 1286              		.file 12 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\stdlib.h"
 1287              		.file 13 "Core/Inc/rcc.h"
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 64


ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s 			page 65


DEFINED SYMBOLS
                            *ABS*:0000000000000000 LedControl.c
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:18     .text.DMA1_Channel6_IRQHandler:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:26     .text.DMA1_Channel6_IRQHandler:0000000000000000 DMA1_Channel6_IRQHandler
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:71     .text.DMA1_Channel6_IRQHandler:0000000000000038 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:77     .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:84     .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 TIM1_UP_TIM16_IRQHandler
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:127    .text.TIM1_UP_TIM16_IRQHandler:000000000000002c $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:133    .text.ledUpdate:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:140    .text.ledUpdate:0000000000000000 ledUpdate
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:190    .text.ledUpdate:0000000000000034 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:197    .text.getIdleFlag:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:204    .text.getIdleFlag:0000000000000000 getIdleFlag
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:219    .text.getIdleFlag:0000000000000008 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:224    .text.ledSetRGB:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:231    .text.ledSetRGB:0000000000000000 ledSetRGB
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:446    .text.ledSetRGB:00000000000000dc $d
                            *COM*:0000000000001bf2 ledsBuff
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:452    .text.buffClear:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:459    .text.buffClear:0000000000000000 buffClear
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:498    .text.buffClear:0000000000000018 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:503    .text.ledInit:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:510    .text.ledInit:0000000000000000 ledInit
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:692    .text.ledInit:00000000000000d0 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:701    .text.ledSetHSV:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:708    .text.ledSetHSV:0000000000000000 ledSetHSV
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:788    .text.ledSetHSV:000000000000004e $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:794    .text.ledSetHSV:0000000000000054 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1043   .text.ledSetHSV:00000000000001a4 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1050   .text.ledSetBlockRGB:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1057   .text.ledSetBlockRGB:0000000000000000 ledSetBlockRGB
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1140   .text.ledSetBlockRGB:0000000000000048 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1145   .text.ledSetBlockHSV:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1152   .text.ledSetBlockHSV:0000000000000000 ledSetBlockHSV
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1235   .text.ledSetBlockHSV:0000000000000048 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1252   .bss.idleFlag:0000000000000000 idleFlag
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1259   .rodata.dim_curve:0000000000000000 dim_curve
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1243   .bss.TimingDelay:0000000000000000 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1246   .bss.TimingDelay:0000000000000000 TimingDelay
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1253   .bss.idleFlag:0000000000000000 $d
C:\Users\DMFILA~1\AppData\Local\Temp\ccoATz7W.s:1255   .rodata.dim_curve:0000000000000000 $d

NO UNDEFINED SYMBOLS
