{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681006559558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681006559566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 09:15:59 2023 " "Processing started: Sun Apr 09 09:15:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681006559566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006559566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini -c mini " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini -c mini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006559566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681006561763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681006561763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject " "Found entity 1: miniProject" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_irq_mapper " "Found entity 1: miniProject_irq_mapper" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_irq_mapper.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0 " "Found entity 1: miniProject_mm_interconnect_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter_004" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: miniProject_mm_interconnect_0_rsp_mux_001" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572246 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_mux " "Found entity 1: miniProject_mm_interconnect_0_rsp_mux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_demux_002 " "Found entity 1: miniProject_mm_interconnect_0_rsp_demux_002" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_rsp_demux " "Found entity 1: miniProject_mm_interconnect_0_rsp_demux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_mux_002 " "Found entity 1: miniProject_mm_interconnect_0_cmd_mux_002" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_mux " "Found entity 1: miniProject_mm_interconnect_0_cmd_mux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: miniProject_mm_interconnect_0_cmd_demux_001" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_cmd_demux " "Found entity 1: miniProject_mm_interconnect_0_cmd_demux" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572274 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572274 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572274 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572274 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572302 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_006_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_006_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572309 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_006 " "Found entity 2: miniProject_mm_interconnect_0_router_006" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_004_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_004_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572312 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_004 " "Found entity 2: miniProject_mm_interconnect_0_router_004" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_002_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_002_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572316 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_002 " "Found entity 2: miniProject_mm_interconnect_0_router_002" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_001_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_001_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572319 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router_001 " "Found entity 2: miniProject_mm_interconnect_0_router_001" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel miniProject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel miniProject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at miniProject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681006572321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_mm_interconnect_0_router_default_decode " "Found entity 1: miniProject_mm_interconnect_0_router_default_decode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572322 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_mm_interconnect_0_router " "Found entity 2: miniProject_mm_interconnect_0_router" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_timer_0 " "Found entity 1: miniProject_timer_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_timer_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_sysid_qsys_0 " "Found entity 1: miniProject_sysid_qsys_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sysid_qsys_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_sys_sdram_pll_0 " "Found entity 1: miniProject_sys_sdram_pll_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_sys_sdram_pll_0_sys_pll " "Found entity 1: miniProject_sys_sdram_pll_0_sys_pll" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_jtag_uart_0_sim_scfifo_w " "Found entity 1: miniProject_jtag_uart_0_sim_scfifo_w" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572356 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_jtag_uart_0_scfifo_w " "Found entity 2: miniProject_jtag_uart_0_scfifo_w" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572356 ""} { "Info" "ISGN_ENTITY_NAME" "3 miniProject_jtag_uart_0_sim_scfifo_r " "Found entity 3: miniProject_jtag_uart_0_sim_scfifo_r" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572356 ""} { "Info" "ISGN_ENTITY_NAME" "4 miniProject_jtag_uart_0_scfifo_r " "Found entity 4: miniProject_jtag_uart_0_scfifo_r" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572356 ""} { "Info" "ISGN_ENTITY_NAME" "5 miniProject_jtag_uart_0 " "Found entity 5: miniProject_jtag_uart_0" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_SWITCH " "Found entity 1: miniProject_SWITCH" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_SWITCH.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_SWITCH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_MOTOR " "Found entity 1: miniProject_MOTOR" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MOTOR.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MOTOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_MEMORY " "Found entity 1: miniProject_MEMORY" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_LED " "Found entity 1: miniProject_LED" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_LED.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_LCD " "Found entity 1: miniProject_LCD" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_LCD.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_dmem.v 2 2 " "Found 2 design units, including 2 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_DMEM_input_efifo_module " "Found entity 1: miniProject_DMEM_input_efifo_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572381 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_DMEM " "Found entity 2: miniProject_DMEM" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU " "Found entity 1: miniProject_CPU" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006572383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006572383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_ic_data_module " "Found entity 1: miniProject_CPU_cpu_ic_data_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "2 miniProject_CPU_cpu_ic_tag_module " "Found entity 2: miniProject_CPU_cpu_ic_tag_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "3 miniProject_CPU_cpu_bht_module " "Found entity 3: miniProject_CPU_cpu_bht_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "4 miniProject_CPU_cpu_register_bank_a_module " "Found entity 4: miniProject_CPU_cpu_register_bank_a_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "5 miniProject_CPU_cpu_register_bank_b_module " "Found entity 5: miniProject_CPU_cpu_register_bank_b_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "6 miniProject_CPU_cpu_dc_tag_module " "Found entity 6: miniProject_CPU_cpu_dc_tag_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "7 miniProject_CPU_cpu_dc_data_module " "Found entity 7: miniProject_CPU_cpu_dc_data_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "8 miniProject_CPU_cpu_dc_victim_module " "Found entity 8: miniProject_CPU_cpu_dc_victim_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "9 miniProject_CPU_cpu_nios2_oci_debug " "Found entity 9: miniProject_CPU_cpu_nios2_oci_debug" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "10 miniProject_CPU_cpu_nios2_oci_break " "Found entity 10: miniProject_CPU_cpu_nios2_oci_break" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "11 miniProject_CPU_cpu_nios2_oci_xbrk " "Found entity 11: miniProject_CPU_cpu_nios2_oci_xbrk" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "12 miniProject_CPU_cpu_nios2_oci_dbrk " "Found entity 12: miniProject_CPU_cpu_nios2_oci_dbrk" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "13 miniProject_CPU_cpu_nios2_oci_itrace " "Found entity 13: miniProject_CPU_cpu_nios2_oci_itrace" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "14 miniProject_CPU_cpu_nios2_oci_td_mode " "Found entity 14: miniProject_CPU_cpu_nios2_oci_td_mode" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "15 miniProject_CPU_cpu_nios2_oci_dtrace " "Found entity 15: miniProject_CPU_cpu_nios2_oci_dtrace" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "16 miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "17 miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "18 miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "19 miniProject_CPU_cpu_nios2_oci_fifo " "Found entity 19: miniProject_CPU_cpu_nios2_oci_fifo" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "20 miniProject_CPU_cpu_nios2_oci_pib " "Found entity 20: miniProject_CPU_cpu_nios2_oci_pib" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "21 miniProject_CPU_cpu_nios2_oci_im " "Found entity 21: miniProject_CPU_cpu_nios2_oci_im" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "22 miniProject_CPU_cpu_nios2_performance_monitors " "Found entity 22: miniProject_CPU_cpu_nios2_performance_monitors" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "23 miniProject_CPU_cpu_nios2_avalon_reg " "Found entity 23: miniProject_CPU_cpu_nios2_avalon_reg" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "24 miniProject_CPU_cpu_ociram_sp_ram_module " "Found entity 24: miniProject_CPU_cpu_ociram_sp_ram_module" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "25 miniProject_CPU_cpu_nios2_ocimem " "Found entity 25: miniProject_CPU_cpu_nios2_ocimem" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "26 miniProject_CPU_cpu_nios2_oci " "Found entity 26: miniProject_CPU_cpu_nios2_oci" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""} { "Info" "ISGN_ENTITY_NAME" "27 miniProject_CPU_cpu " "Found entity 27: miniProject_CPU_cpu" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_debug_slave_sysclk " "Found entity 1: miniProject_CPU_cpu_debug_slave_sysclk" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_debug_slave_tck " "Found entity 1: miniProject_CPU_cpu_debug_slave_tck" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_tck.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_debug_slave_wrapper " "Found entity 1: miniProject_CPU_cpu_debug_slave_wrapper" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_mult_cell " "Found entity 1: miniProject_CPU_cpu_mult_cell" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/vixuly/mini/platform_designer/miniproject/synthesis/submodules/miniproject_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject_CPU_cpu_test_bench " "Found entity 1: miniProject_CPU_cpu_test_bench" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_test_bench.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini.v 1 1 " "Found 1 design units, including 1 entities, in source file mini.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini " "Found entity 1: mini" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006573231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006573231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(318) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(318): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681006573262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(328) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(328): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681006573262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(338) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(338): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681006573262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miniProject_DMEM.v(682) " "Verilog HDL or VHDL warning at miniProject_DMEM.v(682): conditional expression evaluates to a constant" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681006573265 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mini.v(84) " "Verilog HDL Instantiation warning at mini.v(84): instance has no name" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1681006573321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini " "Elaborating entity \"mini\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681006573404 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mini.v(24) " "Output port \"HEX0\" at mini.v(24) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mini.v(25) " "Output port \"HEX1\" at mini.v(25) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mini.v(26) " "Output port \"HEX2\" at mini.v(26) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mini.v(27) " "Output port \"HEX3\" at mini.v(27) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mini.v(28) " "Output port \"HEX4\" at mini.v(28) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mini.v(29) " "Output port \"HEX5\" at mini.v(29) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST mini.v(45) " "Output port \"ADC_CONVST\" at mini.v(45) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN mini.v(46) " "Output port \"ADC_DIN\" at mini.v(46) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK mini.v(48) " "Output port \"ADC_SCLK\" at mini.v(48) has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681006573406 "|mini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject miniProject:comb_5 " "Elaborating entity \"miniProject\" for hierarchy \"miniProject:comb_5\"" {  } { { "mini.v" "comb_5" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006573417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU miniProject:comb_5\|miniProject_CPU:cpu " "Elaborating entity \"miniProject_CPU\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "cpu" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006573455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu " "Elaborating entity \"miniProject_CPU_cpu\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" "cpu" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006573501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_test_bench miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_test_bench:the_miniProject_CPU_cpu_test_bench " "Elaborating entity \"miniProject_CPU_cpu_test_bench\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_test_bench:the_miniProject_CPU_cpu_test_bench\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_test_bench" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_ic_data_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data " "Elaborating entity \"miniProject_CPU_cpu_ic_data_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_ic_data" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006574205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006574205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_data_module:miniProject_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_ic_tag_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag " "Elaborating entity \"miniProject_CPU_cpu_ic_tag_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_ic_tag" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006574368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006574368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_ic_tag_module:miniProject_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_bht_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht " "Elaborating entity \"miniProject_CPU_cpu_bht_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_bht" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006574518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006574518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_bht_module:miniProject_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_register_bank_a_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a " "Elaborating entity \"miniProject_CPU_cpu_register_bank_a_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_register_bank_a" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006574672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006574672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_a_module:miniProject_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_register_bank_b_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_b_module:miniProject_CPU_cpu_register_bank_b " "Elaborating entity \"miniProject_CPU_cpu_register_bank_b_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_register_bank_b_module:miniProject_CPU_cpu_register_bank_b\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_register_bank_b" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_mult_cell miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell " "Elaborating entity \"miniProject_CPU_cpu_mult_cell\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_mult_cell" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006574873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006574873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/Quartus/viXuLy/Mini/System/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006574970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_mult_cell:the_miniProject_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006575996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_dc_tag_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag " "Elaborating entity \"miniProject_CPU_cpu_dc_tag_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_dc_tag" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006577641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006577641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_tag_module:miniProject_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_dc_data_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data " "Elaborating entity \"miniProject_CPU_cpu_dc_data_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_dc_data" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006577790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006577790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_data_module:miniProject_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_dc_victim_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim " "Elaborating entity \"miniProject_CPU_cpu_dc_victim_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_dc_victim" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006577947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006577947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_dc_victim_module:miniProject_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006577949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_debug miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_debug\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_debug" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_debug:the_miniProject_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altera_std_synchronizer" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_break miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_break:the_miniProject_CPU_cpu_nios2_oci_break " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_break\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_break:the_miniProject_CPU_cpu_nios2_oci_break\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_break" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_xbrk miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_xbrk:the_miniProject_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_xbrk:the_miniProject_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_xbrk" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_dbrk miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dbrk:the_miniProject_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dbrk:the_miniProject_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_dbrk" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_itrace miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_itrace:the_miniProject_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_itrace\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_itrace:the_miniProject_CPU_cpu_nios2_oci_itrace\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_itrace" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_dtrace miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_dtrace" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_td_mode miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace\|miniProject_CPU_cpu_nios2_oci_td_mode:miniProject_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_dtrace:the_miniProject_CPU_cpu_nios2_oci_dtrace\|miniProject_CPU_cpu_nios2_oci_td_mode:miniProject_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_fifo miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_fifo:the_miniProject_CPU_cpu_nios2_oci_fifo\|miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc:the_miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_pib miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_pib:the_miniProject_CPU_cpu_nios2_oci_pib " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_pib\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_pib:the_miniProject_CPU_cpu_nios2_oci_pib\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_pib" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_oci_im miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_im:the_miniProject_CPU_cpu_nios2_oci_im " "Elaborating entity \"miniProject_CPU_cpu_nios2_oci_im\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_oci_im:the_miniProject_CPU_cpu_nios2_oci_im\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_im" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_avalon_reg miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_avalon_reg:the_miniProject_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"miniProject_CPU_cpu_nios2_avalon_reg\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_avalon_reg:the_miniProject_CPU_cpu_nios2_avalon_reg\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_avalon_reg" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_nios2_ocimem miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem " "Elaborating entity \"miniProject_CPU_cpu_nios2_ocimem\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_ocimem" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006578916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_ociram_sp_ram_module miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram " "Elaborating entity \"miniProject_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "miniProject_CPU_cpu_ociram_sp_ram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006579091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006579091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_debug_slave_wrapper miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"miniProject_CPU_cpu_debug_slave_wrapper\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_debug_slave_wrapper" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_debug_slave_tck miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_tck:the_miniProject_CPU_cpu_debug_slave_tck " "Elaborating entity \"miniProject_CPU_cpu_debug_slave_tck\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_tck:the_miniProject_CPU_cpu_debug_slave_tck\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "the_miniProject_CPU_cpu_debug_slave_tck" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_CPU_cpu_debug_slave_sysclk miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_sysclk:the_miniProject_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"miniProject_CPU_cpu_debug_slave_sysclk\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|miniProject_CPU_cpu_debug_slave_sysclk:the_miniProject_CPU_cpu_debug_slave_sysclk\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "the_miniProject_CPU_cpu_debug_slave_sysclk" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" "miniProject_CPU_cpu_debug_slave_phy" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006579927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_debug_slave_wrapper:the_miniProject_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:miniProject_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_DMEM miniProject:comb_5\|miniProject_DMEM:dmem " "Elaborating entity \"miniProject_DMEM\" for hierarchy \"miniProject:comb_5\|miniProject_DMEM:dmem\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "dmem" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_DMEM_input_efifo_module miniProject:comb_5\|miniProject_DMEM:dmem\|miniProject_DMEM_input_efifo_module:the_miniProject_DMEM_input_efifo_module " "Elaborating entity \"miniProject_DMEM_input_efifo_module\" for hierarchy \"miniProject:comb_5\|miniProject_DMEM:dmem\|miniProject_DMEM_input_efifo_module:the_miniProject_DMEM_input_efifo_module\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" "the_miniProject_DMEM_input_efifo_module" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_DMEM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_LCD miniProject:comb_5\|miniProject_LCD:lcd " "Elaborating entity \"miniProject_LCD\" for hierarchy \"miniProject:comb_5\|miniProject_LCD:lcd\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "lcd" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_LED miniProject:comb_5\|miniProject_LED:led " "Elaborating entity \"miniProject_LED\" for hierarchy \"miniProject:comb_5\|miniProject_LED:led\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "led" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_MEMORY miniProject:comb_5\|miniProject_MEMORY:memory " "Elaborating entity \"miniProject_MEMORY\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "memory" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "the_altsyncram" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file miniProject_MEMORY.hex " "Parameter \"init_file\" = \"miniProject_MEMORY.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006580330 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_MEMORY.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681006580330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vm1 " "Found entity 1: altsyncram_1vm1" {  } { { "db/altsyncram_1vm1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_1vm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006580428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006580428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vm1 miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated " "Elaborating entity \"altsyncram_1vm1\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006580430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006581964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006581964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_1vm1.tdf" "decode3" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_1vm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006581967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006582022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006582022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"miniProject:comb_5\|miniProject_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_1vm1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_1vm1.tdf" "mux2" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_1vm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_MOTOR miniProject:comb_5\|miniProject_MOTOR:motor " "Elaborating entity \"miniProject_MOTOR\" for hierarchy \"miniProject:comb_5\|miniProject_MOTOR:motor\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "motor" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_SWITCH miniProject:comb_5\|miniProject_SWITCH:switch " "Elaborating entity \"miniProject_SWITCH\" for hierarchy \"miniProject:comb_5\|miniProject_SWITCH:switch\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "switch" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_jtag_uart_0 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"miniProject_jtag_uart_0\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "jtag_uart_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_jtag_uart_0_scfifo_w miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w " "Elaborating entity \"miniProject_jtag_uart_0_scfifo_w\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "the_miniProject_jtag_uart_0_scfifo_w" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "wfifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006582921 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681006582921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006582976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006582976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/setup/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006582978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006582999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006582999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Quartus/viXuLy/Mini/System/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006583021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006583021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006583076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006583076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Quartus/viXuLy/Mini/System/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006583149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006583149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006583224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006583224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_w:the_miniProject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Quartus/viXuLy/Mini/System/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_jtag_uart_0_scfifo_r miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_r:the_miniProject_jtag_uart_0_scfifo_r " "Elaborating entity \"miniProject_jtag_uart_0_scfifo_r\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|miniProject_jtag_uart_0_scfifo_r:the_miniProject_jtag_uart_0_scfifo_r\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "the_miniProject_jtag_uart_0_scfifo_r" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "miniProject_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583652 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681006583652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"miniProject:comb_5\|miniProject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:miniProject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/setup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_sys_sdram_pll_0 miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"miniProject_sys_sdram_pll_0\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "sys_sdram_pll_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_sys_sdram_pll_0_sys_pll miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"miniProject_sys_sdram_pll_0_sys_pll\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" "sys_pll" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583818 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1681006583849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006583862 ""}  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681006583862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_sysid_qsys_0 miniProject:comb_5\|miniProject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"miniProject_sysid_qsys_0\" for hierarchy \"miniProject:comb_5\|miniProject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "sysid_qsys_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_timer_0 miniProject:comb_5\|miniProject_timer_0:timer_0 " "Elaborating entity \"miniProject_timer_0\" for hierarchy \"miniProject:comb_5\|miniProject_timer_0:timer_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "timer_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"miniProject_mm_interconnect_0\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "mm_interconnect_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006583932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "memory_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dmem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dmem_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "lcd_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_agent" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rsp_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_agent_rsp_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_agent_rdata_fifo" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router " "Elaborating entity \"miniProject_mm_interconnect_0_router\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router\|miniProject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router:router\|miniProject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_001 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"miniProject_mm_interconnect_0_router_001\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_001_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001\|miniProject_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_001_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_001:router_001\|miniProject_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_002 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"miniProject_mm_interconnect_0_router_002\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_002" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006584999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_002_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002\|miniProject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_002:router_002\|miniProject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_004 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"miniProject_mm_interconnect_0_router_004\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_004" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_004_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004\|miniProject_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_004_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_004:router_004\|miniProject_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_006 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"miniProject_mm_interconnect_0_router_006\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "router_006" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_router_006_default_decode miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006\|miniProject_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"miniProject_mm_interconnect_0_router_006_default_decode\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_router_006:router_006\|miniProject_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_burst_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_demux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_demux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_demux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_demux_001 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_demux_001\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_mux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_mux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_mux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_cmd_mux_002 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"miniProject_mm_interconnect_0_cmd_mux_002\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_demux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_demux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_demux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_demux_002 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_demux_002\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_mux miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_mux\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_mux" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_rsp_mux_001 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"miniProject_mm_interconnect_0_rsp_mux_001\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_rsp_width_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681006585459 "|mini|miniProject:comb_5|miniProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681006585460 "|mini|miniProject:comb_5|miniProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681006585460 "|mini|miniProject:comb_5|miniProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_cmd_width_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "dmem_s1_cmd_width_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|miniProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter_004 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0.v" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|miniProject_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|miniProject_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniProject_irq_mapper miniProject:comb_5\|miniProject_irq_mapper:irq_mapper " "Elaborating entity \"miniProject_irq_mapper\" for hierarchy \"miniProject:comb_5\|miniProject_irq_mapper:irq_mapper\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "irq_mapper" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller miniProject:comb_5\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "rst_controller" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller miniProject:comb_5\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"miniProject:comb_5\|altera_reset_controller:rst_controller_001\"" {  } { { "../Platform_designer/miniProject/synthesis/miniProject.v" "rst_controller_001" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/miniProject.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006585849 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_miniProject_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_miniProject_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" "the_miniProject_CPU_cpu_nios2_oci_itrace" { Text "D:/Quartus/viXuLy/Mini/Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1681006587536 "|mini|miniProject:comb_5|miniProject_CPU:cpu|miniProject_CPU_cpu:cpu|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci|miniProject_CPU_cpu_nios2_oci_itrace:the_miniProject_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681006588467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.09.09:16:31 Progress: Loading sld1d6fddb2/alt_sld_fab_wrapper_hw.tcl " "2023.04.09.09:16:31 Progress: Loading sld1d6fddb2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006591987 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006595349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006595562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006599675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006599793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006599918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006600059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006600063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006600064 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681006600780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d6fddb2/alt_sld_fab.v" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006601040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006601167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006601183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006601255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006601356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus/viXuLy/Mini/System/db/ip/sld1d6fddb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006601449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006601449 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681006607467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681006607467 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681006607467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006607512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"miniProject:comb_5\|miniProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681006607512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681006607512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Quartus/viXuLy/Mini/System/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681006607590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006607590 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1681006608466 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1681006608466 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1681006608531 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1681006608531 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1681006608531 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1681006608531 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1681006608531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681006608551 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681006608749 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681006608749 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681006608750 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681006608750 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006611783 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681006611783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681006611785 "|mini|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681006611785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006612206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "408 " "408 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681006615072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006615441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/viXuLy/Mini/System/mini.map.smsg " "Generated suppressed messages file D:/Quartus/viXuLy/Mini/System/mini.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006616231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681006619877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681006619877 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681006620178 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681006620178 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681006620196 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681006620196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681006620586 "|mini|ADC_DOUT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681006620586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5287 " "Implemented 5287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681006620611 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681006620611 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681006620611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4637 " "Implemented 4637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681006620611 ""} { "Info" "ICUT_CUT_TM_RAMS" "491 " "Implemented 491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681006620611 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681006620611 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1681006620611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681006620611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681006620710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 09:17:00 2023 " "Processing ended: Sun Apr 09 09:17:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681006620710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681006620710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681006620710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681006620710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681006622348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681006622356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 09:17:01 2023 " "Processing started: Sun Apr 09 09:17:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681006622356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681006622356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mini -c mini " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mini -c mini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681006622357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681006622483 ""}
{ "Info" "0" "" "Project  = mini" {  } {  } 0 0 "Project  = mini" 0 0 "Fitter" 0 0 1681006622484 ""}
{ "Info" "0" "" "Revision = mini" {  } {  } 0 0 "Revision = mini" 0 0 "Fitter" 0 0 1681006622484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1681006622955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681006622955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mini 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"mini\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681006623030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681006623084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681006623085 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681006623195 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/setup/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1681006623195 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681006623817 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681006623843 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681006624737 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681006625039 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681006639324 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3238 global CLKCTRL_G2 " "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3238 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681006639872 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "miniProject:comb_5\|miniProject_sys_sdram_pll_0:sys_sdram_pll_0\|miniProject_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681006639872 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681006639872 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681006639873 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006641790 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1681006641790 ""}
{ "Info" "ISTA_SDC_FOUND" "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681006641894 ""}
{ "Info" "ISTA_SDC_FOUND" "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.sdc " "Reading SDC File: '../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681006641906 ""}
{ "Info" "ISTA_SDC_FOUND" "mini.SDC " "Reading SDC File: 'mini.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681006641912 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1681006641913 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681006641915 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681006641915 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681006641915 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1681006641915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681006641916 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006641974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006641974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006641974 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006641974 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1681006641974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681006642106 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1681006642110 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681006642111 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681006642111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681006642379 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681006642390 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681006642486 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1681006642487 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1681006642487 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681006642488 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681006642511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681006642512 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681006642524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681006643822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1681006643835 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1681006643835 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1681006643835 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1681006643835 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1681006643835 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681006643835 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681006644511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681006652990 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1681006655102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681006674080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681006691502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681006701562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681006701562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681006707798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681006723017 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681006723017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681006740306 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681006740306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681006740317 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.09 " "Total time spent on timing analysis during the Fitter is 19.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681006747876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681006748033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681006752460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681006752465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681006756791 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681006770713 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681006771343 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "d:/quartus/setup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/setup/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/setup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "mini.v" "" { Text "D:/Quartus/viXuLy/Mini/System/mini.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/viXuLy/Mini/System/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1681006771410 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1681006771410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/viXuLy/Mini/System/mini.fit.smsg " "Generated suppressed messages file D:/Quartus/viXuLy/Mini/System/mini.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681006771876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7027 " "Peak virtual memory: 7027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681006774426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 09:19:34 2023 " "Processing ended: Sun Apr 09 09:19:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681006774426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681006774426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:50 " "Total CPU time (on all processors): 00:05:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681006774426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681006774426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681006775928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681006775935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 09:19:35 2023 " "Processing started: Sun Apr 09 09:19:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681006775935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681006775935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mini -c mini " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mini -c mini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681006775935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1681006777698 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681006788422 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1681006788447 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1681006788906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681006789036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 09:19:49 2023 " "Processing ended: Sun Apr 09 09:19:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681006789036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681006789036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681006789036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681006789036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681006789736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681006790563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681006790572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 09:19:50 2023 " "Processing started: Sun Apr 09 09:19:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681006790572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681006790572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mini -c mini " "Command: quartus_sta mini -c mini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681006790572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681006790690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1681006792394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1681006792394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006792446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006792446 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681006793676 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1681006793676 ""}
{ "Info" "ISTA_SDC_FOUND" "../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Platform_designer/miniProject/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681006793789 ""}
{ "Info" "ISTA_SDC_FOUND" "../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.sdc " "Reading SDC File: '../Platform_designer/miniProject/synthesis/submodules/miniProject_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681006793801 ""}
{ "Info" "ISTA_SDC_FOUND" "mini.SDC " "Reading SDC File: 'mini.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681006793807 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681006793808 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681006793810 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681006793810 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681006793810 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006793810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1681006793810 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006793868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006793868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006793868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006793868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006793868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681006793868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006794154 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681006794159 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681006794223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.535 " "Worst-case setup slack is 8.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.535               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.535               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006794540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.147               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 altera_reserved_tck  " "    0.265               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006794606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.411 " "Worst-case recovery slack is 14.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.411               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.411               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.800               0.000 altera_reserved_tck  " "   17.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006794627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.662 " "Worst-case removal slack is 0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.662               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 altera_reserved_tck  " "    0.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006794647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.760               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.760               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.848               0.000 altera_reserved_tck  " "   18.848               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006794656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006794656 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.549 ns " "Worst Case Available Settling Time: 18.549 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006794734 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006794734 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681006794738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681006794789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681006801578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006802085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006802085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006802085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006802085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006802085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681006802085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006802319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.034 " "Worst-case setup slack is 9.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.034               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.034               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006802564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.070               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 altera_reserved_tck  " "    0.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006802633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.663 " "Worst-case recovery slack is 14.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.663               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.663               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.911               0.000 altera_reserved_tck  " "   17.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006802651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.587 " "Worst-case removal slack is 0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.587               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 altera_reserved_tck  " "    0.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006802669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.740               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.740               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.842               0.000 altera_reserved_tck  " "   18.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006802676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006802676 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.569 ns " "Worst Case Available Settling Time: 18.569 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006802746 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006802746 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681006802751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681006803016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681006809536 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006809992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006809992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006809992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006809992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006809992 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681006809992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006810206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.763 " "Worst-case setup slack is 11.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.763               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.763               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006810271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 altera_reserved_tck  " "    0.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.107               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006810337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.135 " "Worst-case recovery slack is 16.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.135               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.135               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.930               0.000 altera_reserved_tck  " "   18.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006810354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.381 " "Worst-case removal slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.381               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 altera_reserved_tck  " "    0.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006810371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.884               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.760               0.000 altera_reserved_tck  " "   18.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006810379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006810379 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.110 ns " "Worst Case Available Settling Time: 19.110 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006810448 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006810448 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681006810453 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: comb_5\|cpu\|cpu\|the_miniProject_CPU_cpu_nios2_oci\|the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: miniProject:comb_5\|miniProject_CPU:cpu\|miniProject_CPU_cpu:cpu\|miniProject_CPU_cpu_nios2_oci:the_miniProject_CPU_cpu_nios2_oci\|miniProject_CPU_cpu_nios2_ocimem:the_miniProject_CPU_cpu_nios2_ocimem\|miniProject_CPU_cpu_ociram_sp_ram_module:miniProject_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006810964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006810964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006810964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006810964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681006810964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681006810964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006811177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.872               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.872               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006811243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.052               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 altera_reserved_tck  " "    0.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006811310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.602 " "Worst-case recovery slack is 16.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.602               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.602               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.160               0.000 altera_reserved_tck  " "   19.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006811331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.312 " "Worst-case removal slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.312               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 altera_reserved_tck  " "    0.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006811369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.882               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.882               0.000 comb_5\|sys_sdram_pll_0\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.751               0.000 altera_reserved_tck  " "   18.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681006811376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681006811376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.179 ns " "Worst Case Available Settling Time: 19.179 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681006811451 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681006811451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681006814420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681006814421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5408 " "Peak virtual memory: 5408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681006814591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 09:20:14 2023 " "Processing ended: Sun Apr 09 09:20:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681006814591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681006814591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681006814591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681006814591 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 151 s " "Quartus Prime Full Compilation was successful. 0 errors, 151 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681006815417 ""}
