<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3797" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3797{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3797{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3797{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3797{left:70px;bottom:1086px;letter-spacing:0.13px;}
#t5_3797{left:156px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t6_3797{left:70px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3797{left:70px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t8_3797{left:70px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t9_3797{left:70px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#ta_3797{left:70px;bottom:987px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tb_3797{left:70px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3797{left:70px;bottom:953px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3797{left:70px;bottom:907px;letter-spacing:0.13px;}
#te_3797{left:156px;bottom:907px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tf_3797{left:70px;bottom:883px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tg_3797{left:70px;bottom:866px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#th_3797{left:70px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#ti_3797{left:70px;bottom:833px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_3797{left:70px;bottom:787px;letter-spacing:0.13px;}
#tk_3797{left:156px;bottom:787px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tl_3797{left:70px;bottom:762px;letter-spacing:-0.17px;word-spacing:-1.14px;}
#tm_3797{left:70px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#tn_3797{left:70px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3797{left:70px;bottom:712px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tp_3797{left:70px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3797{left:70px;bottom:645px;letter-spacing:-0.09px;}
#tr_3797{left:156px;bottom:645px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ts_3797{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3797{left:70px;bottom:604px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_3797{left:70px;bottom:587px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tv_3797{left:70px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_3797{left:70px;bottom:546px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_3797{left:70px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3797{left:70px;bottom:495px;}
#tz_3797{left:96px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_3797{left:70px;bottom:472px;}
#t11_3797{left:96px;bottom:476px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t12_3797{left:70px;bottom:449px;}
#t13_3797{left:96px;bottom:453px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3797{left:96px;bottom:436px;letter-spacing:-0.31px;word-spacing:0.37px;}
#t15_3797{left:70px;bottom:410px;}
#t16_3797{left:96px;bottom:413px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3797{left:96px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3797{left:233px;bottom:352px;letter-spacing:0.12px;word-spacing:0.02px;}
#t19_3797{left:328px;bottom:352px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1a_3797{left:76px;bottom:329px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1b_3797{left:282px;bottom:329px;letter-spacing:-0.12px;}
#t1c_3797{left:340px;bottom:329px;letter-spacing:-0.12px;}
#t1d_3797{left:76px;bottom:305px;letter-spacing:-0.15px;}
#t1e_3797{left:283px;bottom:305px;}
#t1f_3797{left:340px;bottom:305px;letter-spacing:-0.12px;}
#t1g_3797{left:76px;bottom:280px;letter-spacing:-0.15px;}
#t1h_3797{left:283px;bottom:280px;}
#t1i_3797{left:340px;bottom:280px;letter-spacing:-0.12px;}
#t1j_3797{left:340px;bottom:263px;letter-spacing:-0.11px;}
#t1k_3797{left:76px;bottom:239px;letter-spacing:-0.16px;}
#t1l_3797{left:282px;bottom:239px;}
#t1m_3797{left:340px;bottom:239px;letter-spacing:-0.11px;}
#t1n_3797{left:340px;bottom:222px;letter-spacing:-0.11px;}
#t1o_3797{left:76px;bottom:198px;letter-spacing:-0.16px;}
#t1p_3797{left:283px;bottom:198px;}
#t1q_3797{left:340px;bottom:198px;letter-spacing:-0.12px;}
#t1r_3797{left:76px;bottom:173px;letter-spacing:-0.14px;}
#t1s_3797{left:283px;bottom:173px;}
#t1t_3797{left:340px;bottom:173px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_3797{left:76px;bottom:149px;letter-spacing:-0.14px;}
#t1v_3797{left:282px;bottom:149px;}
#t1w_3797{left:340px;bottom:149px;letter-spacing:-0.12px;}
#t1x_3797{left:76px;bottom:124px;letter-spacing:-0.12px;}
#t1y_3797{left:283px;bottom:124px;}
#t1z_3797{left:340px;bottom:124px;letter-spacing:-0.12px;}

.s1_3797{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3797{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3797{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3797{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3797{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3797{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3797{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3797{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3797" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3797Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3797" style="-webkit-user-select: none;"><object width="935" height="1210" data="3797/3797.svg" type="image/svg+xml" id="pdf3797" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3797" class="t s1_3797">Vol. 3B </span><span id="t2_3797" class="t s1_3797">20-89 </span>
<span id="t3_3797" class="t s2_3797">PERFORMANCE MONITORING </span>
<span id="t4_3797" class="t s3_3797">20.5.3.1.1 </span><span id="t5_3797" class="t s3_3797">PEBS Data Linear Address Profiling </span>
<span id="t6_3797" class="t s4_3797">Goldmont supports the Data Linear Address field introduced in Haswell. It does not support the Data Source </span>
<span id="t7_3797" class="t s4_3797">Encoding or Latency Value fields that are also part of Data Address Profiling; those fields are present in the record </span>
<span id="t8_3797" class="t s4_3797">but are reserved. </span>
<span id="t9_3797" class="t s4_3797">For Goldmont microarchitecture, the Data Linear Address field will record the linear address of memory accesses in </span>
<span id="ta_3797" class="t s4_3797">the previous instruction (e.g., the one that triggered a precise event that caused the PEBS record to be generated). </span>
<span id="tb_3797" class="t s4_3797">Goldmont microarchitecture may record a Data Linear Address for the instruction that caused the event even for </span>
<span id="tc_3797" class="t s4_3797">events not related to memory accesses. This may differ from other microarchitectures. </span>
<span id="td_3797" class="t s3_3797">20.5.3.1.2 </span><span id="te_3797" class="t s3_3797">Reduced Skid PEBS </span>
<span id="tf_3797" class="t s4_3797">Processors based on Goldmont Plus microarchitecture support the Reduced Skid PEBS feature described in Section </span>
<span id="tg_3797" class="t s4_3797">20.9.4 on the IA32_PMC0 counter. Although Extended PEBS adds support for generating PEBS records for precise </span>
<span id="th_3797" class="t s4_3797">events on additional general-purpose and fixed-function performance counters, those counters do not support the </span>
<span id="ti_3797" class="t s4_3797">Reduced Skid PEBS feature. </span>
<span id="tj_3797" class="t s3_3797">20.5.3.1.3 </span><span id="tk_3797" class="t s3_3797">Enhancements to IA32_PERF_GLOBAL_STATUS.OvfDSBuffer[62] </span>
<span id="tl_3797" class="t s4_3797">In addition to IA32_PERF_GLOBAL_STATUS.OvfDSBuffer[62] being set when PEBS_Index reaches the PEBS_Inter- </span>
<span id="tm_3797" class="t s4_3797">rupt_Theshold, the bit is also set when PEBS_Index is out of bounds. That is, the bit will be set when PEBS_Index </span>
<span id="tn_3797" class="t s4_3797">&lt; PEBS_Buffer_Base or PEBS_Index &gt; PEBS_Absolute_Maximum. Note that when an out of bound condition is </span>
<span id="to_3797" class="t s4_3797">encountered, the overflow bits in IA32_PERF_GLOBAL_STATUS will be cleared according to Applicable Counters, </span>
<span id="tp_3797" class="t s4_3797">however the IA32_PMCx values will not be reloaded with the Reset values stored in the DS_AREA. </span>
<span id="tq_3797" class="t s5_3797">20.5.3.2 </span><span id="tr_3797" class="t s5_3797">Offcore Response Event </span>
<span id="ts_3797" class="t s4_3797">Event number 0B7H support offcore response monitoring using an associated configuration MSR, MSR_OFF- </span>
<span id="tt_3797" class="t s4_3797">CORE_RSP0 (address 1A6H) in conjunction with UMASK value 01H or MSR_OFFCORE_RSP1 (address 1A7H) in </span>
<span id="tu_3797" class="t s4_3797">conjunction with UMASK value 02H. Table 20-62 lists the event code, mask value and additional off-core configu- </span>
<span id="tv_3797" class="t s4_3797">ration MSR that must be programmed to count off-core response events using IA32_PMCx. </span>
<span id="tw_3797" class="t s4_3797">The Goldmont microarchitecture provides unique pairs of MSR_OFFCORE_RSPx registers per core. </span>
<span id="tx_3797" class="t s4_3797">The layout of MSR_OFFCORE_RSP0 and MSR_OFFCORE_RSP1 are organized as follows: </span>
<span id="ty_3797" class="t s6_3797">• </span><span id="tz_3797" class="t s4_3797">Bits 15:0 specifies the request type of a transaction request to the uncore. This is described in Table 20-69. </span>
<span id="t10_3797" class="t s6_3797">• </span><span id="t11_3797" class="t s4_3797">Bits 30:16 specifies common supplier information or an L2 Hit, and is described in Table 20-64. </span>
<span id="t12_3797" class="t s6_3797">• </span><span id="t13_3797" class="t s4_3797">If L2 misses, then Bits 37:31 can be used to specify snoop response information and is described in </span>
<span id="t14_3797" class="t s4_3797">Table 20-70. </span>
<span id="t15_3797" class="t s6_3797">• </span><span id="t16_3797" class="t s4_3797">For outstanding requests, bit 38 can enable measurement of average latency of specific type of offcore </span>
<span id="t17_3797" class="t s4_3797">transaction requests using two programmable counter simultaneously; see Section 20.5.2.3 for details. </span>
<span id="t18_3797" class="t s3_3797">Table 20-69. </span><span id="t19_3797" class="t s3_3797">MSR_OFFCORE_RSPx Request_Type Field Definition </span>
<span id="t1a_3797" class="t s7_3797">Bit Name </span><span id="t1b_3797" class="t s7_3797">Offset </span><span id="t1c_3797" class="t s7_3797">Description </span>
<span id="t1d_3797" class="t s8_3797">DEMAND_DATA_RD </span><span id="t1e_3797" class="t s8_3797">0 </span><span id="t1f_3797" class="t s8_3797">Counts cacheline read requests due to demand reads (excludes prefetches). </span>
<span id="t1g_3797" class="t s8_3797">DEMAND_RFO </span><span id="t1h_3797" class="t s8_3797">1 </span><span id="t1i_3797" class="t s8_3797">Counts cacheline read for ownership (RFO) requests due to demand writes (excludes </span>
<span id="t1j_3797" class="t s8_3797">prefetches). </span>
<span id="t1k_3797" class="t s8_3797">DEMAND_CODE_RD </span><span id="t1l_3797" class="t s8_3797">2 </span><span id="t1m_3797" class="t s8_3797">Counts demand instruction cacheline and I-side prefetch requests that miss the </span>
<span id="t1n_3797" class="t s8_3797">instruction cache. </span>
<span id="t1o_3797" class="t s8_3797">COREWB </span><span id="t1p_3797" class="t s8_3797">3 </span><span id="t1q_3797" class="t s8_3797">Counts writeback transactions caused by L1 or L2 cache evictions. </span>
<span id="t1r_3797" class="t s8_3797">PF_L2_DATA_RD </span><span id="t1s_3797" class="t s8_3797">4 </span><span id="t1t_3797" class="t s8_3797">Counts data cacheline reads generated by hardware L2 cache prefetcher. </span>
<span id="t1u_3797" class="t s8_3797">PF_L2_RFO </span><span id="t1v_3797" class="t s8_3797">5 </span><span id="t1w_3797" class="t s8_3797">Counts reads for ownership (RFO) requests generated by L2 prefetcher. </span>
<span id="t1x_3797" class="t s8_3797">Reserved </span><span id="t1y_3797" class="t s8_3797">6 </span><span id="t1z_3797" class="t s8_3797">Reserved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
