// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
//==================================================
// This file contains the Excluded objects
// Generated By User: amz
// Format Version: 2
// Date: Tue Apr 29 15:40:49 2025
// ExclMode: default
//==================================================
CHECKSUM: "306328011"
INSTANCE: tb.dut
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Assert RaclErrorOKnown_A "assertion"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Assert RaclErrorOKnown_AKnownEnable "assertion"
CHECKSUM: "1320980848 2271067206"
INSTANCE: tb.dut.u_reg
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Block 63 "1261723120" "assign unused_policy_sel = (^racl_policies_i);"
CHECKSUM: "1430650738 2795922920"
INSTANCE: tb.dut
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_error_o.overflow "logic racl_error_o.overflow"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_error_o.racl_role "logic racl_error_o.racl_role[0:0]"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_error_o.read_access "logic racl_error_o.read_access"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_error_o.valid "logic racl_error_o.valid"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_policies_i[0].write_perm "logic racl_policies_i[0].write_perm[1:0]"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_policies_i[0].read_perm "logic racl_policies_i[0].read_perm[1:0]"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_error_o.request_address "logic racl_error_o.request_address[31:0]"
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Toggle racl_error_o.ctn_uid "logic racl_error_o.ctn_uid[0:0]"
CHECKSUM: "1320980848 1082815162"
INSTANCE: tb.dut.u_reg
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Condition 32 "4218473242" "(((|addr_hit)) & ((reg_re & ((~|racl_addr_hit_read))) | (reg_we & ((~|racl_addr_hit_write))))) 1 -1" (3 "11")
CHECKSUM: "1320980848 2090936216"
INSTANCE: tb.dut.u_reg
ANNOTATION: "Excluding RACL signals for non-racl RV_timer."
Branch 2 "3383299907" "EnableRacl" (0) "EnableRacl 1"
