	component amax10_qsys is
		port (
			clk_clk                                   : in    std_logic                    := 'X';             -- clk
			key_external_connection_export            : in    std_logic_vector(1 downto 0) := (others => 'X'); -- export
			led_external_connection_export            : out   std_logic_vector(7 downto 0);                    -- export
			reset_reset_n                             : in    std_logic                    := 'X';             -- reset_n
			sd_clk_export                             : out   std_logic;                                       -- export
			sd_cmd_export                             : inout std_logic                    := 'X';             -- export
			sd_cmd_dir_external_connection_export     : out   std_logic;                                       -- export
			sd_dat_export                             : inout std_logic_vector(3 downto 0) := (others => 'X'); -- export
			sd_data0_dir_external_connection_export   : out   std_logic;                                       -- export
			sd_data123_dir_external_connection_export : out   std_logic;                                       -- export
			sd_sel_external_connection_export         : out   std_logic                                        -- export
		);
	end component amax10_qsys;

