0.6
2018.3
Dec  6 2018
23:39:36
/home/lyc/Vivado/lab2/DIV/DIV.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/imports/Vivado/GenerateClock.v,1541677725,verilog,,/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/new/DIV_tb.v,,GenerateClock,,,,,,,,
/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/new/DIV_tb.v,1553833426,verilog,,,,DIV_tb,,,,,,,,
/home/lyc/Vivado/lab2/DIV/DIV.srcs/sources_1/imports/new/DIV.v,1553833386,verilog,,/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/imports/Vivado/GenerateClock.v,,DIV,,,,,,,,
