#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Apr 26 16:20:28 2016
# Process ID: 11079
# Log file: /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/top.vds
# Journal file: /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/philipp/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 987.789 ; gain = 181.438 ; free physical = 647 ; free virtual = 9076
---------------------------------------------------------------------------------
