Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Reading design: trabalho1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "trabalho1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "trabalho1"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : trabalho1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/trabalho1 is now defined in a different file.  It was defined in "C:/Sistemas Digitais/trabalho1/trabalho1.vhd", and is now defined in "C:/cassio/VHDL/trabalho1/trabalho1/trabalho1.vhd".
WARNING:HDLParsers:3607 - Unit work/trabalho1/Behavioral is now defined in a different file.  It was defined in "C:/Sistemas Digitais/trabalho1/trabalho1.vhd", and is now defined in "C:/cassio/VHDL/trabalho1/trabalho1/trabalho1.vhd".
WARNING:HDLParsers:3607 - Unit work/caixa1_somador is now defined in a different file.  It was defined in "C:/Sistemas Digitais/trabalho1/ipcore_dir/caixa1_somador.vhd", and is now defined in "C:/cassio/VHDL/trabalho1/trabalho1/ipcore_dir/caixa1_somador.vhd".
WARNING:HDLParsers:3607 - Unit work/caixa1_somador/caixa1_somador_a is now defined in a different file.  It was defined in "C:/Sistemas Digitais/trabalho1/ipcore_dir/caixa1_somador.vhd", and is now defined in "C:/cassio/VHDL/trabalho1/trabalho1/ipcore_dir/caixa1_somador.vhd".
Compiling vhdl file "C:/cassio/VHDL/trabalho1/trabalho1/ipcore_dir/caixa1_somador.vhd" in Library work.
Architecture caixa1_somador_a of Entity caixa1_somador is up to date.
Compiling vhdl file "C:/cassio/VHDL/trabalho1/trabalho1/trabalho1.vhd" in Library work.
Entity <trabalho1> compiled.
Entity <trabalho1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <trabalho1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <trabalho1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/cassio/VHDL/trabalho1/trabalho1/trabalho1.vhd" line 176: Instantiating black box module <caixa1_somador>.
Entity <trabalho1> analyzed. Unit <trabalho1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <trabalho1>.
    Related source file is "C:/cassio/VHDL/trabalho1/trabalho1/trabalho1.vhd".
    Found 16x7-bit ROM for signal <saida_7bits>.
    Found 4-bit updown counter for signal <cnt_c1>.
    Found 4-bit updown counter for signal <cnt_c2>.
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 4-bit subtractor for signal <subtrator>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <trabalho1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 4-bit updown counter                                  : 2
# Registers                                            : 16
 1-bit register                                        : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/caixa1_somador.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <caixa1_somador> for timing and area information for instance <U0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 4-bit updown counter                                  : 2
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <trabalho1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block trabalho1, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : trabalho1.ngr
Top Level Output File Name         : trabalho1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 34
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 18
#      LUT4_L                      : 4
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 24
#      FDC                         : 16
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 6
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       22  out of    960     2%  
 Number of Slice Flip Flops:             24  out of   1920     1%  
 Number of 4 input LUTs:                 30  out of   1920     1%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of     83    31%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.262ns (Maximum Frequency: 234.632MHz)
   Minimum input arrival time before clock: 3.819ns
   Maximum output required time after clock: 10.083ns
   Maximum combinational path delay: 8.330ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.262ns (frequency: 234.632MHz)
  Total number of paths / destination ports: 98 / 30
-------------------------------------------------------------------------
Delay:               4.262ns (Levels of Logic = 2)
  Source:            reg1_3 (FF)
  Destination:       cnt_c1_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: reg1_3 to cnt_c1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  reg1_3 (reg1_3)
     LUT4:I0->O            1   0.704   0.499  cnt_c1_cmp_eq000012 (cnt_c1_cmp_eq000012)
     LUT2:I1->O            4   0.704   0.587  cnt_c1_cmp_eq000013 (cnt_c1_cmp_eq0000)
     FDCE:CE                   0.555          cnt_c1_0
    ----------------------------------------
    Total                      4.262ns (2.554ns logic, 1.708ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.819ns (Levels of Logic = 3)
  Source:            up_down_c1 (PAD)
  Destination:       cnt_c1_3 (FF)
  Destination Clock: mclk rising

  Data Path: up_down_c1 to cnt_c1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  up_down_c1_IBUF (up_down_c1_IBUF)
     LUT4_L:I0->LO         1   0.704   0.179  Result<3>_SW0 (N2)
     LUT2:I1->O            1   0.704   0.000  Result<3> (Result<3>)
     FDCE:D                    0.308          cnt_c1_3
    ----------------------------------------
    Total                      3.819ns (2.934ns logic, 0.885ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 372 / 15
-------------------------------------------------------------------------
Offset:              10.083ns (Levels of Logic = 10)
  Source:            cnt_c2_0 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      mclk rising

  Data Path: cnt_c2_0 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.995  cnt_c2_0 (cnt_c2_0)
     begin scope: 'U0'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.704   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.464   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.804   0.424  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'U0'
     LUT4:I3->O            7   0.704   0.883  saida_sel<3> (saida_sel<3>)
     LUT4:I0->O            1   0.704   0.420  Mrom_saida_7bits41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     10.083ns (7.361ns logic, 2.722ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 35 / 7
-------------------------------------------------------------------------
Delay:               8.330ns (Levels of Logic = 5)
  Source:            sel (PAD)
  Destination:       seg<1> (PAD)

  Data Path: sel to seg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  sel_IBUF (sel_IBUF)
     LUT4:I0->O            1   0.704   0.000  saida_sel<2>12 (saida_sel<2>11)
     MUXF5:I0->O           7   0.321   0.883  saida_sel<2>1_f5 (saida_sel<2>)
     LUT4:I0->O            1   0.704   0.420  Mrom_saida_7bits111 (seg_1_OBUF)
     OBUF:I->O                 3.272          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      8.330ns (6.219ns logic, 2.111ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.13 secs
 
--> 

Total memory usage is 325984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

