################################################################################
#
# This file has been generated by SpyGlass:
#     File Created by: u111011201
#     File Created on: Sun Mar  9 18:41:13 2025
#     Working Directory: /home/course/u111011201/SoCLab/Lab3/spyglass
#     File Location  : ./spyglass-1/lint/lint_abstract/spyglass_reports/abstract_view/fir_Tape_Num_32_pADDR_WIDTH_12_pDATA_WIDTH_32_lint_abstract.sgdc
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : lint
#     Comment          : Generated by rule LINT_abstract01
#
################################################################################
if { $::sg_use_base_abstract_view == 1 }  {
  abstract_file -version 5.3.0 -scope base 

  current_design "fir" -def_param

abstract_port -ports "awready" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "awready" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "wready" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "wready" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "awvalid" -related_ports "tap_WE[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awvalid" -related_ports "tap_WE[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awvalid" -related_ports "tap_WE[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awvalid" -related_ports "tap_WE[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awvalid" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awvalid" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awvalid" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awvalid" -connected_inst "\fir.u_tap.address_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awvalid" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_A[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "tap_Di[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "arready" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "rvalid" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awvalid" -related_ports "awready" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" 
abstract_port -ports "awvalid" -related_ports "wready" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" 
abstract_port -ports "awaddr[0]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[0]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[0]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[0]" -connected_inst "\fir.u_tap.address_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[1]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[1]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[1]" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[1]" -connected_inst "\fir.u_tap.address_reg_last_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[2]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[2]" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -connected_inst "\fir.u_tap.tap_A_last_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[2]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[2]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[2]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[3]" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -connected_inst "\fir.u_tap.tap_A_last_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[3]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[3]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[3]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[4]" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -connected_inst "\fir.u_tap.tap_A_last_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[4]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[4]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[4]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[5]" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -connected_inst "\fir.u_tap.tap_A_last_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[5]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[5]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[5]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[6]" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -connected_inst "\fir.u_tap.tap_A_last_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[6]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[6]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[6]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_WE[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[7]" -related_ports "tap_WE[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[7]" -related_ports "tap_WE[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[7]" -related_ports "tap_WE[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[7]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_A[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[7]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "awaddr[8]" -related_ports "tap_WE[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[8]" -related_ports "tap_WE[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[8]" -related_ports "tap_WE[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[8]" -related_ports "tap_WE[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[8]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[8]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[8]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_WE[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[9]" -related_ports "tap_WE[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[9]" -related_ports "tap_WE[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[9]" -related_ports "tap_WE[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[9]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[9]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[9]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_WE[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[10]" -related_ports "tap_WE[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[10]" -related_ports "tap_WE[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[10]" -related_ports "tap_WE[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[10]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[10]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[10]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_WE[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[11]" -related_ports "tap_WE[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[11]" -related_ports "tap_WE[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[11]" -related_ports "tap_WE[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[11]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "awaddr[11]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "awaddr[11]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_WE[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "wvalid" -related_ports "tap_WE[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "wvalid" -related_ports "tap_WE[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "wvalid" -related_ports "tap_WE[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "wvalid" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "wvalid" -related_ports "rdata[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rdata[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_Di[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "arready" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "rvalid" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wvalid" -related_ports "awready" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" 
abstract_port -ports "wvalid" -related_ports "wready" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" 
abstract_port -ports "wdata[0]" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[0]" -related_ports "rdata[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[0]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[1]" -related_ports "rdata[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[1]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[1]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[2]" -related_ports "rdata[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[2]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[2]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[3]" -related_ports "rdata[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[3]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[3]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[4]" -related_ports "rdata[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[4]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[4]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[5]" -related_ports "rdata[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[5]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[5]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[6]" -related_ports "rdata[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[6]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[6]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[7]" -related_ports "rdata[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[7]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[7]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[8]" -related_ports "rdata[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[8]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[8]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[9]" -related_ports "rdata[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[9]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[9] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[9]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[10]" -related_ports "rdata[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[10]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[10] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[10]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[11]" -related_ports "rdata[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[11]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[11] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[11]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[12]" -related_ports "rdata[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[12]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[12] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[12]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[13]" -related_ports "rdata[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[13]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[13] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[13]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[14]" -related_ports "rdata[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[14]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[14] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[14]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[15]" -related_ports "rdata[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[15]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[15] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[15]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[16]" -related_ports "rdata[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[16]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[16] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[16]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[17]" -related_ports "rdata[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[17]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[17] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[17]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[18]" -related_ports "rdata[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[18]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[18] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[18]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[19]" -related_ports "rdata[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[19]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[19] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[19]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[20]" -related_ports "rdata[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[20]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[20] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[20]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[21]" -related_ports "rdata[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[21]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[21] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[21]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[22]" -related_ports "rdata[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[22]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[22] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[22]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[23]" -related_ports "rdata[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[23]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[23] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[23]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[24]" -related_ports "rdata[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[24]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[24] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[24]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[25]" -related_ports "rdata[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[25]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[25] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[25]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[26]" -related_ports "rdata[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[26]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[26] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[26]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[27]" -related_ports "rdata[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[27]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[27] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[27]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[28]" -related_ports "rdata[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[28]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[28] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[28]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[29]" -related_ports "rdata[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[29]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[29] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[29]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[30]" -related_ports "rdata[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[30]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[30] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[30]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[31]" -related_ports "rdata[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "wdata[31]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[31] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "wdata[31]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arready" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "arready" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "rready" -connected_inst "\fir.u_tap.rvaild_down_reg " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "arvalid" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "arvalid" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "arvalid" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "arvalid" -connected_inst "\fir.u_tap.address_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "arvalid" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -connected_inst "\fir.u_tap.tap_A_last_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "arvalid" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_A[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "tap_Di[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rdata[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "arready" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "arvalid" -related_ports "rvalid" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[0]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[0]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[0]" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[0]" -connected_inst "\fir.u_tap.address_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[1]" -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[1]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[1]" -connected_inst "\fir.u_tap.next_state_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[1]" -connected_inst "\fir.u_tap.address_reg_last_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[2]" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -connected_inst "\fir.u_tap.tap_A_last_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[2]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[2]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[2]" -connected_inst "\fir.u_tap.address_reg_last_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[3]" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -connected_inst "\fir.u_tap.tap_A_last_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[3]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[3]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[3]" -connected_inst "\fir.u_tap.address_reg_last_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[4]" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -connected_inst "\fir.u_tap.tap_A_last_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[4]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[4]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[4]" -connected_inst "\fir.u_tap.address_reg_last_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[5]" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -connected_inst "\fir.u_tap.tap_A_last_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[5]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[5]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[5]" -connected_inst "\fir.u_tap.address_reg_last_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[6]" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -connected_inst "\fir.u_tap.tap_A_last_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[6]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[6]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[6]" -connected_inst "\fir.u_tap.address_reg_last_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[7]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[7]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_A[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[7]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "araddr[8]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[8]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[8]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[8]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[9]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[9]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[9]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[10]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[10]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[10]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[11]" -related_ports "rdata[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "rdata[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "araddr[11]" -related_ports "tap_A[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_A[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[0]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[1]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[2]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[3]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[4]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[5]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[6]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[7]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[8]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[9]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[10]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[11]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[12]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[13]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[14]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[15]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[16]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[17]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[18]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[19]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[20]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[21]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[22]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[23]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[24]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[25]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[26]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[27]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[28]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[29]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[30]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "araddr[11]" -related_ports "tap_Di[31]" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_SELECT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "rvalid" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "rvalid" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "rdata[0]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[0]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[0]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[1]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[1] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[1]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[1]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[2]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[2] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[2]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[2]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[3]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[3] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[3]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[3]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[4]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[4] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[4]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[4]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[4]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[4]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[5]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[5] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[5]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[5]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[5]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[5]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[6]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[6] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[6]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[6]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[6]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[6]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[7]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[7]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[7]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[7]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[7]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[8]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[8]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[8]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[8]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[8]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[9]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[9] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[9]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[9]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[9]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[9]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[10]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[10] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[10]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[10]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[10]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[10]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[11]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[11] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[11]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[11]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[11]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[11]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[12]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[12] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[12]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[12]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[12]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[12]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[13]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[13] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[13]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[13]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[13]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[13]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[14]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[14] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[14]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[14]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[14]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[14]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[15]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[15] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[15]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[15]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[15]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[15]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[16]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[16] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[16]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[16]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[16]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[16]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[17]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[17] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[17]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[17]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[17]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[17]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[18]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[18] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[18]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[18]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[18]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[18]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[19]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[19] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[19]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[19]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[19]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[19]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[20]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[20] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[20]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[20]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[20]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[20]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[21]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[21] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[21]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[21]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[21]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[21]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[22]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[22] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[22]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[22]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[22]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[22]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[23]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[23] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[23]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[23]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[23]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[23]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[24]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[24] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[24]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[24]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[24]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[24]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[25]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[25] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[25]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[25]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[25]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[25]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[26]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[26] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[26]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[26]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[26]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[26]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[27]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[27] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[27]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[27]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[27]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[27]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[28]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[28] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[28]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[28]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[28]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[28]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[29]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[29] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[29]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[29]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[29]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[29]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[30]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[30] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[30]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[30]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[30]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[30]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[31]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[31] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[31]" -connected_inst "\fir.u_tap.address_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[31]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "rdata[31]" -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "rdata[31]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "ss_tvalid" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "ss_tvalid" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_PATH_HAVING_MUX_COMBO_ONLY" "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "ss_tvalid" -related_ports "sm_tlast" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "ss_tvalid" -connected_inst "\fir.u_data.sstlast_reg_last_reg " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "ss_tvalid" -connected_inst "\fir.state_ap_reg[0] " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "ss_tdata[0]" -related_ports "data_Di[0]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[1]" -related_ports "data_Di[1]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[2]" -related_ports "data_Di[2]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[3]" -related_ports "data_Di[3]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[4]" -related_ports "data_Di[4]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[5]" -related_ports "data_Di[5]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[6]" -related_ports "data_Di[6]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[7]" -related_ports "data_Di[7]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[8]" -related_ports "data_Di[8]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[9]" -related_ports "data_Di[9]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[10]" -related_ports "data_Di[10]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[11]" -related_ports "data_Di[11]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[12]" -related_ports "data_Di[12]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[13]" -related_ports "data_Di[13]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[14]" -related_ports "data_Di[14]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[15]" -related_ports "data_Di[15]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[16]" -related_ports "data_Di[16]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[17]" -related_ports "data_Di[17]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[18]" -related_ports "data_Di[18]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[19]" -related_ports "data_Di[19]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[20]" -related_ports "data_Di[20]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[21]" -related_ports "data_Di[21]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[22]" -related_ports "data_Di[22]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[23]" -related_ports "data_Di[23]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[24]" -related_ports "data_Di[24]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[25]" -related_ports "data_Di[25]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[26]" -related_ports "data_Di[26]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[27]" -related_ports "data_Di[27]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[28]" -related_ports "data_Di[28]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[29]" -related_ports "data_Di[29]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[30]" -related_ports "data_Di[30]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tdata[31]" -related_ports "data_Di[31]" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" 
abstract_port -ports "ss_tlast" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "ss_tlast" -related_ports "sm_tlast" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" 
abstract_port -ports "ss_tlast" -connected_inst "\fir.u_data.sstlast_reg_last_reg " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "ss_tready" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tready" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "sm_tready" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "sm_tvalid" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tvalid" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[0]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[0]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[1]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[1]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[2]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[2]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[3]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[3]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[4]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[4]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[5]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[5]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[6]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[6]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[7]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[7]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[8]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[8]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[9]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[9]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[10]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[10]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[11]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[11]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[12]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[12]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[13]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[13]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[14]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[14]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[15]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[15]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[16]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[16]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[17]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[17]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[18]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[18]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[19]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[19]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[20]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[20]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[21]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[21]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[22]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[22]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[23]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[23]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[24]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[24]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[25]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[25]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[26]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[26]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[27]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[27]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[28]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[28]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[29]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[29]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[30]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[30]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[31]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tdata[31]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tlast" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tlast" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "sm_tlast" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[0]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[0]" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[1]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[1]" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[2]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[2]" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_WE[3]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_WE[3]" -connected_inst "\fir.u_tap.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_EN" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "tap_Di[0]" -connected_inst "\fir.u_tap.tap_Di_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[0]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[1]" -connected_inst "\fir.u_tap.tap_Di_last_reg[1] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[1]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[2]" -connected_inst "\fir.u_tap.tap_Di_last_reg[2] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[2]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[3]" -connected_inst "\fir.u_tap.tap_Di_last_reg[3] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[3]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[4]" -connected_inst "\fir.u_tap.tap_Di_last_reg[4] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[4]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[4]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[5]" -connected_inst "\fir.u_tap.tap_Di_last_reg[5] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[5]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[5]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[6]" -connected_inst "\fir.u_tap.tap_Di_last_reg[6] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[6]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[6]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[7]" -connected_inst "\fir.u_tap.tap_Di_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[7]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[7]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[8]" -connected_inst "\fir.u_tap.tap_Di_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[8]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[8]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[9]" -connected_inst "\fir.u_tap.tap_Di_last_reg[9] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[9]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[9]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[10]" -connected_inst "\fir.u_tap.tap_Di_last_reg[10] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[10]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[10]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[11]" -connected_inst "\fir.u_tap.tap_Di_last_reg[11] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[11]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[11]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[12]" -connected_inst "\fir.u_tap.tap_Di_last_reg[12] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[12]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[12]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[13]" -connected_inst "\fir.u_tap.tap_Di_last_reg[13] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[13]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[13]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[14]" -connected_inst "\fir.u_tap.tap_Di_last_reg[14] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[14]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[14]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[15]" -connected_inst "\fir.u_tap.tap_Di_last_reg[15] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[15]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[15]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[16]" -connected_inst "\fir.u_tap.tap_Di_last_reg[16] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[16]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[16]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[17]" -connected_inst "\fir.u_tap.tap_Di_last_reg[17] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[17]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[17]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[18]" -connected_inst "\fir.u_tap.tap_Di_last_reg[18] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[18]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[18]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[19]" -connected_inst "\fir.u_tap.tap_Di_last_reg[19] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[19]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[19]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[20]" -connected_inst "\fir.u_tap.tap_Di_last_reg[20] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[20]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[20]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[21]" -connected_inst "\fir.u_tap.tap_Di_last_reg[21] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[21]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[21]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[22]" -connected_inst "\fir.u_tap.tap_Di_last_reg[22] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[22]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[22]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[23]" -connected_inst "\fir.u_tap.tap_Di_last_reg[23] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[23]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[23]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[24]" -connected_inst "\fir.u_tap.tap_Di_last_reg[24] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[24]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[24]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[25]" -connected_inst "\fir.u_tap.tap_Di_last_reg[25] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[25]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[25]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[26]" -connected_inst "\fir.u_tap.tap_Di_last_reg[26] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[26]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[26]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[27]" -connected_inst "\fir.u_tap.tap_Di_last_reg[27] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[27]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[27]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[28]" -connected_inst "\fir.u_tap.tap_Di_last_reg[28] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[28]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[28]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[29]" -connected_inst "\fir.u_tap.tap_Di_last_reg[29] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[29]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[29]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[30]" -connected_inst "\fir.u_tap.tap_Di_last_reg[30] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[30]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[30]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_Di[31]" -connected_inst "\fir.u_tap.tap_Di_last_reg[31] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[31]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Di[31]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_A[0]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[0]" -connected_inst "\fir.u_tap.tap_A_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[1]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[1]" -connected_inst "\fir.u_tap.tap_A_last_reg[1] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[2]" -connected_inst "\fir.u_tap.tap_A_last_reg[2] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[2]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_A[3]" -connected_inst "\fir.u_tap.tap_A_last_reg[3] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[3]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_A[4]" -connected_inst "\fir.u_tap.tap_A_last_reg[4] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[4]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[4]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_A[5]" -connected_inst "\fir.u_tap.tap_A_last_reg[5] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[5]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[5]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_A[6]" -connected_inst "\fir.u_tap.tap_A_last_reg[6] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[6]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[6]" -connected_inst "\fir.u_tap.address_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "tap_A[7]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[7]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[7]" -connected_inst "\fir.u_tap.tap_A_last_reg[7] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[8]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[8]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[8]" -connected_inst "\fir.u_tap.tap_A_last_reg[8] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[9]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[9]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[9]" -connected_inst "\fir.u_tap.tap_A_last_reg[9] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[10]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[10]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[10]" -connected_inst "\fir.u_tap.tap_A_last_reg[10] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[11]" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[11]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_A[11]" -connected_inst "\fir.u_tap.tap_A_last_reg[11] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[0]" -related_ports "rdata[0]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[0]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[0]" -connected_inst "\fir.u_data.tap_tmp_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[1]" -related_ports "rdata[1]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[1]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[1]" -connected_inst "\fir.u_data.tap_tmp_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[2]" -related_ports "rdata[2]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[2]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[2]" -connected_inst "\fir.u_data.tap_tmp_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[3]" -related_ports "rdata[3]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[3]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[3]" -connected_inst "\fir.u_data.tap_tmp_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[4]" -related_ports "rdata[4]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[4]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[4]" -connected_inst "\fir.u_data.tap_tmp_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[5]" -related_ports "rdata[5]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[5]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[5]" -connected_inst "\fir.u_data.tap_tmp_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[6]" -related_ports "rdata[6]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[6]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[6]" -connected_inst "\fir.u_data.tap_tmp_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[7]" -related_ports "rdata[7]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[7]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[7] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[7]" -connected_inst "\fir.u_data.tap_tmp_reg[7] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[8]" -related_ports "rdata[8]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[8]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[8] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[8]" -connected_inst "\fir.u_data.tap_tmp_reg[8] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[9]" -related_ports "rdata[9]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[9]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[9] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[9]" -connected_inst "\fir.u_data.tap_tmp_reg[9] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[10]" -related_ports "rdata[10]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[10]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[10] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[10]" -connected_inst "\fir.u_data.tap_tmp_reg[10] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[11]" -related_ports "rdata[11]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[11]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[11] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[11]" -connected_inst "\fir.u_data.tap_tmp_reg[11] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[12]" -related_ports "rdata[12]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[12]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[12] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[12]" -connected_inst "\fir.u_data.tap_tmp_reg[12] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[13]" -related_ports "rdata[13]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[13]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[13] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[13]" -connected_inst "\fir.u_data.tap_tmp_reg[13] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[14]" -related_ports "rdata[14]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[14]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[14] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[14]" -connected_inst "\fir.u_data.tap_tmp_reg[14] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[15]" -related_ports "rdata[15]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[15]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[15] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[15]" -connected_inst "\fir.u_data.tap_tmp_reg[15] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[16]" -related_ports "rdata[16]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[16]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[16] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[16]" -connected_inst "\fir.u_data.tap_tmp_reg[16] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[17]" -related_ports "rdata[17]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[17]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[17] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[17]" -connected_inst "\fir.u_data.tap_tmp_reg[17] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[18]" -related_ports "rdata[18]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[18]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[18] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[18]" -connected_inst "\fir.u_data.tap_tmp_reg[18] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[19]" -related_ports "rdata[19]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[19]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[19] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[19]" -connected_inst "\fir.u_data.tap_tmp_reg[19] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[20]" -related_ports "rdata[20]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[20]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[20] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[20]" -connected_inst "\fir.u_data.tap_tmp_reg[20] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[21]" -related_ports "rdata[21]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[21]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[21] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[21]" -connected_inst "\fir.u_data.tap_tmp_reg[21] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[22]" -related_ports "rdata[22]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[22]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[22] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[22]" -connected_inst "\fir.u_data.tap_tmp_reg[22] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[23]" -related_ports "rdata[23]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[23]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[23] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[23]" -connected_inst "\fir.u_data.tap_tmp_reg[23] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[24]" -related_ports "rdata[24]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[24]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[24] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[24]" -connected_inst "\fir.u_data.tap_tmp_reg[24] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[25]" -related_ports "rdata[25]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[25]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[25] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[25]" -connected_inst "\fir.u_data.tap_tmp_reg[25] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[26]" -related_ports "rdata[26]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[26]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[26] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[26]" -connected_inst "\fir.u_data.tap_tmp_reg[26] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[27]" -related_ports "rdata[27]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[27]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[27] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[27]" -connected_inst "\fir.u_data.tap_tmp_reg[27] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[28]" -related_ports "rdata[28]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[28]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[28] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[28]" -connected_inst "\fir.u_data.tap_tmp_reg[28] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[29]" -related_ports "rdata[29]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[29]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[29] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[29]" -connected_inst "\fir.u_data.tap_tmp_reg[29] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[30]" -related_ports "rdata[30]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[30]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[30] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[30]" -connected_inst "\fir.u_data.tap_tmp_reg[30] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "tap_Do[31]" -related_ports "rdata[31]" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "PORT_WITH_RELATED_PORT" "PORT_PATH_FROM_MUX_INPUT" "PORT_HAVING_D_PIN_FLOP" 
abstract_port -ports "tap_Do[31]" -connected_inst "\fir.u_tap.read_data_reg_last_reg[31] " -inst_master "RTL_FD" -inst_pin "D" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "tap_Do[31]" -connected_inst "\fir.u_data.tap_tmp_reg[31] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_WE[0]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "data_WE[1]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "data_WE[2]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "data_WE[3]" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "data_EN" -connected_inst "\fir.u_data.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD"
abstract_port -ports "data_A[0]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0"
abstract_port -ports "data_A[1]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0"
abstract_port -ports "data_A[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[2]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[2]" -connected_inst "\fir.u_data.base_addr_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[2]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "data_A[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[3]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[3]" -connected_inst "\fir.u_data.base_addr_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[3]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "data_A[4]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[4]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[4]" -connected_inst "\fir.u_data.base_addr_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[4]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "data_A[5]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[5]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[5]" -connected_inst "\fir.u_data.base_addr_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[5]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "data_A[6]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[6]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[6]" -connected_inst "\fir.u_data.base_addr_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[6]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "data_A[7]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[7]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY1" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[7]" -connected_inst "\fir.u_data.base_addr_last_reg[0] " -inst_master "RTL_FD" -inst_pin "Q" -path_logic combo -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_INPUT"
abstract_port -ports "data_A[7]" -connected_inst "\fir.u_data.state_reg[1] " -inst_master "RTL_FDC" -inst_pin "Q" -path_logic combo -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITH_COMBO_CLOUD" "PORT_PATH_FROM_MUX_SELECT"
abstract_port -ports "data_A[8]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0"
abstract_port -ports "data_A[9]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0"
abstract_port -ports "data_A[10]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0"
abstract_port -ports "data_A[11]" -scope base -data "OUTPUT_PORT_CONNECTED_TO_SUPPLY0"
abstract_port -ports "data_Do[0]" -connected_inst "\fir.u_data.data_tmp_reg[0] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[1]" -connected_inst "\fir.u_data.data_tmp_reg[1] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[2]" -connected_inst "\fir.u_data.data_tmp_reg[2] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[3]" -connected_inst "\fir.u_data.data_tmp_reg[3] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[4]" -connected_inst "\fir.u_data.data_tmp_reg[4] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[5]" -connected_inst "\fir.u_data.data_tmp_reg[5] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[6]" -connected_inst "\fir.u_data.data_tmp_reg[6] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[7]" -connected_inst "\fir.u_data.data_tmp_reg[7] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[8]" -connected_inst "\fir.u_data.data_tmp_reg[8] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[9]" -connected_inst "\fir.u_data.data_tmp_reg[9] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[10]" -connected_inst "\fir.u_data.data_tmp_reg[10] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[11]" -connected_inst "\fir.u_data.data_tmp_reg[11] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[12]" -connected_inst "\fir.u_data.data_tmp_reg[12] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[13]" -connected_inst "\fir.u_data.data_tmp_reg[13] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[14]" -connected_inst "\fir.u_data.data_tmp_reg[14] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[15]" -connected_inst "\fir.u_data.data_tmp_reg[15] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[16]" -connected_inst "\fir.u_data.data_tmp_reg[16] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[17]" -connected_inst "\fir.u_data.data_tmp_reg[17] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[18]" -connected_inst "\fir.u_data.data_tmp_reg[18] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[19]" -connected_inst "\fir.u_data.data_tmp_reg[19] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[20]" -connected_inst "\fir.u_data.data_tmp_reg[20] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[21]" -connected_inst "\fir.u_data.data_tmp_reg[21] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[22]" -connected_inst "\fir.u_data.data_tmp_reg[22] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[23]" -connected_inst "\fir.u_data.data_tmp_reg[23] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[24]" -connected_inst "\fir.u_data.data_tmp_reg[24] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[25]" -connected_inst "\fir.u_data.data_tmp_reg[25] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[26]" -connected_inst "\fir.u_data.data_tmp_reg[26] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[27]" -connected_inst "\fir.u_data.data_tmp_reg[27] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[28]" -connected_inst "\fir.u_data.data_tmp_reg[28] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[29]" -connected_inst "\fir.u_data.data_tmp_reg[29] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[30]" -connected_inst "\fir.u_data.data_tmp_reg[30] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "data_Do[31]" -connected_inst "\fir.u_data.data_tmp_reg[31] " -inst_master "RTL_FD" -inst_pin "D" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_PORT_WITHOUT_COMBO_CLOUD"
abstract_port -ports "axis_clk" -connected_inst "\fir.u_tap.next_state_reg[0] " -inst_master "RTL_FD" -inst_pin "CP" -path_logic inv -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_CLK_PORT"
abstract_port -ports "axis_clk" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "CP" -path_logic buf -path_polarity buf -mode set_case_analysis -scope base -data "REGISTERED_CLK_PORT"
abstract_port -ports "axis_rst_n" -connected_inst "\fir.u_tap.state_reg[0] " -inst_master "RTL_FDC" -inst_pin "CLR" -path_logic inv -path_polarity inv -mode set_case_analysis -scope base -data "REGISTERED_RST_PORT"

set_case_analysis -name data_A[0] -value 0
set_case_analysis -name data_A[1] -value 0
set_case_analysis -name data_A[8] -value 0
set_case_analysis -name data_A[9] -value 0
set_case_analysis -name data_A[10] -value 0
set_case_analysis -name data_A[11] -value 0
}
