

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_648_9'
================================================================
* Date:           Mon Aug 18 15:42:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_648_9  |       13|        ?|        14|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|      208|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     1358|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1501|      866|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U192  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |sparsemux_33_4_32_1_1_U193          |sparsemux_33_4_32_1_1          |        0|   0|    0|  65|    0|
    |sparsemux_33_4_32_1_1_U194          |sparsemux_33_4_32_1_1          |        0|   0|    0|  65|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                               |                               |        0|   3|  143| 208|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln648_fu_828_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln648_fu_822_p2  |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  78|          63|          34|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   31|         62|
    |i_fu_172                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add2_reg_1334                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_172                           |  31|   0|   31|          0|
    |mul1_reg_1324                      |  32|   0|   32|          0|
    |mul2_reg_1329                      |  32|   0|   32|          0|
    |tmp_6_reg_1314                     |  32|   0|   32|          0|
    |tmp_7_reg_1319                     |  32|   0|   32|          0|
    |trunc_ln648_reg_1068               |   4|   0|    4|          0|
    |x_hat_10_addr_reg_1284             |   3|   0|    3|          0|
    |x_hat_11_addr_reg_1289             |   3|   0|    3|          0|
    |x_hat_12_addr_reg_1294             |   3|   0|    3|          0|
    |x_hat_13_addr_reg_1299             |   3|   0|    3|          0|
    |x_hat_14_addr_reg_1304             |   3|   0|    3|          0|
    |x_hat_15_addr_reg_1309             |   3|   0|    3|          0|
    |x_hat_1_addr_reg_1239              |   3|   0|    3|          0|
    |x_hat_2_addr_reg_1244              |   3|   0|    3|          0|
    |x_hat_3_addr_reg_1249              |   3|   0|    3|          0|
    |x_hat_4_addr_reg_1254              |   3|   0|    3|          0|
    |x_hat_5_addr_reg_1259              |   3|   0|    3|          0|
    |x_hat_6_addr_reg_1264              |   3|   0|    3|          0|
    |x_hat_7_addr_reg_1269              |   3|   0|    3|          0|
    |x_hat_8_addr_reg_1274              |   3|   0|    3|          0|
    |x_hat_9_addr_reg_1279              |   3|   0|    3|          0|
    |x_hat_addr_reg_1234                |   3|   0|    3|          0|
    |trunc_ln648_reg_1068               |  64|  32|    4|          0|
    |x_hat_10_addr_reg_1284             |  64|  32|    3|          0|
    |x_hat_11_addr_reg_1289             |  64|  32|    3|          0|
    |x_hat_12_addr_reg_1294             |  64|  32|    3|          0|
    |x_hat_13_addr_reg_1299             |  64|  32|    3|          0|
    |x_hat_14_addr_reg_1304             |  64|  32|    3|          0|
    |x_hat_15_addr_reg_1309             |  64|  32|    3|          0|
    |x_hat_1_addr_reg_1239              |  64|  32|    3|          0|
    |x_hat_2_addr_reg_1244              |  64|  32|    3|          0|
    |x_hat_3_addr_reg_1249              |  64|  32|    3|          0|
    |x_hat_4_addr_reg_1254              |  64|  32|    3|          0|
    |x_hat_5_addr_reg_1259              |  64|  32|    3|          0|
    |x_hat_6_addr_reg_1264              |  64|  32|    3|          0|
    |x_hat_7_addr_reg_1269              |  64|  32|    3|          0|
    |x_hat_8_addr_reg_1274              |  64|  32|    3|          0|
    |x_hat_9_addr_reg_1279              |  64|  32|    3|          0|
    |x_hat_addr_reg_1234                |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1358| 544|  322|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_opcode  |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|chunk                 |   in|   31|     ap_none|                              chunk|        scalar|
|x_hat_15_address0     |  out|    3|   ap_memory|                           x_hat_15|         array|
|x_hat_15_ce0          |  out|    1|   ap_memory|                           x_hat_15|         array|
|x_hat_15_we0          |  out|    1|   ap_memory|                           x_hat_15|         array|
|x_hat_15_d0           |  out|   32|   ap_memory|                           x_hat_15|         array|
|x_hat_14_address0     |  out|    3|   ap_memory|                           x_hat_14|         array|
|x_hat_14_ce0          |  out|    1|   ap_memory|                           x_hat_14|         array|
|x_hat_14_we0          |  out|    1|   ap_memory|                           x_hat_14|         array|
|x_hat_14_d0           |  out|   32|   ap_memory|                           x_hat_14|         array|
|x_hat_13_address0     |  out|    3|   ap_memory|                           x_hat_13|         array|
|x_hat_13_ce0          |  out|    1|   ap_memory|                           x_hat_13|         array|
|x_hat_13_we0          |  out|    1|   ap_memory|                           x_hat_13|         array|
|x_hat_13_d0           |  out|   32|   ap_memory|                           x_hat_13|         array|
|x_hat_12_address0     |  out|    3|   ap_memory|                           x_hat_12|         array|
|x_hat_12_ce0          |  out|    1|   ap_memory|                           x_hat_12|         array|
|x_hat_12_we0          |  out|    1|   ap_memory|                           x_hat_12|         array|
|x_hat_12_d0           |  out|   32|   ap_memory|                           x_hat_12|         array|
|x_hat_11_address0     |  out|    3|   ap_memory|                           x_hat_11|         array|
|x_hat_11_ce0          |  out|    1|   ap_memory|                           x_hat_11|         array|
|x_hat_11_we0          |  out|    1|   ap_memory|                           x_hat_11|         array|
|x_hat_11_d0           |  out|   32|   ap_memory|                           x_hat_11|         array|
|x_hat_10_address0     |  out|    3|   ap_memory|                           x_hat_10|         array|
|x_hat_10_ce0          |  out|    1|   ap_memory|                           x_hat_10|         array|
|x_hat_10_we0          |  out|    1|   ap_memory|                           x_hat_10|         array|
|x_hat_10_d0           |  out|   32|   ap_memory|                           x_hat_10|         array|
|x_hat_9_address0      |  out|    3|   ap_memory|                            x_hat_9|         array|
|x_hat_9_ce0           |  out|    1|   ap_memory|                            x_hat_9|         array|
|x_hat_9_we0           |  out|    1|   ap_memory|                            x_hat_9|         array|
|x_hat_9_d0            |  out|   32|   ap_memory|                            x_hat_9|         array|
|x_hat_8_address0      |  out|    3|   ap_memory|                            x_hat_8|         array|
|x_hat_8_ce0           |  out|    1|   ap_memory|                            x_hat_8|         array|
|x_hat_8_we0           |  out|    1|   ap_memory|                            x_hat_8|         array|
|x_hat_8_d0            |  out|   32|   ap_memory|                            x_hat_8|         array|
|x_hat_7_address0      |  out|    3|   ap_memory|                            x_hat_7|         array|
|x_hat_7_ce0           |  out|    1|   ap_memory|                            x_hat_7|         array|
|x_hat_7_we0           |  out|    1|   ap_memory|                            x_hat_7|         array|
|x_hat_7_d0            |  out|   32|   ap_memory|                            x_hat_7|         array|
|x_hat_6_address0      |  out|    3|   ap_memory|                            x_hat_6|         array|
|x_hat_6_ce0           |  out|    1|   ap_memory|                            x_hat_6|         array|
|x_hat_6_we0           |  out|    1|   ap_memory|                            x_hat_6|         array|
|x_hat_6_d0            |  out|   32|   ap_memory|                            x_hat_6|         array|
|x_hat_5_address0      |  out|    3|   ap_memory|                            x_hat_5|         array|
|x_hat_5_ce0           |  out|    1|   ap_memory|                            x_hat_5|         array|
|x_hat_5_we0           |  out|    1|   ap_memory|                            x_hat_5|         array|
|x_hat_5_d0            |  out|   32|   ap_memory|                            x_hat_5|         array|
|x_hat_4_address0      |  out|    3|   ap_memory|                            x_hat_4|         array|
|x_hat_4_ce0           |  out|    1|   ap_memory|                            x_hat_4|         array|
|x_hat_4_we0           |  out|    1|   ap_memory|                            x_hat_4|         array|
|x_hat_4_d0            |  out|   32|   ap_memory|                            x_hat_4|         array|
|x_hat_3_address0      |  out|    3|   ap_memory|                            x_hat_3|         array|
|x_hat_3_ce0           |  out|    1|   ap_memory|                            x_hat_3|         array|
|x_hat_3_we0           |  out|    1|   ap_memory|                            x_hat_3|         array|
|x_hat_3_d0            |  out|   32|   ap_memory|                            x_hat_3|         array|
|x_hat_2_address0      |  out|    3|   ap_memory|                            x_hat_2|         array|
|x_hat_2_ce0           |  out|    1|   ap_memory|                            x_hat_2|         array|
|x_hat_2_we0           |  out|    1|   ap_memory|                            x_hat_2|         array|
|x_hat_2_d0            |  out|   32|   ap_memory|                            x_hat_2|         array|
|x_hat_1_address0      |  out|    3|   ap_memory|                            x_hat_1|         array|
|x_hat_1_ce0           |  out|    1|   ap_memory|                            x_hat_1|         array|
|x_hat_1_we0           |  out|    1|   ap_memory|                            x_hat_1|         array|
|x_hat_1_d0            |  out|   32|   ap_memory|                            x_hat_1|         array|
|x_hat_address0        |  out|    3|   ap_memory|                              x_hat|         array|
|x_hat_ce0             |  out|    1|   ap_memory|                              x_hat|         array|
|x_hat_we0             |  out|    1|   ap_memory|                              x_hat|         array|
|x_hat_d0              |  out|   32|   ap_memory|                              x_hat|         array|
|x_address0            |  out|    3|   ap_memory|                                  x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                  x|         array|
|x_q0                  |   in|   32|   ap_memory|                                  x|         array|
|x_1_address0          |  out|    3|   ap_memory|                                x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                x_1|         array|
|x_1_q0                |   in|   32|   ap_memory|                                x_1|         array|
|x_2_address0          |  out|    3|   ap_memory|                                x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                x_2|         array|
|x_3_address0          |  out|    3|   ap_memory|                                x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                x_3|         array|
|x_3_q0                |   in|   32|   ap_memory|                                x_3|         array|
|x_4_address0          |  out|    3|   ap_memory|                                x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                x_4|         array|
|x_5_address0          |  out|    3|   ap_memory|                                x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                x_5|         array|
|x_5_q0                |   in|   32|   ap_memory|                                x_5|         array|
|x_6_address0          |  out|    3|   ap_memory|                                x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                x_6|         array|
|x_7_address0          |  out|    3|   ap_memory|                                x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                x_7|         array|
|x_7_q0                |   in|   32|   ap_memory|                                x_7|         array|
|x_8_address0          |  out|    3|   ap_memory|                                x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                x_8|         array|
|x_9_address0          |  out|    3|   ap_memory|                                x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                x_9|         array|
|x_9_q0                |   in|   32|   ap_memory|                                x_9|         array|
|x_10_address0         |  out|    3|   ap_memory|                               x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                               x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                               x_10|         array|
|x_11_address0         |  out|    3|   ap_memory|                               x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                               x_11|         array|
|x_11_q0               |   in|   32|   ap_memory|                               x_11|         array|
|x_12_address0         |  out|    3|   ap_memory|                               x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                               x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                               x_12|         array|
|x_13_address0         |  out|    3|   ap_memory|                               x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                               x_13|         array|
|x_13_q0               |   in|   32|   ap_memory|                               x_13|         array|
|x_14_address0         |  out|    3|   ap_memory|                               x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                               x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                               x_14|         array|
|x_15_address0         |  out|    3|   ap_memory|                               x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                               x_15|         array|
|x_15_q0               |   in|   32|   ap_memory|                               x_15|         array|
|alpha                 |   in|   32|     ap_none|                              alpha|        scalar|
|z_old_address0        |  out|    3|   ap_memory|                              z_old|         array|
|z_old_ce0             |  out|    1|   ap_memory|                              z_old|         array|
|z_old_q0              |   in|   32|   ap_memory|                              z_old|         array|
|z_old_1_address0      |  out|    3|   ap_memory|                            z_old_1|         array|
|z_old_1_ce0           |  out|    1|   ap_memory|                            z_old_1|         array|
|z_old_1_q0            |   in|   32|   ap_memory|                            z_old_1|         array|
|z_old_2_address0      |  out|    3|   ap_memory|                            z_old_2|         array|
|z_old_2_ce0           |  out|    1|   ap_memory|                            z_old_2|         array|
|z_old_2_q0            |   in|   32|   ap_memory|                            z_old_2|         array|
|z_old_3_address0      |  out|    3|   ap_memory|                            z_old_3|         array|
|z_old_3_ce0           |  out|    1|   ap_memory|                            z_old_3|         array|
|z_old_3_q0            |   in|   32|   ap_memory|                            z_old_3|         array|
|z_old_4_address0      |  out|    3|   ap_memory|                            z_old_4|         array|
|z_old_4_ce0           |  out|    1|   ap_memory|                            z_old_4|         array|
|z_old_4_q0            |   in|   32|   ap_memory|                            z_old_4|         array|
|z_old_5_address0      |  out|    3|   ap_memory|                            z_old_5|         array|
|z_old_5_ce0           |  out|    1|   ap_memory|                            z_old_5|         array|
|z_old_5_q0            |   in|   32|   ap_memory|                            z_old_5|         array|
|z_old_6_address0      |  out|    3|   ap_memory|                            z_old_6|         array|
|z_old_6_ce0           |  out|    1|   ap_memory|                            z_old_6|         array|
|z_old_6_q0            |   in|   32|   ap_memory|                            z_old_6|         array|
|z_old_7_address0      |  out|    3|   ap_memory|                            z_old_7|         array|
|z_old_7_ce0           |  out|    1|   ap_memory|                            z_old_7|         array|
|z_old_7_q0            |   in|   32|   ap_memory|                            z_old_7|         array|
|z_old_8_address0      |  out|    3|   ap_memory|                            z_old_8|         array|
|z_old_8_ce0           |  out|    1|   ap_memory|                            z_old_8|         array|
|z_old_8_q0            |   in|   32|   ap_memory|                            z_old_8|         array|
|z_old_9_address0      |  out|    3|   ap_memory|                            z_old_9|         array|
|z_old_9_ce0           |  out|    1|   ap_memory|                            z_old_9|         array|
|z_old_9_q0            |   in|   32|   ap_memory|                            z_old_9|         array|
|z_old_10_address0     |  out|    3|   ap_memory|                           z_old_10|         array|
|z_old_10_ce0          |  out|    1|   ap_memory|                           z_old_10|         array|
|z_old_10_q0           |   in|   32|   ap_memory|                           z_old_10|         array|
|z_old_11_address0     |  out|    3|   ap_memory|                           z_old_11|         array|
|z_old_11_ce0          |  out|    1|   ap_memory|                           z_old_11|         array|
|z_old_11_q0           |   in|   32|   ap_memory|                           z_old_11|         array|
|z_old_12_address0     |  out|    3|   ap_memory|                           z_old_12|         array|
|z_old_12_ce0          |  out|    1|   ap_memory|                           z_old_12|         array|
|z_old_12_q0           |   in|   32|   ap_memory|                           z_old_12|         array|
|z_old_13_address0     |  out|    3|   ap_memory|                           z_old_13|         array|
|z_old_13_ce0          |  out|    1|   ap_memory|                           z_old_13|         array|
|z_old_13_q0           |   in|   32|   ap_memory|                           z_old_13|         array|
|z_old_14_address0     |  out|    3|   ap_memory|                           z_old_14|         array|
|z_old_14_ce0          |  out|    1|   ap_memory|                           z_old_14|         array|
|z_old_14_q0           |   in|   32|   ap_memory|                           z_old_14|         array|
|z_old_15_address0     |  out|    3|   ap_memory|                           z_old_15|         array|
|z_old_15_ce0          |  out|    1|   ap_memory|                           z_old_15|         array|
|z_old_15_q0           |   in|   32|   ap_memory|                           z_old_15|         array|
|sub                   |   in|   32|     ap_none|                                sub|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

