Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 11:57:01 2022
| Host         : Earth running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[0].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[10].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[11].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[12].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[13].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[14].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[15].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[16].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[17].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[1].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[2].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[3].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[4].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[5].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[6].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[7].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[8].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[9].middleCLK/outCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkComp/lastCLK/outCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.613        0.000                      0                    1        0.382        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.613        0.000                      0                    1        0.382        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 clkComp/genblk1[0].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkComp/genblk1[0].middleCLK/outCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (42.011%)  route 0.801ns (57.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.619     5.140    clkComp/genblk1[0].middleCLK/sysCLK
    SLICE_X58Y26         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  clkComp/genblk1[0].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.801     6.397    clkComp/genblk1[0].middleCLK/outCLK
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  clkComp/genblk1[0].middleCLK/outCLK_i_1/O
                         net (fo=1, routed)           0.000     6.521    clkComp/genblk1[0].middleCLK/p_0_in
    SLICE_X58Y26         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.503    14.844    clkComp/genblk1[0].middleCLK/sysCLK
    SLICE_X58Y26         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.029    15.134    clkComp/genblk1[0].middleCLK/outCLK_reg
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  8.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 clkComp/genblk1[0].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkComp/genblk1[0].middleCLK/outCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.356%)  route 0.287ns (60.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.582     1.465    clkComp/genblk1[0].middleCLK/sysCLK
    SLICE_X58Y26         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  clkComp/genblk1[0].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.287     1.893    clkComp/genblk1[0].middleCLK/outCLK
    SLICE_X58Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.938 r  clkComp/genblk1[0].middleCLK/outCLK_i_1/O
                         net (fo=1, routed)           0.000     1.938    clkComp/genblk1[0].middleCLK/p_0_in
    SLICE_X58Y26         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.849     1.976    clkComp/genblk1[0].middleCLK/sysCLK
    SLICE_X58Y26         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDRE (Hold_fdre_C_D)         0.091     1.556    clkComp/genblk1[0].middleCLK/outCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.382    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   clkComp/genblk1[0].middleCLK/outCLK_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.238ns (59.047%)  route 2.939ns (40.953%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.874     1.293    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.299     1.592 r  sevenINST/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           2.066     3.657    seg_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.177 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.177    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.461ns (63.513%)  route 2.563ns (36.487%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.890     1.309    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.324     1.633 r  sevenINST/sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.306    sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.024 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.024    sel[3]
    W4                                                                r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.249ns (60.582%)  route 2.765ns (39.418%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.448     0.867    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.166 r  sevenINST/seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.317     3.483    sel_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.014 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.014    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.254ns (61.568%)  route 2.655ns (38.432%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.874     1.293    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.299     1.592 r  sevenINST/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.782     3.373    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.909 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.909    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.229ns (61.539%)  route 2.643ns (38.461%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.874     1.293    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.299     1.592 r  sevenINST/seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.769     3.361    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.872 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.872    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 4.241ns (62.466%)  route 2.548ns (37.534%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.890     1.309    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.299     1.608 r  sevenINST/sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     3.266    sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.789 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.789    sel[2]
    V4                                                                r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 4.449ns (67.687%)  route 2.124ns (32.313%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.448     0.867    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.328     1.195 r  sevenINST/sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     2.871    sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.702     6.573 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.573    sel[1]
    U4                                                                r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.395ns  (logic 4.221ns (65.998%)  route 2.175ns (34.002%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.448     0.867    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.166 r  sevenINST/seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.727     2.893    sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.395 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.395    sel[0]
    U2                                                                r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenINST/ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.094ns  (logic 0.746ns (35.618%)  route 1.348ns (64.382%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sevenINST/ps_reg[1]/Q
                         net (fo=6, routed)           0.874     1.293    sevenINST/ps[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.327     1.620 r  sevenINST/ps[1]_i_1/O
                         net (fo=1, routed)           0.475     2.094    sevenINST/ps[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  sevenINST/ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[7].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[7].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  clkComp/genblk1[7].middleCLK/outCLK_reg/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  clkComp/genblk1[7].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           1.009     1.465    clkComp/genblk1[7].middleCLK/outCLK_reg_0
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.589 r  clkComp/genblk1[7].middleCLK/outCLK_i_1__6/O
                         net (fo=1, routed)           0.000     1.589    clkComp/genblk1[7].middleCLK/outCLK_i_1__6_n_0
    SLICE_X63Y27         FDRE                                         r  clkComp/genblk1[7].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkComp/genblk1[10].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[10].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  clkComp/genblk1[10].middleCLK/outCLK_reg/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[10].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[10].middleCLK/outCLK_reg_0
    SLICE_X63Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[10].middleCLK/outCLK_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[10].middleCLK/outCLK_i_1__9_n_0
    SLICE_X63Y26         FDRE                                         r  clkComp/genblk1[10].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[1].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[1].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  clkComp/genblk1[1].middleCLK/outCLK_reg/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[1].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[1].middleCLK/outCLK_reg_0
    SLICE_X59Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[1].middleCLK/outCLK_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[1].middleCLK/outCLK_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  clkComp/genblk1[1].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[3].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[3].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  clkComp/genblk1[3].middleCLK/outCLK_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[3].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[3].middleCLK/outCLK_reg_0
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[3].middleCLK/outCLK_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[3].middleCLK/outCLK_i_1__2_n_0
    SLICE_X61Y26         FDRE                                         r  clkComp/genblk1[3].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[4].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[4].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  clkComp/genblk1[4].middleCLK/outCLK_reg/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[4].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[4].middleCLK/outCLK_reg_0
    SLICE_X61Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[4].middleCLK/outCLK_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[4].middleCLK/outCLK_i_1__3_n_0
    SLICE_X61Y25         FDRE                                         r  clkComp/genblk1[4].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/lastCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/lastCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  clkComp/lastCLK/outCLK_reg/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/lastCLK/outCLK_reg/Q
                         net (fo=3, routed)           0.168     0.309    clkComp/lastCLK/CLK
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/lastCLK/outCLK_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    clkComp/lastCLK/outCLK_i_1__17_n_0
    SLICE_X65Y28         FDRE                                         r  clkComp/lastCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[14].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[14].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  clkComp/genblk1[14].middleCLK/outCLK_reg/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[14].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[14].middleCLK/outCLK_reg_0
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[14].middleCLK/outCLK_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[14].middleCLK/outCLK_i_1__13_n_0
    SLICE_X65Y25         FDRE                                         r  clkComp/genblk1[14].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[15].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[15].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  clkComp/genblk1[15].middleCLK/outCLK_reg/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[15].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[15].middleCLK/outCLK_reg_0
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[15].middleCLK/outCLK_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[15].middleCLK/outCLK_i_1__14_n_0
    SLICE_X65Y26         FDRE                                         r  clkComp/genblk1[15].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[6].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[6].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  clkComp/genblk1[6].middleCLK/outCLK_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[6].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[6].middleCLK/outCLK_reg_0
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[6].middleCLK/outCLK_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[6].middleCLK/outCLK_i_1__5_n_0
    SLICE_X63Y25         FDRE                                         r  clkComp/genblk1[6].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenINST/ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  sevenINST/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevenINST/ps_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    sevenINST/ps[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  sevenINST/ps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sevenINST/ps[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  sevenINST/ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[8].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[8].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  clkComp/genblk1[8].middleCLK/outCLK_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[8].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.185     0.326    clkComp/genblk1[8].middleCLK/outCLK_reg_0
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clkComp/genblk1[8].middleCLK/outCLK_i_1__7/O
                         net (fo=1, routed)           0.000     0.371    clkComp/genblk1[8].middleCLK/outCLK_i_1__7_n_0
    SLICE_X62Y27         FDRE                                         r  clkComp/genblk1[8].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------





