

================================================================
== Vitis HLS Report for 'systolic_modulate'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1724|     1724|  17.240 us|  17.240 us|  1725|  1725|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                   |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance             |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_l_ni_1_fu_54  |dataflow_in_loop_l_ni_1  |      158|      158|  1.580 us|  1.580 us|   68|   68|  dataflow|
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_ni    |     1723|     1723|       160|          -|          -|    24|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln640 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:640]   --->   Operation 4 'spectopmodule' 'spectopmodule_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v217"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v218"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v219"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln653 = br void %for.cond1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 11 'br' 'br_ln653' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.39>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ni = phi i5 %add_ln653, void %codeRepl, i5 0, void %entry" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 12 'phi' 'ni' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln653 = icmp_eq  i5 %ni, i5 24" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 13 'icmp' 'icmp_ln653' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln653 = add i5 %ni, i5 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 14 'add' 'add_ln653' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln653 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i5 %ni, i5 24, i32 0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln653 = br i1 %icmp_ln653, void %codeRepl, void %for.end77" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 16 'br' 'br_ln653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.68ns)   --->   "%call_ln649 = call void @dataflow_in_loop_l_ni.1, i5 %ni, i32 %v219, i32 %v218, i32 %v217" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 17 'call' 'call_ln649' <Predicate = (!icmp_ln653)> <Delay = 2.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln683 = ret" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:683]   --->   Operation 18 'ret' 'ret_ln683' <Predicate = (icmp_ln653)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln649 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln649' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln653 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 20 'specloopname' 'specloopname_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln649 = call void @dataflow_in_loop_l_ni.1, i5 %ni, i32 %v219, i32 %v218, i32 %v217" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 21 'call' 'call_ln649' <Predicate = (!icmp_ln653)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln653 = br void %for.cond1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 22 'br' 'br_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v217]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v218]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln640        (spectopmodule       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specbitsmap_ln0            (specbitsmap         ) [ 0000]
br_ln653                   (br                  ) [ 0111]
ni                         (phi                 ) [ 0011]
icmp_ln653                 (icmp                ) [ 0011]
add_ln653                  (add                 ) [ 0111]
specdataflowpipeline_ln653 (specdataflowpipeline) [ 0000]
br_ln653                   (br                  ) [ 0000]
ret_ln683                  (ret                 ) [ 0000]
speclooptripcount_ln649    (speclooptripcount   ) [ 0000]
specloopname_ln653         (specloopname        ) [ 0000]
call_ln649                 (call                ) [ 0000]
br_ln653                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v217">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v217"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v218">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v218"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v219">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v219"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_l_ni.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1005" name="ni_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="1"/>
<pin id="44" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ni (phireg) "/>
</bind>
</comp>

<comp id="46" class="1004" name="ni_phi_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="1" slack="1"/>
<pin id="50" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ni/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_dataflow_in_loop_l_ni_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="32" slack="0"/>
<pin id="59" dir="0" index="4" bw="32" slack="0"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln649/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln653_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln653_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln653/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="icmp_ln653_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln653 "/>
</bind>
</comp>

<comp id="82" class="1005" name="add_ln653_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln653 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="53"><net_src comp="46" pin="4"/><net_sink comp="42" pin=0"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="46" pin="4"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="70"><net_src comp="46" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="46" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="66" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="46" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v219 | {2 3 }
 - Input state : 
	Port: systolic_modulate : v217 | {2 3 }
	Port: systolic_modulate : v218 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln653 : 1
		add_ln653 : 1
		specdataflowpipeline_ln653 : 1
		br_ln653 : 2
		call_ln649 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_l_ni_1_fu_54 |    0    |    40   |  17.802 |   5841  |   3741  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |          icmp_ln653_fu_66         |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |          add_ln653_fu_72          |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    0    |    40   |  17.802 |   5841  |   3765  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln653_reg_82|    5   |
|icmp_ln653_reg_78|    1   |
|    ni_reg_42    |    5   |
+-----------------+--------+
|      Total      |   11   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| ni_reg_42 |  p0  |   2  |   5  |   10   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   10   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   40   |   17   |  5841  |  3765  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   11   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   40   |   18   |  5852  |  3774  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
