{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559133977107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559133977112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:46:16 2019 " "Processing started: Wed May 29 20:46:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559133977112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133977112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133977112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559133977743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559133977743 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clk_buffer.qsys " "Elaborating Platform Designer system entity \"clk_buffer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559133987970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:32 Progress: Loading clk_buffer/clk_buffer.qsys " "2019.05.29.20:46:32 Progress: Loading clk_buffer/clk_buffer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133992997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:33 Progress: Reading input file " "2019.05.29.20:46:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:33 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2019.05.29.20:46:33 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993526 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:33 Progress: Parameterizing module altclkctrl_0 " "2019.05.29.20:46:33 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:33 Progress: Building connections " "2019.05.29.20:46:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:33 Progress: Parameterizing connections " "2019.05.29.20:46:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:33 Progress: Validating " "2019.05.29.20:46:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133993778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:34 Progress: Done reading input file " "2019.05.29.20:46:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133994726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:35 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX. " "2019.05.29.20:46:35 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:35 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer. " "2019.05.29.20:46:35 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.20:46:35 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.  " "2019.05.29.20:46:35 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_buffer: Generating clk_buffer \"clk_buffer\" for QUARTUS_SYNTH " "Clk_buffer: Generating clk_buffer \"clk_buffer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clk_buffer\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clk_buffer\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files " "Clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133995853 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clk_buffer.qsys " "Finished elaborating Platform Designer system entity \"clk_buffer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559133996776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_16b20b-arch " "Found design unit 1: encoder_16b20b-arch" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997294 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_16b20b " "Found entity 1: encoder_16b20b" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_v " "Found entity 1: encode_v" {  } { { "../src/openscr8B10B/encode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_16b20b-arch " "Found design unit 1: decoder_16b20b-arch" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997296 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_16b20b " "Found entity 1: decoder_16b20b" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v " "Found entity 1: decode_v" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch_sync_buffer_2ch-top " "Found design unit 1: ch_sync_buffer_2ch-top" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch_sync_buffer_2ch " "Found entity 1: ch_sync_buffer_2ch" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch_sync_buf_out_mux-Behavioral " "Found design unit 1: ch_sync_buf_out_mux-Behavioral" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997299 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch_sync_buf_out_mux " "Found entity 1: ch_sync_buf_out_mux" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_sync_buf-Behavioral " "Found design unit 1: D_FF_sync_buf-Behavioral" {  } { { "../src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997300 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_sync_buf " "Found entity 1: D_FF_sync_buf" {  } { { "../src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-top " "Found design unit 1: traffic-top" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997301 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-Behavioral " "Found design unit 1: reset_logic-Behavioral" {  } { { "../src/reset_logic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997302 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "../src/reset_logic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL " "Found design unit 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997351 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL " "Found design unit 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1248 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997351 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xcvr_reconfig_3125_4ch-RTL " "Found design unit 3: xcvr_reconfig_3125_4ch-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1440 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997351 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_Reconfig_3125_4ch_alt_dprio_kuj " "Found entity 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997351 ""} { "Info" "ISGN_ENTITY_NAME" "2 XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm " "Found entity 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997351 ""} { "Info" "ISGN_ENTITY_NAME" "3 XCVR_Reconfig_3125_4ch " "Found entity 3: XCVR_Reconfig_3125_4ch" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_3125_4ch_alt4gxb-RTL " "Found design unit 1: XCVR_3125_4ch_alt4gxb-RTL" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xcvr_3125_4ch-RTL " "Found design unit 2: xcvr_3125_4ch-RTL" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997415 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_3125_4ch_alt4gxb " "Found entity 1: XCVR_3125_4ch_alt4gxb" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997415 ""} { "Info" "ISGN_ENTITY_NAME" "2 XCVR_3125_4ch " "Found entity 2: XCVR_3125_4ch" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_TOP-XCVR_TOP_connect " "Found design unit 1: XCVR_TOP-XCVR_TOP_connect" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997416 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_TOP " "Found entity 1: XCVR_TOP" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_8B10B_interconnect-Top " "Found design unit 1: XCVR_8B10B_interconnect-Top" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997418 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_8B10B_interconnect " "Found entity 1: XCVR_8B10B_interconnect" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAME_GEN-RTL " "Found design unit 1: FRAME_GEN-RTL" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997419 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAME_GEN " "Found entity 1: FRAME_GEN" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAME_CHECK-RTL " "Found design unit 1: FRAME_CHECK-RTL" {  } { { "../src/frame_check.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997419 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAME_CHECK " "Found entity 1: FRAME_CHECK" {  } { { "../src/frame_check.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataStruct_param_def_header " "Found design unit 1: DataStruct_param_def_header" {  } { { "../src/DataStruct_param_def_header.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider_RTL " "Found design unit 1: clock_divider-clock_divider_RTL" {  } { { "../src/clock_divider.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997420 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_buffer/clk_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clk_buffer/clk_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_buffer " "Found entity 1: clk_buffer" {  } { { "db/ip/clk_buffer/clk_buffer.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_buffer_altclkctrl_0_sub " "Found entity 1: clk_buffer_altclkctrl_0_sub" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997457 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_buffer_altclkctrl_0 " "Found entity 2: clk_buffer_altclkctrl_0" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559133997457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133997457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XCVR_top " "Elaborating entity \"XCVR_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559133998816 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ref_clock_ckh_LED XCVR_top.vhd(27) " "VHDL Signal Declaration warning at XCVR_top.vhd(27): used implicit default value for signal \"Ref_clock_ckh_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559133998818 "|XCVR_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_div_out XCVR_top.vhd(28) " "VHDL Signal Declaration warning at XCVR_top.vhd(28): used implicit default value for signal \"clk_div_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559133998818 "|XCVR_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "error_cnt_ch_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"error_cnt_ch_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tx_Para_data_bank_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tx_Para_data_bank_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rx_Para_data_bank_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rx_Para_data_bank_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "error_cnt_ch_bank_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"error_cnt_ch_bank_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "error_cnt_ch_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"error_cnt_ch_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559133998822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_8B10B_interconnect XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen " "Elaborating entity \"XCVR_8B10B_interconnect\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\"" {  } { { "../src/XCVR_top.vhd" "\\Connect_XVCR_Module_loop:0:XCVR_Module_gen" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559133998830 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_Para_data_from_sync_buf_ch XCVR_8B10B_interconnect.vhd(123) " "VHDL Signal Declaration warning at XCVR_8B10B_interconnect.vhd(123): used implicit default value for signal \"rx_Para_data_from_sync_buf_ch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559133998832 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_Para_data_to_sync_buf_ch XCVR_8B10B_interconnect.vhd(124) " "Verilog HDL or VHDL warning at XCVR_8B10B_interconnect.vhd(124): object \"rx_Para_data_to_sync_buf_ch\" assigned a value but never read" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559133998832 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elastic_can_start_sync XCVR_8B10B_interconnect.vhd(126) " "Verilog HDL or VHDL warning at XCVR_8B10B_interconnect.vhd(126): object \"elastic_can_start_sync\" assigned a value but never read" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559133998832 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RX_para_external_ch\[0\] XCVR_8B10B_interconnect.vhd(23) " "Using initial value X (don't care) for net \"RX_para_external_ch\[0\]\" at XCVR_8B10B_interconnect.vhd(23)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133998839 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TX_para_external_clk_ch\[0\] XCVR_8B10B_interconnect.vhd(24) " "Using initial value X (don't care) for net \"TX_para_external_clk_ch\[0\]\" at XCVR_8B10B_interconnect.vhd(24)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133998839 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RX_para_external_clk_ch\[0\] XCVR_8B10B_interconnect.vhd(25) " "Using initial value X (don't care) for net \"RX_para_external_clk_ch\[0\]\" at XCVR_8B10B_interconnect.vhd(25)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133998839 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tx_traffic_ready_ext_ch XCVR_8B10B_interconnect.vhd(26) " "Using initial value X (don't care) for net \"tx_traffic_ready_ext_ch\" at XCVR_8B10B_interconnect.vhd(26)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133998840 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_traffic_ready_ext_ch XCVR_8B10B_interconnect.vhd(27) " "Using initial value X (don't care) for net \"rx_traffic_ready_ext_ch\" at XCVR_8B10B_interconnect.vhd(27)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559133998840 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_3125_4ch XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR " "Elaborating entity \"XCVR_3125_4ch\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "XCVR" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559133998860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_3125_4ch_alt4gxb XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component " "Elaborating entity \"XCVR_3125_4ch_alt4gxb\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\"" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "XCVR_3125_4ch_alt4gxb_component" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559133998877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_receive_pcs0_signaldetect XCVR_3125_4ch.vhd(172) " "Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(172): object \"wire_receive_pcs0_signaldetect\" assigned a value but never read" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559133998903 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_transmit_pcs0_forceelecidleout XCVR_3125_4ch.vhd(192) " "Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(192): object \"wire_transmit_pcs0_forceelecidleout\" assigned a value but never read" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559133998904 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_coreclkout_wire_range129w XCVR_3125_4ch.vhd(332) " "Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(332): object \"wire_w_coreclkout_wire_range129w\" assigned a value but never read" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559133998944 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_Reconfig_3125_4ch XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig " "Elaborating entity \"XCVR_Reconfig_3125_4ch\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "XCVR_reconfig" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component " "Elaborating entity \"XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborating entity \"alt_cal\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "calibration" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CHANNEL_ADDRESS_WIDTH 2 " "Parameter \"CHANNEL_ADDRESS_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_CHANNELS 4 " "Parameter \"NUMBER_OF_CHANNELS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIM_MODEL_MODE FALSE " "Parameter \"SIM_MODEL_MODE\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal " "Parameter \"lpm_type\" = \"alt_cal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000287 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559134000287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal.v" "alt_cal_mux_gen.testbus_mux" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } } { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_snc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_snc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_snc " "Found entity 1: mux_snc" {  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134000359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134000359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_snc XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated " "Elaborating entity \"mux_snc\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal.v" "pd0_det" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } } { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_Reconfig_3125_4ch_alt_dprio_kuj XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio " "Elaborating entity \"XCVR_Reconfig_3125_4ch_alt_dprio_kuj\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "dprio" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "pre_amble_cmpr" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000439 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559134000439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_19i " "Found entity 1: cmpr_19i" {  } { { "db/cmpr_19i.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_19i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134000479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134000479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_19i XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_19i:auto_generated " "Elaborating entity \"cmpr_19i\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_19i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "rd_data_output_cmpr" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1185 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000491 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1185 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559134000491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dci " "Found entity 1: cmpr_dci" {  } { { "db/cmpr_dci.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_dci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134000541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134000541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dci XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_dci:auto_generated " "Elaborating entity \"cmpr_dci\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_dci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "state_mc_cmpr" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1196 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000554 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1196 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559134000554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nuh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nuh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nuh " "Found entity 1: cmpr_nuh" {  } { { "db/cmpr_nuh.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_nuh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134000595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134000595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nuh XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_nuh:auto_generated " "Elaborating entity \"cmpr_nuh\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_nuh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "state_mc_counter" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DEFAULT " "Parameter \"lpm_direction\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000620 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559134000620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4o " "Found entity 1: cntr_u4o" {  } { { "db/cntr_u4o.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_u4o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134000660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134000660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u4o XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\|cntr_u4o:auto_generated " "Elaborating entity \"cntr_u4o\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\|cntr_u4o:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "state_mc_decode" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134000681 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559134000681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8kg " "Found entity 1: decode_8kg" {  } { { "db/decode_8kg.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_8kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134000728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134000728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8kg XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\|decode_8kg:auto_generated " "Elaborating entity \"decode_8kg\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\|decode_8kg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAME_GEN XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen " "Elaborating entity \"FRAME_GEN\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000734 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "frame_gen.vhd(30) " "Verilog HDL or VHDL warning at frame_gen.vhd(30): conditional expression evaluates to a constant" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" 30 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559134000735 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:Data_gen_loop:0:judg_if_data_is_internal:Data_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAME_CHECK XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_CHECK:\\Data_check_loop:0:judg_if_data_is_internal:Data_check " "Elaborating entity \"FRAME_CHECK\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_CHECK:\\Data_check_loop:0:judg_if_data_is_internal:Data_check\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\Data_check_loop:0:judg_if_data_is_internal:Data_check" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic " "Elaborating entity \"traffic\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_traffic_loop:0:traffic" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_logic XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|reset_logic:rst_logic " "Elaborating entity \"reset_logic\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|reset_logic:rst_logic\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "rst_logic" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_16b20b XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc " "Elaborating entity \"encoder_16b20b\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_16B20B_enc_loop:0:enc" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_v XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc\|encode_v:encoder_0 " "Elaborating entity \"encode_v\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc\|encode_v:encoder_0\"" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "encoder_0" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalk encode_v.v(96) " "Verilog HDL or VHDL warning at encode_v.v(96): object \"illegalk\" assigned a value but never read" {  } { { "../src/openscr8B10B/encode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000792 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:generate_16B20B_enc_loop:0:enc|encode_v:encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_16b20b XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec " "Elaborating entity \"decoder_16b20b\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_16B20B_dec_loop:0:dec" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec\|decode_v:decoder_0 " "Elaborating entity \"decode_v\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec\|decode_v:decoder_0\"" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "decoder_0" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdei decode_v.v(64) " "Verilog HDL or VHDL warning at decode_v.v(64): object \"cdei\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000809 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p22enin decode_v.v(68) " "Verilog HDL or VHDL warning at decode_v.v(68): object \"p22enin\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000809 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p22ei decode_v.v(69) " "Verilog HDL or VHDL warning at decode_v.v(69): object \"p22ei\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000810 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p31dnenin decode_v.v(72) " "Verilog HDL or VHDL warning at decode_v.v(72): object \"p31dnenin\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000810 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p31e decode_v.v(74) " "Verilog HDL or VHDL warning at decode_v.v(74): object \"p31e\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000810 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alt7 decode_v.v(114) " "Verilog HDL or VHDL warning at decode_v.v(114): object \"alt7\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000810 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k28 decode_v.v(116) " "Verilog HDL or VHDL warning at decode_v.v(116): object \"k28\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000810 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode_v.v(136) " "Verilog HDL assignment warning at decode_v.v(136): truncated value with size 32 to match size of target (1)" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559134000812 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode_v.v(156) " "Verilog HDL assignment warning at decode_v.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559134000813 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_buffer XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG " "Elaborating entity \"clk_buffer\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_buffer_altclkctrl_0 XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clk_buffer_altclkctrl_0\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/clk_buffer/clk_buffer.v" "altclkctrl_0" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_buffer_altclkctrl_0_sub XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component " "Elaborating entity \"clk_buffer_altclkctrl_0_sub\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\"" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "clk_buffer_altclkctrl_0_sub_component" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134000826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect clk_buffer_altclkctrl_0.v(46) " "Verilog HDL or VHDL warning at clk_buffer_altclkctrl_0.v(46): object \"clkselect\" assigned a value but never read" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559134000826 "|XCVR_top|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vn84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn84 " "Found entity 1: altsyncram_vn84" {  } { { "db/altsyncram_vn84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_vn84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134003647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134003647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8pc " "Found entity 1: mux_8pc" {  } { { "db/mux_8pc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134003876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134003876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_srf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_srf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_srf " "Found entity 1: decode_srf" {  } { { "db/decode_srf.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_srf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134003927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134003927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jei " "Found entity 1: cntr_jei" {  } { { "db/cntr_jei.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_jei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134003986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134003986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ddc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ddc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ddc " "Found entity 1: cmpr_ddc" {  } { { "db/cmpr_ddc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_ddc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134004026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134004026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n5j " "Found entity 1: cntr_n5j" {  } { { "db/cntr_n5j.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_n5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134004088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134004088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rci " "Found entity 1: cntr_rci" {  } { { "db/cntr_rci.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_rci.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134004157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134004157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_adc " "Found entity 1: cmpr_adc" {  } { { "db/cmpr_adc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_adc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134004206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134004206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hvi " "Found entity 1: cntr_hvi" {  } { { "db/cntr_hvi.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_hvi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134004254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134004254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6dc " "Found entity 1: cmpr_6dc" {  } { { "db/cmpr_6dc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_6dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134004294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134004294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o84 " "Found entity 1: altsyncram_7o84" {  } { { "db/altsyncram_7o84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_7o84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134005906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134005906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nei " "Found entity 1: cntr_nei" {  } { { "db/cntr_nei.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_nei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134006072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134006072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn84 " "Found entity 1: altsyncram_hn84" {  } { { "db/altsyncram_hn84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_hn84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134006534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134006534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bei " "Found entity 1: cntr_bei" {  } { { "db/cntr_bei.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_bei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134006666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134006666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cdc " "Found entity 1: cmpr_cdc" {  } { { "db/cmpr_cdc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_cdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134006700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134006700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh84 " "Found entity 1: altsyncram_vh84" {  } { { "db/altsyncram_vh84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_vh84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134006913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134006913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ebi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ebi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ebi " "Found entity 1: cntr_ebi" {  } { { "db/cntr_ebi.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_ebi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134007012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134007012 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "GP_01 " "Analysis and Synthesis generated Signal Tap or debug node instance \"GP_01\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134007633 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "GP_23 " "Analysis and Synthesis generated Signal Tap or debug node instance \"GP_23\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134007635 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "RX " "Analysis and Synthesis generated Signal Tap or debug node instance \"RX\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134007639 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "TX " "Analysis and Synthesis generated Signal Tap or debug node instance \"TX\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134007642 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "init " "Analysis and Synthesis generated Signal Tap or debug node instance \"init\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134007643 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559134007945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.29.20:46:52 Progress: Loading sldde52b15d/alt_sld_fab_wrapper_hw.tcl " "2019.05.29.20:46:52 Progress: Loading sldde52b15d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134012342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134014739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134015029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134016837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134017029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134017237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134017489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134017493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134017493 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559134018213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde52b15d/alt_sld_fab.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134018601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134018601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134018795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134018795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134018797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134018797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134018917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134018917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134019075 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134019075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134019075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559134019219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134019219 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 54 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559134024225 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559134024225 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[0\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[1\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[1\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[2\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[2\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[3\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[3\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[4\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[4\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[5\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[5\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[6\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[6\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[7\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[7\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[8\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[8\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[9\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[9\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[10\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[10\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[11\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[11\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[12\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[12\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[13\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[13\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[14\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[14\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[15\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[15\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_Para_data_bank[0][0][15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ext_tx_para_data_clk_bank\[0\]\[0\] GND " "Pin \"ext_tx_para_data_clk_bank\[0\]\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|ext_tx_para_data_clk_bank[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ext_rx_para_data_clk_bank\[0\]\[0\] GND " "Pin \"ext_rx_para_data_clk_bank\[0\]\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|ext_rx_para_data_clk_bank[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_traffic_ready_ext_bank\[0\] GND " "Pin \"tx_traffic_ready_ext_bank\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|tx_traffic_ready_ext_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_traffic_ready_ext_bank\[0\] GND " "Pin \"rx_traffic_ready_ext_bank\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|rx_traffic_ready_ext_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ref_clock_ckh_LED GND " "Pin \"Ref_clock_ckh_LED\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|Ref_clock_ckh_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_div_out GND " "Pin \"clk_div_out\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|clk_div_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "RJ45_CLK_BUF_EN_0_N GND " "Pin \"RJ45_CLK_BUF_EN_0_N\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|RJ45_CLK_BUF_EN_0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RJ45_CLK_BUF_EN_1_N GND " "Pin \"RJ45_CLK_BUF_EN_1_N\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|RJ45_CLK_BUF_EN_1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt0_en VCC " "Pin \"opt0_en\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|opt0_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt1_en VCC " "Pin \"opt1_en\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|opt1_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt0_dis GND " "Pin \"opt0_dis\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|opt0_dis"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt1_dis GND " "Pin \"opt1_dis\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|opt1_dis"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt0_reset_n VCC " "Pin \"opt0_reset_n\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|opt0_reset_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt1_reset_n VCC " "Pin \"opt1_reset_n\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559134027575 "|XCVR_TOP|opt1_reset_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559134027575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134027761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559134033807 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "TX 83 233 0 0 150 " "Partially connected in-system debug instance \"TX\" to 83 of its 233 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 150 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1559134036593 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "RX 115 363 0 0 248 " "Partially connected in-system debug instance \"RX\" to 115 of its 363 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 248 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1559134036616 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "init 49 " "Successfully connected in-system debug instance \"init\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1559134036625 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "GP_01 32 319 0 0 287 " "Partially connected in-system debug instance \"GP_01\" to 32 of its 319 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 287 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1559134036647 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "GP_23 32 319 0 0 287 " "Partially connected in-system debug instance \"GP_23\" to 32 of its 319 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 287 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1559134036670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559134037196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559134037196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCVR_Ref_Clock_internal " "No output dependent on input pin \"XCVR_Ref_Clock_internal\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|XCVR_Ref_Clock_internal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "init_clk " "No output dependent on input pin \"init_clk\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|init_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[0\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[0\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[1\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[1\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[2\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[2\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[3\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[3\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[4\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[4\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[5\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[5\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[6\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[6\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[7\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[7\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[8\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[8\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[9\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[9\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[10\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[10\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[11\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[11\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[12\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[12\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[13\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[13\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[14\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[14\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[15\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[15\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559134038406 "|XCVR_TOP|tx_Para_data_bank[0][0][15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559134038406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10968 " "Implemented 10968 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559134038430 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559134038430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10325 " "Implemented 10325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559134038430 ""} { "Info" "ICUT_CUT_TM_RAMS" "559 " "Implemented 559 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559134038430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559134038430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1265 " "Peak virtual memory: 1265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559134038488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:47:18 2019 " "Processing ended: Wed May 29 20:47:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559134038488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559134038488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559134038488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559134038488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559134039404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559134039406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:47:19 2019 " "Processing started: Wed May 29 20:47:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559134039406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559134039406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559134039406 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559134039448 ""}
{ "Info" "0" "" "Project  = arr_2_4ch_U2" {  } {  } 0 0 "Project  = arr_2_4ch_U2" 0 0 "Fitter" 0 0 1559134039449 ""}
{ "Info" "0" "" "Revision = stx_4_1ch" {  } {  } 0 0 "Revision = stx_4_1ch" 0 0 "Fitter" 0 0 1559134039449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559134039749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559134039749 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stx_4_1ch EP2AGX95EF29I3 " "Selected device EP2AGX95EF29I3 for design \"stx_4_1ch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559134039845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559134039902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559134039902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559134040503 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF29I3 " "Device EP2AGX45DF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559134040914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF29I3 " "Device EP2AGX65DF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559134040914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125EF29I3 " "Device EP2AGX125EF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559134040914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX190EF29I3 " "Device EP2AGX190EF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559134040914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX260EF29I3 " "Device EP2AGX260EF29I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559134040914 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559134040914 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AB16 " "Pin ~ALTERA_nCEO~ is reserved at location AB16" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 53411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559134040938 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559134040938 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559134040942 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559134041542 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "XCVR_Ref_Clock_internal XCVR_Ref_Clock_internal(n) " "Pin \"XCVR_Ref_Clock_internal\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"XCVR_Ref_Clock_internal(n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_internal } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_Ref_Clock_internal" } { 0 "XCVR_Ref_Clock_internal(n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1464 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_internal(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134042272 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[0\] TX_ser_bnak\[0\]\[0\](n) " "Pin \"TX_ser_bnak\[0\]\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TX_ser_bnak\[0\]\[0\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[0\]" } { 0 "TX_ser_bnak\[0\]\[0\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1456 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134042272 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "XCVR_Ref_Clock_external XCVR_Ref_Clock_external(n) " "Pin \"XCVR_Ref_Clock_external\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"XCVR_Ref_Clock_external(n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_external } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_Ref_Clock_external" } { 0 "XCVR_Ref_Clock_external(n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1463 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { XCVR_Ref_Clock_external(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134042272 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[0\] RX_ser_bank\[0\]\[0\](n) " "Pin \"RX_ser_bank\[0\]\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"RX_ser_bank\[0\]\[0\](n)\"" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[0\]" } { 0 "RX_ser_bank\[0\]\[0\](n)" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1449 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134042272 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1559134042272 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 68 " "No exact pin location assignment(s) for 54 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559134042706 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1581 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559134042731 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1643 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559134042731 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1944 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1739 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 4482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2010 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0\" on channel 0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2098 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\" is preserved" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1643 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 0 " "\"GXB PLL\" associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0\" at logical PLL location 0 is preserved" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 19882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167016 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "Design Software" 0 -1 1559134043096 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Clock Divider XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|central_clk_div0 " "\"GXB Clock Divider\" associated with node \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|central_clk_div0\" is preserved" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1588 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1559134043096 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1643 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1559134043096 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1559134043096 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y4_N134            " "PCIEHIP_X0_Y4_N134           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135   " "CALIBRATIONBLOCK_X0_Y2_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y72_N135  XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y72_N135  XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1581 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139               " "CMU_X0_Y10_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG23                      " "PIN_AG23                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137              " "RXPMA_X0_Y4_N137             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139              " "RXPCS_X0_Y4_N139             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135            " "HSSIPLL_X0_Y4_N135           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136       " "CLOCKDIVIDER_X0_Y4_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140              " "TXPCS_X0_Y4_N140             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138              " "TXPMA_X0_Y4_N138             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE24                      " "PIN_AE24                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG25                      " "PIN_AG25                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137              " "RXPMA_X0_Y7_N137             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139              " "RXPCS_X0_Y7_N139             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135            " "HSSIPLL_X0_Y7_N135           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140              " "TXPCS_X0_Y7_N140             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138              " "TXPMA_X0_Y7_N138             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG27                      " "PIN_AG27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE27                      " "PIN_AE27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135           " "HSSIPLL_X0_Y10_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136      " "CLOCKDIVIDER_X0_Y10_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD25                      " "PIN_AD25                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135           " "HSSIPLL_X0_Y13_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC27                      " "PIN_AC27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137             " "RXPMA_X0_Y16_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139             " "RXPCS_X0_Y16_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135           " "HSSIPLL_X0_Y16_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136      " "CLOCKDIVIDER_X0_Y16_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140             " "TXPCS_X0_Y16_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138             " "TXPMA_X0_Y16_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB25                      " "PIN_AB25                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA27                      " "PIN_AA27                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137             " "RXPMA_X0_Y19_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139             " "RXPCS_X0_Y19_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135           " "HSSIPLL_X0_Y19_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140             " "TXPCS_X0_Y19_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138             " "TXPMA_X0_Y19_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y25                       " "PIN_Y25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y33_N139               " "CMU_X0_Y33_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W27                       " "PIN_W27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y27_N137             " "RXPMA_X0_Y27_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y27_N139             " "RXPCS_X0_Y27_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y27_N135           " "HSSIPLL_X0_Y27_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y27_N136      " "CLOCKDIVIDER_X0_Y27_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y27_N140             " "TXPCS_X0_Y27_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y27_N138             " "TXPMA_X0_Y27_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V25                       " "PIN_V25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U27                       " "PIN_U27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y30_N137             " "RXPMA_X0_Y30_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y30_N139             " "RXPCS_X0_Y30_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y30_N135           " "HSSIPLL_X0_Y30_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y30_N136      " "CLOCKDIVIDER_X0_Y30_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y30_N140             " "TXPCS_X0_Y30_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y30_N138             " "TXPMA_X0_Y30_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T25                       " "PIN_T25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R27                       " "PIN_R27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y33_N135           " "HSSIPLL_X0_Y33_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y33_N136      " "CLOCKDIVIDER_X0_Y33_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P25                       " "PIN_P25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y36_N135           " "HSSIPLL_X0_Y36_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y36_N136      " "CLOCKDIVIDER_X0_Y36_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N27                       " "PIN_N27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y39_N137             " "RXPMA_X0_Y39_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y39_N139             " "RXPCS_X0_Y39_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y39_N135           " "HSSIPLL_X0_Y39_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y39_N136      " "CLOCKDIVIDER_X0_Y39_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y39_N140             " "TXPCS_X0_Y39_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y39_N138             " "TXPMA_X0_Y39_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M25                       " "PIN_M25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L27                       " "PIN_L27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y42_N137             " "RXPMA_X0_Y42_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y42_N139             " "RXPCS_X0_Y42_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y42_N135           " "HSSIPLL_X0_Y42_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y42_N136      " "CLOCKDIVIDER_X0_Y42_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y42_N140             " "TXPCS_X0_Y42_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y42_N138             " "TXPMA_X0_Y42_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K25                       " "PIN_K25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL2 " "Atoms placed to IOBANK_QL2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y56_N139              XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 " "CMU_X0_Y56_N139              XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1643 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J27                      RX_ser_bank\[0\]\[0\] " "PIN_J27                      RX_ser_bank\[0\]\[0\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RX_ser_bank[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[0\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0 " "RXPMA_X0_Y50_N137            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pma0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1944 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0 " "RXPCS_X0_Y50_N139            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|receive_pcs0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y50_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y50_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1739 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 4482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y50_N136      " "CLOCKDIVIDER_X0_Y50_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0 " "TXPCS_X0_Y50_N140            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2010 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0 " "TXPMA_X0_Y50_N138            XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pma0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2098 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H25                      TX_ser_bnak\[0\]\[0\] " "PIN_H25                      TX_ser_bnak\[0\]\[0\]" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TX_ser_bnak[0][0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[0\]" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G27                       " "PIN_G27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y53_N137             " "RXPMA_X0_Y53_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y53_N139             " "RXPCS_X0_Y53_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y53_N135           " "HSSIPLL_X0_Y53_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y53_N136      " "CLOCKDIVIDER_X0_Y53_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y53_N140             " "TXPCS_X0_Y53_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y53_N138             " "TXPMA_X0_Y53_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F25                       " "PIN_F25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E27                       " "PIN_E27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y56_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 " "HSSIPLL_X0_Y56_N135          XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 19882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y56_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|central_clk_div0 " "CLOCKDIVIDER_X0_Y56_N136     XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|central_clk_div0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1588 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D25                       " "PIN_D25                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y59_N135           " "HSSIPLL_X0_Y59_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y59_N136      " "CLOCKDIVIDER_X0_Y59_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C27                       " "PIN_C27                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y62_N137             " "RXPMA_X0_Y62_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y62_N139             " "RXPCS_X0_Y62_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y62_N135           " "HSSIPLL_X0_Y62_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y62_N136      " "CLOCKDIVIDER_X0_Y62_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y62_N140             " "TXPCS_X0_Y62_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y62_N138             " "TXPMA_X0_Y62_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B26                       " "PIN_B26                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B24                       " "PIN_B24                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y65_N137             " "RXPMA_X0_Y65_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y65_N139             " "RXPCS_X0_Y65_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y65_N135           " "HSSIPLL_X0_Y65_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y65_N136      " "CLOCKDIVIDER_X0_Y65_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y65_N140             " "TXPCS_X0_Y65_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y65_N138             " "TXPMA_X0_Y65_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D23                       " "PIN_D23                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1559134043229 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1559134043229 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134044263 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559134044263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stx_4_1ch.sdc " "Synopsys Design Constraints File file not found: 'stx_4_1ch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559134044455 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134044488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559134044488 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134044497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559134044497 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559134044580 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1559134044581 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1559134044599 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559134044599 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559134044599 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559134044599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_clkout\[0\] (placed in TXPCS_X0_Y50_N140) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_clkout\[0\] (placed in TXPCS_X0_Y50_N140)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock CLKCTRL_X0_Y51_N127 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Periphery Clock CLKCTRL_X0_Y51_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock 0 38 41 74 " "Assigned fan-out of node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to Periphery Clock region from (0, 38) to (41, 74)" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2010 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_clkout (placed in RXPCS_X0_Y50_N139) " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_clkout (placed in RXPCS_X0_Y50_N139)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock CLKCTRL_X0_Y50_N127 " "Automatically promoted XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to use location or clock signal Periphery Clock CLKCTRL_X0_Y50_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 Periphery Clock 0 38 41 74 " "Assigned fan-out of node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1 to Periphery Clock region from (0, 38) to (41, 74)" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 5089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_Ref_Clock_external~input (placed in PIN AE15 (CLK6, DIFFCLK_0p)) " "Automatically promoted node XCVR_Ref_Clock_external~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 19882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 53332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w0_n0_mux_dataout~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w0_n0_mux_dataout~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[0\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 2178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w1_n0_mux_dataout~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w1_n0_mux_dataout~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[1\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[1\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 2179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w2_n0_mux_dataout~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w2_n0_mux_dataout~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[2\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[2\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 2180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046415 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w3_n0_mux_dataout~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\|l2_w3_n0_mux_dataout~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[3\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|ch_testbus0q\[3\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046416 ""}  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 41973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 37919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 37915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:RX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 37916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046416 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 39502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 26325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 22866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 22862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:GP_01\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 22863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046416 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 24427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 33927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 31561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 31557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:GP_23\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 31558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046416 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 32892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 49271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 46466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 46462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:TX\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 46463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046416 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 47464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 52997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 51958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 51955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 51956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046416 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 52128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Tx_procedure~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Tx_procedure~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|TX_K\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|TX_K\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 119 0 0 } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|TX_K\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[0\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[0\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[10\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[10\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[11\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[11\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[12\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[12\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[13\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[13\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[14\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[14\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[15\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[15\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[1\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[1\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[2\] " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\|Rx_DATA_client_r\[2\]" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 226 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559134046417 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046417 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen\|TxData_cnt~0  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen\|TxData_cnt~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046417 ""}  } { { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|state.DPRIO_WRITE  " "Automatically promoted node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|state.DPRIO_WRITE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector10~0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector10~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector23~0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector23~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector90~1 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector90~1" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 20946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_channel\[1\]~10 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_channel\[1\]~10" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_channel\[1\]~11 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_channel\[1\]~11" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector9~0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector9~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector30~0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector30~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector76~2 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector76~2" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector76~3 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector76~3" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector35~0 " "Destination node XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|Selector35~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 21137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559134046417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1559134046417 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559134046417 ""}  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 2369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559134046417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559134047985 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559134048013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559134048014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559134048048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559134048105 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559134048158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559134048158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559134048184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559134048728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559134048756 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559134048756 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 16 38 0 " "Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 16 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559134048766 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559134048766 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559134048766 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 4 0 " "I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 4 50 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 72 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 64 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 2 48 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 1 68 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use 3.3V 8 48 " "I/O bank number 8A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 4 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559134048769 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559134048769 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559134048769 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1581 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559134048834 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1643 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1559134048834 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 0 " "PLL \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2264 0 0 } } { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 182 0 0 } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 94 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1559134049449 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_ser_bank\[0\]\[1\] " "Node \"RX_ser_bank\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_ser_bank\[0\]\[1\](n) " "Node \"RX_ser_bank\[0\]\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_ser_bank\[0\]\[2\] " "Node \"RX_ser_bank\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_ser_bank\[0\]\[2\](n) " "Node \"RX_ser_bank\[0\]\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_ser_bank\[0\]\[3\] " "Node \"RX_ser_bank\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RX_ser_bank\[0\]\[3\](n) " "Node \"RX_ser_bank\[0\]\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_ser_bank\[0\]\[3\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_ser_bnak\[0\]\[1\] " "Node \"TX_ser_bnak\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_ser_bnak\[0\]\[1\](n) " "Node \"TX_ser_bnak\[0\]\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_ser_bnak\[0\]\[2\] " "Node \"TX_ser_bnak\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_ser_bnak\[0\]\[2\](n) " "Node \"TX_ser_bnak\[0\]\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_ser_bnak\[0\]\[3\] " "Node \"TX_ser_bnak\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_ser_bnak\[0\]\[3\](n) " "Node \"TX_ser_bnak\[0\]\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_ser_bnak\[0\]\[3\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559134049683 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559134049683 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559134049684 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559134049709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559134052993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559134056130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559134056487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559134061609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559134061609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559134063791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X36_Y37 X47_Y49 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y37 to location X47_Y49" {  } { { "loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y37 to location X47_Y49"} { { 12 { 0 ""} 36 37 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559134073888 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559134073888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559134075173 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1559134075173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559134075173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559134075175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.34 " "Total time spent on timing analysis during the Fitter is 4.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559134079921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559134084241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559134085450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559134085510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559134086619 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559134090377 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0 0 " "PLL \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|tx_pll0\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 1772 -1 0 } } { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2264 0 0 } } { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 182 0 0 } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 94 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1559134090633 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559134092589 ""}
{ "Warning" "WFIOMGR_FIOMGR_INTERNAL_CLAMPING_DIODE_HAS_HIGHER_DC_ON_CURRENT_TOP_LEVEL" "2 " "Following 2 pins have internal clamping diode turned on, which can result in higher DC on-current" { { "Warning" "WFIOMGR_FIOMGR_INTERNAL_CLAMPING_DIODE_HAS_HIGHER_DC_ON_CURRENT" "VCCIO7A 3.3-V LVCMOS init_clk 2.5V " "Pin init_clk with I/O standard 3.3-V LVCMOS has internal clamping diode turned on which will result in higher DC on-current because I/O bank VCCIO7A has 2.5V VCCIO" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { init_clk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "init_clk" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169164 "Pin %3!s! with I/O standard %2!s! has internal clamping diode turned on which will result in higher DC on-current because I/O bank %1!s! has %4!s! VCCIO" 0 0 "Design Software" 0 -1 1559134092668 ""} { "Warning" "WFIOMGR_FIOMGR_INTERNAL_CLAMPING_DIODE_HAS_HIGHER_DC_ON_CURRENT" "VCCIO3A 3.3-V LVCMOS RST_N_in 2.5V " "Pin RST_N_in with I/O standard 3.3-V LVCMOS has internal clamping diode turned on which will result in higher DC on-current because I/O bank VCCIO3A has 2.5V VCCIO" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RST_N_in } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_N_in" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169164 "Pin %3!s! with I/O standard %2!s! has internal clamping diode turned on which will result in higher DC on-current because I/O bank %1!s! has %4!s! VCCIO" 0 0 "Design Software" 0 -1 1559134092668 ""}  } {  } 0 169179 "Following %1!d! pins have internal clamping diode turned on, which can result in higher DC on-current" 0 0 "Fitter" 0 -1 1559134092668 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Arria II GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Arria II GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "init_clk 3.3-V LVCMOS D14 " "Pin init_clk uses I/O standard 3.3-V LVCMOS at D14" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { init_clk } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "init_clk" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559134092668 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N_in 3.3-V LVCMOS AA16 " "Pin RST_N_in uses I/O standard 3.3-V LVCMOS at AA16" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { RST_N_in } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_N_in" } } } } { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559134092668 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559134092668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/output_files/stx_4_1ch.fit.smsg " "Generated suppressed messages file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/output_files/stx_4_1ch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559134094215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2106 " "Peak virtual memory: 2106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559134098102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:48:18 2019 " "Processing ended: Wed May 29 20:48:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559134098102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559134098102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559134098102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559134098102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559134099159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559134099162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:48:18 2019 " "Processing started: Wed May 29 20:48:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559134099162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559134099162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559134099163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559134099703 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559134108016 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559134108264 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/clk_buffer.sopcinfo " "The file, /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/clk_buffer.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1559134108289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559134109224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:48:29 2019 " "Processing ended: Wed May 29 20:48:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559134109224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559134109224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559134109224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559134109224 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559134109605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559134110395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559134110398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:48:30 2019 " "Processing started: Wed May 29 20:48:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559134110398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559134110398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_sta arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559134110399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559134110449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559134110929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559134110929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134111003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134111003 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559134112149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1559134112149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stx_4_1ch.sdc " "Synopsys Design Constraints File file not found: 'stx_4_1ch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559134112417 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134112448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134112448 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134112448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134112448 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134112448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134112448 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134112458 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134112458 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559134112487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134112487 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134112502 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134112502 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134112502 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559134112503 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559134112518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.925 " "Worst-case setup slack is 40.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.925               0.000 altera_reserved_tck  " "   40.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134112630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134112648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.951 " "Worst-case recovery slack is 93.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.951               0.000 altera_reserved_tck  " "   93.951               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134112657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.602 " "Worst-case removal slack is 0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 altera_reserved_tck  " "    0.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134112666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.132 " "Worst-case minimum pulse width slack is 9.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 alt_cal_edge_detect_ff0_clk  " "    9.132               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 alt_cal_edge_detect_ff1_clk  " "    9.132               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.188               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.188               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.189               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.189               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.057               0.000 altera_reserved_tck  " "   49.057               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134112670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134112670 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134112733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134112733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134112733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134112733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134112733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134112733 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134112733 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559134112736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559134112789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559134114145 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134114569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134114569 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134114569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134114569 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134114569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134114569 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134114577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134114577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134114577 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134114590 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134114590 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134114590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.625 " "Worst-case setup slack is 41.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.625               0.000 altera_reserved_tck  " "   41.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134114645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134114665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.422 " "Worst-case recovery slack is 94.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.422               0.000 altera_reserved_tck  " "   94.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134114674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134114683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.141 " "Worst-case minimum pulse width slack is 9.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.141               0.000 alt_cal_edge_detect_ff0_clk  " "    9.141               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.141               0.000 alt_cal_edge_detect_ff1_clk  " "    9.141               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.181               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.181               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.182               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.182               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.992               0.000 altera_reserved_tck  " "   48.992               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134114686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134114686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134114766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134114766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134114766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134114766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134114766 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134114766 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134114766 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559134114770 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134115108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134115108 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134115108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134115108 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134115108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134115108 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134115116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134115116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134115117 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134115130 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134115130 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134115130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.711 " "Worst-case setup slack is 45.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.711               0.000 altera_reserved_tck  " "   45.711               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.829 " "Worst-case recovery slack is 96.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.829               0.000 altera_reserved_tck  " "   96.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 altera_reserved_tck  " "    0.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.172 " "Worst-case minimum pulse width slack is 9.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.172               0.000 alt_cal_edge_detect_ff0_clk  " "    9.172               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.172               0.000 alt_cal_edge_detect_ff1_clk  " "    9.172               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.191               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.191               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.195               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.195               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.790               0.000 altera_reserved_tck  " "   48.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559134115188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115188 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134115253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134115253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134115253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134115253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134115253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559134115253 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134115253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559134115925 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_receive_pcs0_dataout\[0\] is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134116225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134116225 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|wire_cent_unit0_dprioout is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134116225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134116225 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Node: XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET is being clocked by XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\|sd1~FMAX_CAP_FF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1559134116225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1559134116225 "|XCVR_TOP|XCVR_8B10B_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|sd1~FMAX_CAP_FF"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559134116233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559134116233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134116234 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|rx_cdr_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134116248 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|XCVR_3125_4ch_alt4gxb_component\|tx_pll0\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 0.787" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1559134116248 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559134116248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559134116252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559134116253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559134116335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:48:36 2019 " "Processing ended: Wed May 29 20:48:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559134116335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559134116335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559134116335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559134116335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559134117415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559134117418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:48:37 2019 " "Processing started: Wed May 29 20:48:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559134117418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559134117418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559134117418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1559134118059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_100c_slow.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_100c_slow.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134121459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_-40c_slow.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_-40c_slow.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134122952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_min_900mv_-40c_fast.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_min_900mv_-40c_fast.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134124578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch.vho /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch.vho in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134126312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_100c_vhd_slow.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_100c_vhd_slow.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134127405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_3_900mv_-40c_vhd_slow.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_3_900mv_-40c_vhd_slow.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134128571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_min_900mv_-40c_vhd_fast.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_min_900mv_-40c_vhd_fast.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134129663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stx_4_1ch_vhd.sdo /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/ simulation " "Generated file stx_4_1ch_vhd.sdo in folder \"/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559134130676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559134132301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:48:52 2019 " "Processing ended: Wed May 29 20:48:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559134132301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559134132301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559134132301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559134132301 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus Prime Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559134132518 ""}
