{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712618585475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712618585475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 17:23:05 2024 " "Processing started: Mon Apr  8 17:23:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712618585475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618585475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618585475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712618585643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712618585643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeRegMW.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipeRegMW.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegMW " "Found entity 1: PipeRegMW" {  } { { "PipeRegMW.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PipeRegFD.sv(15) " "Verilog HDL information at PipeRegFD.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712618590785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeRegFD.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipeRegFD.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegFD " "Found entity 1: PipeRegFD" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeRegEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipeRegEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegEM " "Found entity 1: PipeRegEM" {  } { { "PipeRegEM.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeRegDE.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipeRegDE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegDE " "Found entity 1: PipeRegDE" {  } { { "PipeRegDE.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(12) " "Verilog HDL information at RegisterFile.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterFile.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712618590787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file MainDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/MainDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AluDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file AluDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "AluDecoder.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/AluDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PCLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PCLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConditionCheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file ConditionCheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ConditionCheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConditionLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ConditionLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionLogic " "Found entity 1: ConditionLogic" {  } { { "ConditionLogic.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ConditionLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n plus_n.sv(1) " "Verilog HDL Declaration information at plus_n.sv(1): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "plus_n.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/plus_n.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712618590790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_n " "Found entity 1: plus_n" {  } { { "plus_n.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/plus_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_32 " "Found entity 1: mux_2_to_1_32" {  } { { "mux_2_to_1_32.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_2_to_1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_4 " "Found entity 1: mux_2_to_1_4" {  } { { "mux_2_to_1_4.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_2_to_1_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_alu.sv 10 10 " "Found 10 design units, including 10 entities, in source file arith_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arith_alu " "Found entity 1: arith_alu" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "2 resultado " "Found entity 2: resultado" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "3 n_bit_substractor " "Found entity 3: n_bit_substractor" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "4 n_bit_adder " "Found entity 4: n_bit_adder" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_bit_adder_sub " "Found entity 5: n_bit_adder_sub" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "7 n_bit_compare " "Found entity 7: n_bit_compare" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "8 bit_compare " "Found entity 8: bit_compare" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "9 shiftR_arith " "Found entity 9: shiftR_arith" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""} { "Info" "ISGN_ENTITY_NAME" "10 shift_a " "Found entity 10: shift_a" {  } { { "arith_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_alu.sv 7 7 " "Found 7 design units, including 7 entities, in source file logic_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_alu " "Found entity 1: logic_alu" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor_gate " "Found entity 4: xor_gate" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""} { "Info" "ISGN_ENTITY_NAME" "5 not_gate " "Found entity 5: not_gate" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftR_gate " "Found entity 6: shiftR_gate" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""} { "Info" "ISGN_ENTITY_NAME" "7 shiftL_gate " "Found entity 7: shiftL_gate" {  } { { "logic_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcRegister.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcRegister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "pcRegister.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/pcRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "extImmE ExtImmE cpu.sv(19) " "Verilog HDL Declaration information at cpu.sv(19): object \"extImmE\" differs only in case from object \"ExtImmE\" in the same scope" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_to_1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_to_1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_to_1_32 " "Found entity 1: mux_3_to_1_32" {  } { { "mux_3_to_1_32.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_3_to_1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipSet.sv 1 1 " "Found 1 design units, including 1 entities, in source file ChipSet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipSet " "Found entity 1: ChipSet" {  } { { "ChipSet.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ChipSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorArm.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorArm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorArm " "Found entity 1: procesadorArm" {  } { { "procesadorArm.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorClock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorClock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/divisorClock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorVGA.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/controladorVGA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file videocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videocontroller " "Found entity 1: videocontroller" {  } { { "videocontroller.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/videocontroller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorXY.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorXY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_TB " "Found entity 1: instruction_TB" {  } { { "instruction_TB.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/instruction_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_tb " "Found entity 1: program_tb" {  } { { "program_tb.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/program_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_TB " "Found entity 1: rom_TB" {  } { { "rom_TB.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/rom_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_TB.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_final_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_final_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_final_tb " "Found entity 1: program_final_tb" {  } { { "program_final_tb.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/program_final_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "register_tb.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adder_alu.sv(11) " "Verilog HDL information at adder_alu.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "adder_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/adder_alu.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712618590798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder_alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/adder_alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyUnit " "Found entity 1: multiplyUnit" {  } { { "multiplyUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/multiplyUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divUnit " "Found entity 1: divUnit" {  } { { "divUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/divUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DROMMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DROMMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DROMMemory " "Found entity 1: DROMMemory" {  } { { "DROMMemory.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/DROMMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instRegister.sv 1 1 " "Found 1 design units, including 1 entities, in source file instRegister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instRegister " "Found entity 1: instRegister" {  } { { "instRegister.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/instRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Commonregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file Commonregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Commonregister " "Found entity 1: Commonregister" {  } { { "Commonregister.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Commonregister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Commonregister_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file Commonregister_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Commonregister_4 " "Found entity 1: Commonregister_4" {  } { { "Commonregister_4.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Commonregister_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_TB " "Found entity 1: alu_TB" {  } { { "alu_TB.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu_TB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DRAMMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DRAMMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAMMemory " "Found entity 1: DRAMMemory" {  } { { "DRAMMemory.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/DRAMMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DRAMMemoryArd.v 1 1 " "Found 1 design units, including 1 entities, in source file DRAMMemoryArd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAMMemoryArd " "Found entity 1: DRAMMemoryArd" {  } { { "DRAMMemoryArd.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/DRAMMemoryArd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterArduino.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterArduino.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterArduino " "Found entity 1: RegisterArduino" {  } { { "RegisterArduino.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterArduino.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArduinoAdd_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ArduinoAdd_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArduinoAdd_p1 " "Found entity 1: ArduinoAdd_p1" {  } { { "ArduinoAdd_p1.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ArduinoAdd_p1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArduinoLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ArduinoLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArduinoLogic " "Found entity 1: ArduinoLogic" {  } { { "ArduinoLogic.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ArduinoLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_ARD_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file RAM_ARD_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_ARD_tb " "Found entity 1: RAM_ARD_tb" {  } { { "RAM_ARD_tb.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RAM_ARD_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WriteToMIF.sv 1 1 " "Found 1 design units, including 1 entities, in source file WriteToMIF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteToMIF " "Found entity 1: WriteToMIF" {  } { { "WriteToMIF.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/WriteToMIF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_INC_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file RAM_INC_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_INC_tb " "Found entity 1: RAM_INC_tb" {  } { { "RAM_INC_tb.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RAM_INC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_32_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_32_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_32_vec " "Found entity 1: mux_2_to_1_32_vec" {  } { { "mux_2_to_1_32_vec.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_2_to_1_32_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modUnit " "Found entity 1: modUnit" {  } { { "modUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/modUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perfRegister.sv 1 1 " "Found 1 design units, including 1 entities, in source file perfRegister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 perfRegister " "Found entity 1: perfRegister" {  } { { "perfRegister.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/perfRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file addUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addUnit " "Found entity 1: addUnit" {  } { { "addUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/addUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subUnit " "Found entity 1: subUnit" {  } { { "subUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/subUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618590806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluFlags ControlUnit.sv(18) " "Verilog HDL Implicit Net warning at ControlUnit.sv(18): created implicit net for \"aluFlags\"" {  } { { "ControlUnit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ControlUnit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_and alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_and\"" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_or alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_or\"" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_xor alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_xor\"" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftR alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_shiftR\"" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftL alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_shiftL\"" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_not alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_not\"" {  } { { "alu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v_s_w cpu.sv(51) " "Verilog HDL Implicit Net warning at cpu.sv(51): created implicit net for \"v_s_w\"" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590807 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_final procesadorArm.sv(5) " "Verilog HDL Implicit Net warning at procesadorArm.sv(5): created implicit net for \"clk_final\"" {  } { { "procesadorArm.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesadorArm " "Elaborating entity \"procesadorArm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712618590847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador procesador:PR " "Elaborating entity \"procesador\" for hierarchy \"procesador:PR\"" {  } { { "procesadorArm.sv" "PR" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister procesador:PR\|pcRegister:P0 " "Elaborating entity \"pcRegister\" for hierarchy \"procesador:PR\|pcRegister:P0\"" {  } { { "procesador.sv" "P0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perfRegister procesador:PR\|perfRegister:REG " "Elaborating entity \"perfRegister\" for hierarchy \"procesador:PR\|perfRegister:REG\"" {  } { { "procesador.sv" "REG" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory procesador:PR\|InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"procesador:PR\|InstructionMemory:IM\"" {  } { { "procesador.sv" "IM" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618590853 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 4000 InstructionMemory.sv(8) " "Verilog HDL warning at InstructionMemory.sv(8): number of words (1024) in memory file does not match the number of elements in the address range \[0:4000\]" {  } { { "InstructionMemory.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1712618590868 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rom InstructionMemory.sv(8) " "Verilog HDL warning at InstructionMemory.sv(8): initial value for variable rom should be constant" {  } { { "InstructionMemory.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1712618590870 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom 0 InstructionMemory.sv(5) " "Net \"rom\" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712618590958 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegFD procesador:PR\|PipeRegFD:regFD " "Elaborating entity \"PipeRegFD\" for hierarchy \"procesador:PR\|PipeRegFD:regFD\"" {  } { { "procesador.sv" "regFD" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591014 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[0\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[0\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[1\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[1\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[2\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[2\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[3\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[3\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[4\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[4\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[5\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[5\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[6\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[6\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[7\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[7\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[8\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[8\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[9\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[9\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[10\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[10\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[11\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[11\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[12\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[12\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[13\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[13\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[14\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[14\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[15\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[15\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[16\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[16\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[17\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[17\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[18\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[18\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591019 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[19\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[19\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[20\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[20\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[21\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[21\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[22\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[22\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[23\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[23\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[24\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[24\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[25\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[25\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[26\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[26\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[27\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[27\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[28\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[28\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[29\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[29\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[30\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[30\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[0\]\[31\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[0\]\[31\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[0\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[0\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[1\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[1\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[2\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[2\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[3\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[3\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[4\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[4\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[5\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[5\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[6\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[6\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[7\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[7\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[8\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[8\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[9\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[9\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[10\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[10\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[11\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[11\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[12\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[12\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[13\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[13\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[14\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[14\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[15\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[15\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[16\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[16\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[17\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[17\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[18\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[18\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[19\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[19\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[20\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[20\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[21\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[21\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[22\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[22\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[23\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[23\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[24\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[24\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[25\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[25\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[26\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[26\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[27\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[27\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[28\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[28\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591020 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[29\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[29\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591021 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[30\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[30\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591021 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "perf_reg\[1\]\[31\] PipeRegFD.sv(22) " "Inferred latch for \"perf_reg\[1\]\[31\]\" at PipeRegFD.sv(22)" {  } { { "PipeRegFD.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618591021 "|procesadorArm|procesador:PR|PipeRegFD:regFD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu procesador:PR\|cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"procesador:PR\|cpu:CPU\"" {  } { { "procesador.sv" "CPU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadDataUse cpu.sv(23) " "Verilog HDL or VHDL warning at cpu.sv(23): object \"ReadDataUse\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712618591032 "|procesadorArm|procesador:PR|cpu:CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FlagsD 0 cpu.sv(7) " "Net \"FlagsD\" at cpu.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712618591053 "|procesadorArm|procesador:PR|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder procesador:PR\|cpu:CPU\|Decoder:D0 " "Elaborating entity \"Decoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\"" {  } { { "cpu.sv" "D0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder procesador:PR\|cpu:CPU\|Decoder:D0\|MainDecoder:M0 " "Elaborating entity \"MainDecoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|MainDecoder:M0\"" {  } { { "Decoder.sv" "M0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic procesador:PR\|cpu:CPU\|Decoder:D0\|PCLogic:L0 " "Elaborating entity \"PCLogic\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|PCLogic:L0\"" {  } { { "Decoder.sv" "L0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder procesador:PR\|cpu:CPU\|Decoder:D0\|AluDecoder:A0 " "Elaborating entity \"AluDecoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|AluDecoder:A0\"" {  } { { "Decoder.sv" "A0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegDE procesador:PR\|cpu:CPU\|PipeRegDE:regDE " "Elaborating entity \"PipeRegDE\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegDE:regDE\"" {  } { { "cpu.sv" "regDE" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionLogic procesador:PR\|cpu:CPU\|ConditionLogic:C1 " "Elaborating entity \"ConditionLogic\" for hierarchy \"procesador:PR\|cpu:CPU\|ConditionLogic:C1\"" {  } { { "cpu.sv" "C1" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck procesador:PR\|cpu:CPU\|ConditionLogic:C1\|ConditionCheck:H0 " "Elaborating entity \"ConditionCheck\" for hierarchy \"procesador:PR\|cpu:CPU\|ConditionLogic:C1\|ConditionCheck:H0\"" {  } { { "ConditionLogic.sv" "H0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ConditionLogic.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegEM procesador:PR\|cpu:CPU\|PipeRegEM:regEM " "Elaborating entity \"PipeRegEM\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegEM:regEM\"" {  } { { "cpu.sv" "regEM" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegMW procesador:PR\|cpu:CPU\|PipeRegMW:regMW " "Elaborating entity \"PipeRegMW\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegMW:regMW\"" {  } { { "cpu.sv" "regMW" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_4 procesador:PR\|cpu:CPU\|mux_2_to_1_4:M0 " "Elaborating entity \"mux_2_to_1_4\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_4:M0\"" {  } { { "cpu.sv" "M0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_n procesador:PR\|cpu:CPU\|plus_n:P4 " "Elaborating entity \"plus_n\" for hierarchy \"procesador:PR\|cpu:CPU\|plus_n:P4\"" {  } { { "cpu.sv" "P4" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile procesador:PR\|cpu:CPU\|RegisterFile:R0 " "Elaborating entity \"RegisterFile\" for hierarchy \"procesador:PR\|cpu:CPU\|RegisterFile:R0\"" {  } { { "cpu.sv" "R0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618591272 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rf_v " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rf_v\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712618592070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend procesador:PR\|cpu:CPU\|Extend:E0 " "Elaborating entity \"Extend\" for hierarchy \"procesador:PR\|cpu:CPU\|Extend:E0\"" {  } { { "cpu.sv" "E0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_32_vec procesador:PR\|cpu:CPU\|mux_2_to_1_32_vec:M2 " "Elaborating entity \"mux_2_to_1_32_vec\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_32_vec:M2\"" {  } { { "cpu.sv" "M2" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu procesador:PR\|cpu:CPU\|alu:A0 " "Elaborating entity \"alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\"" {  } { { "cpu.sv" "A0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_alu procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU " "Elaborating entity \"logic_alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\"" {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|and_gate:u1 " "Elaborating entity \"and_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|and_gate:u1\"" {  } { { "logic_alu.sv" "u1" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|or_gate:u2 " "Elaborating entity \"or_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|or_gate:u2\"" {  } { { "logic_alu.sv" "u2" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|xor_gate:u3 " "Elaborating entity \"xor_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|xor_gate:u3\"" {  } { { "logic_alu.sv" "u3" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftR_gate:u4 " "Elaborating entity \"shiftR_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftR_gate:u4\"" {  } { { "logic_alu.sv" "u4" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftL_gate:u5 " "Elaborating entity \"shiftL_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftL_gate:u5\"" {  } { { "logic_alu.sv" "u5" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|not_gate:u6 " "Elaborating entity \"not_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|not_gate:u6\"" {  } { { "logic_alu.sv" "u6" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addUnit procesador:PR\|cpu:CPU\|alu:A0\|addUnit:AUS " "Elaborating entity \"addUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|addUnit:AUS\"" {  } { { "alu.sv" "AUS" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subUnit procesador:PR\|cpu:CPU\|alu:A0\|subUnit:AUR " "Elaborating entity \"subUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|subUnit:AUR\"" {  } { { "alu.sv" "AUR" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyUnit procesador:PR\|cpu:CPU\|alu:A0\|multiplyUnit:MUL " "Elaborating entity \"multiplyUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|multiplyUnit:MUL\"" {  } { { "alu.sv" "MUL" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divUnit procesador:PR\|cpu:CPU\|alu:A0\|divUnit:DIV " "Elaborating entity \"divUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|divUnit:DIV\"" {  } { { "alu.sv" "DIV" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modUnit procesador:PR\|cpu:CPU\|alu:A0\|modUnit:MOD " "Elaborating entity \"modUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|modUnit:MOD\"" {  } { { "alu.sv" "MOD" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_32 procesador:PR\|cpu:CPU\|mux_2_to_1_32:M4 " "Elaborating entity \"mux_2_to_1_32\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_32:M4\"" {  } { { "cpu.sv" "M4" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control procesador:PR\|mem_control:MEM " "Elaborating entity \"mem_control\" for hierarchy \"procesador:PR\|mem_control:MEM\"" {  } { { "procesador.sv" "MEM" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(42) " "Verilog HDL assignment warning at mem_control.sv(42): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(56) " "Verilog HDL assignment warning at mem_control.sv(56): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(68) " "Verilog HDL assignment warning at mem_control.sv(68): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(82) " "Verilog HDL assignment warning at mem_control.sv(82): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(95) " "Verilog HDL assignment warning at mem_control.sv(95): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(107) " "Verilog HDL assignment warning at mem_control.sv(107): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(119) " "Verilog HDL assignment warning at mem_control.sv(119): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(132) " "Verilog HDL assignment warning at mem_control.sv(132): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592402 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(144) " "Verilog HDL assignment warning at mem_control.sv(144): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(156) " "Verilog HDL assignment warning at mem_control.sv(156): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(169) " "Verilog HDL assignment warning at mem_control.sv(169): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(182) " "Verilog HDL assignment warning at mem_control.sv(182): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(194) " "Verilog HDL assignment warning at mem_control.sv(194): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(206) " "Verilog HDL assignment warning at mem_control.sv(206): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(218) " "Verilog HDL assignment warning at mem_control.sv(218): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mem_control.sv(231) " "Verilog HDL assignment warning at mem_control.sv(231): truncated value with size 32 to match size of target (13)" {  } { { "mem_control.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712618592403 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram procesador:PR\|mem_control:MEM\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\"" {  } { { "mem_control.sv" "ram0" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_ini.mif " "Parameter \"init_file\" = \"ram_ini.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8000 " "Parameter \"numwords_a\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592474 ""}  } { { "ram.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712618592474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5r1 " "Found entity 1: altsyncram_t5r1" {  } { { "db/altsyncram_t5r1.tdf" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_t5r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618592498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618592498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5r1 procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated " "Elaborating entity \"altsyncram_t5r1\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jh2 " "Found entity 1: altsyncram_1jh2" {  } { { "db/altsyncram_1jh2.tdf" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_1jh2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618592528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618592528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jh2 procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|altsyncram_1jh2:altsyncram1 " "Elaborating entity \"altsyncram_1jh2\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|altsyncram_1jh2:altsyncram1\"" {  } { { "db/altsyncram_t5r1.tdf" "altsyncram1" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_t5r1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t5r1.tdf" "mgl_prim2" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_t5r1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t5r1.tdf" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_t5r1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618592962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8000 " "Parameter \"NUMWORDS\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712618592962 ""}  } { { "db/altsyncram_t5r1.tdf" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_t5r1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712618592962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618593045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618593142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_t5r1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618593224 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594418 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594418 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594418 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594418 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594418 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594418 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594422 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594422 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594422 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594422 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594422 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594422 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594425 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594425 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594425 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594425 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594425 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594425 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594428 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594429 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594429 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594429 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594429 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594429 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594432 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594432 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594432 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594432 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594432 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594432 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594436 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594436 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594436 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594436 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594436 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594436 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594439 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594439 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594440 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594440 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594440 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594440 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594443 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594443 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594444 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594444 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594444 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594444 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594447 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594447 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594448 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594448 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594448 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594448 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594452 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594452 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594452 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594452 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594452 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594452 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594456 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594456 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594456 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594456 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594456 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594456 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594460 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594460 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594460 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594460 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594460 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594460 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594464 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594464 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594464 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594464 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594464 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594464 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594468 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594468 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594468 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594468 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594468 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594468 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594472 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594472 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594472 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594472 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594472 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712618594473 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712618594726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.08.17:23:16 Progress: Loading slde9f3dc22/alt_sld_fab_wrapper_hw.tcl " "2024.04.08.17:23:16 Progress: Loading slde9f3dc22/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618596681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618597869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618598017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618599130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618599219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618599339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618599465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618599474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618599475 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712618600123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9f3dc22/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9f3dc22/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde9f3dc22/alt_sld_fab.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618600280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618600447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618600448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618600498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 702 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600609 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618600609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/ip/slde9f3dc22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712618600688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618600688 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_final " "Found clock multiplexer clk_final" {  } { { "procesadorArm.sv" "" { Text "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm.sv" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1712618602442 "|procesadorArm|clk_final"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1712618602442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712618603359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618603872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9768 " "9768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712618604247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618604578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/output_files/procesadorArm.map.smsg " "Generated suppressed messages file /home/rijegaro/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/output_files/procesadorArm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618605019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712618605825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712618605825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2007 " "Implemented 2007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712618606134 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712618606134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1742 " "Implemented 1742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712618606134 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712618606134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712618606134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712618606181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 17:23:26 2024 " "Processing ended: Mon Apr  8 17:23:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712618606181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712618606181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712618606181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712618606181 ""}
