# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if ![file isdirectory top_iputf_libs] {
# 	file mkdir top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:07 on Oct 08,2020
# vlog -reportprogress 300 C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 15:57:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:07 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v 
# -- Compiling module vtc
# 
# Top level modules:
# 	vtc
# End time: 15:57:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:07 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v 
# -- Compiling module pg
# 
# Top level modules:
# 	pg
# End time: 15:57:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:07 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v 
# -- Compiling module ff
# 
# Top level modules:
# 	ff
# End time: 15:57:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:07 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:57:08 on Oct 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:08 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:57:08 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files {C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:08 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files" C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:57:08 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top 
# Start time: 15:57:08 on Oct 08,2020
# Loading work.tb_top
# Loading work.top
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.ff
# Loading work.vtc
# Loading work.pg
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT/C1/video_pll_altera_pll_altera_pll_i_639 File: C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# ** Note: $stop    : C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v(41)
#    Time: 15500 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v line 41
run
run top_run_msim_rtl_verilog.do
# Invalid time value: top_run_msim_rtl_verilog.do
do top_run_msim_rtl_verilog.do
# if ![file isdirectory top_iputf_libs] {
# 	file mkdir top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:04 on Oct 08,2020
# vlog -reportprogress 300 C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 15:59:04 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:04 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v 
# -- Compiling module vtc
# 
# Top level modules:
# 	vtc
# End time: 15:59:04 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:04 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v 
# -- Compiling module pg
# 
# Top level modules:
# 	pg
# End time: 15:59:05 on Oct 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:05 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v 
# -- Compiling module ff
# 
# Top level modules:
# 	ff
# End time: 15:59:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:05 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:59:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:05 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:59:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files {C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:05 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files" C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:59:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top
# End time: 15:59:07 on Oct 08,2020, Elapsed time: 0:01:59
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top 
# Start time: 15:59:07 on Oct 08,2020
# Loading work.tb_top
# Loading work.top
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.ff
# Loading work.vtc
# Loading work.pg
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT/C1/video_pll_altera_pll_altera_pll_i_639 File: C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# ** Note: $stop    : C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v(41)
#    Time: 15500 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v line 41
do top_run_msim_rtl_verilog.do
# if ![file isdirectory top_iputf_libs] {
# 	file mkdir top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:50 on Oct 08,2020
# vlog -reportprogress 300 C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v 
# -- Compiling module vtc
# 
# Top level modules:
# 	vtc
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v 
# -- Compiling module pg
# 
# Top level modules:
# 	pg
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v 
# -- Compiling module ff
# 
# Top level modules:
# 	ff
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files {C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files" C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:00:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top
# End time: 16:00:52 on Oct 08,2020, Elapsed time: 0:01:45
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top 
# Start time: 16:00:52 on Oct 08,2020
# Loading work.tb_top
# Loading work.top
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.ff
# Loading work.vtc
# Loading work.pg
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT/C1/video_pll_altera_pll_altera_pll_i_639 File: C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# ** Note: $stop    : C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v(41)
#    Time: 15500 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v line 41
do top_run_msim_rtl_verilog.do
# if ![file isdirectory top_iputf_libs] {
# 	file mkdir top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 08,2020
# vlog -reportprogress 300 C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:02:27 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/vtc.v 
# -- Compiling module vtc
# 
# Top level modules:
# 	vtc
# End time: 16:02:27 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/pg.v 
# -- Compiling module pg
# 
# Top level modules:
# 	pg
# End time: 16:02:27 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/ff.v 
# -- Compiling module ff
# 
# Top level modules:
# 	ff
# End time: 16:02:27 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:02:27 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files {C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/Files" C:/Users/sjfre/Documents/FPGADesign/Project1/Files/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:02:27 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files {C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:28 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files" C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:02:28 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top
# End time: 16:02:28 on Oct 08,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top 
# Start time: 16:02:28 on Oct 08,2020
# Loading work.tb_top
# Loading work.top
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.ff
# Loading work.vtc
# Loading work.pg
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT/C1/video_pll_altera_pll_altera_pll_i_639 File: C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/sjfre/Documents/FPGADesign/Project1/System/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb_top.DUT.C1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# ** Note: $stop    : C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v(40)
#    Time: 15500 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/sjfre/Documents/FPGADesign/Project1/System/../Files/tb_top.v line 40
# End time: 16:04:24 on Oct 08,2020, Elapsed time: 0:01:56
# Errors: 0, Warnings: 22
