Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 09:14:49 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.560        0.000                      0                 1561        0.110        0.000                      0                 1561       54.305        0.000                       0                   578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              82.560        0.000                      0                 1557        0.110        0.000                      0                 1557       54.305        0.000                       0                   578  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.855        0.000                      0                    4        1.546        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       82.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.560ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.338ns  (logic 10.079ns (35.568%)  route 18.259ns (64.432%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.399    33.494    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y48         FDRE (Setup_fdre_C_CE)      -0.205   116.054    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -33.494    
  -------------------------------------------------------------------
                         slack                                 82.560    

Slack (MET) :             82.560ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.338ns  (logic 10.079ns (35.568%)  route 18.259ns (64.432%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.399    33.494    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y48         FDSE (Setup_fdse_C_CE)      -0.205   116.054    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -33.494    
  -------------------------------------------------------------------
                         slack                                 82.560    

Slack (MET) :             82.701ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.197ns  (logic 10.079ns (35.745%)  route 18.118ns (64.255%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.258    33.353    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y49         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X58Y49         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.259   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y49         FDSE (Setup_fdse_C_CE)      -0.205   116.054    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -33.353    
  -------------------------------------------------------------------
                         slack                                 82.701    

Slack (MET) :             82.701ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.197ns  (logic 10.079ns (35.745%)  route 18.118ns (64.255%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.258    33.353    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X58Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.259   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y49         FDSE (Setup_fdse_C_CE)      -0.205   116.054    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -33.353    
  -------------------------------------------------------------------
                         slack                                 82.701    

Slack (MET) :             82.701ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.197ns  (logic 10.079ns (35.745%)  route 18.118ns (64.255%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.258    33.353    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X58Y49         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.259   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y49         FDSE (Setup_fdse_C_CE)      -0.205   116.054    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -33.353    
  -------------------------------------------------------------------
                         slack                                 82.701    

Slack (MET) :             83.064ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.677ns  (logic 10.079ns (36.417%)  route 17.598ns (63.583%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          0.738    32.833    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.205   115.897    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                         -32.833    
  -------------------------------------------------------------------
                         slack                                 83.064    

Slack (MET) :             83.064ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.677ns  (logic 10.079ns (36.417%)  route 17.598ns (63.583%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          0.738    32.833    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.205   115.897    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                         -32.833    
  -------------------------------------------------------------------
                         slack                                 83.064    

Slack (MET) :             83.064ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.677ns  (logic 10.079ns (36.417%)  route 17.598ns (63.583%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          0.738    32.833    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.205   115.897    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                         -32.833    
  -------------------------------------------------------------------
                         slack                                 83.064    

Slack (MET) :             83.064ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.677ns  (logic 10.079ns (36.417%)  route 17.598ns (63.583%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          0.738    32.833    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X55Y50         FDRE (Setup_fdre_C_CE)      -0.205   115.897    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                         -32.833    
  -------------------------------------------------------------------
                         slack                                 83.064    

Slack (MET) :             83.082ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.825ns  (logic 10.079ns (36.223%)  route 17.746ns (63.777%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=128, routed)         4.603    10.237    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.323    10.560 f  sm/temp_out0_i_176/O
                         net (fo=1, routed)           0.661    11.222    sm/temp_out0_i_176_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.548 f  sm/temp_out0_i_147/O
                         net (fo=1, routed)           0.438    11.986    sm/temp_out0_i_147_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.116    12.102 r  sm/temp_out0_i_111/O
                         net (fo=9, routed)           1.076    13.178    sm/M_sm_bsel[2]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.328    13.506 f  sm/temp_out0_i_103/O
                         net (fo=7, routed)           0.662    14.167    sm/D_states_q_reg[0]_rep__1_4
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.153    14.320 r  sm/temp_out0_i_143/O
                         net (fo=2, routed)           0.280    14.600    sm/temp_out0_i_143_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.321    14.921 r  sm/temp_out0_i_94/O
                         net (fo=90, routed)          2.661    17.583    sm/D_states_q_reg[6]_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.909 r  sm/temp_out0_i_16/O
                         net (fo=9, routed)           0.794    18.703    alum/M_alum_b[16]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    22.554 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.556    alum/temp_out0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.074 r  alum/temp_out0__1/P[0]
                         net (fo=2, routed)           1.024    25.097    alum/temp_out0__1_n_105
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    25.221 r  alum/D_registers_q[7][18]_i_12/O
                         net (fo=1, routed)           0.000    25.221    alum/D_registers_q[7][18]_i_12_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.771 r  alum/D_registers_q_reg[7][18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.771    alum/D_registers_q_reg[7][18]_i_4_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.084 f  alum/D_registers_q_reg[7][22]_i_4/O[3]
                         net (fo=1, routed)           0.320    26.404    sm/D_registers_q[7][23]_i_2_0[3]
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.306    26.710 f  sm/D_registers_q[7][23]_i_3/O
                         net (fo=1, routed)           1.088    27.798    sm/D_registers_q[7][23]_i_3_n_0
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.152    27.950 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=3, routed)           1.342    29.292    sm/M_alum_out[23]
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.326    29.618 f  sm/D_states_q[7]_i_40/O
                         net (fo=2, routed)           0.484    30.102    sm/D_states_q[7]_i_40_n_0
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.118    30.220 f  sm/D_states_q[7]_i_18/O
                         net (fo=1, routed)           0.510    30.730    sm/D_states_q[7]_i_18_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.326    31.056 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.915    31.971    sm/D_states_q[7]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.095 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          0.886    32.981    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.454   115.970    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.297   116.267    
                         clock uncertainty           -0.035   116.232    
    SLICE_X56Y49         FDRE (Setup_fdre_C_CE)      -0.169   116.063    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.063    
                         arrival time                         -32.981    
  -------------------------------------------------------------------
                         slack                                 83.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_debug_dff_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.148%)  route 0.249ns (63.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.679 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=331, routed)         0.249     1.928    sm/io_led_OBUF[6]
    SLICE_X60Y48         FDRE                                         r  sm/D_debug_dff_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.865     2.055    sm/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X60Y48         FDRE (Hold_fdre_C_R)         0.009     1.818    sm/D_debug_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.417%)  route 0.308ns (68.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.308     1.986    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.865     2.055    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.417%)  route 0.308ns (68.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.308     1.986    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.865     2.055    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.417%)  route 0.308ns (68.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.308     1.986    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.865     2.055    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.417%)  route 0.308ns (68.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.308     1.986    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.865     2.055    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y41         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.761%)  route 0.333ns (70.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    sr2/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.012    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X60Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.761%)  route 0.333ns (70.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    sr2/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.012    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X60Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.761%)  route 0.333ns (70.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    sr2/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.012    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X60Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.761%)  route 0.333ns (70.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    sr2/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.012    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y45         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.574    
    SLICE_X60Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.610%)  route 0.335ns (70.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    sr1/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.335     2.014    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y44         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.554    
    SLICE_X60Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.863    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y10   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y11   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y32   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y34   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y34   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y35   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y32   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y37   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y31   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y45   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.704ns (14.622%)  route 4.111ns (85.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         2.772     8.450    sm/D_states_q[7]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.574 f  sm/D_debug_dff_q[0]_i_3/O
                         net (fo=6, routed)           0.674     9.248    sm/D_debug_dff_q[0]_i_3_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    10.037    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.511   116.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.286    
                         clock uncertainty           -0.035   116.251    
    SLICE_X65Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.892    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.892    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                105.855    

Slack (MET) :             105.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.704ns (14.622%)  route 4.111ns (85.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         2.772     8.450    sm/D_states_q[7]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.574 f  sm/D_debug_dff_q[0]_i_3/O
                         net (fo=6, routed)           0.674     9.248    sm/D_debug_dff_q[0]_i_3_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    10.037    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.511   116.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.286    
                         clock uncertainty           -0.035   116.251    
    SLICE_X65Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.892    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.892    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                105.855    

Slack (MET) :             105.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.704ns (14.622%)  route 4.111ns (85.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         2.772     8.450    sm/D_states_q[7]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.574 f  sm/D_debug_dff_q[0]_i_3/O
                         net (fo=6, routed)           0.674     9.248    sm/D_debug_dff_q[0]_i_3_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    10.037    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.511   116.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.286    
                         clock uncertainty           -0.035   116.251    
    SLICE_X65Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.892    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.892    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                105.855    

Slack (MET) :             105.855ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.704ns (14.622%)  route 4.111ns (85.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 116.027 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         2.772     8.450    sm/D_states_q[7]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.574 f  sm/D_debug_dff_q[0]_i_3/O
                         net (fo=6, routed)           0.674     9.248    sm/D_debug_dff_q[0]_i_3_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.124     9.372 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665    10.037    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.511   116.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.286    
                         clock uncertainty           -0.035   116.251    
    SLICE_X65Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.892    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.892    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                105.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.665%)  route 1.558ns (89.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=94, routed)          1.331     2.981    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.045     3.026 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     3.253    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.802    
    SLICE_X65Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.707    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.665%)  route 1.558ns (89.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=94, routed)          1.331     2.981    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.045     3.026 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     3.253    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.802    
    SLICE_X65Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.707    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.665%)  route 1.558ns (89.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=94, routed)          1.331     2.981    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.045     3.026 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     3.253    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.802    
    SLICE_X65Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.707    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.665%)  route 1.558ns (89.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=94, routed)          1.331     2.981    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.045     3.026 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     3.253    fifo_reset_cond/AS[0]
    SLICE_X65Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.858     2.048    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X65Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.802    
    SLICE_X65Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.707    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  1.546    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.723ns  (logic 10.952ns (29.822%)  route 25.772ns (70.178%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.160    34.343    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124    34.467 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.844    38.311    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.559    41.870 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.870    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.699ns  (logic 10.937ns (29.802%)  route 25.762ns (70.198%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.167    34.350    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I3_O)        0.124    34.474 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.828    38.302    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.846 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.846    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.603ns  (logic 10.948ns (29.911%)  route 25.655ns (70.089%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.993    34.176    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124    34.300 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.894    38.194    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.750 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.750    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.576ns  (logic 10.942ns (29.916%)  route 25.634ns (70.084%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.160    34.343    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I1_O)        0.124    34.467 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.706    38.173    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.549    41.722 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.722    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.543ns  (logic 10.944ns (29.948%)  route 25.599ns (70.052%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.158    34.341    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.124    34.465 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.673    38.138    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.689 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.689    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.461ns  (logic 10.946ns (30.022%)  route 25.515ns (69.978%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.930    34.113    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I4_O)        0.124    34.237 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.817    38.054    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.607 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.607    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.146ns  (logic 10.940ns (30.267%)  route 25.206ns (69.733%))
  Logic Levels:           33  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=20, routed)          1.790     7.454    L_reg/M_sm_timer[7]
    SLICE_X45Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.578 f  L_reg/L_21ee6d3f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.814     8.392    L_reg/L_21ee6d3f_remainder0_carry_i_19__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.516 f  L_reg/L_21ee6d3f_remainder0_carry_i_23__1/O
                         net (fo=1, routed)           0.846     9.362    L_reg/L_21ee6d3f_remainder0_carry_i_23__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  L_reg/L_21ee6d3f_remainder0_carry_i_13__1/O
                         net (fo=9, routed)           1.328    10.814    L_reg/L_21ee6d3f_remainder0_carry_i_13__1_n_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.938 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__1/O
                         net (fo=4, routed)           0.456    11.394    L_reg/L_21ee6d3f_remainder0_carry_i_10__1_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    11.518 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1/O
                         net (fo=4, routed)           1.414    12.932    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__1_n_0
    SLICE_X45Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.705    13.761    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.885 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    13.885    timerseg_driver/decimal_renderer/i__carry__1_i_1__4_0[0]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.309 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.750    15.060    L_reg/L_21ee6d3f_remainder0_3[9]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    15.363 f  L_reg/i__carry_i_23__3/O
                         net (fo=8, routed)           0.688    16.051    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    16.201 r  L_reg/i__carry_i_28__3/O
                         net (fo=3, routed)           0.667    16.868    L_reg/i__carry_i_28__3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.326    17.194 r  L_reg/i__carry__0_i_15__4/O
                         net (fo=2, routed)           0.665    17.859    L_reg/i__carry__0_i_15__4_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152    18.011 f  L_reg/timerseg_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           0.836    18.847    L_reg/timerseg_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.354    19.201 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.111    20.311    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.354    20.665 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.516    21.182    timerseg_driver/decimal_renderer/i__carry_i_14__3[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.897 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.897    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.011 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.011    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.324 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.149    23.473    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.306    23.779 r  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          1.045    24.824    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124    24.948 r  timerseg_driver/decimal_renderer/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.832    25.780    L_reg/i__carry_i_17__3_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.904 f  L_reg/i__carry_i_25__2/O
                         net (fo=3, routed)           0.677    26.581    L_reg/i__carry_i_25__2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152    26.733 r  L_reg/i__carry_i_17__3/O
                         net (fo=2, routed)           0.818    27.550    L_reg/i__carry_i_17__3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.326    27.876 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    27.876    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.277 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.277    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.391 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.391    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.505 r  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.505    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.727 f  timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.551    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.299    29.850 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.640    30.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.124    30.614 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.599    31.214    timerseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    31.338 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.742    32.080    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.124    32.204 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.855    33.059    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124    33.183 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.994    34.178    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I3_O)        0.124    34.302 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.443    37.745    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.547    41.292 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.292    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.719ns  (logic 11.300ns (31.637%)  route 24.419ns (68.363%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.828     7.494    L_reg/M_sm_pbc[6]
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.150     7.644 r  L_reg/L_21ee6d3f_remainder0_carry_i_26__0/O
                         net (fo=3, routed)           0.697     8.341    L_reg/L_21ee6d3f_remainder0_carry_i_26__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.667 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.790     9.456    L_reg/L_21ee6d3f_remainder0_carry__1_i_6__0_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.606 f  L_reg/L_21ee6d3f_remainder0_carry_i_18__0/O
                         net (fo=1, routed)           0.718    10.325    L_reg/L_21ee6d3f_remainder0_carry_i_18__0_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.328    10.653 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__0/O
                         net (fo=4, routed)           0.703    11.356    L_reg/L_21ee6d3f_remainder0_carry_i_10__0_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.480 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__0/O
                         net (fo=4, routed)           0.829    12.309    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__0_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.152    12.461 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.847    13.308    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.332    13.640 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000    13.640    bseg_driver/decimal_renderer/i__carry__1_i_1__2_0[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.184 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.443    14.627    L_reg/L_21ee6d3f_remainder0_1[10]
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.301    14.928 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.864    15.792    L_reg/i__carry_i_25__1_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.152    15.944 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.462    16.406    L_reg/i__carry_i_30__0_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.326    16.732 f  L_reg/i__carry_i_18__2/O
                         net (fo=6, routed)           1.127    17.859    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I1_O)        0.152    18.011 f  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.699    18.710    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.360    19.070 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.905    19.975    L_reg/i__carry_i_12__2_n_0
    SLICE_X46Y31         LUT2 (Prop_lut2_I1_O)        0.352    20.327 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.714    21.041    bseg_driver/decimal_renderer/i__carry_i_14__1[0]
    SLICE_X40Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    21.772 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.199 f  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.834    23.032    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.306    23.338 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.985    24.323    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.447 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          1.303    25.749    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    25.873 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=4, routed)           0.958    26.831    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.124    26.955 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           1.006    27.961    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.124    28.085 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.568    28.653    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.179 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.179    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.492 f  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    30.150    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.306    30.456 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.669    31.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.250 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.806    32.056    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124    32.180 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.811    32.990    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    33.114 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.183    34.297    L_reg/bseg[1]_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.421 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.013    37.434    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.494    40.929 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.929    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.350ns  (logic 11.313ns (32.002%)  route 24.038ns (67.998%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.828     7.494    L_reg/M_sm_pbc[6]
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.150     7.644 r  L_reg/L_21ee6d3f_remainder0_carry_i_26__0/O
                         net (fo=3, routed)           0.697     8.341    L_reg/L_21ee6d3f_remainder0_carry_i_26__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.667 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.790     9.456    L_reg/L_21ee6d3f_remainder0_carry__1_i_6__0_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.606 f  L_reg/L_21ee6d3f_remainder0_carry_i_18__0/O
                         net (fo=1, routed)           0.718    10.325    L_reg/L_21ee6d3f_remainder0_carry_i_18__0_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.328    10.653 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__0/O
                         net (fo=4, routed)           0.703    11.356    L_reg/L_21ee6d3f_remainder0_carry_i_10__0_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.480 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__0/O
                         net (fo=4, routed)           0.829    12.309    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__0_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.152    12.461 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.847    13.308    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.332    13.640 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000    13.640    bseg_driver/decimal_renderer/i__carry__1_i_1__2_0[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.184 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.443    14.627    L_reg/L_21ee6d3f_remainder0_1[10]
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.301    14.928 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.864    15.792    L_reg/i__carry_i_25__1_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.152    15.944 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.462    16.406    L_reg/i__carry_i_30__0_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.326    16.732 f  L_reg/i__carry_i_18__2/O
                         net (fo=6, routed)           1.127    17.859    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I1_O)        0.152    18.011 f  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.699    18.710    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.360    19.070 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.905    19.975    L_reg/i__carry_i_12__2_n_0
    SLICE_X46Y31         LUT2 (Prop_lut2_I1_O)        0.352    20.327 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.714    21.041    bseg_driver/decimal_renderer/i__carry_i_14__1[0]
    SLICE_X40Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    21.772 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.199 f  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.834    23.032    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.306    23.338 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.985    24.323    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.447 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          1.303    25.749    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    25.873 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=4, routed)           0.958    26.831    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.124    26.955 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           1.006    27.961    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.124    28.085 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.568    28.653    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.179 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.179    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.492 f  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    30.150    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.306    30.456 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.669    31.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.250 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.806    32.056    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124    32.180 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.811    32.990    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    33.114 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.188    34.302    L_reg/bseg[1]_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.426 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.627    37.053    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.560 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.560    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.309ns  (logic 11.320ns (32.060%)  route 23.988ns (67.940%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.828     7.494    L_reg/M_sm_pbc[6]
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.150     7.644 r  L_reg/L_21ee6d3f_remainder0_carry_i_26__0/O
                         net (fo=3, routed)           0.697     8.341    L_reg/L_21ee6d3f_remainder0_carry_i_26__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.326     8.667 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.790     9.456    L_reg/L_21ee6d3f_remainder0_carry__1_i_6__0_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.150     9.606 f  L_reg/L_21ee6d3f_remainder0_carry_i_18__0/O
                         net (fo=1, routed)           0.718    10.325    L_reg/L_21ee6d3f_remainder0_carry_i_18__0_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.328    10.653 f  L_reg/L_21ee6d3f_remainder0_carry_i_10__0/O
                         net (fo=4, routed)           0.703    11.356    L_reg/L_21ee6d3f_remainder0_carry_i_10__0_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.480 f  L_reg/L_21ee6d3f_remainder0_carry__0_i_9__0/O
                         net (fo=4, routed)           0.829    12.309    L_reg/L_21ee6d3f_remainder0_carry__0_i_9__0_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.152    12.461 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.847    13.308    L_reg/L_21ee6d3f_remainder0_carry__1_i_8__0_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.332    13.640 r  L_reg/L_21ee6d3f_remainder0_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000    13.640    bseg_driver/decimal_renderer/i__carry__1_i_1__2_0[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.184 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.443    14.627    L_reg/L_21ee6d3f_remainder0_1[10]
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.301    14.928 r  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           0.864    15.792    L_reg/i__carry_i_25__1_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.152    15.944 f  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.462    16.406    L_reg/i__carry_i_30__0_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.326    16.732 f  L_reg/i__carry_i_18__2/O
                         net (fo=6, routed)           1.127    17.859    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I1_O)        0.152    18.011 f  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           0.699    18.710    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.360    19.070 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.905    19.975    L_reg/i__carry_i_12__2_n_0
    SLICE_X46Y31         LUT2 (Prop_lut2_I1_O)        0.352    20.327 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.714    21.041    bseg_driver/decimal_renderer/i__carry_i_14__1[0]
    SLICE_X40Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    21.772 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.199 f  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.834    23.032    L_reg/L_21ee6d3f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.306    23.338 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.985    24.323    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.447 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          1.303    25.749    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    25.873 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=4, routed)           0.958    26.831    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.124    26.955 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           1.006    27.961    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.124    28.085 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.568    28.653    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.179 r  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.179    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.492 f  bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    30.150    bseg_driver/decimal_renderer/L_21ee6d3f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.306    30.456 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.669    31.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124    31.250 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.806    32.056    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124    32.180 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.811    32.990    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    33.114 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.768    33.882    L_reg/bseg[1]_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.006 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.998    37.004    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.518 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.518    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.373ns (78.471%)  route 0.377ns (21.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.679 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.377     2.056    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.288 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.288    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_318949354[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.415ns (72.937%)  route 0.525ns (27.063%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.593     1.537    forLoop_idx_0_318949354[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_318949354[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_318949354[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.108     1.786    forLoop_idx_0_318949354[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  forLoop_idx_0_318949354[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=16, routed)          0.417     2.248    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.477 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.477    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_318949354[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.421ns (73.155%)  route 0.521ns (26.845%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_318949354[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_318949354[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_318949354[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.775    forLoop_idx_0_318949354[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  forLoop_idx_0_318949354[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=25, routed)          0.423     2.243    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.478 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.478    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_341860149[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.413ns (72.542%)  route 0.535ns (27.458%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    forLoop_idx_0_341860149[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_341860149[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_341860149[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.773    forLoop_idx_0_341860149[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  forLoop_idx_0_341860149[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.436     2.254    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.481 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.481    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_341860149[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.409ns (72.368%)  route 0.538ns (27.632%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_341860149[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_341860149[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_341860149[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.065     1.742    forLoop_idx_0_341860149[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  forLoop_idx_0_341860149[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.473     2.260    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.483 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.483    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_341860149[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.412ns (72.269%)  route 0.542ns (27.731%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.590     1.534    forLoop_idx_0_341860149[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  forLoop_idx_0_341860149[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_341860149[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.066     1.741    forLoop_idx_0_341860149[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  forLoop_idx_0_341860149[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=14, routed)          0.476     2.261    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.487 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.487    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.416ns (72.421%)  route 0.539ns (27.579%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.777    cond_butt_next_play/D_ctr_q_reg[0]
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.441     2.263    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.493 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.493    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_341860149[2].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.408ns (70.488%)  route 0.590ns (29.512%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_341860149[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_341860149[2].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_341860149[2].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.113     1.790    forLoop_idx_0_341860149[2].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X60Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  forLoop_idx_0_341860149[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.476     2.311    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.534 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.534    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.350ns (60.378%)  route 0.886ns (39.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.886     2.524    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.733 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.733    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.383ns (58.935%)  route 0.964ns (41.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.964     2.606    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.848 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.848    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_341860149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.502ns (30.654%)  route 3.398ns (69.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.398     4.901    forLoop_idx_0_341860149[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y61         FDRE                                         r  forLoop_idx_0_341860149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.505     4.909    forLoop_idx_0_341860149[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  forLoop_idx_0_341860149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_341860149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 1.500ns (31.344%)  route 3.285ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.285     4.785    forLoop_idx_0_341860149[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_341860149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.506     4.910    forLoop_idx_0_341860149[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_341860149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.488ns (31.969%)  route 3.165ns (68.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.165     4.653    forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508     4.912    forLoop_idx_0_341860149[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 1.490ns (32.609%)  route 3.079ns (67.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.079     4.568    forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443     4.847    forLoop_idx_0_341860149[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.496ns (37.343%)  route 2.509ns (62.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.509     4.005    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.496ns (37.343%)  route 2.509ns (62.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.509     4.005    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.496ns (37.343%)  route 2.509ns (62.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.509     4.005    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.496ns (37.343%)  route 2.509ns (62.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.509     4.005    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.496ns (37.383%)  route 2.505ns (62.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.505     4.001    reset_cond/AS[0]
    SLICE_X63Y51         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y51         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 1.493ns (42.807%)  route 1.995ns (57.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.995     3.489    cond_butt_next_play/sync/D[0]
    SLICE_X65Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_318949354[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.236ns (33.724%)  route 0.464ns (66.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.464     0.700    forLoop_idx_0_318949354[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_318949354[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    forLoop_idx_0_318949354[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_318949354[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_318949354[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.230ns (30.347%)  route 0.528ns (69.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.528     0.758    forLoop_idx_0_318949354[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_318949354[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    forLoop_idx_0_318949354[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_318949354[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.261ns (23.945%)  route 0.829ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.829     1.090    cond_butt_next_play/sync/D[0]
    SLICE_X65Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.263ns (20.228%)  route 1.038ns (79.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.038     1.301    reset_cond/AS[0]
    SLICE_X63Y51         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y51         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.263ns (20.161%)  route 1.042ns (79.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.042     1.306    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.263ns (20.161%)  route 1.042ns (79.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.042     1.306    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.263ns (20.161%)  route 1.042ns (79.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.042     1.306    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.263ns (20.161%)  route 1.042ns (79.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.042     1.306    reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.257ns (15.232%)  route 1.433ns (84.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.433     1.690    forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.834     2.024    forLoop_idx_0_341860149[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_341860149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.255ns (14.466%)  route 1.509ns (85.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.509     1.765    forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.861     2.051    forLoop_idx_0_341860149[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  forLoop_idx_0_341860149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





