<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: LCDC_DMA_LinkList_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LCDC_DMA_LinkList_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl__lcdc__dma__ll__reg_8h_source.html">rtl_lcdc_dma_ll_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab98c35f777e47b58bf4a4cf560ba8a86"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#ab98c35f777e47b58bf4a4cf560ba8a86">GRP1_SAR</a></td></tr>
<tr class="separator:ab98c35f777e47b58bf4a4cf560ba8a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ddc84f2ef81cf82157ed248d68cb15"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#ab6ddc84f2ef81cf82157ed248d68cb15">GRP1_DAR</a></td></tr>
<tr class="separator:ab6ddc84f2ef81cf82157ed248d68cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b540eee6ad42475e77ec9478cc40edc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a2b540eee6ad42475e77ec9478cc40edc">GRP1_LLP</a></td></tr>
<tr class="separator:a2b540eee6ad42475e77ec9478cc40edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce527abd50183a45c1eceaa6a230662"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a5ce527abd50183a45c1eceaa6a230662">GRP1_CTL0</a></td></tr>
<tr class="separator:a5ce527abd50183a45c1eceaa6a230662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f37ab6296248494d8b6da8b313971d8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a2f37ab6296248494d8b6da8b313971d8">GRP1_CTL1</a></td></tr>
<tr class="separator:a2f37ab6296248494d8b6da8b313971d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a58c2fb9ede5a9d5ce21ea2fda1889"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">RSVD1</a></td></tr>
<tr class="separator:a55a58c2fb9ede5a9d5ce21ea2fda1889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612e0a308e6f06c90c2b28d995614ad7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a612e0a308e6f06c90c2b28d995614ad7">RSVD2</a></td></tr>
<tr class="separator:a612e0a308e6f06c90c2b28d995614ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b40833f2d2ed640562d209207d56e1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a21b40833f2d2ed640562d209207d56e1">RSVD3</a></td></tr>
<tr class="separator:a21b40833f2d2ed640562d209207d56e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35152ecbb2eabc2fc36e505778346fe1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a35152ecbb2eabc2fc36e505778346fe1">GRP1_SAR_OFFSET</a></td></tr>
<tr class="separator:a35152ecbb2eabc2fc36e505778346fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f5ffe5f23e16e55d4c02f3df426063"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a90f5ffe5f23e16e55d4c02f3df426063">GRP1_DAR_OFFSET</a></td></tr>
<tr class="separator:a90f5ffe5f23e16e55d4c02f3df426063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174e226c3da8c662141198bd4dc3ef58"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a174e226c3da8c662141198bd4dc3ef58">GRP2_SAR_OFFSET</a></td></tr>
<tr class="separator:a174e226c3da8c662141198bd4dc3ef58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c1d1ab7bc64ee0b456332c15c8b044"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a22c1d1ab7bc64ee0b456332c15c8b044">GRP2_DAR_OFFSET</a></td></tr>
<tr class="separator:a22c1d1ab7bc64ee0b456332c15c8b044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca192df9643f0c43e73ba6bb4a4d58af"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#aca192df9643f0c43e73ba6bb4a4d58af">GRP2_SAR</a></td></tr>
<tr class="separator:aca192df9643f0c43e73ba6bb4a4d58af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad304c4d975a3de23796f3b1f365d7dc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#aad304c4d975a3de23796f3b1f365d7dc">GRP2_DAR</a></td></tr>
<tr class="separator:aad304c4d975a3de23796f3b1f365d7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18d4c66a7ca46222d1490d876d1c382"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#aa18d4c66a7ca46222d1490d876d1c382">GRP2_LLP</a></td></tr>
<tr class="separator:aa18d4c66a7ca46222d1490d876d1c382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075b8d6856b134e4a2054af8a8aec6cf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a075b8d6856b134e4a2054af8a8aec6cf">GRP2_CTL0</a></td></tr>
<tr class="separator:a075b8d6856b134e4a2054af8a8aec6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab13aaa31a2b0bbe970d4918cf15d645"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#aab13aaa31a2b0bbe970d4918cf15d645">GRP2_CTL1</a></td></tr>
<tr class="separator:aab13aaa31a2b0bbe970d4918cf15d645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d3d35b4900f244d3943fb42c720c75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a44d3d35b4900f244d3943fb42c720c75">DMA_CFG</a></td></tr>
<tr class="separator:a44d3d35b4900f244d3943fb42c720c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366e634336d662b4ab754ad39e6c4a1a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a366e634336d662b4ab754ad39e6c4a1a">RSVD4</a></td></tr>
<tr class="separator:a366e634336d662b4ab754ad39e6c4a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8565401c0dc46c237b8c73430c30a50"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#aa8565401c0dc46c237b8c73430c30a50">RSVD5</a></td></tr>
<tr class="separator:aa8565401c0dc46c237b8c73430c30a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c3e04c40ed7d35dea3b086dc325242"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a64c3e04c40ed7d35dea3b086dc325242">GRP1_SAR_DMA</a></td></tr>
<tr class="separator:a64c3e04c40ed7d35dea3b086dc325242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b6630900d45f9fb75804e5ce8b1a6d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#ab9b6630900d45f9fb75804e5ce8b1a6d">GRP1_DAR_DMA</a></td></tr>
<tr class="separator:ab9b6630900d45f9fb75804e5ce8b1a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab324981eefabb317b4ab685f1b591bb8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#ab324981eefabb317b4ab685f1b591bb8">GRP1_LLP_DMA</a></td></tr>
<tr class="separator:ab324981eefabb317b4ab685f1b591bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52de970bb48e5d68868d9e161c6b463f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a52de970bb48e5d68868d9e161c6b463f">GRP1_CTL0_DMA</a></td></tr>
<tr class="separator:a52de970bb48e5d68868d9e161c6b463f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b510dabbe37d9496ec8eaf1210127c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a98b510dabbe37d9496ec8eaf1210127c">GRP1_CTL1_DMA</a></td></tr>
<tr class="separator:a98b510dabbe37d9496ec8eaf1210127c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e87fc7551363afb5f721627222478d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a33e87fc7551363afb5f721627222478d">RSVD6</a></td></tr>
<tr class="separator:a33e87fc7551363afb5f721627222478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64c893586a563bb7202de35cd607ad2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#af64c893586a563bb7202de35cd607ad2">RSVD7</a></td></tr>
<tr class="separator:af64c893586a563bb7202de35cd607ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33fa62433391bd635c2d5ffecad19318"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a33fa62433391bd635c2d5ffecad19318">RSVD8</a></td></tr>
<tr class="separator:a33fa62433391bd635c2d5ffecad19318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676dcf1388d63bf13ec09597de8f0423"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a676dcf1388d63bf13ec09597de8f0423">GRP2_SAR_DMA</a></td></tr>
<tr class="separator:a676dcf1388d63bf13ec09597de8f0423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de138f1af9dcd588aea8c3b66af1531"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a2de138f1af9dcd588aea8c3b66af1531">GRP2_DAR_DMA</a></td></tr>
<tr class="separator:a2de138f1af9dcd588aea8c3b66af1531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a84feeca079df4bfd51e62dddc4bb0f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a0a84feeca079df4bfd51e62dddc4bb0f">GRP2_LLP_DMA</a></td></tr>
<tr class="separator:a0a84feeca079df4bfd51e62dddc4bb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7e666b410e26655c7a424618bd27ff"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#abb7e666b410e26655c7a424618bd27ff">GRP2_CTL0_DMA</a></td></tr>
<tr class="separator:abb7e666b410e26655c7a424618bd27ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd75dcbc2ed33bb57ab09ec583e48cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a7bd75dcbc2ed33bb57ab09ec583e48cb">GRP2_CTL1_DMA</a></td></tr>
<tr class="separator:a7bd75dcbc2ed33bb57ab09ec583e48cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e568c0de2f61eef2cc8e620ae490458"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a2e568c0de2f61eef2cc8e620ae490458">RSVD9</a></td></tr>
<tr class="separator:a2e568c0de2f61eef2cc8e620ae490458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae902c7216a0e817b7fe776e99e83e7f3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#ae902c7216a0e817b7fe776e99e83e7f3">RSVD10</a></td></tr>
<tr class="separator:ae902c7216a0e817b7fe776e99e83e7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33fce381ce8c252e620f96d8f79b4440"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#a33fce381ce8c252e620f96d8f79b4440">GRP1_SAR_FOR_INFINITE_MODE</a></td></tr>
<tr class="separator:a33fce381ce8c252e620f96d8f79b4440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd43a5bc13cca834b9c79cc10b6f334"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d_c___d_m_a___link_list___type_def.html#aedd43a5bc13cca834b9c79cc10b6f334">GRP2_SAR_FOR_INFINITE_MODE</a></td></tr>
<tr class="separator:aedd43a5bc13cca834b9c79cc10b6f334"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="ab98c35f777e47b58bf4a4cf560ba8a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98c35f777e47b58bf4a4cf560ba8a86">&#9670;&nbsp;</a></span>GRP1_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x00 </p>

</div>
</div>
<a id="ab6ddc84f2ef81cf82157ed248d68cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ddc84f2ef81cf82157ed248d68cb15">&#9670;&nbsp;</a></span>GRP1_DAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_DAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x04 </p>

</div>
</div>
<a id="a2b540eee6ad42475e77ec9478cc40edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b540eee6ad42475e77ec9478cc40edc">&#9670;&nbsp;</a></span>GRP1_LLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_LLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x08 </p>

</div>
</div>
<a id="a5ce527abd50183a45c1eceaa6a230662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce527abd50183a45c1eceaa6a230662">&#9670;&nbsp;</a></span>GRP1_CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x0C </p>

</div>
</div>
<a id="a2f37ab6296248494d8b6da8b313971d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f37ab6296248494d8b6da8b313971d8">&#9670;&nbsp;</a></span>GRP1_CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x10 </p>

</div>
</div>
<a id="a55a58c2fb9ede5a9d5ce21ea2fda1889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55a58c2fb9ede5a9d5ce21ea2fda1889">&#9670;&nbsp;</a></span>RSVD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x14 </p>

</div>
</div>
<a id="a612e0a308e6f06c90c2b28d995614ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612e0a308e6f06c90c2b28d995614ad7">&#9670;&nbsp;</a></span>RSVD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x18 </p>

</div>
</div>
<a id="a21b40833f2d2ed640562d209207d56e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b40833f2d2ed640562d209207d56e1">&#9670;&nbsp;</a></span>RSVD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x1C </p>

</div>
</div>
<a id="a35152ecbb2eabc2fc36e505778346fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35152ecbb2eabc2fc36e505778346fe1">&#9670;&nbsp;</a></span>GRP1_SAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_SAR_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x20 </p>

</div>
</div>
<a id="a90f5ffe5f23e16e55d4c02f3df426063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f5ffe5f23e16e55d4c02f3df426063">&#9670;&nbsp;</a></span>GRP1_DAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_DAR_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x24 </p>

</div>
</div>
<a id="a174e226c3da8c662141198bd4dc3ef58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174e226c3da8c662141198bd4dc3ef58">&#9670;&nbsp;</a></span>GRP2_SAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_SAR_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x28 </p>

</div>
</div>
<a id="a22c1d1ab7bc64ee0b456332c15c8b044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c1d1ab7bc64ee0b456332c15c8b044">&#9670;&nbsp;</a></span>GRP2_DAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_DAR_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x2C </p>

</div>
</div>
<a id="aca192df9643f0c43e73ba6bb4a4d58af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca192df9643f0c43e73ba6bb4a4d58af">&#9670;&nbsp;</a></span>GRP2_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x30 </p>

</div>
</div>
<a id="aad304c4d975a3de23796f3b1f365d7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad304c4d975a3de23796f3b1f365d7dc">&#9670;&nbsp;</a></span>GRP2_DAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_DAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x34 </p>

</div>
</div>
<a id="aa18d4c66a7ca46222d1490d876d1c382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18d4c66a7ca46222d1490d876d1c382">&#9670;&nbsp;</a></span>GRP2_LLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_LLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x38 </p>

</div>
</div>
<a id="a075b8d6856b134e4a2054af8a8aec6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075b8d6856b134e4a2054af8a8aec6cf">&#9670;&nbsp;</a></span>GRP2_CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x3C </p>

</div>
</div>
<a id="aab13aaa31a2b0bbe970d4918cf15d645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab13aaa31a2b0bbe970d4918cf15d645">&#9670;&nbsp;</a></span>GRP2_CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x40 </p>

</div>
</div>
<a id="a44d3d35b4900f244d3943fb42c720c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d3d35b4900f244d3943fb42c720c75">&#9670;&nbsp;</a></span>DMA_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x44 </p>

</div>
</div>
<a id="a366e634336d662b4ab754ad39e6c4a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366e634336d662b4ab754ad39e6c4a1a">&#9670;&nbsp;</a></span>RSVD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x48 </p>

</div>
</div>
<a id="aa8565401c0dc46c237b8c73430c30a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8565401c0dc46c237b8c73430c30a50">&#9670;&nbsp;</a></span>RSVD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x4C </p>

</div>
</div>
<a id="a64c3e04c40ed7d35dea3b086dc325242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c3e04c40ed7d35dea3b086dc325242">&#9670;&nbsp;</a></span>GRP1_SAR_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_SAR_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x50 </p>

</div>
</div>
<a id="ab9b6630900d45f9fb75804e5ce8b1a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b6630900d45f9fb75804e5ce8b1a6d">&#9670;&nbsp;</a></span>GRP1_DAR_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_DAR_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x54 </p>

</div>
</div>
<a id="ab324981eefabb317b4ab685f1b591bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab324981eefabb317b4ab685f1b591bb8">&#9670;&nbsp;</a></span>GRP1_LLP_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_LLP_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x58 </p>

</div>
</div>
<a id="a52de970bb48e5d68868d9e161c6b463f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52de970bb48e5d68868d9e161c6b463f">&#9670;&nbsp;</a></span>GRP1_CTL0_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_CTL0_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x5C </p>

</div>
</div>
<a id="a98b510dabbe37d9496ec8eaf1210127c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b510dabbe37d9496ec8eaf1210127c">&#9670;&nbsp;</a></span>GRP1_CTL1_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_CTL1_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x60 </p>

</div>
</div>
<a id="a33e87fc7551363afb5f721627222478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e87fc7551363afb5f721627222478d">&#9670;&nbsp;</a></span>RSVD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x64 </p>

</div>
</div>
<a id="af64c893586a563bb7202de35cd607ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64c893586a563bb7202de35cd607ad2">&#9670;&nbsp;</a></span>RSVD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x68 </p>

</div>
</div>
<a id="a33fa62433391bd635c2d5ffecad19318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33fa62433391bd635c2d5ffecad19318">&#9670;&nbsp;</a></span>RSVD8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x6C </p>

</div>
</div>
<a id="a676dcf1388d63bf13ec09597de8f0423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676dcf1388d63bf13ec09597de8f0423">&#9670;&nbsp;</a></span>GRP2_SAR_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_SAR_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x70 </p>

</div>
</div>
<a id="a2de138f1af9dcd588aea8c3b66af1531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de138f1af9dcd588aea8c3b66af1531">&#9670;&nbsp;</a></span>GRP2_DAR_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_DAR_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x74 </p>

</div>
</div>
<a id="a0a84feeca079df4bfd51e62dddc4bb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a84feeca079df4bfd51e62dddc4bb0f">&#9670;&nbsp;</a></span>GRP2_LLP_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_LLP_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x78 </p>

</div>
</div>
<a id="abb7e666b410e26655c7a424618bd27ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7e666b410e26655c7a424618bd27ff">&#9670;&nbsp;</a></span>GRP2_CTL0_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_CTL0_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x7C </p>

</div>
</div>
<a id="a7bd75dcbc2ed33bb57ab09ec583e48cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd75dcbc2ed33bb57ab09ec583e48cb">&#9670;&nbsp;</a></span>GRP2_CTL1_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_CTL1_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x80 </p>

</div>
</div>
<a id="a2e568c0de2f61eef2cc8e620ae490458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e568c0de2f61eef2cc8e620ae490458">&#9670;&nbsp;</a></span>RSVD9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x84 </p>

</div>
</div>
<a id="ae902c7216a0e817b7fe776e99e83e7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae902c7216a0e817b7fe776e99e83e7f3">&#9670;&nbsp;</a></span>RSVD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x88 </p>

</div>
</div>
<a id="a33fce381ce8c252e620f96d8f79b4440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33fce381ce8c252e620f96d8f79b4440">&#9670;&nbsp;</a></span>GRP1_SAR_FOR_INFINITE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP1_SAR_FOR_INFINITE_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x8C </p>

</div>
</div>
<a id="aedd43a5bc13cca834b9c79cc10b6f334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd43a5bc13cca834b9c79cc10b6f334">&#9670;&nbsp;</a></span>GRP2_SAR_FOR_INFINITE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t GRP2_SAR_FOR_INFINITE_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0x90 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>sdk/src/mcu/display/driver/lcdc/src/device/rtl8772f/<a class="el" href="rtl__lcdc__dma__ll__reg_8h_source.html">rtl_lcdc_dma_ll_reg.h</a></li>
<li>sdk/src/mcu/display/driver/lcdc/src/device/rtl8773e/<a class="el" href="rtl8773e_2rtl__lcdc__dma__ll__def_8h_source.html">rtl_lcdc_dma_ll_def.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
