<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Dec 16 16:15:44 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="IODELAY_BLK" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_IDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="IDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TAP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="STAGE" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_STAGE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="STAGE"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="310000000" DIR="I" NAME="RCLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_6" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_7" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="LD_CLK"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="LD_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="RESETn"/>
        <CONNECTION INSTANCE="External_Ports" PORT="DEBUG4"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="460000000" DIR="I" NAME="MCLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_6" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="LD"/>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_7" PORT="LD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_7_ODATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IDELAY_WRAPPER_7" PORT="ODATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="DEBUG0" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="DEBUG1" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="DEBUG2" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="DEBUG3" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP6"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DEBUG4" SIGIS="undef" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/DD_CTRL_0" HWVERSION="1.0" INSTANCE="DD_CTRL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DD_CTRL" VLNV="xilinx.com:module_ref:DD_CTRL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_DD_CTRL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="STAGE" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_STAGE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STAGE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP0" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="TAP"/>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP1" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="TAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP2" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="TAP"/>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP3" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="TAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP4" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="TAP"/>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP5" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="TAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP6" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_6" PORT="TAP"/>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TAP7" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_7" PORT="TAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESETn" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_0" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="External_Ports_IDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_0_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_1" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_0_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_0" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_1_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_2" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_1_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_1" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_2_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_3" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_2_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_2" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_3_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_4" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_3_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_3" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_4_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_5" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_4_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_4" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_5_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_6" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_6" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_5_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_5" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_6_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_7" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IDELAY_WRAPPER_7" HWVERSION="1.0" INSTANCE="IDELAY_WRAPPER_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IDELAY_WRAPPER" VLNV="xilinx.com:module_ref:IDELAY_WRAPPER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="IODELAY_BLK_IDELAY_WRAPPER_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IDATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_6_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IDELAY_WRAPPER_6" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ODATA" SIGIS="undef" SIGNAME="IDELAY_WRAPPER_7_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="310000000" DIR="I" NAME="LD_CLK" SIGIS="clk" SIGNAME="External_Ports_RCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="TAP" RIGHT="0" SIGIS="undef" SIGNAME="DD_CTRL_0_TAP7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DD_CTRL_0" PORT="TAP7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LD" SIGIS="undef" SIGNAME="External_Ports_LD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
