xpm_cdc.sv,systemverilog,xpm,F:/AppData/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,F:/AppData/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,F:/AppData/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
ofdm_tx_interleaver_2_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v,
ofdm_tx_tx_mcu_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v,
ofdm_tx_interleaver_1_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v,
ofdm_tx_convenc_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v,
ofdm_tx_scramler_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v,
ofdm_tx_maping_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v,
ofdm_tx_puncture_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v,
ofdm_tx_symbol_train_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v,
ofdm_tx_pilot_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v,
ofdm_tx_dac_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v,
ofdm_tx_ifft_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v,
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_2,../../../../tb.gen/sources_1/bd/ofdm_tx/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v,
ofdm_tx_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v,
ofdm_tx.v,verilog,xil_defaultlib,../../../bd/ofdm_tx/sim/ofdm_tx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
