# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 81
attribute \src "dut.sv:1.1-38.10"
attribute \cells_not_processed 1
module \gen_test1
  wire width 64 $auto$expression.cpp:1478:import_operation$1
  wire width 64 $auto$expression.cpp:1478:import_operation$17
  wire width 64 $auto$expression.cpp:1478:import_operation$25
  wire width 64 $auto$expression.cpp:1478:import_operation$33
  wire width 64 $auto$expression.cpp:1478:import_operation$41
  wire width 64 $auto$expression.cpp:1478:import_operation$49
  wire width 64 $auto$expression.cpp:1478:import_operation$57
  wire width 64 $auto$expression.cpp:1478:import_operation$9
  wire $auto$expression.cpp:2376:import_bit_select$11
  wire $auto$expression.cpp:2376:import_bit_select$19
  wire $auto$expression.cpp:2376:import_bit_select$27
  wire $auto$expression.cpp:2376:import_bit_select$3
  wire $auto$expression.cpp:2376:import_bit_select$35
  wire $auto$expression.cpp:2376:import_bit_select$43
  wire $auto$expression.cpp:2376:import_bit_select$51
  wire $auto$expression.cpp:2376:import_bit_select$59
  wire $auto$rtlil.cc:2964:ReduceXor$66
  wire $auto$rtlil.cc:2964:ReduceXor$68
  wire $auto$rtlil.cc:2964:ReduceXor$70
  wire $auto$rtlil.cc:2964:ReduceXor$72
  wire $auto$rtlil.cc:2964:ReduceXor$74
  wire $auto$rtlil.cc:2964:ReduceXor$76
  wire $auto$rtlil.cc:2964:ReduceXor$78
  wire $auto$rtlil.cc:2964:ReduceXor$80
  wire $auto$rtlil.cc:3006:And$14
  wire $auto$rtlil.cc:3006:And$22
  wire $auto$rtlil.cc:3006:And$30
  wire $auto$rtlil.cc:3006:And$38
  wire $auto$rtlil.cc:3006:And$46
  wire $auto$rtlil.cc:3006:And$54
  wire $auto$rtlil.cc:3006:And$6
  wire $auto$rtlil.cc:3006:And$62
  wire $auto$rtlil.cc:3007:Or$16
  wire $auto$rtlil.cc:3007:Or$24
  wire $auto$rtlil.cc:3007:Or$32
  wire $auto$rtlil.cc:3007:Or$40
  wire $auto$rtlil.cc:3007:Or$48
  wire $auto$rtlil.cc:3007:Or$56
  wire $auto$rtlil.cc:3007:Or$64
  wire $auto$rtlil.cc:3007:Or$8
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  wire \gen1[0].and_wire
  wire \gen1[0].or_wire
  wire \gen1[1].and_wire
  wire \gen1[1].or_wire
  wire \gen1[2].and_wire
  wire \gen1[2].or_wire
  wire \gen1[3].and_wire
  wire \gen1[3].or_wire
  wire \gen1[4].and_wire
  wire \gen1[4].or_wire
  wire \gen1[5].and_wire
  wire \gen1[5].or_wire
  wire \gen1[6].and_wire
  wire \gen1[6].or_wire
  wire \gen1[7].and_wire
  wire \gen1[7].or_wire
  wire \gen3[0].gen4[0].tmpbuf
  wire \gen3[0].gen4[1].tmpbuf
  wire \gen3[0].gen4[2].tmpbuf
  wire \gen3[0].gen4[3].tmpbuf
  wire \gen3[0].gen4[4].tmpbuf
  wire width 5 \gen3[0].tmp2
  wire \gen3[1].gen4[0].tmpbuf
  wire \gen3[1].gen4[1].tmpbuf
  wire \gen3[1].gen4[2].tmpbuf
  wire \gen3[1].gen4[3].tmpbuf
  wire \gen3[1].gen4[4].tmpbuf
  wire width 5 \gen3[1].tmp2
  wire \gen3[2].gen4[0].tmpbuf
  wire \gen3[2].gen4[1].tmpbuf
  wire \gen3[2].gen4[2].tmpbuf
  wire \gen3[2].gen4[3].tmpbuf
  wire \gen3[2].gen4[4].tmpbuf
  wire width 5 \gen3[2].tmp2
  wire \gen3[3].gen4[0].tmpbuf
  wire \gen3[3].gen4[1].tmpbuf
  wire \gen3[3].gen4[2].tmpbuf
  wire \gen3[3].gen4[3].tmpbuf
  wire \gen3[3].gen4[4].tmpbuf
  wire width 5 \gen3[3].tmp2
  wire \gen3[4].gen4[0].tmpbuf
  wire \gen3[4].gen4[1].tmpbuf
  wire \gen3[4].gen4[2].tmpbuf
  wire \gen3[4].gen4[3].tmpbuf
  wire \gen3[4].gen4[4].tmpbuf
  wire width 5 \gen3[4].tmp2
  wire \gen3[5].gen4[0].tmpbuf
  wire \gen3[5].gen4[1].tmpbuf
  wire \gen3[5].gen4[2].tmpbuf
  wire \gen3[5].gen4[3].tmpbuf
  wire \gen3[5].gen4[4].tmpbuf
  wire width 5 \gen3[5].tmp2
  wire \gen3[6].gen4[0].tmpbuf
  wire \gen3[6].gen4[1].tmpbuf
  wire \gen3[6].gen4[2].tmpbuf
  wire \gen3[6].gen4[3].tmpbuf
  wire \gen3[6].gen4[4].tmpbuf
  wire width 5 \gen3[6].tmp2
  wire \gen3[7].gen4[0].tmpbuf
  wire \gen3[7].gen4[1].tmpbuf
  wire \gen3[7].gen4[2].tmpbuf
  wire \gen3[7].gen4[3].tmpbuf
  wire \gen3[7].gen4[4].tmpbuf
  wire width 5 \gen3[7].tmp2
  attribute \src "dut.sv:8.13-8.17"
  wire width 16 \tmp1
  attribute \src "dut.sv:1.29-1.30"
  wire width 8 output 4 \y
  cell $add $add$dut.sv:18$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$17
  end
  cell $add $add$dut.sv:18$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 0
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$1
  end
  cell $add $add$dut.sv:18$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$33
  end
  cell $add $add$dut.sv:18$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 6
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$49
  end
  cell $add $add$dut.sv:21$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$9
  end
  cell $add $add$dut.sv:21$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 3
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$25
  end
  cell $add $add$dut.sv:21$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 5
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$41
  end
  cell $add $add$dut.sv:21$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 7
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001000
    connect \Y $auto$expression.cpp:1478:import_operation$57
  end
  cell $and $and$dut.sv:14$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3006:And$14
  end
  cell $and $and$dut.sv:14$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3006:And$22
  end
  cell $and $and$dut.sv:14$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3006:And$30
  end
  cell $and $and$dut.sv:14$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y $auto$rtlil.cc:3006:And$38
  end
  cell $and $and$dut.sv:14$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y $auto$rtlil.cc:3006:And$46
  end
  cell $and $and$dut.sv:14$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3006:And$6
  end
  cell $and $and$dut.sv:14$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y $auto$rtlil.cc:3006:And$54
  end
  cell $and $and$dut.sv:14$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y $auto$rtlil.cc:3006:And$62
  end
  cell $or $or$dut.sv:15$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3007:Or$16
  end
  cell $or $or$dut.sv:15$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3007:Or$24
  end
  cell $or $or$dut.sv:15$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3007:Or$32
  end
  cell $or $or$dut.sv:15$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y $auto$rtlil.cc:3007:Or$40
  end
  cell $or $or$dut.sv:15$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y $auto$rtlil.cc:3007:Or$48
  end
  cell $or $or$dut.sv:15$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y $auto$rtlil.cc:3007:Or$56
  end
  cell $or $or$dut.sv:15$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y $auto$rtlil.cc:3007:Or$64
  end
  cell $or $or$dut.sv:15$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3007:Or$8
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[0].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$66
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[1].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$68
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[2].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$70
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[3].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$72
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[4].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$74
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[5].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$76
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[6].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$78
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \gen3[7].tmp2
    connect \Y $auto$rtlil.cc:2964:ReduceXor$80
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $shiftx$dut.sv:18$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$17
    connect \Y $auto$expression.cpp:2376:import_bit_select$19
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $shiftx$dut.sv:18$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$33
    connect \Y $auto$expression.cpp:2376:import_bit_select$35
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $shiftx$dut.sv:18$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$1
    connect \Y $auto$expression.cpp:2376:import_bit_select$3
  end
  attribute \src "dut.sv:18.11-18.20"
  cell $shiftx $shiftx$dut.sv:18$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$49
    connect \Y $auto$expression.cpp:2376:import_bit_select$51
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $shiftx$dut.sv:21$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$9
    connect \Y $auto$expression.cpp:2376:import_bit_select$11
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $shiftx$dut.sv:21$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$25
    connect \Y $auto$expression.cpp:2376:import_bit_select$27
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $shiftx$dut.sv:21$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$41
    connect \Y $auto$expression.cpp:2376:import_bit_select$43
  end
  attribute \src "dut.sv:21.11-21.20"
  cell $shiftx $shiftx$dut.sv:21$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp1
    connect \B $auto$expression.cpp:1478:import_operation$57
    connect \Y $auto$expression.cpp:2376:import_bit_select$59
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$1
    sync posedge \clk
      update \y [0] $auto$rtlil.cc:2964:ReduceXor$66
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$2
    sync posedge \clk
      update \y [1] $auto$rtlil.cc:2964:ReduceXor$68
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$3
    sync posedge \clk
      update \y [2] $auto$rtlil.cc:2964:ReduceXor$70
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$4
    sync posedge \clk
      update \y [3] $auto$rtlil.cc:2964:ReduceXor$72
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$5
    sync posedge \clk
      update \y [4] $auto$rtlil.cc:2964:ReduceXor$74
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$6
    sync posedge \clk
      update \y [5] $auto$rtlil.cc:2964:ReduceXor$76
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$7
    sync posedge \clk
      update \y [6] $auto$rtlil.cc:2964:ReduceXor$78
  end
  attribute \always_ff 1
  attribute \src "dut.sv:32.3-33.18"
  process $proc$dut.sv:32$8
    sync posedge \clk
      update \y [7] $auto$rtlil.cc:2964:ReduceXor$80
  end
  connect \tmp1 [0] \gen1[0].and_wire
  connect $auto$expression.cpp:2376:import_bit_select$3 \gen1[0].or_wire
  connect \gen1[0].and_wire $auto$rtlil.cc:3006:And$6
  connect \gen1[0].or_wire $auto$rtlil.cc:3007:Or$8
  connect \tmp1 [1] \gen1[1].or_wire
  connect $auto$expression.cpp:2376:import_bit_select$11 \gen1[1].and_wire
  connect \gen1[1].and_wire $auto$rtlil.cc:3006:And$14
  connect \gen1[1].or_wire $auto$rtlil.cc:3007:Or$16
  connect \tmp1 [2] \gen1[2].and_wire
  connect $auto$expression.cpp:2376:import_bit_select$19 \gen1[2].or_wire
  connect \gen1[2].and_wire $auto$rtlil.cc:3006:And$22
  connect \gen1[2].or_wire $auto$rtlil.cc:3007:Or$24
  connect \tmp1 [3] \gen1[3].or_wire
  connect $auto$expression.cpp:2376:import_bit_select$27 \gen1[3].and_wire
  connect \gen1[3].and_wire $auto$rtlil.cc:3006:And$30
  connect \gen1[3].or_wire $auto$rtlil.cc:3007:Or$32
  connect \tmp1 [4] \gen1[4].and_wire
  connect $auto$expression.cpp:2376:import_bit_select$35 \gen1[4].or_wire
  connect \gen1[4].and_wire $auto$rtlil.cc:3006:And$38
  connect \gen1[4].or_wire $auto$rtlil.cc:3007:Or$40
  connect \tmp1 [5] \gen1[5].or_wire
  connect $auto$expression.cpp:2376:import_bit_select$43 \gen1[5].and_wire
  connect \gen1[5].and_wire $auto$rtlil.cc:3006:And$46
  connect \gen1[5].or_wire $auto$rtlil.cc:3007:Or$48
  connect \tmp1 [6] \gen1[6].and_wire
  connect $auto$expression.cpp:2376:import_bit_select$51 \gen1[6].or_wire
  connect \gen1[6].and_wire $auto$rtlil.cc:3006:And$54
  connect \gen1[6].or_wire $auto$rtlil.cc:3007:Or$56
  connect \tmp1 [7] \gen1[7].or_wire
  connect $auto$expression.cpp:2376:import_bit_select$59 \gen1[7].and_wire
  connect \gen1[7].and_wire $auto$rtlil.cc:3006:And$62
  connect \gen1[7].or_wire $auto$rtlil.cc:3007:Or$64
  connect \gen3[0].gen4[0].tmpbuf \tmp1 [0]
  connect \gen3[0].tmp2 [0] \gen3[0].gen4[0].tmpbuf
  connect \gen3[0].gen4[1].tmpbuf \tmp1 [2]
  connect \gen3[0].tmp2 [1] \gen3[0].gen4[1].tmpbuf
  connect \gen3[0].gen4[2].tmpbuf \tmp1 [4]
  connect \gen3[0].tmp2 [2] \gen3[0].gen4[2].tmpbuf
  connect \gen3[0].gen4[3].tmpbuf \tmp1 [6]
  connect \gen3[0].tmp2 [3] \gen3[0].gen4[3].tmpbuf
  connect \gen3[0].gen4[4].tmpbuf \tmp1 [8]
  connect \gen3[0].tmp2 [4] \gen3[0].gen4[4].tmpbuf
  connect \gen3[1].gen4[0].tmpbuf \tmp1 [1]
  connect \gen3[1].tmp2 [0] \gen3[1].gen4[0].tmpbuf
  connect \gen3[1].gen4[1].tmpbuf \tmp1 [3]
  connect \gen3[1].tmp2 [1] \gen3[1].gen4[1].tmpbuf
  connect \gen3[1].gen4[2].tmpbuf \tmp1 [5]
  connect \gen3[1].tmp2 [2] \gen3[1].gen4[2].tmpbuf
  connect \gen3[1].gen4[3].tmpbuf \tmp1 [7]
  connect \gen3[1].tmp2 [3] \gen3[1].gen4[3].tmpbuf
  connect \gen3[1].gen4[4].tmpbuf \tmp1 [9]
  connect \gen3[1].tmp2 [4] \gen3[1].gen4[4].tmpbuf
  connect \gen3[2].gen4[0].tmpbuf \tmp1 [2]
  connect \gen3[2].tmp2 [0] \gen3[2].gen4[0].tmpbuf
  connect \gen3[2].gen4[1].tmpbuf \tmp1 [4]
  connect \gen3[2].tmp2 [1] \gen3[2].gen4[1].tmpbuf
  connect \gen3[2].gen4[2].tmpbuf \tmp1 [6]
  connect \gen3[2].tmp2 [2] \gen3[2].gen4[2].tmpbuf
  connect \gen3[2].gen4[3].tmpbuf \tmp1 [8]
  connect \gen3[2].tmp2 [3] \gen3[2].gen4[3].tmpbuf
  connect \gen3[2].gen4[4].tmpbuf \tmp1 [10]
  connect \gen3[2].tmp2 [4] \gen3[2].gen4[4].tmpbuf
  connect \gen3[3].gen4[0].tmpbuf \tmp1 [3]
  connect \gen3[3].tmp2 [0] \gen3[3].gen4[0].tmpbuf
  connect \gen3[3].gen4[1].tmpbuf \tmp1 [5]
  connect \gen3[3].tmp2 [1] \gen3[3].gen4[1].tmpbuf
  connect \gen3[3].gen4[2].tmpbuf \tmp1 [7]
  connect \gen3[3].tmp2 [2] \gen3[3].gen4[2].tmpbuf
  connect \gen3[3].gen4[3].tmpbuf \tmp1 [9]
  connect \gen3[3].tmp2 [3] \gen3[3].gen4[3].tmpbuf
  connect \gen3[3].gen4[4].tmpbuf \tmp1 [11]
  connect \gen3[3].tmp2 [4] \gen3[3].gen4[4].tmpbuf
  connect \gen3[4].gen4[0].tmpbuf \tmp1 [4]
  connect \gen3[4].tmp2 [0] \gen3[4].gen4[0].tmpbuf
  connect \gen3[4].gen4[1].tmpbuf \tmp1 [6]
  connect \gen3[4].tmp2 [1] \gen3[4].gen4[1].tmpbuf
  connect \gen3[4].gen4[2].tmpbuf \tmp1 [8]
  connect \gen3[4].tmp2 [2] \gen3[4].gen4[2].tmpbuf
  connect \gen3[4].gen4[3].tmpbuf \tmp1 [10]
  connect \gen3[4].tmp2 [3] \gen3[4].gen4[3].tmpbuf
  connect \gen3[4].gen4[4].tmpbuf \tmp1 [12]
  connect \gen3[4].tmp2 [4] \gen3[4].gen4[4].tmpbuf
  connect \gen3[5].gen4[0].tmpbuf \tmp1 [5]
  connect \gen3[5].tmp2 [0] \gen3[5].gen4[0].tmpbuf
  connect \gen3[5].gen4[1].tmpbuf \tmp1 [7]
  connect \gen3[5].tmp2 [1] \gen3[5].gen4[1].tmpbuf
  connect \gen3[5].gen4[2].tmpbuf \tmp1 [9]
  connect \gen3[5].tmp2 [2] \gen3[5].gen4[2].tmpbuf
  connect \gen3[5].gen4[3].tmpbuf \tmp1 [11]
  connect \gen3[5].tmp2 [3] \gen3[5].gen4[3].tmpbuf
  connect \gen3[5].gen4[4].tmpbuf \tmp1 [13]
  connect \gen3[5].tmp2 [4] \gen3[5].gen4[4].tmpbuf
  connect \gen3[6].gen4[0].tmpbuf \tmp1 [6]
  connect \gen3[6].tmp2 [0] \gen3[6].gen4[0].tmpbuf
  connect \gen3[6].gen4[1].tmpbuf \tmp1 [8]
  connect \gen3[6].tmp2 [1] \gen3[6].gen4[1].tmpbuf
  connect \gen3[6].gen4[2].tmpbuf \tmp1 [10]
  connect \gen3[6].tmp2 [2] \gen3[6].gen4[2].tmpbuf
  connect \gen3[6].gen4[3].tmpbuf \tmp1 [12]
  connect \gen3[6].tmp2 [3] \gen3[6].gen4[3].tmpbuf
  connect \gen3[6].gen4[4].tmpbuf \tmp1 [14]
  connect \gen3[6].tmp2 [4] \gen3[6].gen4[4].tmpbuf
  connect \gen3[7].gen4[0].tmpbuf \tmp1 [7]
  connect \gen3[7].tmp2 [0] \gen3[7].gen4[0].tmpbuf
  connect \gen3[7].gen4[1].tmpbuf \tmp1 [9]
  connect \gen3[7].tmp2 [1] \gen3[7].gen4[1].tmpbuf
  connect \gen3[7].gen4[2].tmpbuf \tmp1 [11]
  connect \gen3[7].tmp2 [2] \gen3[7].gen4[2].tmpbuf
  connect \gen3[7].gen4[3].tmpbuf \tmp1 [13]
  connect \gen3[7].tmp2 [3] \gen3[7].gen4[3].tmpbuf
  connect \gen3[7].gen4[4].tmpbuf \tmp1 [15]
  connect \gen3[7].tmp2 [4] \gen3[7].gen4[4].tmpbuf
end
