{"version":"1.1.0","info":[["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s_tb.v",[[[[[["fadd_s_tb",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[131,8]],[[["x1",[[5,4],[5,17]],[[5,15],[5,17]],["fadd_s_tb"],["variable","reg"]],["x2",[[6,4],[6,17]],[[6,15],[6,17]],["fadd_s_tb"],["variable","reg"]],["clk",[[7,4],[7,11]],[[7,8],[7,11]],["fadd_s_tb"],["variable","reg"]],["rst_n",[[8,4],[8,13]],[[8,8],[8,13]],["fadd_s_tb"],["variable","reg"]],["enable_in",[[9,4],[9,17]],[[9,8],[9,17]],["fadd_s_tb"],["variable","reg"]],["enable_out",[[10,4],[10,19]],[[10,9],[10,19]],["fadd_s_tb"],["variable","wire"]],["res",[[11,4],[11,19]],[[11,16],[11,19]],["fadd_s_tb"],["variable","wire"]],["ovf",[[12,4],[12,12]],[[12,9],[12,12]],["fadd_s_tb"],["variable","wire"]],["uut",[[15,4],[24,5]],[[15,11],[15,14]],["fadd_s_tb"],["instance","fadd_s"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v",[[[[[["fadd_s",[[0,0],[12,2]],[[0,7],[0,13]],[],["module"]],[257,8]],[[["x1",[[14,10],[14,19]],[[14,17],[14,19]],["fadd_s"],["port"]],["x2",[[2,4],[2,6]],[[2,4],[2,6]],["fadd_s"],["port","x1"]],["clk",[[4,4],[4,7]],[[4,4],[4,7]],["fadd_s"],["port","x2"]],["rst_n",[[5,4],[5,9]],[[5,4],[5,9]],["fadd_s"],["port","clk"]],["enable_in",[[7,4],[7,13]],[[7,4],[7,13]],["fadd_s"],["port","rst_n"]],["enable_out",[[8,4],[8,14]],[[8,4],[8,14]],["fadd_s"],["port","enable_in"]],["y",[[10,4],[10,5]],[[10,4],[10,5]],["fadd_s"],["port","enable_out"]],["ovf",[[11,4],[11,7]],[[11,4],[11,7]],["fadd_s"],["port","y"]],["x2",[[15,10],[15,19]],[[15,17],[15,19]],["fadd_s"],["port"]],["clk",[[17,10],[17,13]],[[17,10],[17,13]],["fadd_s"],["port"]],["rst_n",[[18,10],[18,15]],[[18,10],[18,15]],["fadd_s"],["port"]],["enable_in",[[20,11],[20,20]],[[20,11],[20,20]],["fadd_s"],["port"]],["enable_out",[[21,11],[21,21]],[[21,11],[21,21]],["fadd_s"],["port"]],["y",[[23,11],[23,19]],[[23,18],[23,19]],["fadd_s"],["port"]],["ovf",[[24,11],[24,14]],[[24,11],[24,14]],["fadd_s"],["port"]],["symbol_init_x1",[[32,4],[32,32]],[[32,9],[32,23]],["fadd_s"],["variable","wire"]],["exp_init_x1",[[33,4],[33,38]],[[33,15],[33,26]],["fadd_s"],["variable","wire"]],["man_init_x1",[[34,4],[34,38]],[[34,16],[34,27]],["fadd_s"],["variable","wire"]],["symbol_init_x2",[[36,4],[36,32]],[[36,9],[36,23]],["fadd_s"],["variable","wire"]],["exp_init_x2",[[37,4],[37,38]],[[37,15],[37,26]],["fadd_s"],["variable","wire"]],["man_init_x2",[[38,4],[38,38]],[[38,16],[38,27]],["fadd_s"],["variable","wire"]],["man_ext_x1",[[41,4],[41,94]],[[41,16],[41,26]],["fadd_s"],["variable","wire"]],["man_ext_x2",[[42,4],[42,94]],[[42,16],[42,26]],["fadd_s"],["variable","wire"]],["exp_norm_x1",[[45,4],[45,73]],[[45,15],[45,26]],["fadd_s"],["variable","wire"]],["exp_norm_x2",[[46,4],[46,73]],[[46,15],[46,26]],["fadd_s"],["variable","wire"]],["exp_norm_x2_i",[[47,4],[47,43]],[[47,15],[47,28]],["fadd_s"],["variable","wire"]],["te_diff",[[50,4],[50,66]],[[50,15],[50,22]],["fadd_s"],["variable","wire"]],["ce",[[51,4],[51,48]],[[51,9],[51,11]],["fadd_s"],["variable","wire"]],["tde",[[52,4],[52,81]],[[52,15],[52,18]],["fadd_s"],["variable","wire"]],["de",[[53,4],[53,53]],[[53,15],[53,17]],["fadd_s"],["variable","wire"]],["sel",[[56,4],[58,54]],[[56,9],[56,12]],["fadd_s"],["variable","wire"]],["man_init_x1_st1",[[61,4],[61,30]],[[61,15],[61,30]],["fadd_s"],["variable","reg"]],["man_init_x2_st1",[[62,4],[62,30]],[[62,15],[62,30]],["fadd_s"],["variable","reg"]],["man_st1_x1",[[63,4],[63,25]],[[63,15],[63,25]],["fadd_s"],["variable","reg"]],["man_st1_x2",[[64,4],[64,25]],[[64,15],[64,25]],["fadd_s"],["variable","reg"]],["symbol_st1_x1",[[65,4],[65,21]],[[65,8],[65,21]],["fadd_s"],["variable","reg"]],["symbol_st1_x2",[[66,4],[66,21]],[[66,8],[66,21]],["fadd_s"],["variable","reg"]],["de_st1",[[67,4],[67,20]],[[67,14],[67,20]],["fadd_s"],["variable","reg"]],["sel_st1",[[68,4],[68,15]],[[68,8],[68,15]],["fadd_s"],["variable","reg"]],["exp_init_x1_st1",[[69,4],[69,29]],[[69,14],[69,29]],["fadd_s"],["variable","reg"]],["exp_init_x2_st1",[[70,4],[70,29]],[[70,14],[70,29]],["fadd_s"],["variable","reg"]],["exp_st1_x1",[[71,4],[71,24]],[[71,14],[71,24]],["fadd_s"],["variable","reg"]],["exp_st1_x2",[[72,4],[72,24]],[[72,14],[72,24]],["fadd_s"],["variable","reg"]],["enable_in_st1",[[73,4],[73,21]],[[73,8],[73,21]],["fadd_s"],["variable","reg"]],["man_signi",[[108,4],[108,75]],[[108,16],[108,25]],["fadd_s"],["variable","wire"]],["man_insigni",[[109,4],[109,75]],[[109,16],[109,27]],["fadd_s"],["variable","wire"]],["exp_signi",[[110,4],[110,75]],[[110,15],[110,24]],["fadd_s"],["variable","wire"]],["symbol_signi",[[111,4],[111,81]],[[111,9],[111,21]],["fadd_s"],["variable","wire"]],["symbol_insigni",[[112,4],[112,81]],[[112,9],[112,23]],["fadd_s"],["variable","wire"]],["man_insigni_ext",[[115,4],[115,54]],[[115,16],[115,31]],["fadd_s"],["variable","wire"]],["man_signi_ext",[[116,4],[116,50]],[[116,16],[116,29]],["fadd_s"],["variable","wire"]],["man_insigni_align",[[117,4],[117,61]],[[117,16],[117,33]],["fadd_s"],["variable","wire"]],["tstck",[[120,4],[120,43]],[[120,9],[120,14]],["fadd_s"],["variable","wire"]],["man_y_sum",[[124,4],[126,73]],[[124,16],[124,25]],["fadd_s"],["variable","wire"]],["man_overflow",[[129,4],[129,37]],[[129,9],[129,21]],["fadd_s"],["variable","wire"]],["exp_pre_norm",[[132,4],[132,54]],[[132,15],[132,27]],["fadd_s"],["variable","wire"]],["man_pre_norm",[[133,4],[133,74]],[[133,16],[133,28]],["fadd_s"],["variable","wire"]],["stck",[[136,4],[136,63]],[[136,9],[136,13]],["fadd_s"],["variable","wire"]],["search_leading_zeros",[[140,4],[140,35]],[[140,15],[140,35]],["fadd_s"],["variable","wire"]],["stck_st2",[[169,4],[169,16]],[[169,8],[169,16]],["fadd_s"],["variable","reg"]],["slz_st2",[[170,4],[170,21]],[[170,14],[170,21]],["fadd_s"],["variable","reg"]],["exp_pre_norm_st2",[[171,4],[171,30]],[[171,14],[171,30]],["fadd_s"],["variable","reg"]],["symbol_signi_st2",[[172,4],[172,24]],[[172,8],[172,24]],["fadd_s"],["variable","reg"]],["symbol_st2_x1",[[173,4],[173,21]],[[173,8],[173,21]],["fadd_s"],["variable","reg"]],["symbol_st2_x2",[[174,4],[174,21]],[[174,8],[174,21]],["fadd_s"],["variable","reg"]],["man_pre_norm_st2",[[175,4],[175,31]],[[175,15],[175,31]],["fadd_s"],["variable","reg"]],["exp_init_x1_st2",[[176,4],[176,29]],[[176,14],[176,29]],["fadd_s"],["variable","reg"]],["exp_init_x2_st2",[[177,4],[177,29]],[[177,14],[177,29]],["fadd_s"],["variable","reg"]],["man_st2_x1",[[178,4],[178,25]],[[178,15],[178,25]],["fadd_s"],["variable","reg"]],["man_st2_x2",[[179,4],[179,25]],[[179,15],[179,25]],["fadd_s"],["variable","reg"]],["enable_in_st2",[[180,4],[180,21]],[[180,8],[180,21]],["fadd_s"],["variable","reg"]],["exp_norm_temp",[[213,4],[213,73]],[[213,15],[213,28]],["fadd_s"],["variable","wire"]],["exp_norm",[[214,4],[214,80]],[[214,15],[214,23]],["fadd_s"],["variable","wire"]],["man_y_norm",[[216,4],[218,76]],[[216,16],[216,26]],["fadd_s"],["variable","wire"]],["round_bit",[[221,4],[221,34]],[[221,9],[221,18]],["fadd_s"],["variable","wire"]],["sticky_bit_final",[[222,4],[222,52]],[[222,9],[222,25]],["fadd_s"],["variable","wire"]],["tie_even",[[223,4],[223,33]],[[223,9],[223,17]],["fadd_s"],["variable","wire"]],["round_up",[[225,4],[225,99]],[[225,9],[225,17]],["fadd_s"],["variable","wire"]],["man_y_finorm_unrounded",[[227,4],[227,57]],[[227,16],[227,38]],["fadd_s"],["variable","wire"]],["man_y_finorm",[[228,4],[228,64]],[[228,16],[228,28]],["fadd_s"],["variable","wire"]],["exp_y",[[231,4],[231,75]],[[231,15],[231,20]],["fadd_s"],["variable","wire"]],["man_y",[[232,4],[232,92]],[[232,16],[232,21]],["fadd_s"],["variable","wire"]],["symbol_y",[[233,4],[233,102]],[[233,9],[233,17]],["fadd_s"],["variable","wire"]],["nzm1",[[236,4],[236,27]],[[236,9],[236,13]],["fadd_s"],["variable","wire"]],["nzm2",[[237,4],[237,27]],[[237,9],[237,13]],["fadd_s"],["variable","wire"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_tb.v",[[[[[["fpu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[351,9]],[[["clk",[[5,4],[5,11]],[[5,8],[5,11]],["fpu_tb"],["variable","reg"]],["rst_n",[[6,4],[6,13]],[[6,8],[6,13]],["fpu_tb"],["variable","reg"]],["enabled",[[7,4],[7,15]],[[7,8],[7,15]],["fpu_tb"],["variable","reg"]],["instr_flw",[[10,4],[10,17]],[[10,8],[10,17]],["fpu_tb"],["variable","reg"]],["instr_fsw",[[11,4],[11,17]],[[11,8],[11,17]],["fpu_tb"],["variable","reg"]],["instr_fadd",[[12,4],[12,18]],[[12,8],[12,18]],["fpu_tb"],["variable","reg"]],["instr_fdiv",[[13,4],[13,18]],[[13,8],[13,18]],["fpu_tb"],["variable","reg"]],["instr_fmul",[[14,4],[14,18]],[[14,8],[14,18]],["fpu_tb"],["variable","reg"]],["reg_rs1",[[17,4],[17,22]],[[17,15],[17,22]],["fpu_tb"],["variable","reg"]],["reg_rs2",[[18,4],[18,22]],[[18,15],[18,22]],["fpu_tb"],["variable","reg"]],["freg_rs1",[[19,4],[19,23]],[[19,15],[19,23]],["fpu_tb"],["variable","reg"]],["freg_rs2",[[20,4],[20,23]],[[20,15],[20,23]],["fpu_tb"],["variable","reg"]],["imm",[[21,4],[21,18]],[[21,15],[21,18]],["fpu_tb"],["variable","reg"]],["mem_addr",[[24,4],[24,24]],[[24,16],[24,24]],["fpu_tb"],["variable","wire"]],["mem_wdata",[[25,4],[25,25]],[[25,16],[25,25]],["fpu_tb"],["variable","wire"]],["mem_rdata",[[26,4],[26,24]],[[26,15],[26,24]],["fpu_tb"],["variable","reg"]],["mem_we",[[27,4],[27,15]],[[27,9],[27,15]],["fpu_tb"],["variable","wire"]],["mem_re",[[28,4],[28,15]],[[28,9],[28,15]],["fpu_tb"],["variable","wire"]],["mem_ready",[[29,4],[29,17]],[[29,8],[29,17]],["fpu_tb"],["variable","reg"]],["completed",[[32,4],[32,18]],[[32,9],[32,18]],["fpu_tb"],["variable","wire"]],["result",[[33,4],[33,22]],[[33,16],[33,22]],["fpu_tb"],["variable","wire"]],["uut",[[36,4],[58,5]],[[36,8],[36,11]],["fpu_tb"],["instance","fpu"]],["memory",[[65,4],[65,30]],[[65,15],[65,21]],["fpu_tb"],["variable","reg"]]]]]]],null,0]],["/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu.v",[[[[[["fpu",[[2,0],[32,2]],[[2,7],[2,10]],[],["module"]],[167,8]],[[["clk",[[4,4],[4,27]],[[4,24],[4,27]],["fpu"],["port","input"]],["rst_n",[[5,4],[5,29]],[[5,24],[5,29]],["fpu"],["port","input"]],["enabled",[[6,4],[6,31]],[[6,24],[6,31]],["fpu"],["port","input"]],["instr_flw",[[9,4],[9,33]],[[9,24],[9,33]],["fpu"],["port","input"]],["instr_fsw",[[10,4],[10,33]],[[10,24],[10,33]],["fpu"],["port","input"]],["instr_fadd",[[11,4],[11,34]],[[11,24],[11,34]],["fpu"],["port","input"]],["instr_fdiv",[[12,4],[12,34]],[[12,24],[12,34]],["fpu"],["port","input"]],["instr_fmul",[[13,4],[13,34]],[[13,24],[13,34]],["fpu"],["port","input"]],["reg_rs1",[[15,4],[15,31]],[[15,24],[15,31]],["fpu"],["port","input"]],["reg_rs2",[[16,4],[16,31]],[[16,24],[16,31]],["fpu"],["port","input"]],["freg_rs1",[[17,4],[17,32]],[[17,24],[17,32]],["fpu"],["port","input"]],["freg_rs2",[[18,4],[18,32]],[[18,24],[18,32]],["fpu"],["port","input"]],["imm",[[19,4],[19,27]],[[19,24],[19,27]],["fpu"],["port","input"]],["mem_addr",[[22,4],[22,32]],[[22,24],[22,32]],["fpu"],["port","reg"]],["mem_wdata",[[23,4],[23,33]],[[23,24],[23,33]],["fpu"],["port","output"]],["mem_rdata",[[24,4],[24,33]],[[24,24],[24,33]],["fpu"],["port","input"]],["mem_we",[[25,4],[25,30]],[[25,24],[25,30]],["fpu"],["port","reg"]],["mem_re",[[26,4],[26,30]],[[26,24],[26,30]],["fpu"],["port","reg"]],["mem_ready",[[27,4],[27,33]],[[27,24],[27,33]],["fpu"],["port","input"]],["completed",[[30,4],[30,33]],[[30,24],[30,33]],["fpu"],["port","reg"]],["result",[[31,4],[31,30]],[[31,24],[31,30]],["fpu"],["port","reg"]],["S_IDLE",[[35,4],[35,41]],[[35,14],[35,20]],["fpu"],["parameter"]],["S_FLW_MEM_ACCESS",[[36,4],[36,41]],[[36,14],[36,30]],["fpu"],["parameter"]],["S_FLW_WAIT_READY",[[37,4],[37,41]],[[37,14],[37,30]],["fpu"],["parameter"]],["S_FLW_SAMPLE",[[38,4],[38,41]],[[38,14],[38,26]],["fpu"],["parameter"]],["S_FLW_COMPLETE",[[39,4],[39,41]],[[39,14],[39,28]],["fpu"],["parameter"]],["S_FSW_MEM_ACCESS",[[40,4],[40,41]],[[40,14],[40,30]],["fpu"],["parameter"]],["S_FSW_COMPLETE",[[41,4],[41,41]],[[41,14],[41,28]],["fpu"],["parameter"]],["S_FADD_START",[[42,4],[42,41]],[[42,14],[42,26]],["fpu"],["parameter"]],["S_FADD_WAIT",[[43,4],[43,41]],[[43,14],[43,25]],["fpu"],["parameter"]],["S_FADD_COMPLETE",[[44,4],[44,41]],[[44,14],[44,29]],["fpu"],["parameter"]],["state",[[46,4],[46,19]],[[46,14],[46,19]],["fpu"],["variable","reg"]],["fadd_enable_in",[[49,4],[49,38]],[[49,24],[49,38]],["fpu"],["variable","wire"]],["fadd_enable_out",[[50,4],[50,39]],[[50,24],[50,39]],["fpu"],["variable","wire"]],["fadd_result",[[51,4],[51,35]],[[51,24],[51,35]],["fpu"],["variable","wire"]],["fadd_ovf",[[52,4],[52,32]],[[52,24],[52,32]],["fpu"],["variable","wire"]],["fadd_inst",[[55,4],[64,5]],[[55,11],[55,20]],["fpu"],["instance","fadd_s"]]]]]]],null,0]]]}