<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20191209150836718?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20191209150836718/?><?path2project?><?path2project-uri ./?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="SPIMasterSlaved1e2768" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  pcie-lanes)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                              a(props   revision )                            a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="topic:1;2:115">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="title:1;3:11">SPI Master/Slave</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="body:1;4:10">
            

            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="p:1;7:16">The SPI master/slave are two separate blocks. The SPI master is a full-duplex serial interface and supports up to four slave chip selects. The host processor accesses data, control, and status information through the APB interface. The SPI may also interface with a DMA controller using an optional set of DMA signals, which can be selected at configuration time. The SPI slave is a synchronous interface and is internally sampled by the internal clock. The maximum clock rate for the SPI slave and master is 8 MHz.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="p:2;8:16">The SPI master/slave can connect to any serial-slave peripheral device using the following interface:</p>
            <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="ul:1;9:17">
         <li id="d1e2781" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="li:1;10:27">
                  <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="p:3;11:22">Motorola serial peripheral interface (SPI): A four-wire, full-duplex serial protocol from Motorola</p>
               </li>
      </ul>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\SPIMasterSlaved1e2768.xml" xtrc="p:4;14:16">There are four possible combinations for the serial clock phase and polarity.</p>
         </body>
</topic>