// Seed: 1440476962
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
);
  always @(posedge id_2 ^ 1 << 1 or posedge id_5 == 1) id_0 = id_2;
endmodule
