
blockR97.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000914  00800100  000010e8  0000117c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000010e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000153  00800a14  00800a14  00001a90  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a90  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001aec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000088  00000000  00000000  00001b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001158  00000000  00000000  00001bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000cba  00000000  00000000  00002d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000442  00000000  00000000  000039c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001dc  00000000  00000000  00003e08  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000078d  00000000  00000000  00003fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000072a  00000000  00000000  00004771  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  00004e9b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	49 c0       	rjmp	.+146    	; 0x94 <__ctors_end>
       2:	00 00       	nop
       4:	65 c0       	rjmp	.+202    	; 0xd0 <__bad_interrupt>
       6:	00 00       	nop
       8:	08 c4       	rjmp	.+2064   	; 0x81a <__vector_2>
       a:	00 00       	nop
       c:	61 c0       	rjmp	.+194    	; 0xd0 <__bad_interrupt>
       e:	00 00       	nop
      10:	5f c0       	rjmp	.+190    	; 0xd0 <__bad_interrupt>
      12:	00 00       	nop
      14:	5d c0       	rjmp	.+186    	; 0xd0 <__bad_interrupt>
      16:	00 00       	nop
      18:	5b c0       	rjmp	.+182    	; 0xd0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	59 c0       	rjmp	.+178    	; 0xd0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	57 c0       	rjmp	.+174    	; 0xd0 <__bad_interrupt>
      22:	00 00       	nop
      24:	55 c0       	rjmp	.+170    	; 0xd0 <__bad_interrupt>
      26:	00 00       	nop
      28:	53 c0       	rjmp	.+166    	; 0xd0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	51 c0       	rjmp	.+162    	; 0xd0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4f c0       	rjmp	.+158    	; 0xd0 <__bad_interrupt>
      32:	00 00       	nop
      34:	4d c0       	rjmp	.+154    	; 0xd0 <__bad_interrupt>
      36:	00 00       	nop
      38:	4b c0       	rjmp	.+150    	; 0xd0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	49 c0       	rjmp	.+146    	; 0xd0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	47 c0       	rjmp	.+142    	; 0xd0 <__bad_interrupt>
      42:	00 00       	nop
      44:	45 c0       	rjmp	.+138    	; 0xd0 <__bad_interrupt>
      46:	00 00       	nop
      48:	43 c0       	rjmp	.+134    	; 0xd0 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	41 c0       	rjmp	.+130    	; 0xd0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3f c0       	rjmp	.+126    	; 0xd0 <__bad_interrupt>
      52:	00 00       	nop
      54:	3d c0       	rjmp	.+122    	; 0xd0 <__bad_interrupt>
      56:	00 00       	nop
      58:	3b c0       	rjmp	.+118    	; 0xd0 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	39 c0       	rjmp	.+114    	; 0xd0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	37 c0       	rjmp	.+110    	; 0xd0 <__bad_interrupt>
      62:	00 00       	nop
      64:	35 c0       	rjmp	.+106    	; 0xd0 <__bad_interrupt>
      66:	00 00       	nop
      68:	33 c0       	rjmp	.+102    	; 0xd0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	31 c0       	rjmp	.+98     	; 0xd0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2f c0       	rjmp	.+94     	; 0xd0 <__bad_interrupt>
      72:	00 00       	nop
      74:	2d c0       	rjmp	.+90     	; 0xd0 <__bad_interrupt>
      76:	00 00       	nop
      78:	2b c0       	rjmp	.+86     	; 0xd0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	29 c0       	rjmp	.+82     	; 0xd0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	27 c0       	rjmp	.+78     	; 0xd0 <__bad_interrupt>
      82:	00 00       	nop
      84:	25 c0       	rjmp	.+74     	; 0xd0 <__bad_interrupt>
      86:	00 00       	nop
      88:	23 c0       	rjmp	.+70     	; 0xd0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	21 c0       	rjmp	.+66     	; 0xd0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	1f c0       	rjmp	.+62     	; 0xd0 <__bad_interrupt>
	...

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	1a e0       	ldi	r17, 0x0A	; 10
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e8 ee       	ldi	r30, 0xE8	; 232
      a8:	f0 e1       	ldi	r31, 0x10	; 16
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	2b e0       	ldi	r18, 0x0B	; 11
      bc:	a4 e1       	ldi	r26, 0x14	; 20
      be:	ba e0       	ldi	r27, 0x0A	; 10
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	a7 36       	cpi	r26, 0x67	; 103
      c6:	b2 07       	cpc	r27, r18
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	3f d3       	rcall	.+1662   	; 0x74a <main>
      cc:	0c 94 72 08 	jmp	0x10e4	; 0x10e4 <_exit>

000000d0 <__bad_interrupt>:
      d0:	97 cf       	rjmp	.-210    	; 0x0 <__vectors>

000000d2 <iir_init>:
/*
  Initialization- and return-value-related functions
*/

void iir_init( void )
{
      d2:	cf 93       	push	r28
      d4:	df 93       	push	r29
      d6:	1f 92       	push	r1
      d8:	cd b7       	in	r28, 0x3d	; 61
      da:	de b7       	in	r29, 0x3e	; 62
  int f;
  unsigned int i;
  unsigned char *p;
  volatile char bitmask = 0;
      dc:	19 82       	std	Y+1, r1	; 0x01


  _Pragma( "loopbound min 20 max 20" )
  for ( f = 0 ; f < 5 * 4; f++ )
      de:	80 e0       	ldi	r24, 0x00	; 0
      e0:	90 e0       	ldi	r25, 0x00	; 0
    iir_coefficients[ f ] = 7;
      e2:	40 e0       	ldi	r20, 0x00	; 0
      e4:	50 e0       	ldi	r21, 0x00	; 0
      e6:	60 ee       	ldi	r22, 0xE0	; 224
      e8:	70 e4       	ldi	r23, 0x40	; 64
      ea:	fc 01       	movw	r30, r24
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	ea 5e       	subi	r30, 0xEA	; 234
      f6:	f5 4f       	sbci	r31, 0xF5	; 245
      f8:	40 83       	st	Z, r20
      fa:	51 83       	std	Z+1, r21	; 0x01
      fc:	62 83       	std	Z+2, r22	; 0x02
      fe:	73 83       	std	Z+3, r23	; 0x03
  unsigned char *p;
  volatile char bitmask = 0;


  _Pragma( "loopbound min 20 max 20" )
  for ( f = 0 ; f < 5 * 4; f++ )
     100:	01 96       	adiw	r24, 0x01	; 1
     102:	84 31       	cpi	r24, 0x14	; 20
     104:	91 05       	cpc	r25, r1
     106:	89 f7       	brne	.-30     	; 0xea <iir_init+0x18>
     108:	80 e0       	ldi	r24, 0x00	; 0
     10a:	90 e0       	ldi	r25, 0x00	; 0
    iir_coefficients[ f ] = 7;

  _Pragma( "loopbound min 8 max 8" )
  for ( f = 0 ; f < 2 * 4; f++ )
    iir_wi[ f ] = 0;
     10c:	fc 01       	movw	r30, r24
     10e:	ee 0f       	add	r30, r30
     110:	ff 1f       	adc	r31, r31
     112:	ee 0f       	add	r30, r30
     114:	ff 1f       	adc	r31, r31
     116:	e6 59       	subi	r30, 0x96	; 150
     118:	f5 4f       	sbci	r31, 0xF5	; 245
     11a:	10 82       	st	Z, r1
     11c:	11 82       	std	Z+1, r1	; 0x01
     11e:	12 82       	std	Z+2, r1	; 0x02
     120:	13 82       	std	Z+3, r1	; 0x03
  _Pragma( "loopbound min 20 max 20" )
  for ( f = 0 ; f < 5 * 4; f++ )
    iir_coefficients[ f ] = 7;

  _Pragma( "loopbound min 8 max 8" )
  for ( f = 0 ; f < 2 * 4; f++ )
     122:	01 96       	adiw	r24, 0x01	; 1
     124:	88 30       	cpi	r24, 0x08	; 8
     126:	91 05       	cpc	r25, r1
     128:	89 f7       	brne	.-30     	; 0x10c <iir_init+0x3a>
    iir_wi[ f ] = 0;

  iir_x = ( float ) 1;
     12a:	80 e0       	ldi	r24, 0x00	; 0
     12c:	90 e0       	ldi	r25, 0x00	; 0
     12e:	a0 e8       	ldi	r26, 0x80	; 128
     130:	bf e3       	ldi	r27, 0x3F	; 63
     132:	80 93 66 0a 	sts	0x0A66, r24	; 0x800a66 <iir_x>
     136:	90 93 67 0a 	sts	0x0A67, r25	; 0x800a67 <iir_x+0x1>
     13a:	a0 93 68 0a 	sts	0x0A68, r26	; 0x800a68 <iir_x+0x2>
     13e:	b0 93 69 0a 	sts	0x0A69, r27	; 0x800a69 <iir_x+0x3>
  /*
    Apply volatile XOR-bitmask to entire input array.
  */
  p = (unsigned char *) &iir_coefficients[ 0 ];
  _Pragma( "loopbound min 80 max 80" )
	asm(
     142:	00 92 ff 0a 	sts	0x0AFF, r0	; 0x800aff <register_address_org>
     146:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <register_address_org+0x1>
     14a:	20 92 01 0b 	sts	0x0B01, r2	; 0x800b01 <register_address_org+0x2>
     14e:	30 92 02 0b 	sts	0x0B02, r3	; 0x800b02 <register_address_org+0x3>
     152:	40 92 03 0b 	sts	0x0B03, r4	; 0x800b03 <register_address_org+0x4>
     156:	50 92 04 0b 	sts	0x0B04, r5	; 0x800b04 <register_address_org+0x5>
     15a:	60 92 05 0b 	sts	0x0B05, r6	; 0x800b05 <register_address_org+0x6>
     15e:	70 92 06 0b 	sts	0x0B06, r7	; 0x800b06 <register_address_org+0x7>
     162:	80 92 07 0b 	sts	0x0B07, r8	; 0x800b07 <register_address_org+0x8>
     166:	90 92 08 0b 	sts	0x0B08, r9	; 0x800b08 <register_address_org+0x9>
     16a:	a0 92 09 0b 	sts	0x0B09, r10	; 0x800b09 <register_address_org+0xa>
     16e:	b0 92 0a 0b 	sts	0x0B0A, r11	; 0x800b0a <register_address_org+0xb>
     172:	c0 92 0b 0b 	sts	0x0B0B, r12	; 0x800b0b <register_address_org+0xc>
     176:	d0 92 0c 0b 	sts	0x0B0C, r13	; 0x800b0c <register_address_org+0xd>
     17a:	e0 92 0d 0b 	sts	0x0B0D, r14	; 0x800b0d <register_address_org+0xe>
     17e:	f0 92 0e 0b 	sts	0x0B0E, r15	; 0x800b0e <register_address_org+0xf>
     182:	00 93 0f 0b 	sts	0x0B0F, r16	; 0x800b0f <register_address_org+0x10>
     186:	10 93 10 0b 	sts	0x0B10, r17	; 0x800b10 <register_address_org+0x11>
     18a:	20 93 11 0b 	sts	0x0B11, r18	; 0x800b11 <register_address_org+0x12>
     18e:	30 93 12 0b 	sts	0x0B12, r19	; 0x800b12 <register_address_org+0x13>
     192:	40 93 13 0b 	sts	0x0B13, r20	; 0x800b13 <register_address_org+0x14>
     196:	50 93 14 0b 	sts	0x0B14, r21	; 0x800b14 <register_address_org+0x15>
     19a:	60 93 15 0b 	sts	0x0B15, r22	; 0x800b15 <register_address_org+0x16>
     19e:	70 93 16 0b 	sts	0x0B16, r23	; 0x800b16 <register_address_org+0x17>
     1a2:	80 93 17 0b 	sts	0x0B17, r24	; 0x800b17 <register_address_org+0x18>
     1a6:	90 93 18 0b 	sts	0x0B18, r25	; 0x800b18 <register_address_org+0x19>
     1aa:	a0 93 19 0b 	sts	0x0B19, r26	; 0x800b19 <register_address_org+0x1a>
     1ae:	b0 93 1a 0b 	sts	0x0B1A, r27	; 0x800b1a <register_address_org+0x1b>
     1b2:	c0 93 1b 0b 	sts	0x0B1B, r28	; 0x800b1b <register_address_org+0x1c>
     1b6:	d0 93 1c 0b 	sts	0x0B1C, r29	; 0x800b1c <register_address_org+0x1d>
     1ba:	e0 93 1d 0b 	sts	0x0B1D, r30	; 0x800b1d <register_address_org+0x1e>
     1be:	f0 93 1e 0b 	sts	0x0B1E, r31	; 0x800b1e <register_address_org+0x1f>
     1c2:	ed b6       	in	r14, 0x3d	; 61
     1c4:	fe b6       	in	r15, 0x3e	; 62
     1c6:	e0 92 2c 0b 	sts	0x0B2C, r14	; 0x800b2c <stackpointer_address_org>
     1ca:	f0 92 2d 0b 	sts	0x0B2D, r15	; 0x800b2d <stackpointer_address_org+0x1>
     1ce:	80 e0       	ldi	r24, 0x00	; 0
     1d0:	90 e0       	ldi	r25, 0x00	; 0
     1d2:	a0 91 2c 0b 	lds	r26, 0x0B2C	; 0x800b2c <stackpointer_address_org>
     1d6:	b0 91 2d 0b 	lds	r27, 0x0B2D	; 0x800b2d <stackpointer_address_org+0x1>
     1da:	e3 e2       	ldi	r30, 0x23	; 35
     1dc:	fb e0       	ldi	r31, 0x0B	; 11
     1de:	ed 90       	ld	r14, X+
     1e0:	e1 92       	st	Z+, r14
     1e2:	01 96       	adiw	r24, 0x01	; 1
     1e4:	89 30       	cpi	r24, 0x09	; 9
     1e6:	d9 f7       	brne	.-10     	; 0x1de <iir_init+0x10c>
     1e8:	e0 90 0d 0b 	lds	r14, 0x0B0D	; 0x800b0d <register_address_org+0xe>
     1ec:	f0 90 0e 0b 	lds	r15, 0x0B0E	; 0x800b0e <register_address_org+0xf>
     1f0:	80 91 17 0b 	lds	r24, 0x0B17	; 0x800b17 <register_address_org+0x18>
     1f4:	90 91 18 0b 	lds	r25, 0x0B18	; 0x800b18 <register_address_org+0x19>
     1f8:	a0 91 19 0b 	lds	r26, 0x0B19	; 0x800b19 <register_address_org+0x1a>
     1fc:	b0 91 1a 0b 	lds	r27, 0x0B1A	; 0x800b1a <register_address_org+0x1b>
     200:	e0 91 1d 0b 	lds	r30, 0x0B1D	; 0x800b1d <register_address_org+0x1e>
     204:	f0 91 1e 0b 	lds	r31, 0x0B1E	; 0x800b1e <register_address_org+0x1f>

00000208 <Tic_flag>:
  iir_x = ( float ) 1;

  /*
    Apply volatile XOR-bitmask to entire input array.
  */
  p = (unsigned char *) &iir_coefficients[ 0 ];
     208:	e6 e1       	ldi	r30, 0x16	; 22
     20a:	fa e0       	ldi	r31, 0x0A	; 10
	"lds	r30, 0xb1d\n\t"
	"lds	r31, 0xb1e\n\t"
	);
	asm("Tic_flag:");
  for ( i = 0; i < sizeof( iir_coefficients ); ++i, ++p )
    *p ^= bitmask + *p;
     20c:	99 81       	ldd	r25, Y+1	; 0x01
     20e:	80 81       	ld	r24, Z
     210:	98 0f       	add	r25, r24
     212:	89 27       	eor	r24, r25
     214:	81 93       	st	Z+, r24
	"lds	r27, 0xb1a\n\t"
	"lds	r30, 0xb1d\n\t"
	"lds	r31, 0xb1e\n\t"
	);
	asm("Tic_flag:");
  for ( i = 0; i < sizeof( iir_coefficients ); ++i, ++p )
     216:	8a e0       	ldi	r24, 0x0A	; 10
     218:	e6 36       	cpi	r30, 0x66	; 102
     21a:	f8 07       	cpc	r31, r24
     21c:	b9 f7       	brne	.-18     	; 0x20c <Tic_flag+0x4>

0000021e <Toc_flag>:
    *p ^= bitmask + *p;
	asm("Toc_flag:");

  p = (unsigned char *) &iir_wi[ 0 ];
     21e:	ea e6       	ldi	r30, 0x6A	; 106
     220:	fa e0       	ldi	r31, 0x0A	; 10
  _Pragma( "loopbound min 32 max 32" )
  for ( i = 0; i < sizeof( iir_wi ); ++i, ++p )
    *p ^= bitmask;
     222:	89 81       	ldd	r24, Y+1	; 0x01
     224:	90 81       	ld	r25, Z
     226:	89 27       	eor	r24, r25
     228:	81 93       	st	Z+, r24
    *p ^= bitmask + *p;
	asm("Toc_flag:");

  p = (unsigned char *) &iir_wi[ 0 ];
  _Pragma( "loopbound min 32 max 32" )
  for ( i = 0; i < sizeof( iir_wi ); ++i, ++p )
     22a:	8a e0       	ldi	r24, 0x0A	; 10
     22c:	ea 38       	cpi	r30, 0x8A	; 138
     22e:	f8 07       	cpc	r31, r24
     230:	c1 f7       	brne	.-16     	; 0x222 <Toc_flag+0x4>
    *p ^= bitmask;
}
     232:	0f 90       	pop	r0
     234:	df 91       	pop	r29
     236:	cf 91       	pop	r28
     238:	08 95       	ret

0000023a <iir_return>:


int iir_return( void )
{
     23a:	cf 93       	push	r28
     23c:	df 93       	push	r29
  float checksum = 0.0;
  int f;


  _Pragma( "loopbound min 8 max 8" )
  for ( f = 0 ; f < 2 * 4; f++ )
     23e:	c0 e0       	ldi	r28, 0x00	; 0
     240:	d0 e0       	ldi	r29, 0x00	; 0
}


int iir_return( void )
{
  float checksum = 0.0;
     242:	60 e0       	ldi	r22, 0x00	; 0
     244:	70 e0       	ldi	r23, 0x00	; 0
     246:	cb 01       	movw	r24, r22
  int f;


  _Pragma( "loopbound min 8 max 8" )
  for ( f = 0 ; f < 2 * 4; f++ )
    checksum += iir_wi[ f ];
     248:	fe 01       	movw	r30, r28
     24a:	ee 0f       	add	r30, r30
     24c:	ff 1f       	adc	r31, r31
     24e:	ee 0f       	add	r30, r30
     250:	ff 1f       	adc	r31, r31
     252:	e6 59       	subi	r30, 0x96	; 150
     254:	f5 4f       	sbci	r31, 0xF5	; 245
     256:	20 81       	ld	r18, Z
     258:	31 81       	ldd	r19, Z+1	; 0x01
     25a:	42 81       	ldd	r20, Z+2	; 0x02
     25c:	53 81       	ldd	r21, Z+3	; 0x03
     25e:	50 d3       	rcall	.+1696   	; 0x900 <__addsf3>
  float checksum = 0.0;
  int f;


  _Pragma( "loopbound min 8 max 8" )
  for ( f = 0 ; f < 2 * 4; f++ )
     260:	21 96       	adiw	r28, 0x01	; 1
     262:	c8 30       	cpi	r28, 0x08	; 8
     264:	d1 05       	cpc	r29, r1
     266:	81 f7       	brne	.-32     	; 0x248 <iir_return+0xe>
    checksum += iir_wi[ f ];

  return( (int) checksum );
     268:	af d3       	rcall	.+1886   	; 0x9c8 <__fixsfsi>
}
     26a:	cb 01       	movw	r24, r22
     26c:	df 91       	pop	r29
     26e:	cf 91       	pop	r28
     270:	08 95       	ret

00000272 <iir_main>:
/*
  Main functions
*/

void _Pragma( "entrypoint" ) iir_main( void )
{
     272:	4f 92       	push	r4
     274:	5f 92       	push	r5
     276:	6f 92       	push	r6
     278:	7f 92       	push	r7
     27a:	af 92       	push	r10
     27c:	bf 92       	push	r11
     27e:	cf 92       	push	r12
     280:	df 92       	push	r13
     282:	ef 92       	push	r14
     284:	ff 92       	push	r15
     286:	0f 93       	push	r16
     288:	1f 93       	push	r17
     28a:	cf 93       	push	r28
     28c:	df 93       	push	r29

  ptr_coeff = &iir_coefficients[ 0 ];
  ptr_wi1 = &iir_wi[ 0 ];
  ptr_wi2 = &iir_wi[ 1 ];

  y = iir_x ;
     28e:	40 90 66 0a 	lds	r4, 0x0A66	; 0x800a66 <iir_x>
     292:	50 90 67 0a 	lds	r5, 0x0A67	; 0x800a67 <iir_x+0x1>
     296:	60 90 68 0a 	lds	r6, 0x0A68	; 0x800a68 <iir_x+0x2>
     29a:	70 90 69 0a 	lds	r7, 0x0A69	; 0x800a69 <iir_x+0x3>
  register volatile float *ptr_coeff, *ptr_wi1, *ptr_wi2;
  register float y;


  ptr_coeff = &iir_coefficients[ 0 ];
  ptr_wi1 = &iir_wi[ 0 ];
     29e:	ca e6       	ldi	r28, 0x6A	; 106
     2a0:	da e0       	ldi	r29, 0x0A	; 10
  int f;
  register volatile float *ptr_coeff, *ptr_wi1, *ptr_wi2;
  register float y;


  ptr_coeff = &iir_coefficients[ 0 ];
     2a2:	06 e1       	ldi	r16, 0x16	; 22
     2a4:	1a e0       	ldi	r17, 0x0A	; 10

  y = iir_x ;

  _Pragma( "loopbound min 4 max 4" )
  for ( f = 0 ; f < 4 ; f++ ) {
    w = y - *ptr_coeff++ * *ptr_wi1;
     2a6:	f8 01       	movw	r30, r16
     2a8:	60 81       	ld	r22, Z
     2aa:	71 81       	ldd	r23, Z+1	; 0x01
     2ac:	82 81       	ldd	r24, Z+2	; 0x02
     2ae:	93 81       	ldd	r25, Z+3	; 0x03
     2b0:	28 81       	ld	r18, Y
     2b2:	39 81       	ldd	r19, Y+1	; 0x01
     2b4:	4a 81       	ldd	r20, Y+2	; 0x02
     2b6:	5b 81       	ldd	r21, Y+3	; 0x03
     2b8:	09 d4       	rcall	.+2066   	; 0xacc <__mulsf3>
     2ba:	9b 01       	movw	r18, r22
     2bc:	ac 01       	movw	r20, r24
     2be:	c3 01       	movw	r24, r6
     2c0:	b2 01       	movw	r22, r4
     2c2:	1d d3       	rcall	.+1594   	; 0x8fe <__subsf3>
     2c4:	6b 01       	movw	r12, r22
     2c6:	7c 01       	movw	r14, r24
    w -= *ptr_coeff++ * *ptr_wi2;
     2c8:	f8 01       	movw	r30, r16
     2ca:	64 81       	ldd	r22, Z+4	; 0x04
     2cc:	75 81       	ldd	r23, Z+5	; 0x05
     2ce:	86 81       	ldd	r24, Z+6	; 0x06
     2d0:	97 81       	ldd	r25, Z+7	; 0x07
     2d2:	2c 81       	ldd	r18, Y+4	; 0x04
     2d4:	3d 81       	ldd	r19, Y+5	; 0x05
     2d6:	4e 81       	ldd	r20, Y+6	; 0x06
     2d8:	5f 81       	ldd	r21, Y+7	; 0x07
     2da:	f8 d3       	rcall	.+2032   	; 0xacc <__mulsf3>
     2dc:	9b 01       	movw	r18, r22
     2de:	ac 01       	movw	r20, r24
     2e0:	c7 01       	movw	r24, r14
     2e2:	b6 01       	movw	r22, r12
     2e4:	0c d3       	rcall	.+1560   	; 0x8fe <__subsf3>
     2e6:	6b 01       	movw	r12, r22
     2e8:	7c 01       	movw	r14, r24

    y = *ptr_coeff++ * w;
     2ea:	f8 01       	movw	r30, r16
     2ec:	60 85       	ldd	r22, Z+8	; 0x08
     2ee:	71 85       	ldd	r23, Z+9	; 0x09
     2f0:	82 85       	ldd	r24, Z+10	; 0x0a
     2f2:	93 85       	ldd	r25, Z+11	; 0x0b
     2f4:	a7 01       	movw	r20, r14
     2f6:	96 01       	movw	r18, r12
     2f8:	e9 d3       	rcall	.+2002   	; 0xacc <__mulsf3>
     2fa:	2b 01       	movw	r4, r22
     2fc:	3c 01       	movw	r6, r24
    y += *ptr_coeff++ * *ptr_wi1;
     2fe:	f8 01       	movw	r30, r16
     300:	64 85       	ldd	r22, Z+12	; 0x0c
     302:	75 85       	ldd	r23, Z+13	; 0x0d
     304:	86 85       	ldd	r24, Z+14	; 0x0e
     306:	97 85       	ldd	r25, Z+15	; 0x0f
     308:	28 81       	ld	r18, Y
     30a:	39 81       	ldd	r19, Y+1	; 0x01
     30c:	4a 81       	ldd	r20, Y+2	; 0x02
     30e:	5b 81       	ldd	r21, Y+3	; 0x03
     310:	dd d3       	rcall	.+1978   	; 0xacc <__mulsf3>
     312:	a3 01       	movw	r20, r6
     314:	92 01       	movw	r18, r4
     316:	f4 d2       	rcall	.+1512   	; 0x900 <__addsf3>
     318:	2b 01       	movw	r4, r22
     31a:	3c 01       	movw	r6, r24
     31c:	58 01       	movw	r10, r16
     31e:	f4 e1       	ldi	r31, 0x14	; 20
     320:	af 0e       	add	r10, r31
     322:	b1 1c       	adc	r11, r1
    y += *ptr_coeff++ * *ptr_wi2;
     324:	f8 01       	movw	r30, r16
     326:	60 89       	ldd	r22, Z+16	; 0x10
     328:	71 89       	ldd	r23, Z+17	; 0x11
     32a:	82 89       	ldd	r24, Z+18	; 0x12
     32c:	93 89       	ldd	r25, Z+19	; 0x13
     32e:	2c 81       	ldd	r18, Y+4	; 0x04
     330:	3d 81       	ldd	r19, Y+5	; 0x05
     332:	4e 81       	ldd	r20, Y+6	; 0x06
     334:	5f 81       	ldd	r21, Y+7	; 0x07
     336:	ca d3       	rcall	.+1940   	; 0xacc <__mulsf3>
     338:	a3 01       	movw	r20, r6
     33a:	92 01       	movw	r18, r4
     33c:	e1 d2       	rcall	.+1474   	; 0x900 <__addsf3>
     33e:	2b 01       	movw	r4, r22
     340:	3c 01       	movw	r6, r24

    *ptr_wi2++ = *ptr_wi1;
     342:	88 81       	ld	r24, Y
     344:	99 81       	ldd	r25, Y+1	; 0x01
     346:	aa 81       	ldd	r26, Y+2	; 0x02
     348:	bb 81       	ldd	r27, Y+3	; 0x03
     34a:	8c 83       	std	Y+4, r24	; 0x04
     34c:	9d 83       	std	Y+5, r25	; 0x05
     34e:	ae 83       	std	Y+6, r26	; 0x06
     350:	bf 83       	std	Y+7, r27	; 0x07
    *ptr_wi1++ = w;
     352:	c8 82       	st	Y, r12
     354:	d9 82       	std	Y+1, r13	; 0x01
     356:	ea 82       	std	Y+2, r14	; 0x02
     358:	fb 82       	std	Y+3, r15	; 0x03
     35a:	28 96       	adiw	r28, 0x08	; 8
    w = y - *ptr_coeff++ * *ptr_wi1;
    w -= *ptr_coeff++ * *ptr_wi2;

    y = *ptr_coeff++ * w;
    y += *ptr_coeff++ * *ptr_wi1;
    y += *ptr_coeff++ * *ptr_wi2;
     35c:	85 01       	movw	r16, r10
  ptr_wi2 = &iir_wi[ 1 ];

  y = iir_x ;

  _Pragma( "loopbound min 4 max 4" )
  for ( f = 0 ; f < 4 ; f++ ) {
     35e:	fa e0       	ldi	r31, 0x0A	; 10
     360:	06 36       	cpi	r16, 0x66	; 102
     362:	1f 07       	cpc	r17, r31
     364:	09 f0       	breq	.+2      	; 0x368 <iir_main+0xf6>
     366:	9f cf       	rjmp	.-194    	; 0x2a6 <iir_main+0x34>
    *ptr_wi1++ = w;

    ptr_wi2++;
    ptr_wi1++;
  }
}
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	1f 91       	pop	r17
     36e:	0f 91       	pop	r16
     370:	ff 90       	pop	r15
     372:	ef 90       	pop	r14
     374:	df 90       	pop	r13
     376:	cf 90       	pop	r12
     378:	bf 90       	pop	r11
     37a:	af 90       	pop	r10
     37c:	7f 90       	pop	r7
     37e:	6f 90       	pop	r6
     380:	5f 90       	pop	r5
     382:	4f 90       	pop	r4
     384:	08 95       	ret

00000386 <blockInputUpdate>:
float iir_wi_block[2*4];
 

void blockInputUpdate(int blockInputUpdate_i) 
{
	i_block = i_inputs[blockInputUpdate_i];
     386:	fc 01       	movw	r30, r24
     388:	ee 0f       	add	r30, r30
     38a:	ff 1f       	adc	r31, r31
     38c:	ec 52       	subi	r30, 0x2C	; 44
     38e:	f6 4f       	sbci	r31, 0xF6	; 246
     390:	20 81       	ld	r18, Z
     392:	31 81       	ldd	r19, Z+1	; 0x01
     394:	30 93 8b 0a 	sts	0x0A8B, r19	; 0x800a8b <i_block+0x1>
     398:	20 93 8a 0a 	sts	0x0A8A, r18	; 0x800a8a <i_block>
     39c:	20 e5       	ldi	r18, 0x50	; 80
     39e:	28 9f       	mul	r18, r24
     3a0:	d0 01       	movw	r26, r0
     3a2:	29 9f       	mul	r18, r25
     3a4:	b0 0d       	add	r27, r0
     3a6:	11 24       	eor	r1, r1
     3a8:	ac 56       	subi	r26, 0x6C	; 108
     3aa:	bc 4f       	sbci	r27, 0xFC	; 252
	int iir_coefficients_block_counter0;
	for(iir_coefficients_block_counter0=0;iir_coefficients_block_counter0<5*4;iir_coefficients_block_counter0++){
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	30 e0       	ldi	r19, 0x00	; 0
		iir_coefficients_block[iir_coefficients_block_counter0]=iir_coefficients_inputs[blockInputUpdate_i][iir_coefficients_block_counter0];
     3b0:	4d 91       	ld	r20, X+
     3b2:	5d 91       	ld	r21, X+
     3b4:	6d 91       	ld	r22, X+
     3b6:	7d 91       	ld	r23, X+
     3b8:	f9 01       	movw	r30, r18
     3ba:	ee 0f       	add	r30, r30
     3bc:	ff 1f       	adc	r31, r31
     3be:	ee 0f       	add	r30, r30
     3c0:	ff 1f       	adc	r31, r31
     3c2:	e3 55       	subi	r30, 0x53	; 83
     3c4:	f5 4f       	sbci	r31, 0xF5	; 245
     3c6:	40 83       	st	Z, r20
     3c8:	51 83       	std	Z+1, r21	; 0x01
     3ca:	62 83       	std	Z+2, r22	; 0x02
     3cc:	73 83       	std	Z+3, r23	; 0x03

void blockInputUpdate(int blockInputUpdate_i) 
{
	i_block = i_inputs[blockInputUpdate_i];
	int iir_coefficients_block_counter0;
	for(iir_coefficients_block_counter0=0;iir_coefficients_block_counter0<5*4;iir_coefficients_block_counter0++){
     3ce:	2f 5f       	subi	r18, 0xFF	; 255
     3d0:	3f 4f       	sbci	r19, 0xFF	; 255
     3d2:	24 31       	cpi	r18, 0x14	; 20
     3d4:	31 05       	cpc	r19, r1
     3d6:	61 f7       	brne	.-40     	; 0x3b0 <blockInputUpdate+0x2a>
		iir_coefficients_block[iir_coefficients_block_counter0]=iir_coefficients_inputs[blockInputUpdate_i][iir_coefficients_block_counter0];
	}

	bitmask_block = bitmask_inputs[blockInputUpdate_i];
     3d8:	fc 01       	movw	r30, r24
     3da:	e0 58       	subi	r30, 0x80	; 128
     3dc:	fc 4f       	sbci	r31, 0xFC	; 252
     3de:	20 81       	ld	r18, Z
     3e0:	20 93 ac 0a 	sts	0x0AAC, r18	; 0x800aac <bitmask_block>
     3e4:	88 0f       	add	r24, r24
     3e6:	99 1f       	adc	r25, r25
     3e8:	82 95       	swap	r24
     3ea:	92 95       	swap	r25
     3ec:	90 7f       	andi	r25, 0xF0	; 240
     3ee:	98 27       	eor	r25, r24
     3f0:	80 7f       	andi	r24, 0xF0	; 240
     3f2:	98 27       	eor	r25, r24
     3f4:	fc 01       	movw	r30, r24
     3f6:	e0 50       	subi	r30, 0x00	; 0
     3f8:	ff 4f       	sbci	r31, 0xFF	; 255
     3fa:	ac e8       	ldi	r26, 0x8C	; 140
     3fc:	ba e0       	ldi	r27, 0x0A	; 10
     3fe:	80 5e       	subi	r24, 0xE0	; 224
     400:	9e 4f       	sbci	r25, 0xFE	; 254
	int iir_wi_block_counter0;
	for(iir_wi_block_counter0=0;iir_wi_block_counter0<2*4;iir_wi_block_counter0++){
		iir_wi_block[iir_wi_block_counter0]=iir_wi_inputs[blockInputUpdate_i][iir_wi_block_counter0];
     402:	41 91       	ld	r20, Z+
     404:	51 91       	ld	r21, Z+
     406:	61 91       	ld	r22, Z+
     408:	71 91       	ld	r23, Z+
     40a:	4d 93       	st	X+, r20
     40c:	5d 93       	st	X+, r21
     40e:	6d 93       	st	X+, r22
     410:	7d 93       	st	X+, r23
		iir_coefficients_block[iir_coefficients_block_counter0]=iir_coefficients_inputs[blockInputUpdate_i][iir_coefficients_block_counter0];
	}

	bitmask_block = bitmask_inputs[blockInputUpdate_i];
	int iir_wi_block_counter0;
	for(iir_wi_block_counter0=0;iir_wi_block_counter0<2*4;iir_wi_block_counter0++){
     412:	e8 17       	cp	r30, r24
     414:	f9 07       	cpc	r31, r25
     416:	a9 f7       	brne	.-22     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		iir_wi_block[iir_wi_block_counter0]=iir_wi_inputs[blockInputUpdate_i][iir_wi_block_counter0];
	}

	 
	asm(
     418:	00 92 2e 0b 	sts	0x0B2E, r0	; 0x800b2e <register_address_block>
     41c:	10 92 2f 0b 	sts	0x0B2F, r1	; 0x800b2f <register_address_block+0x1>
     420:	20 92 30 0b 	sts	0x0B30, r2	; 0x800b30 <register_address_block+0x2>
     424:	30 92 31 0b 	sts	0x0B31, r3	; 0x800b31 <register_address_block+0x3>
     428:	40 92 32 0b 	sts	0x0B32, r4	; 0x800b32 <register_address_block+0x4>
     42c:	50 92 33 0b 	sts	0x0B33, r5	; 0x800b33 <register_address_block+0x5>
     430:	60 92 34 0b 	sts	0x0B34, r6	; 0x800b34 <register_address_block+0x6>
     434:	70 92 35 0b 	sts	0x0B35, r7	; 0x800b35 <register_address_block+0x7>
     438:	80 92 36 0b 	sts	0x0B36, r8	; 0x800b36 <register_address_block+0x8>
     43c:	90 92 37 0b 	sts	0x0B37, r9	; 0x800b37 <register_address_block+0x9>
     440:	a0 92 38 0b 	sts	0x0B38, r10	; 0x800b38 <register_address_block+0xa>
     444:	b0 92 39 0b 	sts	0x0B39, r11	; 0x800b39 <register_address_block+0xb>
     448:	c0 92 3a 0b 	sts	0x0B3A, r12	; 0x800b3a <register_address_block+0xc>
     44c:	d0 92 3b 0b 	sts	0x0B3B, r13	; 0x800b3b <register_address_block+0xd>
     450:	e0 92 3c 0b 	sts	0x0B3C, r14	; 0x800b3c <register_address_block+0xe>
     454:	f0 92 3d 0b 	sts	0x0B3D, r15	; 0x800b3d <register_address_block+0xf>
     458:	00 93 3e 0b 	sts	0x0B3E, r16	; 0x800b3e <register_address_block+0x10>
     45c:	10 93 3f 0b 	sts	0x0B3F, r17	; 0x800b3f <register_address_block+0x11>
     460:	20 93 40 0b 	sts	0x0B40, r18	; 0x800b40 <register_address_block+0x12>
     464:	30 93 41 0b 	sts	0x0B41, r19	; 0x800b41 <register_address_block+0x13>
     468:	40 93 42 0b 	sts	0x0B42, r20	; 0x800b42 <register_address_block+0x14>
     46c:	50 93 43 0b 	sts	0x0B43, r21	; 0x800b43 <register_address_block+0x15>
     470:	60 93 44 0b 	sts	0x0B44, r22	; 0x800b44 <register_address_block+0x16>
     474:	70 93 45 0b 	sts	0x0B45, r23	; 0x800b45 <register_address_block+0x17>
     478:	80 93 46 0b 	sts	0x0B46, r24	; 0x800b46 <register_address_block+0x18>
     47c:	90 93 47 0b 	sts	0x0B47, r25	; 0x800b47 <register_address_block+0x19>
     480:	a0 93 48 0b 	sts	0x0B48, r26	; 0x800b48 <register_address_block+0x1a>
     484:	b0 93 49 0b 	sts	0x0B49, r27	; 0x800b49 <register_address_block+0x1b>
     488:	c0 93 4a 0b 	sts	0x0B4A, r28	; 0x800b4a <register_address_block+0x1c>
     48c:	d0 93 4b 0b 	sts	0x0B4B, r29	; 0x800b4b <register_address_block+0x1d>
     490:	e0 93 4c 0b 	sts	0x0B4C, r30	; 0x800b4c <register_address_block+0x1e>
     494:	f0 93 4d 0b 	sts	0x0B4D, r31	; 0x800b4d <register_address_block+0x1f>
     498:	c3 e2       	ldi	r28, 0x23	; 35
     49a:	db e0       	ldi	r29, 0x0B	; 11
     49c:	e0 90 ac 0a 	lds	r14, 0x0AAC	; 0x800aac <bitmask_block>
     4a0:	e9 82       	std	Y+1, r14	; 0x01
     4a2:	00 90 2e 0b 	lds	r0, 0x0B2E	; 0x800b2e <register_address_block>
     4a6:	10 90 2f 0b 	lds	r1, 0x0B2F	; 0x800b2f <register_address_block+0x1>
     4aa:	20 90 30 0b 	lds	r2, 0x0B30	; 0x800b30 <register_address_block+0x2>
     4ae:	30 90 31 0b 	lds	r3, 0x0B31	; 0x800b31 <register_address_block+0x3>
     4b2:	40 90 32 0b 	lds	r4, 0x0B32	; 0x800b32 <register_address_block+0x4>
     4b6:	50 90 33 0b 	lds	r5, 0x0B33	; 0x800b33 <register_address_block+0x5>
     4ba:	60 90 34 0b 	lds	r6, 0x0B34	; 0x800b34 <register_address_block+0x6>
     4be:	70 90 35 0b 	lds	r7, 0x0B35	; 0x800b35 <register_address_block+0x7>
     4c2:	80 90 36 0b 	lds	r8, 0x0B36	; 0x800b36 <register_address_block+0x8>
     4c6:	90 90 37 0b 	lds	r9, 0x0B37	; 0x800b37 <register_address_block+0x9>
     4ca:	a0 90 38 0b 	lds	r10, 0x0B38	; 0x800b38 <register_address_block+0xa>
     4ce:	b0 90 39 0b 	lds	r11, 0x0B39	; 0x800b39 <register_address_block+0xb>
     4d2:	c0 90 3a 0b 	lds	r12, 0x0B3A	; 0x800b3a <register_address_block+0xc>
     4d6:	d0 90 3b 0b 	lds	r13, 0x0B3B	; 0x800b3b <register_address_block+0xd>
     4da:	e0 90 3c 0b 	lds	r14, 0x0B3C	; 0x800b3c <register_address_block+0xe>
     4de:	f0 90 3d 0b 	lds	r15, 0x0B3D	; 0x800b3d <register_address_block+0xf>
     4e2:	00 91 3e 0b 	lds	r16, 0x0B3E	; 0x800b3e <register_address_block+0x10>
     4e6:	10 91 3f 0b 	lds	r17, 0x0B3F	; 0x800b3f <register_address_block+0x11>
     4ea:	20 91 40 0b 	lds	r18, 0x0B40	; 0x800b40 <register_address_block+0x12>
     4ee:	30 91 41 0b 	lds	r19, 0x0B41	; 0x800b41 <register_address_block+0x13>
     4f2:	40 91 42 0b 	lds	r20, 0x0B42	; 0x800b42 <register_address_block+0x14>
     4f6:	50 91 43 0b 	lds	r21, 0x0B43	; 0x800b43 <register_address_block+0x15>
     4fa:	60 91 44 0b 	lds	r22, 0x0B44	; 0x800b44 <register_address_block+0x16>
     4fe:	70 91 45 0b 	lds	r23, 0x0B45	; 0x800b45 <register_address_block+0x17>
     502:	80 91 46 0b 	lds	r24, 0x0B46	; 0x800b46 <register_address_block+0x18>
     506:	90 91 47 0b 	lds	r25, 0x0B47	; 0x800b47 <register_address_block+0x19>
     50a:	a0 91 48 0b 	lds	r26, 0x0B48	; 0x800b48 <register_address_block+0x1a>
     50e:	b0 91 49 0b 	lds	r27, 0x0B49	; 0x800b49 <register_address_block+0x1b>
     512:	c0 91 4a 0b 	lds	r28, 0x0B4A	; 0x800b4a <register_address_block+0x1c>
     516:	d0 91 4b 0b 	lds	r29, 0x0B4B	; 0x800b4b <register_address_block+0x1d>
     51a:	e0 91 4c 0b 	lds	r30, 0x0B4C	; 0x800b4c <register_address_block+0x1e>
     51e:	f0 91 4d 0b 	lds	r31, 0x0B4D	; 0x800b4d <register_address_block+0x1f>
     522:	08 95       	ret

00000524 <benchmarkBlock>:
} 
 
/*BLock execution time measurement*/
void benchmarkBlock(void)
{
	asm(
     524:	00 92 2e 0b 	sts	0x0B2E, r0	; 0x800b2e <register_address_block>
     528:	10 92 2f 0b 	sts	0x0B2F, r1	; 0x800b2f <register_address_block+0x1>
     52c:	20 92 30 0b 	sts	0x0B30, r2	; 0x800b30 <register_address_block+0x2>
     530:	30 92 31 0b 	sts	0x0B31, r3	; 0x800b31 <register_address_block+0x3>
     534:	40 92 32 0b 	sts	0x0B32, r4	; 0x800b32 <register_address_block+0x4>
     538:	50 92 33 0b 	sts	0x0B33, r5	; 0x800b33 <register_address_block+0x5>
     53c:	60 92 34 0b 	sts	0x0B34, r6	; 0x800b34 <register_address_block+0x6>
     540:	70 92 35 0b 	sts	0x0B35, r7	; 0x800b35 <register_address_block+0x7>
     544:	80 92 36 0b 	sts	0x0B36, r8	; 0x800b36 <register_address_block+0x8>
     548:	90 92 37 0b 	sts	0x0B37, r9	; 0x800b37 <register_address_block+0x9>
     54c:	a0 92 38 0b 	sts	0x0B38, r10	; 0x800b38 <register_address_block+0xa>
     550:	b0 92 39 0b 	sts	0x0B39, r11	; 0x800b39 <register_address_block+0xb>
     554:	c0 92 3a 0b 	sts	0x0B3A, r12	; 0x800b3a <register_address_block+0xc>
     558:	d0 92 3b 0b 	sts	0x0B3B, r13	; 0x800b3b <register_address_block+0xd>
     55c:	e0 92 3c 0b 	sts	0x0B3C, r14	; 0x800b3c <register_address_block+0xe>
     560:	f0 92 3d 0b 	sts	0x0B3D, r15	; 0x800b3d <register_address_block+0xf>
     564:	00 93 3e 0b 	sts	0x0B3E, r16	; 0x800b3e <register_address_block+0x10>
     568:	10 93 3f 0b 	sts	0x0B3F, r17	; 0x800b3f <register_address_block+0x11>
     56c:	20 93 40 0b 	sts	0x0B40, r18	; 0x800b40 <register_address_block+0x12>
     570:	30 93 41 0b 	sts	0x0B41, r19	; 0x800b41 <register_address_block+0x13>
     574:	40 93 42 0b 	sts	0x0B42, r20	; 0x800b42 <register_address_block+0x14>
     578:	50 93 43 0b 	sts	0x0B43, r21	; 0x800b43 <register_address_block+0x15>
     57c:	60 93 44 0b 	sts	0x0B44, r22	; 0x800b44 <register_address_block+0x16>
     580:	70 93 45 0b 	sts	0x0B45, r23	; 0x800b45 <register_address_block+0x17>
     584:	80 93 46 0b 	sts	0x0B46, r24	; 0x800b46 <register_address_block+0x18>
     588:	90 93 47 0b 	sts	0x0B47, r25	; 0x800b47 <register_address_block+0x19>
     58c:	a0 93 48 0b 	sts	0x0B48, r26	; 0x800b48 <register_address_block+0x1a>
     590:	b0 93 49 0b 	sts	0x0B49, r27	; 0x800b49 <register_address_block+0x1b>
     594:	c0 93 4a 0b 	sts	0x0B4A, r28	; 0x800b4a <register_address_block+0x1c>
     598:	d0 93 4b 0b 	sts	0x0B4B, r29	; 0x800b4b <register_address_block+0x1d>
     59c:	e0 93 4c 0b 	sts	0x0B4C, r30	; 0x800b4c <register_address_block+0x1e>
     5a0:	f0 93 4d 0b 	sts	0x0B4D, r31	; 0x800b4d <register_address_block+0x1f>
     5a4:	ed b6       	in	r14, 0x3d	; 61
     5a6:	fe b6       	in	r15, 0x3e	; 62
     5a8:	e0 92 21 0b 	sts	0x0B21, r14	; 0x800b21 <stackpointer_address_block>
     5ac:	f0 92 22 0b 	sts	0x0B22, r15	; 0x800b22 <stackpointer_address_block+0x1>
     5b0:	80 e0       	ldi	r24, 0x00	; 0
     5b2:	90 e0       	ldi	r25, 0x00	; 0
     5b4:	a0 91 21 0b 	lds	r26, 0x0B21	; 0x800b21 <stackpointer_address_block>
     5b8:	b0 91 22 0b 	lds	r27, 0x0B22	; 0x800b22 <stackpointer_address_block+0x1>
     5bc:	ee e4       	ldi	r30, 0x4E	; 78
     5be:	fb e0       	ldi	r31, 0x0B	; 11
     5c0:	ed 90       	ld	r14, X+
     5c2:	e1 92       	st	Z+, r14
     5c4:	01 96       	adiw	r24, 0x01	; 1
     5c6:	85 32       	cpi	r24, 0x25	; 37
     5c8:	d9 f7       	brne	.-10     	; 0x5c0 <benchmarkBlock+0x9c>
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	a0 91 2c 0b 	lds	r26, 0x0B2C	; 0x800b2c <stackpointer_address_org>
     5d2:	b0 91 2d 0b 	lds	r27, 0x0B2D	; 0x800b2d <stackpointer_address_org+0x1>
     5d6:	e3 e2       	ldi	r30, 0x23	; 35
     5d8:	fb e0       	ldi	r31, 0x0B	; 11
     5da:	e1 90       	ld	r14, Z+
     5dc:	ed 92       	st	X+, r14
     5de:	01 96       	adiw	r24, 0x01	; 1
     5e0:	89 30       	cpi	r24, 0x09	; 9
     5e2:	d9 f7       	brne	.-10     	; 0x5da <benchmarkBlock+0xb6>
     5e4:	00 90 ff 0a 	lds	r0, 0x0AFF	; 0x800aff <register_address_org>
     5e8:	10 90 00 0b 	lds	r1, 0x0B00	; 0x800b00 <register_address_org+0x1>
     5ec:	20 90 01 0b 	lds	r2, 0x0B01	; 0x800b01 <register_address_org+0x2>
     5f0:	30 90 02 0b 	lds	r3, 0x0B02	; 0x800b02 <register_address_org+0x3>
     5f4:	40 90 03 0b 	lds	r4, 0x0B03	; 0x800b03 <register_address_org+0x4>
     5f8:	50 90 04 0b 	lds	r5, 0x0B04	; 0x800b04 <register_address_org+0x5>
     5fc:	60 90 05 0b 	lds	r6, 0x0B05	; 0x800b05 <register_address_org+0x6>
     600:	70 90 06 0b 	lds	r7, 0x0B06	; 0x800b06 <register_address_org+0x7>
     604:	80 90 07 0b 	lds	r8, 0x0B07	; 0x800b07 <register_address_org+0x8>
     608:	90 90 08 0b 	lds	r9, 0x0B08	; 0x800b08 <register_address_org+0x9>
     60c:	a0 90 09 0b 	lds	r10, 0x0B09	; 0x800b09 <register_address_org+0xa>
     610:	b0 90 0a 0b 	lds	r11, 0x0B0A	; 0x800b0a <register_address_org+0xb>
     614:	c0 90 0b 0b 	lds	r12, 0x0B0B	; 0x800b0b <register_address_org+0xc>
     618:	d0 90 0c 0b 	lds	r13, 0x0B0C	; 0x800b0c <register_address_org+0xd>
     61c:	e0 90 0d 0b 	lds	r14, 0x0B0D	; 0x800b0d <register_address_org+0xe>
     620:	f0 90 0e 0b 	lds	r15, 0x0B0E	; 0x800b0e <register_address_org+0xf>
     624:	00 91 0f 0b 	lds	r16, 0x0B0F	; 0x800b0f <register_address_org+0x10>
     628:	10 91 10 0b 	lds	r17, 0x0B10	; 0x800b10 <register_address_org+0x11>
     62c:	20 91 11 0b 	lds	r18, 0x0B11	; 0x800b11 <register_address_org+0x12>
     630:	30 91 12 0b 	lds	r19, 0x0B12	; 0x800b12 <register_address_org+0x13>
     634:	40 91 13 0b 	lds	r20, 0x0B13	; 0x800b13 <register_address_org+0x14>
     638:	50 91 14 0b 	lds	r21, 0x0B14	; 0x800b14 <register_address_org+0x15>
     63c:	60 91 15 0b 	lds	r22, 0x0B15	; 0x800b15 <register_address_org+0x16>
     640:	70 91 16 0b 	lds	r23, 0x0B16	; 0x800b16 <register_address_org+0x17>
     644:	80 91 17 0b 	lds	r24, 0x0B17	; 0x800b17 <register_address_org+0x18>
     648:	90 91 18 0b 	lds	r25, 0x0B18	; 0x800b18 <register_address_org+0x19>
     64c:	a0 91 19 0b 	lds	r26, 0x0B19	; 0x800b19 <register_address_org+0x1a>
     650:	b0 91 1a 0b 	lds	r27, 0x0B1A	; 0x800b1a <register_address_org+0x1b>
     654:	c0 91 1b 0b 	lds	r28, 0x0B1B	; 0x800b1b <register_address_org+0x1c>
     658:	d0 91 1c 0b 	lds	r29, 0x0B1C	; 0x800b1c <register_address_org+0x1d>
     65c:	e0 91 1d 0b 	lds	r30, 0x0B1D	; 0x800b1d <register_address_org+0x1e>
     660:	f0 91 1e 0b 	lds	r31, 0x0B1E	; 0x800b1e <register_address_org+0x1f>
     664:	80 e1       	ldi	r24, 0x10	; 16
     666:	88 b9       	out	0x08, r24	; 8
     668:	80 91 17 0b 	lds	r24, 0x0B17	; 0x800b17 <register_address_org+0x18>

0000066c <BlockContent_Start>:
     66c:	e6 e1       	ldi	r30, 0x16	; 22
     66e:	fa e0       	ldi	r31, 0x0A	; 10
     670:	99 81       	ldd	r25, Y+1	; 0x01
     672:	80 81       	ld	r24, Z
     674:	98 0f       	add	r25, r24
     676:	89 27       	eor	r24, r25
     678:	81 93       	st	Z+, r24
     67a:	8a e0       	ldi	r24, 0x0A	; 10
     67c:	e6 36       	cpi	r30, 0x66	; 102
     67e:	f8 07       	cpc	r31, r24
     680:	b9 f7       	brne	.-18     	; 0x670 <BlockContent_Start+0x4>

00000682 <BlockContent_End>:
     682:	18 b8       	out	0x08, r1	; 8
     684:	80 e0       	ldi	r24, 0x00	; 0
     686:	90 e0       	ldi	r25, 0x00	; 0
     688:	a0 91 21 0b 	lds	r26, 0x0B21	; 0x800b21 <stackpointer_address_block>
     68c:	b0 91 22 0b 	lds	r27, 0x0B22	; 0x800b22 <stackpointer_address_block+0x1>
     690:	ee e4       	ldi	r30, 0x4E	; 78
     692:	fb e0       	ldi	r31, 0x0B	; 11
     694:	e1 90       	ld	r14, Z+
     696:	ed 92       	st	X+, r14
     698:	01 96       	adiw	r24, 0x01	; 1
     69a:	85 32       	cpi	r24, 0x25	; 37
     69c:	d9 f7       	brne	.-10     	; 0x694 <BlockContent_End+0x12>
     69e:	00 90 2e 0b 	lds	r0, 0x0B2E	; 0x800b2e <register_address_block>
     6a2:	10 90 2f 0b 	lds	r1, 0x0B2F	; 0x800b2f <register_address_block+0x1>
     6a6:	20 90 30 0b 	lds	r2, 0x0B30	; 0x800b30 <register_address_block+0x2>
     6aa:	30 90 31 0b 	lds	r3, 0x0B31	; 0x800b31 <register_address_block+0x3>
     6ae:	40 90 32 0b 	lds	r4, 0x0B32	; 0x800b32 <register_address_block+0x4>
     6b2:	50 90 33 0b 	lds	r5, 0x0B33	; 0x800b33 <register_address_block+0x5>
     6b6:	60 90 34 0b 	lds	r6, 0x0B34	; 0x800b34 <register_address_block+0x6>
     6ba:	70 90 35 0b 	lds	r7, 0x0B35	; 0x800b35 <register_address_block+0x7>
     6be:	80 90 36 0b 	lds	r8, 0x0B36	; 0x800b36 <register_address_block+0x8>
     6c2:	90 90 37 0b 	lds	r9, 0x0B37	; 0x800b37 <register_address_block+0x9>
     6c6:	a0 90 38 0b 	lds	r10, 0x0B38	; 0x800b38 <register_address_block+0xa>
     6ca:	b0 90 39 0b 	lds	r11, 0x0B39	; 0x800b39 <register_address_block+0xb>
     6ce:	c0 90 3a 0b 	lds	r12, 0x0B3A	; 0x800b3a <register_address_block+0xc>
     6d2:	d0 90 3b 0b 	lds	r13, 0x0B3B	; 0x800b3b <register_address_block+0xd>
     6d6:	e0 90 3c 0b 	lds	r14, 0x0B3C	; 0x800b3c <register_address_block+0xe>
     6da:	f0 90 3d 0b 	lds	r15, 0x0B3D	; 0x800b3d <register_address_block+0xf>
     6de:	00 91 3e 0b 	lds	r16, 0x0B3E	; 0x800b3e <register_address_block+0x10>
     6e2:	10 91 3f 0b 	lds	r17, 0x0B3F	; 0x800b3f <register_address_block+0x11>
     6e6:	20 91 40 0b 	lds	r18, 0x0B40	; 0x800b40 <register_address_block+0x12>
     6ea:	30 91 41 0b 	lds	r19, 0x0B41	; 0x800b41 <register_address_block+0x13>
     6ee:	40 91 42 0b 	lds	r20, 0x0B42	; 0x800b42 <register_address_block+0x14>
     6f2:	50 91 43 0b 	lds	r21, 0x0B43	; 0x800b43 <register_address_block+0x15>
     6f6:	60 91 44 0b 	lds	r22, 0x0B44	; 0x800b44 <register_address_block+0x16>
     6fa:	70 91 45 0b 	lds	r23, 0x0B45	; 0x800b45 <register_address_block+0x17>
     6fe:	80 91 46 0b 	lds	r24, 0x0B46	; 0x800b46 <register_address_block+0x18>
     702:	90 91 47 0b 	lds	r25, 0x0B47	; 0x800b47 <register_address_block+0x19>
     706:	a0 91 48 0b 	lds	r26, 0x0B48	; 0x800b48 <register_address_block+0x1a>
     70a:	b0 91 49 0b 	lds	r27, 0x0B49	; 0x800b49 <register_address_block+0x1b>
     70e:	c0 91 4a 0b 	lds	r28, 0x0B4A	; 0x800b4a <register_address_block+0x1c>
     712:	d0 91 4b 0b 	lds	r29, 0x0B4B	; 0x800b4b <register_address_block+0x1d>
     716:	e0 91 4c 0b 	lds	r30, 0x0B4C	; 0x800b4c <register_address_block+0x1e>
     71a:	f0 91 4d 0b 	lds	r31, 0x0B4D	; 0x800b4d <register_address_block+0x1f>
     71e:	e0 90 3c 0b 	lds	r14, 0x0B3C	; 0x800b3c <register_address_block+0xe>
     722:	f0 90 3d 0b 	lds	r15, 0x0B3D	; 0x800b3d <register_address_block+0xf>
     726:	08 95       	ret

00000728 <uart_putchar>:
	}
}

/*USART*/
int uart_putchar(char c, FILE *stream)
{
     728:	cf 93       	push	r28
     72a:	c8 2f       	mov	r28, r24
	if (c == '\n') uart_putchar('\r', stream);
     72c:	8a 30       	cpi	r24, 0x0A	; 10
     72e:	11 f4       	brne	.+4      	; 0x734 <uart_putchar+0xc>
     730:	8d e0       	ldi	r24, 0x0D	; 13
     732:	fa df       	rcall	.-12     	; 0x728 <uart_putchar>
	while( ! ( UCSR0A & (1 << UDRE0)));
     734:	e0 ec       	ldi	r30, 0xC0	; 192
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	90 81       	ld	r25, Z
     73a:	95 ff       	sbrs	r25, 5
     73c:	fd cf       	rjmp	.-6      	; 0x738 <uart_putchar+0x10>
	UDR0 = c;
     73e:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	return 0;
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	cf 91       	pop	r28
     748:	08 95       	ret

0000074a <main>:
volatile char stackpointer_address_org[pointer_length];
volatile char stackpointer_address_block[pointer_length];
FILE mystdout = FDEV_SETUP_STREAM(uart_putchar, NULL, _FDEV_SETUP_RW); 

/*main function*/
int main(void){
     74a:	cf 93       	push	r28
     74c:	df 93       	push	r29

	/*Initialize the pointer and register address variables*/
	int x_registercounter;
	for(x_registercounter=0; x_registercounter < pointer_length; x_registercounter++){
		register_address_r14r15[x_registercounter]=0;
     74e:	8f e1       	ldi	r24, 0x1F	; 31
     750:	9b e0       	ldi	r25, 0x0B	; 11
     752:	dc 01       	movw	r26, r24
     754:	1c 92       	st	X, r1
		framepointer_address[x_registercounter]=0;
     756:	cd ef       	ldi	r28, 0xFD	; 253
     758:	da e0       	ldi	r29, 0x0A	; 10
     75a:	18 82       	st	Y, r1
		stackpointer_address_org[x_registercounter]=0;
     75c:	2c e2       	ldi	r18, 0x2C	; 44
     75e:	3b e0       	ldi	r19, 0x0B	; 11
     760:	f9 01       	movw	r30, r18
     762:	10 82       	st	Z, r1
		stackpointer_address_block[x_registercounter]=0 ;stackpointer_address_block[x_registercounter]=0 ;
     764:	e1 e2       	ldi	r30, 0x21	; 33
     766:	fb e0       	ldi	r31, 0x0B	; 11
     768:	10 82       	st	Z, r1
     76a:	10 82       	st	Z, r1
int main(void){

	/*Initialize the pointer and register address variables*/
	int x_registercounter;
	for(x_registercounter=0; x_registercounter < pointer_length; x_registercounter++){
		register_address_r14r15[x_registercounter]=0;
     76c:	11 96       	adiw	r26, 0x01	; 1
     76e:	1c 92       	st	X, r1
		framepointer_address[x_registercounter]=0;
     770:	19 82       	std	Y+1, r1	; 0x01
		stackpointer_address_org[x_registercounter]=0;
     772:	d9 01       	movw	r26, r18
     774:	11 96       	adiw	r26, 0x01	; 1
     776:	1c 92       	st	X, r1
		stackpointer_address_block[x_registercounter]=0 ;stackpointer_address_block[x_registercounter]=0 ;
     778:	11 82       	std	Z+1, r1	; 0x01
     77a:	11 82       	std	Z+1, r1	; 0x01
     77c:	80 e0       	ldi	r24, 0x00	; 0
     77e:	90 e0       	ldi	r25, 0x00	; 0
	}
	for(x_registercounter=0; x_registercounter < register_length; x_registercounter++){
	register_address_org[x_registercounter];
     780:	fc 01       	movw	r30, r24
     782:	e1 50       	subi	r30, 0x01	; 1
     784:	f5 4f       	sbci	r31, 0xF5	; 245
     786:	20 81       	ld	r18, Z
	register_address_block[x_registercounter];
     788:	fc 01       	movw	r30, r24
     78a:	e2 5d       	subi	r30, 0xD2	; 210
     78c:	f4 4f       	sbci	r31, 0xF4	; 244
     78e:	20 81       	ld	r18, Z
		register_address_r14r15[x_registercounter]=0;
		framepointer_address[x_registercounter]=0;
		stackpointer_address_org[x_registercounter]=0;
		stackpointer_address_block[x_registercounter]=0 ;stackpointer_address_block[x_registercounter]=0 ;
	}
	for(x_registercounter=0; x_registercounter < register_length; x_registercounter++){
     790:	01 96       	adiw	r24, 0x01	; 1
     792:	80 32       	cpi	r24, 0x20	; 32
     794:	91 05       	cpc	r25, r1
     796:	a1 f7       	brne	.-24     	; 0x780 <main+0x36>
     798:	80 e0       	ldi	r24, 0x00	; 0
     79a:	90 e0       	ldi	r25, 0x00	; 0
	register_address_org[x_registercounter];
	register_address_block[x_registercounter];
	}
	for(x_registercounter=0; x_registercounter < stack_length_org; x_registercounter++){
	stack_address_org[x_registercounter];
     79c:	fc 01       	movw	r30, r24
     79e:	ed 5d       	subi	r30, 0xDD	; 221
     7a0:	f4 4f       	sbci	r31, 0xF4	; 244
     7a2:	20 81       	ld	r18, Z
	}
	for(x_registercounter=0; x_registercounter < register_length; x_registercounter++){
	register_address_org[x_registercounter];
	register_address_block[x_registercounter];
	}
	for(x_registercounter=0; x_registercounter < stack_length_org; x_registercounter++){
     7a4:	01 96       	adiw	r24, 0x01	; 1
     7a6:	89 30       	cpi	r24, 0x09	; 9
     7a8:	91 05       	cpc	r25, r1
     7aa:	c1 f7       	brne	.-16     	; 0x79c <main+0x52>
     7ac:	80 e0       	ldi	r24, 0x00	; 0
     7ae:	90 e0       	ldi	r25, 0x00	; 0
	stack_address_org[x_registercounter];
	}
	for(x_registercounter=0; x_registercounter < stack_length_block; x_registercounter++){
	stack_address_block[x_registercounter];
     7b0:	fc 01       	movw	r30, r24
     7b2:	e2 5b       	subi	r30, 0xB2	; 178
     7b4:	f4 4f       	sbci	r31, 0xF4	; 244
     7b6:	20 81       	ld	r18, Z
	register_address_block[x_registercounter];
	}
	for(x_registercounter=0; x_registercounter < stack_length_org; x_registercounter++){
	stack_address_org[x_registercounter];
	}
	for(x_registercounter=0; x_registercounter < stack_length_block; x_registercounter++){
     7b8:	01 96       	adiw	r24, 0x01	; 1
     7ba:	89 31       	cpi	r24, 0x19	; 25
     7bc:	91 05       	cpc	r25, r1
     7be:	c1 f7       	brne	.-16     	; 0x7b0 <main+0x66>
	stack_address_block[x_registercounter];
	}
	asm(
     7c0:	ed b6       	in	r14, 0x3d	; 61
     7c2:	fe b6       	in	r15, 0x3e	; 62
     7c4:	e0 92 fd 0a 	sts	0x0AFD, r14	; 0x800afd <framepointer_address>
     7c8:	f0 92 fe 0a 	sts	0x0AFE, r15	; 0x800afe <framepointer_address+0x1>
	"in	r15, 0x3e\n\t"
	"sts	0x0afd, r14\n\t"
	"sts	0xafe, r15\n\t"
	);
	/*GPIO Pins*/
	DDRA = 0x00;
     7cc:	11 b8       	out	0x01, r1	; 1
	DDRC = 0xF0;
     7ce:	80 ef       	ldi	r24, 0xF0	; 240
     7d0:	87 b9       	out	0x07, r24	; 7
	/*External interrupt settings*/
	PORTD = (1 << PD1);
     7d2:	82 e0       	ldi	r24, 0x02	; 2
     7d4:	8b b9       	out	0x0b, r24	; 11
	EICRA =	(1 << ISC11) | (0 << ISC10);
     7d6:	98 e0       	ldi	r25, 0x08	; 8
     7d8:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
	EIMSK = (1 << INT1);
     7dc:	8d bb       	out	0x1d, r24	; 29
	/*Serial port configuration*/
	UBRR0H = (RBAUD >> 8);
     7de:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L =  RBAUD;
     7e2:	83 e3       	ldi	r24, 0x33	; 51
     7e4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	UCSR0B = (1 << TXEN0) | (1 << RXEN0);
     7e8:	88 e1       	ldi	r24, 0x18	; 24
     7ea:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
     7ee:	86 e0       	ldi	r24, 0x06	; 6
     7f0:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	/*Execute the complete original code*/
	iir_init();
     7f4:	6e dc       	rcall	.-1828   	; 0xd2 <iir_init>
	iir_main();
     7f6:	3d dd       	rcall	.-1414   	; 0x272 <iir_main>
	iir_return();
     7f8:	20 dd       	rcall	.-1472   	; 0x23a <iir_return>
	/*Enable FPGA Interupt trigger*/
	PORTC = (1 << PC5);
     7fa:	80 e2       	ldi	r24, 0x20	; 32
     7fc:	88 b9       	out	0x08, r24	; 8
	PORTC = (0 << PC5);
     7fe:	18 b8       	out	0x08, r1	; 8
	/*Enable external interrupt handler*/
	sei();
     800:	78 94       	sei
	/*while loop*/
	while(measurementRoundCounter<20){}
     802:	80 91 14 0a 	lds	r24, 0x0A14	; 0x800a14 <__data_end>
     806:	90 91 15 0a 	lds	r25, 0x0A15	; 0x800a15 <__data_end+0x1>
     80a:	84 31       	cpi	r24, 0x14	; 20
     80c:	91 05       	cpc	r25, r1
     80e:	ec f3       	brlt	.-6      	; 0x80a <main+0xc0>
	/*Return*/
	return(1);
}
     810:	81 e0       	ldi	r24, 0x01	; 1
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	df 91       	pop	r29
     816:	cf 91       	pop	r28
     818:	08 95       	ret

0000081a <__vector_2>:

/*Interrupt handler*/
ISR(INT1_vect){
     81a:	1f 92       	push	r1
     81c:	0f 92       	push	r0
     81e:	0f b6       	in	r0, 0x3f	; 63
     820:	0f 92       	push	r0
     822:	11 24       	eor	r1, r1
     824:	0b b6       	in	r0, 0x3b	; 59
     826:	0f 92       	push	r0
     828:	0f 93       	push	r16
     82a:	1f 93       	push	r17
     82c:	2f 93       	push	r18
     82e:	3f 93       	push	r19
     830:	4f 93       	push	r20
     832:	5f 93       	push	r21
     834:	6f 93       	push	r22
     836:	7f 93       	push	r23
     838:	8f 93       	push	r24
     83a:	9f 93       	push	r25
     83c:	af 93       	push	r26
     83e:	bf 93       	push	r27
     840:	cf 93       	push	r28
     842:	df 93       	push	r29
     844:	ef 93       	push	r30
     846:	ff 93       	push	r31

	/*Read input values*/
	blockInputUpdate(measurementRoundCounter);
     848:	80 91 14 0a 	lds	r24, 0x0A14	; 0x800a14 <__data_end>
     84c:	90 91 15 0a 	lds	r25, 0x0A15	; 0x800a15 <__data_end+0x1>
     850:	9a dd       	rcall	.-1228   	; 0x386 <blockInputUpdate>
	/*Measure the execution time of the code block*/
	benchmarkBlock();
     852:	68 de       	rcall	.-816    	; 0x524 <benchmarkBlock>
	/*Update measurement round counter*/
	measurementRoundCounter++;
     854:	80 91 14 0a 	lds	r24, 0x0A14	; 0x800a14 <__data_end>
     858:	90 91 15 0a 	lds	r25, 0x0A15	; 0x800a15 <__data_end+0x1>
     85c:	01 96       	adiw	r24, 0x01	; 1
     85e:	90 93 15 0a 	sts	0x0A15, r25	; 0x800a15 <__data_end+0x1>
     862:	80 93 14 0a 	sts	0x0A14, r24	; 0x800a14 <__data_end>
	/*Print pointer values*/
	if(measurementRoundCounter==1){
     866:	01 97       	sbiw	r24, 0x01	; 1
     868:	99 f5       	brne	.+102    	; 0x8d0 <__vector_2+0xb6>
		fprintf(&mystdout,"%02x%02x\n",framepointer_address[1],framepointer_address[0]);
     86a:	ed ef       	ldi	r30, 0xFD	; 253
     86c:	fa e0       	ldi	r31, 0x0A	; 10
     86e:	90 81       	ld	r25, Z
     870:	81 81       	ldd	r24, Z+1	; 0x01
     872:	1f 92       	push	r1
     874:	9f 93       	push	r25
     876:	1f 92       	push	r1
     878:	8f 93       	push	r24
     87a:	0a e0       	ldi	r16, 0x0A	; 10
     87c:	1a e0       	ldi	r17, 0x0A	; 10
     87e:	1f 93       	push	r17
     880:	0f 93       	push	r16
     882:	cc ef       	ldi	r28, 0xFC	; 252
     884:	d9 e0       	ldi	r29, 0x09	; 9
     886:	df 93       	push	r29
     888:	cf 93       	push	r28
     88a:	83 d1       	rcall	.+774    	; 0xb92 <fprintf>
		fprintf(&mystdout,"%02x%02x\n",stackpointer_address_org[1],stackpointer_address_org[0]);
     88c:	ec e2       	ldi	r30, 0x2C	; 44
     88e:	fb e0       	ldi	r31, 0x0B	; 11
     890:	90 81       	ld	r25, Z
     892:	81 81       	ldd	r24, Z+1	; 0x01
     894:	1f 92       	push	r1
     896:	9f 93       	push	r25
     898:	1f 92       	push	r1
     89a:	8f 93       	push	r24
     89c:	1f 93       	push	r17
     89e:	0f 93       	push	r16
     8a0:	df 93       	push	r29
     8a2:	cf 93       	push	r28
     8a4:	76 d1       	rcall	.+748    	; 0xb92 <fprintf>
		fprintf(&mystdout,"%02x%02x\n",stackpointer_address_block[1],stackpointer_address_block[0]);
     8a6:	e1 e2       	ldi	r30, 0x21	; 33
     8a8:	fb e0       	ldi	r31, 0x0B	; 11
     8aa:	90 81       	ld	r25, Z
     8ac:	81 81       	ldd	r24, Z+1	; 0x01
     8ae:	1f 92       	push	r1
     8b0:	9f 93       	push	r25
     8b2:	1f 92       	push	r1
     8b4:	8f 93       	push	r24
     8b6:	1f 93       	push	r17
     8b8:	0f 93       	push	r16
     8ba:	df 93       	push	r29
     8bc:	cf 93       	push	r28
     8be:	69 d1       	rcall	.+722    	; 0xb92 <fprintf>
     8c0:	8d b7       	in	r24, 0x3d	; 61
     8c2:	9e b7       	in	r25, 0x3e	; 62
     8c4:	48 96       	adiw	r24, 0x18	; 24
     8c6:	0f b6       	in	r0, 0x3f	; 63
     8c8:	f8 94       	cli
     8ca:	9e bf       	out	0x3e, r25	; 62
     8cc:	0f be       	out	0x3f, r0	; 63
     8ce:	8d bf       	out	0x3d, r24	; 61
	}
}
     8d0:	ff 91       	pop	r31
     8d2:	ef 91       	pop	r30
     8d4:	df 91       	pop	r29
     8d6:	cf 91       	pop	r28
     8d8:	bf 91       	pop	r27
     8da:	af 91       	pop	r26
     8dc:	9f 91       	pop	r25
     8de:	8f 91       	pop	r24
     8e0:	7f 91       	pop	r23
     8e2:	6f 91       	pop	r22
     8e4:	5f 91       	pop	r21
     8e6:	4f 91       	pop	r20
     8e8:	3f 91       	pop	r19
     8ea:	2f 91       	pop	r18
     8ec:	1f 91       	pop	r17
     8ee:	0f 91       	pop	r16
     8f0:	0f 90       	pop	r0
     8f2:	0b be       	out	0x3b, r0	; 59
     8f4:	0f 90       	pop	r0
     8f6:	0f be       	out	0x3f, r0	; 63
     8f8:	0f 90       	pop	r0
     8fa:	1f 90       	pop	r1
     8fc:	18 95       	reti

000008fe <__subsf3>:
     8fe:	50 58       	subi	r21, 0x80	; 128

00000900 <__addsf3>:
     900:	bb 27       	eor	r27, r27
     902:	aa 27       	eor	r26, r26
     904:	0e d0       	rcall	.+28     	; 0x922 <__addsf3x>
     906:	a8 c0       	rjmp	.+336    	; 0xa58 <__fp_round>
     908:	99 d0       	rcall	.+306    	; 0xa3c <__fp_pscA>
     90a:	30 f0       	brcs	.+12     	; 0x918 <__addsf3+0x18>
     90c:	9e d0       	rcall	.+316    	; 0xa4a <__fp_pscB>
     90e:	20 f0       	brcs	.+8      	; 0x918 <__addsf3+0x18>
     910:	31 f4       	brne	.+12     	; 0x91e <__addsf3+0x1e>
     912:	9f 3f       	cpi	r25, 0xFF	; 255
     914:	11 f4       	brne	.+4      	; 0x91a <__addsf3+0x1a>
     916:	1e f4       	brtc	.+6      	; 0x91e <__addsf3+0x1e>
     918:	8e c0       	rjmp	.+284    	; 0xa36 <__fp_nan>
     91a:	0e f4       	brtc	.+2      	; 0x91e <__addsf3+0x1e>
     91c:	e0 95       	com	r30
     91e:	e7 fb       	bst	r30, 7
     920:	84 c0       	rjmp	.+264    	; 0xa2a <__fp_inf>

00000922 <__addsf3x>:
     922:	e9 2f       	mov	r30, r25
     924:	aa d0       	rcall	.+340    	; 0xa7a <__fp_split3>
     926:	80 f3       	brcs	.-32     	; 0x908 <__addsf3+0x8>
     928:	ba 17       	cp	r27, r26
     92a:	62 07       	cpc	r22, r18
     92c:	73 07       	cpc	r23, r19
     92e:	84 07       	cpc	r24, r20
     930:	95 07       	cpc	r25, r21
     932:	18 f0       	brcs	.+6      	; 0x93a <__addsf3x+0x18>
     934:	71 f4       	brne	.+28     	; 0x952 <__addsf3x+0x30>
     936:	9e f5       	brtc	.+102    	; 0x99e <__addsf3x+0x7c>
     938:	c2 c0       	rjmp	.+388    	; 0xabe <__fp_zero>
     93a:	0e f4       	brtc	.+2      	; 0x93e <__addsf3x+0x1c>
     93c:	e0 95       	com	r30
     93e:	0b 2e       	mov	r0, r27
     940:	ba 2f       	mov	r27, r26
     942:	a0 2d       	mov	r26, r0
     944:	0b 01       	movw	r0, r22
     946:	b9 01       	movw	r22, r18
     948:	90 01       	movw	r18, r0
     94a:	0c 01       	movw	r0, r24
     94c:	ca 01       	movw	r24, r20
     94e:	a0 01       	movw	r20, r0
     950:	11 24       	eor	r1, r1
     952:	ff 27       	eor	r31, r31
     954:	59 1b       	sub	r21, r25
     956:	99 f0       	breq	.+38     	; 0x97e <__addsf3x+0x5c>
     958:	59 3f       	cpi	r21, 0xF9	; 249
     95a:	50 f4       	brcc	.+20     	; 0x970 <__addsf3x+0x4e>
     95c:	50 3e       	cpi	r21, 0xE0	; 224
     95e:	68 f1       	brcs	.+90     	; 0x9ba <__addsf3x+0x98>
     960:	1a 16       	cp	r1, r26
     962:	f0 40       	sbci	r31, 0x00	; 0
     964:	a2 2f       	mov	r26, r18
     966:	23 2f       	mov	r18, r19
     968:	34 2f       	mov	r19, r20
     96a:	44 27       	eor	r20, r20
     96c:	58 5f       	subi	r21, 0xF8	; 248
     96e:	f3 cf       	rjmp	.-26     	; 0x956 <__addsf3x+0x34>
     970:	46 95       	lsr	r20
     972:	37 95       	ror	r19
     974:	27 95       	ror	r18
     976:	a7 95       	ror	r26
     978:	f0 40       	sbci	r31, 0x00	; 0
     97a:	53 95       	inc	r21
     97c:	c9 f7       	brne	.-14     	; 0x970 <__addsf3x+0x4e>
     97e:	7e f4       	brtc	.+30     	; 0x99e <__addsf3x+0x7c>
     980:	1f 16       	cp	r1, r31
     982:	ba 0b       	sbc	r27, r26
     984:	62 0b       	sbc	r22, r18
     986:	73 0b       	sbc	r23, r19
     988:	84 0b       	sbc	r24, r20
     98a:	ba f0       	brmi	.+46     	; 0x9ba <__addsf3x+0x98>
     98c:	91 50       	subi	r25, 0x01	; 1
     98e:	a1 f0       	breq	.+40     	; 0x9b8 <__addsf3x+0x96>
     990:	ff 0f       	add	r31, r31
     992:	bb 1f       	adc	r27, r27
     994:	66 1f       	adc	r22, r22
     996:	77 1f       	adc	r23, r23
     998:	88 1f       	adc	r24, r24
     99a:	c2 f7       	brpl	.-16     	; 0x98c <__addsf3x+0x6a>
     99c:	0e c0       	rjmp	.+28     	; 0x9ba <__addsf3x+0x98>
     99e:	ba 0f       	add	r27, r26
     9a0:	62 1f       	adc	r22, r18
     9a2:	73 1f       	adc	r23, r19
     9a4:	84 1f       	adc	r24, r20
     9a6:	48 f4       	brcc	.+18     	; 0x9ba <__addsf3x+0x98>
     9a8:	87 95       	ror	r24
     9aa:	77 95       	ror	r23
     9ac:	67 95       	ror	r22
     9ae:	b7 95       	ror	r27
     9b0:	f7 95       	ror	r31
     9b2:	9e 3f       	cpi	r25, 0xFE	; 254
     9b4:	08 f0       	brcs	.+2      	; 0x9b8 <__addsf3x+0x96>
     9b6:	b3 cf       	rjmp	.-154    	; 0x91e <__addsf3+0x1e>
     9b8:	93 95       	inc	r25
     9ba:	88 0f       	add	r24, r24
     9bc:	08 f0       	brcs	.+2      	; 0x9c0 <__addsf3x+0x9e>
     9be:	99 27       	eor	r25, r25
     9c0:	ee 0f       	add	r30, r30
     9c2:	97 95       	ror	r25
     9c4:	87 95       	ror	r24
     9c6:	08 95       	ret

000009c8 <__fixsfsi>:
     9c8:	04 d0       	rcall	.+8      	; 0x9d2 <__fixunssfsi>
     9ca:	68 94       	set
     9cc:	b1 11       	cpse	r27, r1
     9ce:	78 c0       	rjmp	.+240    	; 0xac0 <__fp_szero>
     9d0:	08 95       	ret

000009d2 <__fixunssfsi>:
     9d2:	5b d0       	rcall	.+182    	; 0xa8a <__fp_splitA>
     9d4:	88 f0       	brcs	.+34     	; 0x9f8 <__fixunssfsi+0x26>
     9d6:	9f 57       	subi	r25, 0x7F	; 127
     9d8:	90 f0       	brcs	.+36     	; 0x9fe <__fixunssfsi+0x2c>
     9da:	b9 2f       	mov	r27, r25
     9dc:	99 27       	eor	r25, r25
     9de:	b7 51       	subi	r27, 0x17	; 23
     9e0:	a0 f0       	brcs	.+40     	; 0xa0a <__fixunssfsi+0x38>
     9e2:	d1 f0       	breq	.+52     	; 0xa18 <__fixunssfsi+0x46>
     9e4:	66 0f       	add	r22, r22
     9e6:	77 1f       	adc	r23, r23
     9e8:	88 1f       	adc	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	1a f0       	brmi	.+6      	; 0x9f4 <__fixunssfsi+0x22>
     9ee:	ba 95       	dec	r27
     9f0:	c9 f7       	brne	.-14     	; 0x9e4 <__fixunssfsi+0x12>
     9f2:	12 c0       	rjmp	.+36     	; 0xa18 <__fixunssfsi+0x46>
     9f4:	b1 30       	cpi	r27, 0x01	; 1
     9f6:	81 f0       	breq	.+32     	; 0xa18 <__fixunssfsi+0x46>
     9f8:	62 d0       	rcall	.+196    	; 0xabe <__fp_zero>
     9fa:	b1 e0       	ldi	r27, 0x01	; 1
     9fc:	08 95       	ret
     9fe:	5f c0       	rjmp	.+190    	; 0xabe <__fp_zero>
     a00:	67 2f       	mov	r22, r23
     a02:	78 2f       	mov	r23, r24
     a04:	88 27       	eor	r24, r24
     a06:	b8 5f       	subi	r27, 0xF8	; 248
     a08:	39 f0       	breq	.+14     	; 0xa18 <__fixunssfsi+0x46>
     a0a:	b9 3f       	cpi	r27, 0xF9	; 249
     a0c:	cc f3       	brlt	.-14     	; 0xa00 <__fixunssfsi+0x2e>
     a0e:	86 95       	lsr	r24
     a10:	77 95       	ror	r23
     a12:	67 95       	ror	r22
     a14:	b3 95       	inc	r27
     a16:	d9 f7       	brne	.-10     	; 0xa0e <__fixunssfsi+0x3c>
     a18:	3e f4       	brtc	.+14     	; 0xa28 <__fixunssfsi+0x56>
     a1a:	90 95       	com	r25
     a1c:	80 95       	com	r24
     a1e:	70 95       	com	r23
     a20:	61 95       	neg	r22
     a22:	7f 4f       	sbci	r23, 0xFF	; 255
     a24:	8f 4f       	sbci	r24, 0xFF	; 255
     a26:	9f 4f       	sbci	r25, 0xFF	; 255
     a28:	08 95       	ret

00000a2a <__fp_inf>:
     a2a:	97 f9       	bld	r25, 7
     a2c:	9f 67       	ori	r25, 0x7F	; 127
     a2e:	80 e8       	ldi	r24, 0x80	; 128
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	60 e0       	ldi	r22, 0x00	; 0
     a34:	08 95       	ret

00000a36 <__fp_nan>:
     a36:	9f ef       	ldi	r25, 0xFF	; 255
     a38:	80 ec       	ldi	r24, 0xC0	; 192
     a3a:	08 95       	ret

00000a3c <__fp_pscA>:
     a3c:	00 24       	eor	r0, r0
     a3e:	0a 94       	dec	r0
     a40:	16 16       	cp	r1, r22
     a42:	17 06       	cpc	r1, r23
     a44:	18 06       	cpc	r1, r24
     a46:	09 06       	cpc	r0, r25
     a48:	08 95       	ret

00000a4a <__fp_pscB>:
     a4a:	00 24       	eor	r0, r0
     a4c:	0a 94       	dec	r0
     a4e:	12 16       	cp	r1, r18
     a50:	13 06       	cpc	r1, r19
     a52:	14 06       	cpc	r1, r20
     a54:	05 06       	cpc	r0, r21
     a56:	08 95       	ret

00000a58 <__fp_round>:
     a58:	09 2e       	mov	r0, r25
     a5a:	03 94       	inc	r0
     a5c:	00 0c       	add	r0, r0
     a5e:	11 f4       	brne	.+4      	; 0xa64 <__fp_round+0xc>
     a60:	88 23       	and	r24, r24
     a62:	52 f0       	brmi	.+20     	; 0xa78 <__fp_round+0x20>
     a64:	bb 0f       	add	r27, r27
     a66:	40 f4       	brcc	.+16     	; 0xa78 <__fp_round+0x20>
     a68:	bf 2b       	or	r27, r31
     a6a:	11 f4       	brne	.+4      	; 0xa70 <__fp_round+0x18>
     a6c:	60 ff       	sbrs	r22, 0
     a6e:	04 c0       	rjmp	.+8      	; 0xa78 <__fp_round+0x20>
     a70:	6f 5f       	subi	r22, 0xFF	; 255
     a72:	7f 4f       	sbci	r23, 0xFF	; 255
     a74:	8f 4f       	sbci	r24, 0xFF	; 255
     a76:	9f 4f       	sbci	r25, 0xFF	; 255
     a78:	08 95       	ret

00000a7a <__fp_split3>:
     a7a:	57 fd       	sbrc	r21, 7
     a7c:	90 58       	subi	r25, 0x80	; 128
     a7e:	44 0f       	add	r20, r20
     a80:	55 1f       	adc	r21, r21
     a82:	59 f0       	breq	.+22     	; 0xa9a <__fp_splitA+0x10>
     a84:	5f 3f       	cpi	r21, 0xFF	; 255
     a86:	71 f0       	breq	.+28     	; 0xaa4 <__fp_splitA+0x1a>
     a88:	47 95       	ror	r20

00000a8a <__fp_splitA>:
     a8a:	88 0f       	add	r24, r24
     a8c:	97 fb       	bst	r25, 7
     a8e:	99 1f       	adc	r25, r25
     a90:	61 f0       	breq	.+24     	; 0xaaa <__fp_splitA+0x20>
     a92:	9f 3f       	cpi	r25, 0xFF	; 255
     a94:	79 f0       	breq	.+30     	; 0xab4 <__fp_splitA+0x2a>
     a96:	87 95       	ror	r24
     a98:	08 95       	ret
     a9a:	12 16       	cp	r1, r18
     a9c:	13 06       	cpc	r1, r19
     a9e:	14 06       	cpc	r1, r20
     aa0:	55 1f       	adc	r21, r21
     aa2:	f2 cf       	rjmp	.-28     	; 0xa88 <__fp_split3+0xe>
     aa4:	46 95       	lsr	r20
     aa6:	f1 df       	rcall	.-30     	; 0xa8a <__fp_splitA>
     aa8:	08 c0       	rjmp	.+16     	; 0xaba <__fp_splitA+0x30>
     aaa:	16 16       	cp	r1, r22
     aac:	17 06       	cpc	r1, r23
     aae:	18 06       	cpc	r1, r24
     ab0:	99 1f       	adc	r25, r25
     ab2:	f1 cf       	rjmp	.-30     	; 0xa96 <__fp_splitA+0xc>
     ab4:	86 95       	lsr	r24
     ab6:	71 05       	cpc	r23, r1
     ab8:	61 05       	cpc	r22, r1
     aba:	08 94       	sec
     abc:	08 95       	ret

00000abe <__fp_zero>:
     abe:	e8 94       	clt

00000ac0 <__fp_szero>:
     ac0:	bb 27       	eor	r27, r27
     ac2:	66 27       	eor	r22, r22
     ac4:	77 27       	eor	r23, r23
     ac6:	cb 01       	movw	r24, r22
     ac8:	97 f9       	bld	r25, 7
     aca:	08 95       	ret

00000acc <__mulsf3>:
     acc:	0b d0       	rcall	.+22     	; 0xae4 <__mulsf3x>
     ace:	c4 cf       	rjmp	.-120    	; 0xa58 <__fp_round>
     ad0:	b5 df       	rcall	.-150    	; 0xa3c <__fp_pscA>
     ad2:	28 f0       	brcs	.+10     	; 0xade <__mulsf3+0x12>
     ad4:	ba df       	rcall	.-140    	; 0xa4a <__fp_pscB>
     ad6:	18 f0       	brcs	.+6      	; 0xade <__mulsf3+0x12>
     ad8:	95 23       	and	r25, r21
     ada:	09 f0       	breq	.+2      	; 0xade <__mulsf3+0x12>
     adc:	a6 cf       	rjmp	.-180    	; 0xa2a <__fp_inf>
     ade:	ab cf       	rjmp	.-170    	; 0xa36 <__fp_nan>
     ae0:	11 24       	eor	r1, r1
     ae2:	ee cf       	rjmp	.-36     	; 0xac0 <__fp_szero>

00000ae4 <__mulsf3x>:
     ae4:	ca df       	rcall	.-108    	; 0xa7a <__fp_split3>
     ae6:	a0 f3       	brcs	.-24     	; 0xad0 <__mulsf3+0x4>

00000ae8 <__mulsf3_pse>:
     ae8:	95 9f       	mul	r25, r21
     aea:	d1 f3       	breq	.-12     	; 0xae0 <__mulsf3+0x14>
     aec:	95 0f       	add	r25, r21
     aee:	50 e0       	ldi	r21, 0x00	; 0
     af0:	55 1f       	adc	r21, r21
     af2:	62 9f       	mul	r22, r18
     af4:	f0 01       	movw	r30, r0
     af6:	72 9f       	mul	r23, r18
     af8:	bb 27       	eor	r27, r27
     afa:	f0 0d       	add	r31, r0
     afc:	b1 1d       	adc	r27, r1
     afe:	63 9f       	mul	r22, r19
     b00:	aa 27       	eor	r26, r26
     b02:	f0 0d       	add	r31, r0
     b04:	b1 1d       	adc	r27, r1
     b06:	aa 1f       	adc	r26, r26
     b08:	64 9f       	mul	r22, r20
     b0a:	66 27       	eor	r22, r22
     b0c:	b0 0d       	add	r27, r0
     b0e:	a1 1d       	adc	r26, r1
     b10:	66 1f       	adc	r22, r22
     b12:	82 9f       	mul	r24, r18
     b14:	22 27       	eor	r18, r18
     b16:	b0 0d       	add	r27, r0
     b18:	a1 1d       	adc	r26, r1
     b1a:	62 1f       	adc	r22, r18
     b1c:	73 9f       	mul	r23, r19
     b1e:	b0 0d       	add	r27, r0
     b20:	a1 1d       	adc	r26, r1
     b22:	62 1f       	adc	r22, r18
     b24:	83 9f       	mul	r24, r19
     b26:	a0 0d       	add	r26, r0
     b28:	61 1d       	adc	r22, r1
     b2a:	22 1f       	adc	r18, r18
     b2c:	74 9f       	mul	r23, r20
     b2e:	33 27       	eor	r19, r19
     b30:	a0 0d       	add	r26, r0
     b32:	61 1d       	adc	r22, r1
     b34:	23 1f       	adc	r18, r19
     b36:	84 9f       	mul	r24, r20
     b38:	60 0d       	add	r22, r0
     b3a:	21 1d       	adc	r18, r1
     b3c:	82 2f       	mov	r24, r18
     b3e:	76 2f       	mov	r23, r22
     b40:	6a 2f       	mov	r22, r26
     b42:	11 24       	eor	r1, r1
     b44:	9f 57       	subi	r25, 0x7F	; 127
     b46:	50 40       	sbci	r21, 0x00	; 0
     b48:	8a f0       	brmi	.+34     	; 0xb6c <__mulsf3_pse+0x84>
     b4a:	e1 f0       	breq	.+56     	; 0xb84 <__mulsf3_pse+0x9c>
     b4c:	88 23       	and	r24, r24
     b4e:	4a f0       	brmi	.+18     	; 0xb62 <__mulsf3_pse+0x7a>
     b50:	ee 0f       	add	r30, r30
     b52:	ff 1f       	adc	r31, r31
     b54:	bb 1f       	adc	r27, r27
     b56:	66 1f       	adc	r22, r22
     b58:	77 1f       	adc	r23, r23
     b5a:	88 1f       	adc	r24, r24
     b5c:	91 50       	subi	r25, 0x01	; 1
     b5e:	50 40       	sbci	r21, 0x00	; 0
     b60:	a9 f7       	brne	.-22     	; 0xb4c <__mulsf3_pse+0x64>
     b62:	9e 3f       	cpi	r25, 0xFE	; 254
     b64:	51 05       	cpc	r21, r1
     b66:	70 f0       	brcs	.+28     	; 0xb84 <__mulsf3_pse+0x9c>
     b68:	60 cf       	rjmp	.-320    	; 0xa2a <__fp_inf>
     b6a:	aa cf       	rjmp	.-172    	; 0xac0 <__fp_szero>
     b6c:	5f 3f       	cpi	r21, 0xFF	; 255
     b6e:	ec f3       	brlt	.-6      	; 0xb6a <__mulsf3_pse+0x82>
     b70:	98 3e       	cpi	r25, 0xE8	; 232
     b72:	dc f3       	brlt	.-10     	; 0xb6a <__mulsf3_pse+0x82>
     b74:	86 95       	lsr	r24
     b76:	77 95       	ror	r23
     b78:	67 95       	ror	r22
     b7a:	b7 95       	ror	r27
     b7c:	f7 95       	ror	r31
     b7e:	e7 95       	ror	r30
     b80:	9f 5f       	subi	r25, 0xFF	; 255
     b82:	c1 f7       	brne	.-16     	; 0xb74 <__mulsf3_pse+0x8c>
     b84:	fe 2b       	or	r31, r30
     b86:	88 0f       	add	r24, r24
     b88:	91 1d       	adc	r25, r1
     b8a:	96 95       	lsr	r25
     b8c:	87 95       	ror	r24
     b8e:	97 f9       	bld	r25, 7
     b90:	08 95       	ret

00000b92 <fprintf>:
     b92:	cf 93       	push	r28
     b94:	df 93       	push	r29
     b96:	cd b7       	in	r28, 0x3d	; 61
     b98:	de b7       	in	r29, 0x3e	; 62
     b9a:	ae 01       	movw	r20, r28
     b9c:	47 5f       	subi	r20, 0xF7	; 247
     b9e:	5f 4f       	sbci	r21, 0xFF	; 255
     ba0:	6f 81       	ldd	r22, Y+7	; 0x07
     ba2:	78 85       	ldd	r23, Y+8	; 0x08
     ba4:	8d 81       	ldd	r24, Y+5	; 0x05
     ba6:	9e 81       	ldd	r25, Y+6	; 0x06
     ba8:	03 d0       	rcall	.+6      	; 0xbb0 <vfprintf>
     baa:	df 91       	pop	r29
     bac:	cf 91       	pop	r28
     bae:	08 95       	ret

00000bb0 <vfprintf>:
     bb0:	2f 92       	push	r2
     bb2:	3f 92       	push	r3
     bb4:	4f 92       	push	r4
     bb6:	5f 92       	push	r5
     bb8:	6f 92       	push	r6
     bba:	7f 92       	push	r7
     bbc:	8f 92       	push	r8
     bbe:	9f 92       	push	r9
     bc0:	af 92       	push	r10
     bc2:	bf 92       	push	r11
     bc4:	cf 92       	push	r12
     bc6:	df 92       	push	r13
     bc8:	ef 92       	push	r14
     bca:	ff 92       	push	r15
     bcc:	0f 93       	push	r16
     bce:	1f 93       	push	r17
     bd0:	cf 93       	push	r28
     bd2:	df 93       	push	r29
     bd4:	cd b7       	in	r28, 0x3d	; 61
     bd6:	de b7       	in	r29, 0x3e	; 62
     bd8:	2c 97       	sbiw	r28, 0x0c	; 12
     bda:	0f b6       	in	r0, 0x3f	; 63
     bdc:	f8 94       	cli
     bde:	de bf       	out	0x3e, r29	; 62
     be0:	0f be       	out	0x3f, r0	; 63
     be2:	cd bf       	out	0x3d, r28	; 61
     be4:	7c 01       	movw	r14, r24
     be6:	6b 01       	movw	r12, r22
     be8:	8a 01       	movw	r16, r20
     bea:	fc 01       	movw	r30, r24
     bec:	17 82       	std	Z+7, r1	; 0x07
     bee:	16 82       	std	Z+6, r1	; 0x06
     bf0:	83 81       	ldd	r24, Z+3	; 0x03
     bf2:	81 ff       	sbrs	r24, 1
     bf4:	b0 c1       	rjmp	.+864    	; 0xf56 <vfprintf+0x3a6>
     bf6:	ce 01       	movw	r24, r28
     bf8:	01 96       	adiw	r24, 0x01	; 1
     bfa:	4c 01       	movw	r8, r24
     bfc:	f7 01       	movw	r30, r14
     bfe:	93 81       	ldd	r25, Z+3	; 0x03
     c00:	f6 01       	movw	r30, r12
     c02:	93 fd       	sbrc	r25, 3
     c04:	85 91       	lpm	r24, Z+
     c06:	93 ff       	sbrs	r25, 3
     c08:	81 91       	ld	r24, Z+
     c0a:	6f 01       	movw	r12, r30
     c0c:	88 23       	and	r24, r24
     c0e:	09 f4       	brne	.+2      	; 0xc12 <vfprintf+0x62>
     c10:	9e c1       	rjmp	.+828    	; 0xf4e <vfprintf+0x39e>
     c12:	85 32       	cpi	r24, 0x25	; 37
     c14:	39 f4       	brne	.+14     	; 0xc24 <vfprintf+0x74>
     c16:	93 fd       	sbrc	r25, 3
     c18:	85 91       	lpm	r24, Z+
     c1a:	93 ff       	sbrs	r25, 3
     c1c:	81 91       	ld	r24, Z+
     c1e:	6f 01       	movw	r12, r30
     c20:	85 32       	cpi	r24, 0x25	; 37
     c22:	21 f4       	brne	.+8      	; 0xc2c <vfprintf+0x7c>
     c24:	b7 01       	movw	r22, r14
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	c7 d1       	rcall	.+910    	; 0xfb8 <fputc>
     c2a:	e8 cf       	rjmp	.-48     	; 0xbfc <vfprintf+0x4c>
     c2c:	51 2c       	mov	r5, r1
     c2e:	31 2c       	mov	r3, r1
     c30:	20 e0       	ldi	r18, 0x00	; 0
     c32:	20 32       	cpi	r18, 0x20	; 32
     c34:	a0 f4       	brcc	.+40     	; 0xc5e <vfprintf+0xae>
     c36:	8b 32       	cpi	r24, 0x2B	; 43
     c38:	69 f0       	breq	.+26     	; 0xc54 <vfprintf+0xa4>
     c3a:	30 f4       	brcc	.+12     	; 0xc48 <vfprintf+0x98>
     c3c:	80 32       	cpi	r24, 0x20	; 32
     c3e:	59 f0       	breq	.+22     	; 0xc56 <vfprintf+0xa6>
     c40:	83 32       	cpi	r24, 0x23	; 35
     c42:	69 f4       	brne	.+26     	; 0xc5e <vfprintf+0xae>
     c44:	20 61       	ori	r18, 0x10	; 16
     c46:	2c c0       	rjmp	.+88     	; 0xca0 <vfprintf+0xf0>
     c48:	8d 32       	cpi	r24, 0x2D	; 45
     c4a:	39 f0       	breq	.+14     	; 0xc5a <vfprintf+0xaa>
     c4c:	80 33       	cpi	r24, 0x30	; 48
     c4e:	39 f4       	brne	.+14     	; 0xc5e <vfprintf+0xae>
     c50:	21 60       	ori	r18, 0x01	; 1
     c52:	26 c0       	rjmp	.+76     	; 0xca0 <vfprintf+0xf0>
     c54:	22 60       	ori	r18, 0x02	; 2
     c56:	24 60       	ori	r18, 0x04	; 4
     c58:	23 c0       	rjmp	.+70     	; 0xca0 <vfprintf+0xf0>
     c5a:	28 60       	ori	r18, 0x08	; 8
     c5c:	21 c0       	rjmp	.+66     	; 0xca0 <vfprintf+0xf0>
     c5e:	27 fd       	sbrc	r18, 7
     c60:	27 c0       	rjmp	.+78     	; 0xcb0 <vfprintf+0x100>
     c62:	30 ed       	ldi	r19, 0xD0	; 208
     c64:	38 0f       	add	r19, r24
     c66:	3a 30       	cpi	r19, 0x0A	; 10
     c68:	78 f4       	brcc	.+30     	; 0xc88 <vfprintf+0xd8>
     c6a:	26 ff       	sbrs	r18, 6
     c6c:	06 c0       	rjmp	.+12     	; 0xc7a <vfprintf+0xca>
     c6e:	fa e0       	ldi	r31, 0x0A	; 10
     c70:	5f 9e       	mul	r5, r31
     c72:	30 0d       	add	r19, r0
     c74:	11 24       	eor	r1, r1
     c76:	53 2e       	mov	r5, r19
     c78:	13 c0       	rjmp	.+38     	; 0xca0 <vfprintf+0xf0>
     c7a:	8a e0       	ldi	r24, 0x0A	; 10
     c7c:	38 9e       	mul	r3, r24
     c7e:	30 0d       	add	r19, r0
     c80:	11 24       	eor	r1, r1
     c82:	33 2e       	mov	r3, r19
     c84:	20 62       	ori	r18, 0x20	; 32
     c86:	0c c0       	rjmp	.+24     	; 0xca0 <vfprintf+0xf0>
     c88:	8e 32       	cpi	r24, 0x2E	; 46
     c8a:	21 f4       	brne	.+8      	; 0xc94 <vfprintf+0xe4>
     c8c:	26 fd       	sbrc	r18, 6
     c8e:	5f c1       	rjmp	.+702    	; 0xf4e <vfprintf+0x39e>
     c90:	20 64       	ori	r18, 0x40	; 64
     c92:	06 c0       	rjmp	.+12     	; 0xca0 <vfprintf+0xf0>
     c94:	8c 36       	cpi	r24, 0x6C	; 108
     c96:	11 f4       	brne	.+4      	; 0xc9c <vfprintf+0xec>
     c98:	20 68       	ori	r18, 0x80	; 128
     c9a:	02 c0       	rjmp	.+4      	; 0xca0 <vfprintf+0xf0>
     c9c:	88 36       	cpi	r24, 0x68	; 104
     c9e:	41 f4       	brne	.+16     	; 0xcb0 <vfprintf+0x100>
     ca0:	f6 01       	movw	r30, r12
     ca2:	93 fd       	sbrc	r25, 3
     ca4:	85 91       	lpm	r24, Z+
     ca6:	93 ff       	sbrs	r25, 3
     ca8:	81 91       	ld	r24, Z+
     caa:	6f 01       	movw	r12, r30
     cac:	81 11       	cpse	r24, r1
     cae:	c1 cf       	rjmp	.-126    	; 0xc32 <vfprintf+0x82>
     cb0:	98 2f       	mov	r25, r24
     cb2:	9f 7d       	andi	r25, 0xDF	; 223
     cb4:	95 54       	subi	r25, 0x45	; 69
     cb6:	93 30       	cpi	r25, 0x03	; 3
     cb8:	28 f4       	brcc	.+10     	; 0xcc4 <vfprintf+0x114>
     cba:	0c 5f       	subi	r16, 0xFC	; 252
     cbc:	1f 4f       	sbci	r17, 0xFF	; 255
     cbe:	ff e3       	ldi	r31, 0x3F	; 63
     cc0:	f9 83       	std	Y+1, r31	; 0x01
     cc2:	0d c0       	rjmp	.+26     	; 0xcde <vfprintf+0x12e>
     cc4:	83 36       	cpi	r24, 0x63	; 99
     cc6:	31 f0       	breq	.+12     	; 0xcd4 <vfprintf+0x124>
     cc8:	83 37       	cpi	r24, 0x73	; 115
     cca:	71 f0       	breq	.+28     	; 0xce8 <vfprintf+0x138>
     ccc:	83 35       	cpi	r24, 0x53	; 83
     cce:	09 f0       	breq	.+2      	; 0xcd2 <vfprintf+0x122>
     cd0:	57 c0       	rjmp	.+174    	; 0xd80 <vfprintf+0x1d0>
     cd2:	21 c0       	rjmp	.+66     	; 0xd16 <vfprintf+0x166>
     cd4:	f8 01       	movw	r30, r16
     cd6:	80 81       	ld	r24, Z
     cd8:	89 83       	std	Y+1, r24	; 0x01
     cda:	0e 5f       	subi	r16, 0xFE	; 254
     cdc:	1f 4f       	sbci	r17, 0xFF	; 255
     cde:	44 24       	eor	r4, r4
     ce0:	43 94       	inc	r4
     ce2:	51 2c       	mov	r5, r1
     ce4:	54 01       	movw	r10, r8
     ce6:	14 c0       	rjmp	.+40     	; 0xd10 <vfprintf+0x160>
     ce8:	38 01       	movw	r6, r16
     cea:	f2 e0       	ldi	r31, 0x02	; 2
     cec:	6f 0e       	add	r6, r31
     cee:	71 1c       	adc	r7, r1
     cf0:	f8 01       	movw	r30, r16
     cf2:	a0 80       	ld	r10, Z
     cf4:	b1 80       	ldd	r11, Z+1	; 0x01
     cf6:	26 ff       	sbrs	r18, 6
     cf8:	03 c0       	rjmp	.+6      	; 0xd00 <vfprintf+0x150>
     cfa:	65 2d       	mov	r22, r5
     cfc:	70 e0       	ldi	r23, 0x00	; 0
     cfe:	02 c0       	rjmp	.+4      	; 0xd04 <vfprintf+0x154>
     d00:	6f ef       	ldi	r22, 0xFF	; 255
     d02:	7f ef       	ldi	r23, 0xFF	; 255
     d04:	c5 01       	movw	r24, r10
     d06:	2c 87       	std	Y+12, r18	; 0x0c
     d08:	4c d1       	rcall	.+664    	; 0xfa2 <strnlen>
     d0a:	2c 01       	movw	r4, r24
     d0c:	83 01       	movw	r16, r6
     d0e:	2c 85       	ldd	r18, Y+12	; 0x0c
     d10:	2f 77       	andi	r18, 0x7F	; 127
     d12:	22 2e       	mov	r2, r18
     d14:	16 c0       	rjmp	.+44     	; 0xd42 <vfprintf+0x192>
     d16:	38 01       	movw	r6, r16
     d18:	f2 e0       	ldi	r31, 0x02	; 2
     d1a:	6f 0e       	add	r6, r31
     d1c:	71 1c       	adc	r7, r1
     d1e:	f8 01       	movw	r30, r16
     d20:	a0 80       	ld	r10, Z
     d22:	b1 80       	ldd	r11, Z+1	; 0x01
     d24:	26 ff       	sbrs	r18, 6
     d26:	03 c0       	rjmp	.+6      	; 0xd2e <vfprintf+0x17e>
     d28:	65 2d       	mov	r22, r5
     d2a:	70 e0       	ldi	r23, 0x00	; 0
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <vfprintf+0x182>
     d2e:	6f ef       	ldi	r22, 0xFF	; 255
     d30:	7f ef       	ldi	r23, 0xFF	; 255
     d32:	c5 01       	movw	r24, r10
     d34:	2c 87       	std	Y+12, r18	; 0x0c
     d36:	2a d1       	rcall	.+596    	; 0xf8c <strnlen_P>
     d38:	2c 01       	movw	r4, r24
     d3a:	2c 85       	ldd	r18, Y+12	; 0x0c
     d3c:	20 68       	ori	r18, 0x80	; 128
     d3e:	22 2e       	mov	r2, r18
     d40:	83 01       	movw	r16, r6
     d42:	23 fc       	sbrc	r2, 3
     d44:	19 c0       	rjmp	.+50     	; 0xd78 <vfprintf+0x1c8>
     d46:	83 2d       	mov	r24, r3
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	48 16       	cp	r4, r24
     d4c:	59 06       	cpc	r5, r25
     d4e:	a0 f4       	brcc	.+40     	; 0xd78 <vfprintf+0x1c8>
     d50:	b7 01       	movw	r22, r14
     d52:	80 e2       	ldi	r24, 0x20	; 32
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	30 d1       	rcall	.+608    	; 0xfb8 <fputc>
     d58:	3a 94       	dec	r3
     d5a:	f5 cf       	rjmp	.-22     	; 0xd46 <vfprintf+0x196>
     d5c:	f5 01       	movw	r30, r10
     d5e:	27 fc       	sbrc	r2, 7
     d60:	85 91       	lpm	r24, Z+
     d62:	27 fe       	sbrs	r2, 7
     d64:	81 91       	ld	r24, Z+
     d66:	5f 01       	movw	r10, r30
     d68:	b7 01       	movw	r22, r14
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	25 d1       	rcall	.+586    	; 0xfb8 <fputc>
     d6e:	31 10       	cpse	r3, r1
     d70:	3a 94       	dec	r3
     d72:	f1 e0       	ldi	r31, 0x01	; 1
     d74:	4f 1a       	sub	r4, r31
     d76:	51 08       	sbc	r5, r1
     d78:	41 14       	cp	r4, r1
     d7a:	51 04       	cpc	r5, r1
     d7c:	79 f7       	brne	.-34     	; 0xd5c <vfprintf+0x1ac>
     d7e:	de c0       	rjmp	.+444    	; 0xf3c <vfprintf+0x38c>
     d80:	84 36       	cpi	r24, 0x64	; 100
     d82:	11 f0       	breq	.+4      	; 0xd88 <vfprintf+0x1d8>
     d84:	89 36       	cpi	r24, 0x69	; 105
     d86:	31 f5       	brne	.+76     	; 0xdd4 <vfprintf+0x224>
     d88:	f8 01       	movw	r30, r16
     d8a:	27 ff       	sbrs	r18, 7
     d8c:	07 c0       	rjmp	.+14     	; 0xd9c <vfprintf+0x1ec>
     d8e:	60 81       	ld	r22, Z
     d90:	71 81       	ldd	r23, Z+1	; 0x01
     d92:	82 81       	ldd	r24, Z+2	; 0x02
     d94:	93 81       	ldd	r25, Z+3	; 0x03
     d96:	0c 5f       	subi	r16, 0xFC	; 252
     d98:	1f 4f       	sbci	r17, 0xFF	; 255
     d9a:	08 c0       	rjmp	.+16     	; 0xdac <vfprintf+0x1fc>
     d9c:	60 81       	ld	r22, Z
     d9e:	71 81       	ldd	r23, Z+1	; 0x01
     da0:	07 2e       	mov	r0, r23
     da2:	00 0c       	add	r0, r0
     da4:	88 0b       	sbc	r24, r24
     da6:	99 0b       	sbc	r25, r25
     da8:	0e 5f       	subi	r16, 0xFE	; 254
     daa:	1f 4f       	sbci	r17, 0xFF	; 255
     dac:	2f 76       	andi	r18, 0x6F	; 111
     dae:	72 2e       	mov	r7, r18
     db0:	97 ff       	sbrs	r25, 7
     db2:	09 c0       	rjmp	.+18     	; 0xdc6 <vfprintf+0x216>
     db4:	90 95       	com	r25
     db6:	80 95       	com	r24
     db8:	70 95       	com	r23
     dba:	61 95       	neg	r22
     dbc:	7f 4f       	sbci	r23, 0xFF	; 255
     dbe:	8f 4f       	sbci	r24, 0xFF	; 255
     dc0:	9f 4f       	sbci	r25, 0xFF	; 255
     dc2:	20 68       	ori	r18, 0x80	; 128
     dc4:	72 2e       	mov	r7, r18
     dc6:	2a e0       	ldi	r18, 0x0A	; 10
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	a4 01       	movw	r20, r8
     dcc:	2d d1       	rcall	.+602    	; 0x1028 <__ultoa_invert>
     dce:	a8 2e       	mov	r10, r24
     dd0:	a8 18       	sub	r10, r8
     dd2:	43 c0       	rjmp	.+134    	; 0xe5a <vfprintf+0x2aa>
     dd4:	85 37       	cpi	r24, 0x75	; 117
     dd6:	29 f4       	brne	.+10     	; 0xde2 <vfprintf+0x232>
     dd8:	2f 7e       	andi	r18, 0xEF	; 239
     dda:	b2 2e       	mov	r11, r18
     ddc:	2a e0       	ldi	r18, 0x0A	; 10
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	25 c0       	rjmp	.+74     	; 0xe2c <vfprintf+0x27c>
     de2:	f2 2f       	mov	r31, r18
     de4:	f9 7f       	andi	r31, 0xF9	; 249
     de6:	bf 2e       	mov	r11, r31
     de8:	8f 36       	cpi	r24, 0x6F	; 111
     dea:	c1 f0       	breq	.+48     	; 0xe1c <vfprintf+0x26c>
     dec:	18 f4       	brcc	.+6      	; 0xdf4 <vfprintf+0x244>
     dee:	88 35       	cpi	r24, 0x58	; 88
     df0:	79 f0       	breq	.+30     	; 0xe10 <vfprintf+0x260>
     df2:	ad c0       	rjmp	.+346    	; 0xf4e <vfprintf+0x39e>
     df4:	80 37       	cpi	r24, 0x70	; 112
     df6:	19 f0       	breq	.+6      	; 0xdfe <vfprintf+0x24e>
     df8:	88 37       	cpi	r24, 0x78	; 120
     dfa:	21 f0       	breq	.+8      	; 0xe04 <vfprintf+0x254>
     dfc:	a8 c0       	rjmp	.+336    	; 0xf4e <vfprintf+0x39e>
     dfe:	2f 2f       	mov	r18, r31
     e00:	20 61       	ori	r18, 0x10	; 16
     e02:	b2 2e       	mov	r11, r18
     e04:	b4 fe       	sbrs	r11, 4
     e06:	0d c0       	rjmp	.+26     	; 0xe22 <vfprintf+0x272>
     e08:	8b 2d       	mov	r24, r11
     e0a:	84 60       	ori	r24, 0x04	; 4
     e0c:	b8 2e       	mov	r11, r24
     e0e:	09 c0       	rjmp	.+18     	; 0xe22 <vfprintf+0x272>
     e10:	24 ff       	sbrs	r18, 4
     e12:	0a c0       	rjmp	.+20     	; 0xe28 <vfprintf+0x278>
     e14:	9f 2f       	mov	r25, r31
     e16:	96 60       	ori	r25, 0x06	; 6
     e18:	b9 2e       	mov	r11, r25
     e1a:	06 c0       	rjmp	.+12     	; 0xe28 <vfprintf+0x278>
     e1c:	28 e0       	ldi	r18, 0x08	; 8
     e1e:	30 e0       	ldi	r19, 0x00	; 0
     e20:	05 c0       	rjmp	.+10     	; 0xe2c <vfprintf+0x27c>
     e22:	20 e1       	ldi	r18, 0x10	; 16
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	02 c0       	rjmp	.+4      	; 0xe2c <vfprintf+0x27c>
     e28:	20 e1       	ldi	r18, 0x10	; 16
     e2a:	32 e0       	ldi	r19, 0x02	; 2
     e2c:	f8 01       	movw	r30, r16
     e2e:	b7 fe       	sbrs	r11, 7
     e30:	07 c0       	rjmp	.+14     	; 0xe40 <vfprintf+0x290>
     e32:	60 81       	ld	r22, Z
     e34:	71 81       	ldd	r23, Z+1	; 0x01
     e36:	82 81       	ldd	r24, Z+2	; 0x02
     e38:	93 81       	ldd	r25, Z+3	; 0x03
     e3a:	0c 5f       	subi	r16, 0xFC	; 252
     e3c:	1f 4f       	sbci	r17, 0xFF	; 255
     e3e:	06 c0       	rjmp	.+12     	; 0xe4c <vfprintf+0x29c>
     e40:	60 81       	ld	r22, Z
     e42:	71 81       	ldd	r23, Z+1	; 0x01
     e44:	80 e0       	ldi	r24, 0x00	; 0
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	0e 5f       	subi	r16, 0xFE	; 254
     e4a:	1f 4f       	sbci	r17, 0xFF	; 255
     e4c:	a4 01       	movw	r20, r8
     e4e:	ec d0       	rcall	.+472    	; 0x1028 <__ultoa_invert>
     e50:	a8 2e       	mov	r10, r24
     e52:	a8 18       	sub	r10, r8
     e54:	fb 2d       	mov	r31, r11
     e56:	ff 77       	andi	r31, 0x7F	; 127
     e58:	7f 2e       	mov	r7, r31
     e5a:	76 fe       	sbrs	r7, 6
     e5c:	0b c0       	rjmp	.+22     	; 0xe74 <vfprintf+0x2c4>
     e5e:	37 2d       	mov	r19, r7
     e60:	3e 7f       	andi	r19, 0xFE	; 254
     e62:	a5 14       	cp	r10, r5
     e64:	50 f4       	brcc	.+20     	; 0xe7a <vfprintf+0x2ca>
     e66:	74 fe       	sbrs	r7, 4
     e68:	0a c0       	rjmp	.+20     	; 0xe7e <vfprintf+0x2ce>
     e6a:	72 fc       	sbrc	r7, 2
     e6c:	08 c0       	rjmp	.+16     	; 0xe7e <vfprintf+0x2ce>
     e6e:	37 2d       	mov	r19, r7
     e70:	3e 7e       	andi	r19, 0xEE	; 238
     e72:	05 c0       	rjmp	.+10     	; 0xe7e <vfprintf+0x2ce>
     e74:	ba 2c       	mov	r11, r10
     e76:	37 2d       	mov	r19, r7
     e78:	03 c0       	rjmp	.+6      	; 0xe80 <vfprintf+0x2d0>
     e7a:	ba 2c       	mov	r11, r10
     e7c:	01 c0       	rjmp	.+2      	; 0xe80 <vfprintf+0x2d0>
     e7e:	b5 2c       	mov	r11, r5
     e80:	34 ff       	sbrs	r19, 4
     e82:	0d c0       	rjmp	.+26     	; 0xe9e <vfprintf+0x2ee>
     e84:	fe 01       	movw	r30, r28
     e86:	ea 0d       	add	r30, r10
     e88:	f1 1d       	adc	r31, r1
     e8a:	80 81       	ld	r24, Z
     e8c:	80 33       	cpi	r24, 0x30	; 48
     e8e:	11 f4       	brne	.+4      	; 0xe94 <vfprintf+0x2e4>
     e90:	39 7e       	andi	r19, 0xE9	; 233
     e92:	09 c0       	rjmp	.+18     	; 0xea6 <vfprintf+0x2f6>
     e94:	32 ff       	sbrs	r19, 2
     e96:	06 c0       	rjmp	.+12     	; 0xea4 <vfprintf+0x2f4>
     e98:	b3 94       	inc	r11
     e9a:	b3 94       	inc	r11
     e9c:	04 c0       	rjmp	.+8      	; 0xea6 <vfprintf+0x2f6>
     e9e:	83 2f       	mov	r24, r19
     ea0:	86 78       	andi	r24, 0x86	; 134
     ea2:	09 f0       	breq	.+2      	; 0xea6 <vfprintf+0x2f6>
     ea4:	b3 94       	inc	r11
     ea6:	33 fd       	sbrc	r19, 3
     ea8:	12 c0       	rjmp	.+36     	; 0xece <vfprintf+0x31e>
     eaa:	30 ff       	sbrs	r19, 0
     eac:	06 c0       	rjmp	.+12     	; 0xeba <vfprintf+0x30a>
     eae:	5a 2c       	mov	r5, r10
     eb0:	b3 14       	cp	r11, r3
     eb2:	18 f4       	brcc	.+6      	; 0xeba <vfprintf+0x30a>
     eb4:	53 0c       	add	r5, r3
     eb6:	5b 18       	sub	r5, r11
     eb8:	b3 2c       	mov	r11, r3
     eba:	b3 14       	cp	r11, r3
     ebc:	60 f4       	brcc	.+24     	; 0xed6 <vfprintf+0x326>
     ebe:	b7 01       	movw	r22, r14
     ec0:	80 e2       	ldi	r24, 0x20	; 32
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	3c 87       	std	Y+12, r19	; 0x0c
     ec6:	78 d0       	rcall	.+240    	; 0xfb8 <fputc>
     ec8:	b3 94       	inc	r11
     eca:	3c 85       	ldd	r19, Y+12	; 0x0c
     ecc:	f6 cf       	rjmp	.-20     	; 0xeba <vfprintf+0x30a>
     ece:	b3 14       	cp	r11, r3
     ed0:	10 f4       	brcc	.+4      	; 0xed6 <vfprintf+0x326>
     ed2:	3b 18       	sub	r3, r11
     ed4:	01 c0       	rjmp	.+2      	; 0xed8 <vfprintf+0x328>
     ed6:	31 2c       	mov	r3, r1
     ed8:	34 ff       	sbrs	r19, 4
     eda:	11 c0       	rjmp	.+34     	; 0xefe <vfprintf+0x34e>
     edc:	b7 01       	movw	r22, r14
     ede:	80 e3       	ldi	r24, 0x30	; 48
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	3c 87       	std	Y+12, r19	; 0x0c
     ee4:	69 d0       	rcall	.+210    	; 0xfb8 <fputc>
     ee6:	3c 85       	ldd	r19, Y+12	; 0x0c
     ee8:	32 ff       	sbrs	r19, 2
     eea:	16 c0       	rjmp	.+44     	; 0xf18 <vfprintf+0x368>
     eec:	31 fd       	sbrc	r19, 1
     eee:	03 c0       	rjmp	.+6      	; 0xef6 <vfprintf+0x346>
     ef0:	88 e7       	ldi	r24, 0x78	; 120
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	02 c0       	rjmp	.+4      	; 0xefa <vfprintf+0x34a>
     ef6:	88 e5       	ldi	r24, 0x58	; 88
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	b7 01       	movw	r22, r14
     efc:	0c c0       	rjmp	.+24     	; 0xf16 <vfprintf+0x366>
     efe:	83 2f       	mov	r24, r19
     f00:	86 78       	andi	r24, 0x86	; 134
     f02:	51 f0       	breq	.+20     	; 0xf18 <vfprintf+0x368>
     f04:	31 ff       	sbrs	r19, 1
     f06:	02 c0       	rjmp	.+4      	; 0xf0c <vfprintf+0x35c>
     f08:	8b e2       	ldi	r24, 0x2B	; 43
     f0a:	01 c0       	rjmp	.+2      	; 0xf0e <vfprintf+0x35e>
     f0c:	80 e2       	ldi	r24, 0x20	; 32
     f0e:	37 fd       	sbrc	r19, 7
     f10:	8d e2       	ldi	r24, 0x2D	; 45
     f12:	b7 01       	movw	r22, r14
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	50 d0       	rcall	.+160    	; 0xfb8 <fputc>
     f18:	a5 14       	cp	r10, r5
     f1a:	30 f4       	brcc	.+12     	; 0xf28 <vfprintf+0x378>
     f1c:	b7 01       	movw	r22, r14
     f1e:	80 e3       	ldi	r24, 0x30	; 48
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	4a d0       	rcall	.+148    	; 0xfb8 <fputc>
     f24:	5a 94       	dec	r5
     f26:	f8 cf       	rjmp	.-16     	; 0xf18 <vfprintf+0x368>
     f28:	aa 94       	dec	r10
     f2a:	f4 01       	movw	r30, r8
     f2c:	ea 0d       	add	r30, r10
     f2e:	f1 1d       	adc	r31, r1
     f30:	80 81       	ld	r24, Z
     f32:	b7 01       	movw	r22, r14
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	40 d0       	rcall	.+128    	; 0xfb8 <fputc>
     f38:	a1 10       	cpse	r10, r1
     f3a:	f6 cf       	rjmp	.-20     	; 0xf28 <vfprintf+0x378>
     f3c:	33 20       	and	r3, r3
     f3e:	09 f4       	brne	.+2      	; 0xf42 <vfprintf+0x392>
     f40:	5d ce       	rjmp	.-838    	; 0xbfc <vfprintf+0x4c>
     f42:	b7 01       	movw	r22, r14
     f44:	80 e2       	ldi	r24, 0x20	; 32
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	37 d0       	rcall	.+110    	; 0xfb8 <fputc>
     f4a:	3a 94       	dec	r3
     f4c:	f7 cf       	rjmp	.-18     	; 0xf3c <vfprintf+0x38c>
     f4e:	f7 01       	movw	r30, r14
     f50:	86 81       	ldd	r24, Z+6	; 0x06
     f52:	97 81       	ldd	r25, Z+7	; 0x07
     f54:	02 c0       	rjmp	.+4      	; 0xf5a <vfprintf+0x3aa>
     f56:	8f ef       	ldi	r24, 0xFF	; 255
     f58:	9f ef       	ldi	r25, 0xFF	; 255
     f5a:	2c 96       	adiw	r28, 0x0c	; 12
     f5c:	0f b6       	in	r0, 0x3f	; 63
     f5e:	f8 94       	cli
     f60:	de bf       	out	0x3e, r29	; 62
     f62:	0f be       	out	0x3f, r0	; 63
     f64:	cd bf       	out	0x3d, r28	; 61
     f66:	df 91       	pop	r29
     f68:	cf 91       	pop	r28
     f6a:	1f 91       	pop	r17
     f6c:	0f 91       	pop	r16
     f6e:	ff 90       	pop	r15
     f70:	ef 90       	pop	r14
     f72:	df 90       	pop	r13
     f74:	cf 90       	pop	r12
     f76:	bf 90       	pop	r11
     f78:	af 90       	pop	r10
     f7a:	9f 90       	pop	r9
     f7c:	8f 90       	pop	r8
     f7e:	7f 90       	pop	r7
     f80:	6f 90       	pop	r6
     f82:	5f 90       	pop	r5
     f84:	4f 90       	pop	r4
     f86:	3f 90       	pop	r3
     f88:	2f 90       	pop	r2
     f8a:	08 95       	ret

00000f8c <strnlen_P>:
     f8c:	fc 01       	movw	r30, r24
     f8e:	05 90       	lpm	r0, Z+
     f90:	61 50       	subi	r22, 0x01	; 1
     f92:	70 40       	sbci	r23, 0x00	; 0
     f94:	01 10       	cpse	r0, r1
     f96:	d8 f7       	brcc	.-10     	; 0xf8e <strnlen_P+0x2>
     f98:	80 95       	com	r24
     f9a:	90 95       	com	r25
     f9c:	8e 0f       	add	r24, r30
     f9e:	9f 1f       	adc	r25, r31
     fa0:	08 95       	ret

00000fa2 <strnlen>:
     fa2:	fc 01       	movw	r30, r24
     fa4:	61 50       	subi	r22, 0x01	; 1
     fa6:	70 40       	sbci	r23, 0x00	; 0
     fa8:	01 90       	ld	r0, Z+
     faa:	01 10       	cpse	r0, r1
     fac:	d8 f7       	brcc	.-10     	; 0xfa4 <strnlen+0x2>
     fae:	80 95       	com	r24
     fb0:	90 95       	com	r25
     fb2:	8e 0f       	add	r24, r30
     fb4:	9f 1f       	adc	r25, r31
     fb6:	08 95       	ret

00000fb8 <fputc>:
     fb8:	0f 93       	push	r16
     fba:	1f 93       	push	r17
     fbc:	cf 93       	push	r28
     fbe:	df 93       	push	r29
     fc0:	fb 01       	movw	r30, r22
     fc2:	23 81       	ldd	r18, Z+3	; 0x03
     fc4:	21 fd       	sbrc	r18, 1
     fc6:	03 c0       	rjmp	.+6      	; 0xfce <fputc+0x16>
     fc8:	8f ef       	ldi	r24, 0xFF	; 255
     fca:	9f ef       	ldi	r25, 0xFF	; 255
     fcc:	28 c0       	rjmp	.+80     	; 0x101e <fputc+0x66>
     fce:	22 ff       	sbrs	r18, 2
     fd0:	16 c0       	rjmp	.+44     	; 0xffe <fputc+0x46>
     fd2:	46 81       	ldd	r20, Z+6	; 0x06
     fd4:	57 81       	ldd	r21, Z+7	; 0x07
     fd6:	24 81       	ldd	r18, Z+4	; 0x04
     fd8:	35 81       	ldd	r19, Z+5	; 0x05
     fda:	42 17       	cp	r20, r18
     fdc:	53 07       	cpc	r21, r19
     fde:	44 f4       	brge	.+16     	; 0xff0 <fputc+0x38>
     fe0:	a0 81       	ld	r26, Z
     fe2:	b1 81       	ldd	r27, Z+1	; 0x01
     fe4:	9d 01       	movw	r18, r26
     fe6:	2f 5f       	subi	r18, 0xFF	; 255
     fe8:	3f 4f       	sbci	r19, 0xFF	; 255
     fea:	31 83       	std	Z+1, r19	; 0x01
     fec:	20 83       	st	Z, r18
     fee:	8c 93       	st	X, r24
     ff0:	26 81       	ldd	r18, Z+6	; 0x06
     ff2:	37 81       	ldd	r19, Z+7	; 0x07
     ff4:	2f 5f       	subi	r18, 0xFF	; 255
     ff6:	3f 4f       	sbci	r19, 0xFF	; 255
     ff8:	37 83       	std	Z+7, r19	; 0x07
     ffa:	26 83       	std	Z+6, r18	; 0x06
     ffc:	10 c0       	rjmp	.+32     	; 0x101e <fputc+0x66>
     ffe:	eb 01       	movw	r28, r22
    1000:	09 2f       	mov	r16, r25
    1002:	18 2f       	mov	r17, r24
    1004:	00 84       	ldd	r0, Z+8	; 0x08
    1006:	f1 85       	ldd	r31, Z+9	; 0x09
    1008:	e0 2d       	mov	r30, r0
    100a:	09 95       	icall
    100c:	89 2b       	or	r24, r25
    100e:	e1 f6       	brne	.-72     	; 0xfc8 <fputc+0x10>
    1010:	8e 81       	ldd	r24, Y+6	; 0x06
    1012:	9f 81       	ldd	r25, Y+7	; 0x07
    1014:	01 96       	adiw	r24, 0x01	; 1
    1016:	9f 83       	std	Y+7, r25	; 0x07
    1018:	8e 83       	std	Y+6, r24	; 0x06
    101a:	81 2f       	mov	r24, r17
    101c:	90 2f       	mov	r25, r16
    101e:	df 91       	pop	r29
    1020:	cf 91       	pop	r28
    1022:	1f 91       	pop	r17
    1024:	0f 91       	pop	r16
    1026:	08 95       	ret

00001028 <__ultoa_invert>:
    1028:	fa 01       	movw	r30, r20
    102a:	aa 27       	eor	r26, r26
    102c:	28 30       	cpi	r18, 0x08	; 8
    102e:	51 f1       	breq	.+84     	; 0x1084 <__ultoa_invert+0x5c>
    1030:	20 31       	cpi	r18, 0x10	; 16
    1032:	81 f1       	breq	.+96     	; 0x1094 <__ultoa_invert+0x6c>
    1034:	e8 94       	clt
    1036:	6f 93       	push	r22
    1038:	6e 7f       	andi	r22, 0xFE	; 254
    103a:	6e 5f       	subi	r22, 0xFE	; 254
    103c:	7f 4f       	sbci	r23, 0xFF	; 255
    103e:	8f 4f       	sbci	r24, 0xFF	; 255
    1040:	9f 4f       	sbci	r25, 0xFF	; 255
    1042:	af 4f       	sbci	r26, 0xFF	; 255
    1044:	b1 e0       	ldi	r27, 0x01	; 1
    1046:	3e d0       	rcall	.+124    	; 0x10c4 <__ultoa_invert+0x9c>
    1048:	b4 e0       	ldi	r27, 0x04	; 4
    104a:	3c d0       	rcall	.+120    	; 0x10c4 <__ultoa_invert+0x9c>
    104c:	67 0f       	add	r22, r23
    104e:	78 1f       	adc	r23, r24
    1050:	89 1f       	adc	r24, r25
    1052:	9a 1f       	adc	r25, r26
    1054:	a1 1d       	adc	r26, r1
    1056:	68 0f       	add	r22, r24
    1058:	79 1f       	adc	r23, r25
    105a:	8a 1f       	adc	r24, r26
    105c:	91 1d       	adc	r25, r1
    105e:	a1 1d       	adc	r26, r1
    1060:	6a 0f       	add	r22, r26
    1062:	71 1d       	adc	r23, r1
    1064:	81 1d       	adc	r24, r1
    1066:	91 1d       	adc	r25, r1
    1068:	a1 1d       	adc	r26, r1
    106a:	20 d0       	rcall	.+64     	; 0x10ac <__ultoa_invert+0x84>
    106c:	09 f4       	brne	.+2      	; 0x1070 <__ultoa_invert+0x48>
    106e:	68 94       	set
    1070:	3f 91       	pop	r19
    1072:	2a e0       	ldi	r18, 0x0A	; 10
    1074:	26 9f       	mul	r18, r22
    1076:	11 24       	eor	r1, r1
    1078:	30 19       	sub	r19, r0
    107a:	30 5d       	subi	r19, 0xD0	; 208
    107c:	31 93       	st	Z+, r19
    107e:	de f6       	brtc	.-74     	; 0x1036 <__ultoa_invert+0xe>
    1080:	cf 01       	movw	r24, r30
    1082:	08 95       	ret
    1084:	46 2f       	mov	r20, r22
    1086:	47 70       	andi	r20, 0x07	; 7
    1088:	40 5d       	subi	r20, 0xD0	; 208
    108a:	41 93       	st	Z+, r20
    108c:	b3 e0       	ldi	r27, 0x03	; 3
    108e:	0f d0       	rcall	.+30     	; 0x10ae <__ultoa_invert+0x86>
    1090:	c9 f7       	brne	.-14     	; 0x1084 <__ultoa_invert+0x5c>
    1092:	f6 cf       	rjmp	.-20     	; 0x1080 <__ultoa_invert+0x58>
    1094:	46 2f       	mov	r20, r22
    1096:	4f 70       	andi	r20, 0x0F	; 15
    1098:	40 5d       	subi	r20, 0xD0	; 208
    109a:	4a 33       	cpi	r20, 0x3A	; 58
    109c:	18 f0       	brcs	.+6      	; 0x10a4 <__ultoa_invert+0x7c>
    109e:	49 5d       	subi	r20, 0xD9	; 217
    10a0:	31 fd       	sbrc	r19, 1
    10a2:	40 52       	subi	r20, 0x20	; 32
    10a4:	41 93       	st	Z+, r20
    10a6:	02 d0       	rcall	.+4      	; 0x10ac <__ultoa_invert+0x84>
    10a8:	a9 f7       	brne	.-22     	; 0x1094 <__ultoa_invert+0x6c>
    10aa:	ea cf       	rjmp	.-44     	; 0x1080 <__ultoa_invert+0x58>
    10ac:	b4 e0       	ldi	r27, 0x04	; 4
    10ae:	a6 95       	lsr	r26
    10b0:	97 95       	ror	r25
    10b2:	87 95       	ror	r24
    10b4:	77 95       	ror	r23
    10b6:	67 95       	ror	r22
    10b8:	ba 95       	dec	r27
    10ba:	c9 f7       	brne	.-14     	; 0x10ae <__ultoa_invert+0x86>
    10bc:	00 97       	sbiw	r24, 0x00	; 0
    10be:	61 05       	cpc	r22, r1
    10c0:	71 05       	cpc	r23, r1
    10c2:	08 95       	ret
    10c4:	9b 01       	movw	r18, r22
    10c6:	ac 01       	movw	r20, r24
    10c8:	0a 2e       	mov	r0, r26
    10ca:	06 94       	lsr	r0
    10cc:	57 95       	ror	r21
    10ce:	47 95       	ror	r20
    10d0:	37 95       	ror	r19
    10d2:	27 95       	ror	r18
    10d4:	ba 95       	dec	r27
    10d6:	c9 f7       	brne	.-14     	; 0x10ca <__ultoa_invert+0xa2>
    10d8:	62 0f       	add	r22, r18
    10da:	73 1f       	adc	r23, r19
    10dc:	84 1f       	adc	r24, r20
    10de:	95 1f       	adc	r25, r21
    10e0:	a0 1d       	adc	r26, r0
    10e2:	08 95       	ret

000010e4 <_exit>:
    10e4:	f8 94       	cli

000010e6 <__stop_program>:
    10e6:	ff cf       	rjmp	.-2      	; 0x10e6 <__stop_program>
