Quartus II Archive log --	/home/ricky/altera/Ricky/Car_stable/Car_stable_sc.qarlog

Archive:	/home/ricky/altera/Ricky/Car_stable/Car_stable_sc.qar
Date:		Fri Oct 10 23:13:37 2014
Quartus II 64-Bit		14.0.0 Build 200 06/17/2014 SJ Full Version

	=========== Files Selected: ===========
/home/ricky/altera/14.0/quartus/linux64/assignment_defaults.qdf
/home/ricky/altera/Ricky/Car_stable/Car_stable.qpf
/home/ricky/altera/Ricky/Car_stable/Car_stable.qsf
/home/ricky/altera/Ricky/Car_stable/Car_stable.sdc
/home/ricky/altera/Ricky/Car_stable/NiosII_sys.qsys
/home/ricky/altera/Ricky/Car_stable/NiosII_sys.sopcinfo
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/NiosII_sys.cmp
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/NiosII_sys.debuginfo
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/NiosII_sys.qip
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/NiosII_sys.regmap
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/NiosII_sys.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_altpll_0.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu.ocp
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu.sdc
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_bht_ram.mif
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_dc_tag_ram.mif
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_ic_tag_ram.mif
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_jtag_debug_module_sysclk.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_jtag_debug_module_tck.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_jtag_debug_module_wrapper.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_mult_cell.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_oci_test_bench.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_ociram_default_contents.mif
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_rf_ram_a.mif
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_rf_ram_b.mif
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_cpu_test_bench.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_epcs.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_epcs_boot_rom.hex
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_irq_mapper.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_jtag.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_led.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_cmd_demux.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_cmd_demux_001.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_cmd_mux.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_cmd_mux_003.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_router.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_router_001.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_router_002.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_router_003.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_router_005.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_rsp_demux.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_rsp_demux_003.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_rsp_mux.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_mm_interconnect_0_rsp_mux_001.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_sdram.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_sysid.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/NiosII_sys_uart.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_avalon_sc_fifo.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_default_burst_converter.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_incr_burst_converter.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_address_alignment.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_arbitrator.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_burst_adapter.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_master_agent.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_master_translator.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_reorder_memory.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_slave_agent.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_slave_translator.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_merlin_width_adapter.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_reset_controller.sdc
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_reset_controller.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_reset_synchronizer.v
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/altera_wrap_burst_converter.sv
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/submodules/pwm_gen.vhd
/home/ricky/altera/Ricky/Car_stable/NiosII_sys/synthesis/top.v
/home/ricky/altera/Ricky/Car_stable/new_component_hw.tcl
/home/ricky/altera/Ricky/Car_stable/output_files/Chain1.cdf
/home/ricky/altera/Ricky/Car_stable/pwm_gen.vhd
	======= Total: 78 files to archive =======

	================ Status: ===============
All files archived successfully.
