;redcode
;assert 1
	SPL 0, <-202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @621, 607
	SPL 106, 200
	ADD #-270, <-1
	SUB 6, -0
	MOV -7, <-20
	SUB 60, 0
	SUB 106, 200
	SPL 106, 200
	SUB 106, 200
	JMZ -800, -609
	SUB 60, 0
	JMZ -800, -609
	SUB 60, 0
	SLT 130, 9
	CMP 280, 60
	MOV -800, -609
	SUB #721, 800
	MOV 205, -132
	MOV 205, -132
	SPL 106, 200
	JMZ -800, -609
	CMP 210, 3
	CMP 210, 3
	SUB #-72, @280
	SUB #-72, @280
	SLT <-335, 4
	SLT <-335, 4
	JMZ -800, -609
	ADD <-335, 4
	CMP 720, @312
	SPL @-72, #280
	ADD #-270, <-1
	DJN 200, #1
	JMP 200, #1
	SUB -600, 1
	ADD 565, @21
	SPL 0, <-202
	JMP 200, #1
	JMP 200, #1
	ADD 3, @21
	ADD 565, @21
	SPL 0, <-202
	SUB #721, 800
	SUB #721, 800
	ADD 3, @21
