// Auto-generated by OpenLane
module freq_psc(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input rst,
  output out,
  input[7:0] psc
);
endmodule
