Analysis & Synthesis report for AP9
Fri May  3 17:31:16 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |cpu|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May  3 17:31:16 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; AP9                                         ;
; Top-level Entity Name           ; cpu                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 416                                         ;
; Total pins                      ; 114                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cpu                ; AP9                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Timing-Driven Synthesis                                                         ; Off                ; On                 ;
; Block Design Naming                                                             ; QuartusII          ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; cpu.vhd                          ; yes             ; User VHDL File               ; C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                               ;         ;
; db/lpm_divide_a5m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_a5m.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_03f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/alt_u_div_03f.tdf       ;         ;
; db/lpm_divide_7dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_7dm.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1305      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2188      ;
;     -- 7 input functions                    ; 35        ;
;     -- 6 input functions                    ; 381       ;
;     -- 5 input functions                    ; 746       ;
;     -- 4 input functions                    ; 366       ;
;     -- <=3 input functions                  ; 660       ;
;                                             ;           ;
; Dedicated logic registers                   ; 416       ;
;                                             ;           ;
; I/O pins                                    ; 114       ;
;                                             ;           ;
; Total DSP Blocks                            ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 416       ;
; Total fan-out                               ; 11600     ;
; Average fan-out                             ; 4.09      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |cpu                                   ; 2188 (1616)         ; 416 (416)                 ; 0                 ; 1          ; 114  ; 0            ; |cpu                                                                                                 ; cpu                 ; work         ;
;    |lpm_divide:Div0|                   ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_7dm:auto_generated|  ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                   ; lpm_divide_7dm      ; work         ;
;          |sign_div_unsign_dnh:divider| ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;             |alt_u_div_03f:divider|    ; 286 (286)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider ; alt_u_div_03f       ; work         ;
;    |lpm_divide:Mod0|                   ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_a5m:auto_generated|  ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Mod0|lpm_divide_a5m:auto_generated                                                   ; lpm_divide_a5m      ; work         ;
;          |sign_div_unsign_dnh:divider| ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;             |alt_u_div_03f:divider|    ; 286 (286)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider ; alt_u_div_03f       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |cpu|state                                                          ;
+--------------+--------------+-------------+------------+--------------+-------------+
; Name         ; state.halted ; state.exec2 ; state.exec ; state.decode ; state.fetch ;
+--------------+--------------+-------------+------------+--------------+-------------+
; state.fetch  ; 0            ; 0           ; 0          ; 0            ; 0           ;
; state.decode ; 0            ; 0           ; 0          ; 1            ; 1           ;
; state.exec   ; 0            ; 0           ; 1          ; 0            ; 1           ;
; state.exec2  ; 0            ; 1           ; 0          ; 0            ; 1           ;
; state.halted ; 1            ; 0           ; 0          ; 0            ; 1           ;
+--------------+--------------+-------------+------------+--------------+-------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; result[0]                                           ; result[14]          ; yes                    ;
; result[1]                                           ; result[14]          ; yes                    ;
; result[2]                                           ; result[14]          ; yes                    ;
; result[3]                                           ; result[14]          ; yes                    ;
; result[4]                                           ; result[14]          ; yes                    ;
; result[5]                                           ; result[14]          ; yes                    ;
; result[6]                                           ; result[14]          ; yes                    ;
; result[7]                                           ; result[14]          ; yes                    ;
; result[8]                                           ; result[14]          ; yes                    ;
; result[9]                                           ; result[14]          ; yes                    ;
; result[10]                                          ; result[14]          ; yes                    ;
; result[11]                                          ; result[14]          ; yes                    ;
; result[12]                                          ; result[14]          ; yes                    ;
; result[14]                                          ; result[14]          ; yes                    ;
; result[13]                                          ; result[14]          ; yes                    ;
; result[15]                                          ; result[14]          ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; selM6[1,2]                             ; Stuck at GND due to stuck port data_in ;
; TECLADO[8..15]                         ; Stuck at GND due to stuck port data_in ;
; M6[0..15]                              ; Lost fanout                            ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 178   ;
; Number of registers using Asynchronous Clear ; 238   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 198   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; selM2[0]                                ; 27      ;
; SP[12]                                  ; 1       ;
; SP[14]                                  ; 1       ;
; SP[13]                                  ; 1       ;
; SP[8]                                   ; 1       ;
; SP[9]                                   ; 1       ;
; SP[10]                                  ; 1       ;
; SP[11]                                  ; 1       ;
; SP[4]                                   ; 1       ;
; SP[5]                                   ; 1       ;
; SP[6]                                   ; 1       ;
; SP[7]                                   ; 1       ;
; SP[2]                                   ; 1       ;
; SP[3]                                   ; 1       ;
; Total number of inverted registers = 14 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cpu|FR[15]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cpu|y[15]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cpu|M3[0]                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cpu|M3[8]                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |cpu|FR[2]                 ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cpu|M5[5]~reg0            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |cpu|M4[5]                 ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |cpu|M1[2]~reg0            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |cpu|selM2[2]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|ShiftRight0           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|RotateLeft0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|ShiftLeft0            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cpu|ShiftRight0           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|ShiftLeft1            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|ShiftRight1           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|M3                    ;
; 8:1                ; 33 bits   ; 165 LEs       ; 165 LEs              ; 0 LEs                  ; No         ; |cpu|Mux130                ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |cpu|Mux15                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |cpu|M2                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |cpu|M2                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |cpu|Mux45                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |cpu|reg                   ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |cpu|result[8]             ;
; 11:1               ; 16 bits   ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |cpu|Mux144                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |cpu|reg                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |cpu|reg                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |cpu|reg                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |cpu|reg                   ;
; 32:1               ; 2 bits    ; 42 LEs        ; 34 LEs               ; 8 LEs                  ; No         ; |cpu|Selector23            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |cpu|Selector22            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_a5m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 416                         ;
;     CLR               ; 87                          ;
;     CLR SCLR          ; 3                           ;
;     CLR SLD           ; 128                         ;
;     ENA               ; 136                         ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 34                          ;
; arriav_lcell_comb     ; 2188                        ;
;     arith             ; 427                         ;
;         0 data inputs ; 53                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 235                         ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 1708                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 416                         ;
;         4 data inputs ; 328                         ;
;         5 data inputs ; 511                         ;
;         6 data inputs ; 381                         ;
;     shared            ; 18                          ;
;         0 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 114                         ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 20.30                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri May  3 17:30:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 34
    Info (12023): Found entity 1: cpu File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ap9.bdf
    Info (12023): Found entity 1: AP9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info (12022): Found design unit 1: lpm_rom0-SYN File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd Line: 52
    Info (12023): Found entity 1: lpm_rom0 File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/lpm_rom0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file text_drawer.vhd
    Info (12022): Found design unit 1: TEXT_DRAWER-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/TEXT_DRAWER.vhd Line: 23
    Info (12023): Found entity 1: TEXT_DRAWER File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/TEXT_DRAWER.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_mod.bdf
    Info (12023): Found entity 1: VGA_MOD
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/vga_sync.vhd Line: 18
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/vga_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file kb_ascii.vhd
    Info (12022): Found design unit 1: KB_ASCII-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/KB_ASCII.vhd Line: 21
    Info (12023): Found entity 1: KB_ASCII File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/KB_ASCII.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd
    Info (12022): Found design unit 1: hex_2_7seg-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/hex_2_7seg.vhd Line: 13
    Info (12023): Found entity 1: hex_2_7seg File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/hex_2_7seg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_mod.vhd
    Info (12022): Found design unit 1: LCD_MOD-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/LCD_MOD.vhd Line: 20
    Info (12023): Found entity 1: LCD_MOD File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/LCD_MOD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ascii_conv.vhd
    Info (12022): Found design unit 1: ASCII_CONV-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/ASCII_CONV.vhd Line: 12
    Info (12023): Found entity 1: ASCII_CONV File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/ASCII_CONV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd Line: 54
    Info (12023): Found entity 1: RAM File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/RAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pos_conv.vhd
    Info (12022): Found design unit 1: POS_CONV-main File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd Line: 15
    Info (12023): Found entity 1: POS_CONV File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/POS_CONV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file keyviewer.vhd
    Info (12022): Found design unit 1: keyviewer-behav File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/keyviewer.vhd Line: 16
    Info (12023): Found entity 1: keyviewer File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/keyviewer.vhd Line: 5
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at cpu.vhd(814): signal "FR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 814
Warning (10492): VHDL Process Statement warning at cpu.vhd(823): signal "FR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 823
Warning (10492): VHDL Process Statement warning at cpu.vhd(824): signal "FR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 824
Warning (10492): VHDL Process Statement warning at cpu.vhd(901): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 901
Warning (10631): VHDL Process Statement warning at cpu.vhd(803): inferring latch(es) for signal or variable "result", which holds its previous value in one or more paths through the process File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[0]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[1]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[2]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[3]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[4]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[5]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[6]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[7]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[8]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[9]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[10]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[11]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[12]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[13]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[14]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (10041): Inferred latch for "result[15]" at cpu.vhd(803) File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 860
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 852
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 860
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 860
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf
    Info (12023): Found entity 1: lpm_divide_a5m File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_a5m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/alt_u_div_03f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 852
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 852
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/db/lpm_divide_7dm.tdf Line: 25
Warning (13012): Latch result[0] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[1] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[2] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[3] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[4] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[5] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[6] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[7] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[8] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[9] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[10] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[11] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[12] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[14] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[13] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Warning (13012): Latch result[15] has unsafe behavior File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 803
    Warning (13013): Ports D and ENA on the latch are fed by the same signal OP[5] File: C:/Users/13839069/Desktop/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE0_CV/cpu.vhd Line: 160
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2570 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 87 output pins
    Info (21061): Implemented 2455 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Fri May  3 17:31:16 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:28


