

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_phase2_write_row'
================================================================
* Date:           Mon Jan 26 18:59:22 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8195|     8195|  81.950 us|  81.950 us|  8194|  8194|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- phase2_write_row  |     8193|     8193|        34|         32|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 32, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:65]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv7_i_63_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_63"   --->   Operation 38 'read' 'conv7_i_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv7_i_62_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_62"   --->   Operation 39 'read' 'conv7_i_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv7_i_61_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_61"   --->   Operation 40 'read' 'conv7_i_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv7_i_60_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_60"   --->   Operation 41 'read' 'conv7_i_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv7_i_59_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_59"   --->   Operation 42 'read' 'conv7_i_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv7_i_58_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_58"   --->   Operation 43 'read' 'conv7_i_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv7_i_57_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_57"   --->   Operation 44 'read' 'conv7_i_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv7_i_56_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_56"   --->   Operation 45 'read' 'conv7_i_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv7_i_55_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_55"   --->   Operation 46 'read' 'conv7_i_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv7_i_54_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_54"   --->   Operation 47 'read' 'conv7_i_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv7_i_53_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_53"   --->   Operation 48 'read' 'conv7_i_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv7_i_52_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_52"   --->   Operation 49 'read' 'conv7_i_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv7_i_51_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_51"   --->   Operation 50 'read' 'conv7_i_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv7_i_50_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_50"   --->   Operation 51 'read' 'conv7_i_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv7_i_49_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_49"   --->   Operation 52 'read' 'conv7_i_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv7_i_48_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_48"   --->   Operation 53 'read' 'conv7_i_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv7_i_47_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_47"   --->   Operation 54 'read' 'conv7_i_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv7_i_46_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_46"   --->   Operation 55 'read' 'conv7_i_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv7_i_45_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_45"   --->   Operation 56 'read' 'conv7_i_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv7_i_44_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_44"   --->   Operation 57 'read' 'conv7_i_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv7_i_43_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_43"   --->   Operation 58 'read' 'conv7_i_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv7_i_42_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_42"   --->   Operation 59 'read' 'conv7_i_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv7_i_41_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_41"   --->   Operation 60 'read' 'conv7_i_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv7_i_40_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_40"   --->   Operation 61 'read' 'conv7_i_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv7_i_39_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_39"   --->   Operation 62 'read' 'conv7_i_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv7_i_38_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_38"   --->   Operation 63 'read' 'conv7_i_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv7_i_37_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_37"   --->   Operation 64 'read' 'conv7_i_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv7_i_36_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_36"   --->   Operation 65 'read' 'conv7_i_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv7_i_35_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_35"   --->   Operation 66 'read' 'conv7_i_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv7_i_34_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_34"   --->   Operation 67 'read' 'conv7_i_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv7_i_33_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_33"   --->   Operation 68 'read' 'conv7_i_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv7_i_32_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_32"   --->   Operation 69 'read' 'conv7_i_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv7_i_31_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_31"   --->   Operation 70 'read' 'conv7_i_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv7_i_30_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_30"   --->   Operation 71 'read' 'conv7_i_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv7_i_29_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_29"   --->   Operation 72 'read' 'conv7_i_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv7_i_28_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_28"   --->   Operation 73 'read' 'conv7_i_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv7_i_27_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_27"   --->   Operation 74 'read' 'conv7_i_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv7_i_26_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_26"   --->   Operation 75 'read' 'conv7_i_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv7_i_25_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_25"   --->   Operation 76 'read' 'conv7_i_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv7_i_24_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_24"   --->   Operation 77 'read' 'conv7_i_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv7_i_23_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_23"   --->   Operation 78 'read' 'conv7_i_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv7_i_22_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_22"   --->   Operation 79 'read' 'conv7_i_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv7_i_21_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_21"   --->   Operation 80 'read' 'conv7_i_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv7_i_20_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_20"   --->   Operation 81 'read' 'conv7_i_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv7_i_19_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_19"   --->   Operation 82 'read' 'conv7_i_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv7_i_18_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_18"   --->   Operation 83 'read' 'conv7_i_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv7_i_17_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_17"   --->   Operation 84 'read' 'conv7_i_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv7_i_16_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_16"   --->   Operation 85 'read' 'conv7_i_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv7_i_15_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_15"   --->   Operation 86 'read' 'conv7_i_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv7_i_14_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_14"   --->   Operation 87 'read' 'conv7_i_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv7_i_13_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_13"   --->   Operation 88 'read' 'conv7_i_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv7_i_12_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_12"   --->   Operation 89 'read' 'conv7_i_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv7_i_11_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_11"   --->   Operation 90 'read' 'conv7_i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv7_i_10_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_10"   --->   Operation 91 'read' 'conv7_i_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv7_i_9_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_9"   --->   Operation 92 'read' 'conv7_i_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv7_i_8_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_8"   --->   Operation 93 'read' 'conv7_i_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv7_i_7_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_7"   --->   Operation 94 'read' 'conv7_i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv7_i_6_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_6"   --->   Operation 95 'read' 'conv7_i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv7_i_5_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_5"   --->   Operation 96 'read' 'conv7_i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv7_i_4_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_4"   --->   Operation 97 'read' 'conv7_i_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv7_i_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_3"   --->   Operation 98 'read' 'conv7_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv7_i_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_2"   --->   Operation 99 'read' 'conv7_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv7_i_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_1"   --->   Operation 100 'read' 'conv7_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i"   --->   Operation 101 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv7_i_63_cast = sext i24 %conv7_i_63_read"   --->   Operation 102 'sext' 'conv7_i_63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv7_i_62_cast = sext i24 %conv7_i_62_read"   --->   Operation 103 'sext' 'conv7_i_62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv7_i_61_cast = sext i24 %conv7_i_61_read"   --->   Operation 104 'sext' 'conv7_i_61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv7_i_60_cast = sext i24 %conv7_i_60_read"   --->   Operation 105 'sext' 'conv7_i_60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv7_i_59_cast = sext i24 %conv7_i_59_read"   --->   Operation 106 'sext' 'conv7_i_59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv7_i_58_cast = sext i24 %conv7_i_58_read"   --->   Operation 107 'sext' 'conv7_i_58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv7_i_57_cast = sext i24 %conv7_i_57_read"   --->   Operation 108 'sext' 'conv7_i_57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv7_i_56_cast = sext i24 %conv7_i_56_read"   --->   Operation 109 'sext' 'conv7_i_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv7_i_55_cast = sext i24 %conv7_i_55_read"   --->   Operation 110 'sext' 'conv7_i_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv7_i_54_cast = sext i24 %conv7_i_54_read"   --->   Operation 111 'sext' 'conv7_i_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv7_i_53_cast = sext i24 %conv7_i_53_read"   --->   Operation 112 'sext' 'conv7_i_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv7_i_52_cast = sext i24 %conv7_i_52_read"   --->   Operation 113 'sext' 'conv7_i_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv7_i_51_cast = sext i24 %conv7_i_51_read"   --->   Operation 114 'sext' 'conv7_i_51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv7_i_50_cast = sext i24 %conv7_i_50_read"   --->   Operation 115 'sext' 'conv7_i_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv7_i_49_cast = sext i24 %conv7_i_49_read"   --->   Operation 116 'sext' 'conv7_i_49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv7_i_48_cast = sext i24 %conv7_i_48_read"   --->   Operation 117 'sext' 'conv7_i_48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv7_i_47_cast = sext i24 %conv7_i_47_read"   --->   Operation 118 'sext' 'conv7_i_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv7_i_46_cast = sext i24 %conv7_i_46_read"   --->   Operation 119 'sext' 'conv7_i_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv7_i_45_cast = sext i24 %conv7_i_45_read"   --->   Operation 120 'sext' 'conv7_i_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv7_i_44_cast = sext i24 %conv7_i_44_read"   --->   Operation 121 'sext' 'conv7_i_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv7_i_43_cast = sext i24 %conv7_i_43_read"   --->   Operation 122 'sext' 'conv7_i_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv7_i_42_cast = sext i24 %conv7_i_42_read"   --->   Operation 123 'sext' 'conv7_i_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv7_i_41_cast = sext i24 %conv7_i_41_read"   --->   Operation 124 'sext' 'conv7_i_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv7_i_40_cast = sext i24 %conv7_i_40_read"   --->   Operation 125 'sext' 'conv7_i_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv7_i_39_cast = sext i24 %conv7_i_39_read"   --->   Operation 126 'sext' 'conv7_i_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv7_i_38_cast = sext i24 %conv7_i_38_read"   --->   Operation 127 'sext' 'conv7_i_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv7_i_37_cast = sext i24 %conv7_i_37_read"   --->   Operation 128 'sext' 'conv7_i_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv7_i_36_cast = sext i24 %conv7_i_36_read"   --->   Operation 129 'sext' 'conv7_i_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv7_i_35_cast = sext i24 %conv7_i_35_read"   --->   Operation 130 'sext' 'conv7_i_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv7_i_34_cast = sext i24 %conv7_i_34_read"   --->   Operation 131 'sext' 'conv7_i_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv7_i_33_cast = sext i24 %conv7_i_33_read"   --->   Operation 132 'sext' 'conv7_i_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv7_i_32_cast = sext i24 %conv7_i_32_read"   --->   Operation 133 'sext' 'conv7_i_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv7_i_31_cast = sext i24 %conv7_i_31_read"   --->   Operation 134 'sext' 'conv7_i_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv7_i_30_cast = sext i24 %conv7_i_30_read"   --->   Operation 135 'sext' 'conv7_i_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv7_i_29_cast = sext i24 %conv7_i_29_read"   --->   Operation 136 'sext' 'conv7_i_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv7_i_28_cast = sext i24 %conv7_i_28_read"   --->   Operation 137 'sext' 'conv7_i_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv7_i_27_cast = sext i24 %conv7_i_27_read"   --->   Operation 138 'sext' 'conv7_i_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv7_i_26_cast = sext i24 %conv7_i_26_read"   --->   Operation 139 'sext' 'conv7_i_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv7_i_25_cast = sext i24 %conv7_i_25_read"   --->   Operation 140 'sext' 'conv7_i_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv7_i_24_cast = sext i24 %conv7_i_24_read"   --->   Operation 141 'sext' 'conv7_i_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv7_i_23_cast = sext i24 %conv7_i_23_read"   --->   Operation 142 'sext' 'conv7_i_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv7_i_22_cast = sext i24 %conv7_i_22_read"   --->   Operation 143 'sext' 'conv7_i_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv7_i_21_cast = sext i24 %conv7_i_21_read"   --->   Operation 144 'sext' 'conv7_i_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv7_i_20_cast = sext i24 %conv7_i_20_read"   --->   Operation 145 'sext' 'conv7_i_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv7_i_19_cast = sext i24 %conv7_i_19_read"   --->   Operation 146 'sext' 'conv7_i_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv7_i_18_cast = sext i24 %conv7_i_18_read"   --->   Operation 147 'sext' 'conv7_i_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv7_i_17_cast = sext i24 %conv7_i_17_read"   --->   Operation 148 'sext' 'conv7_i_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv7_i_16_cast = sext i24 %conv7_i_16_read"   --->   Operation 149 'sext' 'conv7_i_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv7_i_15_cast = sext i24 %conv7_i_15_read"   --->   Operation 150 'sext' 'conv7_i_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv7_i_14_cast = sext i24 %conv7_i_14_read"   --->   Operation 151 'sext' 'conv7_i_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv7_i_13_cast = sext i24 %conv7_i_13_read"   --->   Operation 152 'sext' 'conv7_i_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv7_i_12_cast = sext i24 %conv7_i_12_read"   --->   Operation 153 'sext' 'conv7_i_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv7_i_11_cast = sext i24 %conv7_i_11_read"   --->   Operation 154 'sext' 'conv7_i_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv7_i_10_cast = sext i24 %conv7_i_10_read"   --->   Operation 155 'sext' 'conv7_i_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv7_i_9_cast = sext i24 %conv7_i_9_read"   --->   Operation 156 'sext' 'conv7_i_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv7_i_8_cast = sext i24 %conv7_i_8_read"   --->   Operation 157 'sext' 'conv7_i_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv7_i_7_cast = sext i24 %conv7_i_7_read"   --->   Operation 158 'sext' 'conv7_i_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv7_i_6_cast = sext i24 %conv7_i_6_read"   --->   Operation 159 'sext' 'conv7_i_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv7_i_5_cast = sext i24 %conv7_i_5_read"   --->   Operation 160 'sext' 'conv7_i_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv7_i_4_cast = sext i24 %conv7_i_4_read"   --->   Operation 161 'sext' 'conv7_i_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv7_i_3_cast = sext i24 %conv7_i_3_read"   --->   Operation 162 'sext' 'conv7_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv7_i_2_cast = sext i24 %conv7_i_2_read"   --->   Operation 163 'sext' 'conv7_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv7_i_1_cast = sext i24 %conv7_i_1_read"   --->   Operation 164 'sext' 'conv7_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i24 %conv7_i_read"   --->   Operation 165 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty_0, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.48ns)   --->   "%store_ln65 = store i9 0, i9 %i" [top.cpp:65]   --->   Operation 167 'store' 'store_ln65' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %phase2_write_col"   --->   Operation 168 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [top.cpp:65]   --->   Operation 169 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.92ns)   --->   "%icmp_ln65 = icmp_eq  i9 %i_1, i9 256" [top.cpp:65]   --->   Operation 170 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.92ns)   --->   "%add_ln65 = add i9 %i_1, i9 1" [top.cpp:65]   --->   Operation 171 'add' 'add_ln65' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %phase2_write_col.split, void %for.end92.exitStub" [top.cpp:65]   --->   Operation 172 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i9 %i_1" [top.cpp:65]   --->   Operation 173 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 0" [top.cpp:73]   --->   Operation 174 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln73_64 = zext i12 %tmp_s" [top.cpp:73]   --->   Operation 175 'zext' 'zext_ln73_64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_64" [top.cpp:73]   --->   Operation 176 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 1" [top.cpp:73]   --->   Operation 177 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln73_65 = zext i12 %tmp_1" [top.cpp:73]   --->   Operation 178 'zext' 'zext_ln73_65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_65" [top.cpp:73]   --->   Operation 179 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_64" [top.cpp:73]   --->   Operation 180 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_65" [top.cpp:73]   --->   Operation 181 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_64" [top.cpp:73]   --->   Operation 182 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_65" [top.cpp:73]   --->   Operation 183 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_64" [top.cpp:73]   --->   Operation 184 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_65" [top.cpp:73]   --->   Operation 185 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:73]   --->   Operation 186 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 187 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:73]   --->   Operation 187 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 188 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:73]   --->   Operation 188 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 189 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:73]   --->   Operation 189 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 190 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1" [top.cpp:73]   --->   Operation 190 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 191 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1" [top.cpp:73]   --->   Operation 191 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 192 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1" [top.cpp:73]   --->   Operation 192 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 193 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1" [top.cpp:73]   --->   Operation 193 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 194 [1/1] (0.48ns)   --->   "%store_ln65 = store i9 %add_ln65, i9 %i" [top.cpp:65]   --->   Operation 194 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 2" [top.cpp:73]   --->   Operation 195 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln73_66 = zext i12 %tmp_2" [top.cpp:73]   --->   Operation 196 'zext' 'zext_ln73_66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_66" [top.cpp:73]   --->   Operation 197 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 3" [top.cpp:73]   --->   Operation 198 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln73_67 = zext i12 %tmp_3" [top.cpp:73]   --->   Operation 199 'zext' 'zext_ln73_67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_67" [top.cpp:73]   --->   Operation 200 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_66" [top.cpp:73]   --->   Operation 201 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_67" [top.cpp:73]   --->   Operation 202 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_66" [top.cpp:73]   --->   Operation 203 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_67" [top.cpp:73]   --->   Operation 204 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_66" [top.cpp:73]   --->   Operation 205 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_67" [top.cpp:73]   --->   Operation 206 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 207 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:73]   --->   Operation 207 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:73]   --->   Operation 208 'sext' 'sext_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (3.38ns)   --->   "%mul_ln73 = mul i48 %sext_ln73, i48 %conv7_i_cast" [top.cpp:73]   --->   Operation 209 'mul' 'mul_ln73' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 47" [top.cpp:73]   --->   Operation 210 'bitselect' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73, i32 16, i32 39" [top.cpp:73]   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 15" [top.cpp:73]   --->   Operation 212 'bitselect' 'tmp_80' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln73)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 39" [top.cpp:73]   --->   Operation 213 'bitselect' 'tmp_81' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i1 %tmp_80" [top.cpp:73]   --->   Operation 214 'zext' 'zext_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.10ns)   --->   "%add_ln73 = add i24 %trunc_ln, i24 %zext_ln73" [top.cpp:73]   --->   Operation 215 'add' 'add_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73, i32 23" [top.cpp:73]   --->   Operation 216 'bitselect' 'tmp_82' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln73)   --->   "%xor_ln73 = xor i1 %tmp_82, i1 1" [top.cpp:73]   --->   Operation 217 'xor' 'xor_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73 = and i1 %tmp_81, i1 %xor_ln73" [top.cpp:73]   --->   Operation 218 'and' 'and_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_4)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 40" [top.cpp:73]   --->   Operation 219 'bitselect' 'tmp_83' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73, i32 41" [top.cpp:73]   --->   Operation 220 'partselect' 'tmp_84' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.89ns)   --->   "%icmp_ln73 = icmp_eq  i7 %tmp_84, i7 127" [top.cpp:73]   --->   Operation 221 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73, i32 40" [top.cpp:73]   --->   Operation 222 'partselect' 'tmp_85' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.90ns)   --->   "%icmp_ln73_1 = icmp_eq  i8 %tmp_85, i8 255" [top.cpp:73]   --->   Operation 223 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.90ns)   --->   "%icmp_ln73_2 = icmp_eq  i8 %tmp_85, i8 0" [top.cpp:73]   --->   Operation 224 'icmp' 'icmp_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_3)   --->   "%select_ln73 = select i1 %and_ln73, i1 %icmp_ln73_1, i1 %icmp_ln73_2" [top.cpp:73]   --->   Operation 225 'select' 'select_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_4)   --->   "%xor_ln73_1 = xor i1 %tmp_83, i1 1" [top.cpp:73]   --->   Operation 226 'xor' 'xor_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_4)   --->   "%and_ln73_1 = and i1 %icmp_ln73, i1 %xor_ln73_1" [top.cpp:73]   --->   Operation 227 'and' 'and_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_4)   --->   "%select_ln73_1 = select i1 %and_ln73, i1 %and_ln73_1, i1 %icmp_ln73_1" [top.cpp:73]   --->   Operation 228 'select' 'select_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%and_ln73_2 = and i1 %and_ln73, i1 %icmp_ln73_1" [top.cpp:73]   --->   Operation 229 'and' 'and_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_3)   --->   "%xor_ln73_2 = xor i1 %select_ln73, i1 1" [top.cpp:73]   --->   Operation 230 'xor' 'xor_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_3)   --->   "%or_ln73 = or i1 %tmp_82, i1 %xor_ln73_2" [top.cpp:73]   --->   Operation 231 'or' 'or_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_3)   --->   "%xor_ln73_3 = xor i1 %tmp, i1 1" [top.cpp:73]   --->   Operation 232 'xor' 'xor_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_3 = and i1 %or_ln73, i1 %xor_ln73_3" [top.cpp:73]   --->   Operation 233 'and' 'and_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_4 = and i1 %tmp_82, i1 %select_ln73_1" [top.cpp:73]   --->   Operation 234 'and' 'and_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%or_ln73_128 = or i1 %and_ln73_2, i1 %and_ln73_4" [top.cpp:73]   --->   Operation 235 'or' 'or_ln73_128' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%xor_ln73_4 = xor i1 %or_ln73_128, i1 1" [top.cpp:73]   --->   Operation 236 'xor' 'xor_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%and_ln73_5 = and i1 %tmp, i1 %xor_ln73_4" [top.cpp:73]   --->   Operation 237 'and' 'and_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_3)   --->   "%select_ln73_2 = select i1 %and_ln73_3, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 238 'select' 'select_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_1 = or i1 %and_ln73_3, i1 %and_ln73_5" [top.cpp:73]   --->   Operation 239 'or' 'or_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_3 = select i1 %or_ln73_1, i24 %select_ln73_2, i24 %add_ln73" [top.cpp:73]   --->   Operation 240 'select' 'select_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:73]   --->   Operation 241 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:73]   --->   Operation 242 'sext' 'sext_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (3.38ns)   --->   "%mul_ln73_1 = mul i48 %sext_ln73_1, i48 %conv7_i_1_cast" [top.cpp:73]   --->   Operation 243 'mul' 'mul_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 47" [top.cpp:73]   --->   Operation 244 'bitselect' 'tmp_86' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_1, i32 16, i32 39" [top.cpp:73]   --->   Operation 245 'partselect' 'trunc_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 15" [top.cpp:73]   --->   Operation 246 'bitselect' 'tmp_87' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_6)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 39" [top.cpp:73]   --->   Operation 247 'bitselect' 'tmp_88' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i1 %tmp_87" [top.cpp:73]   --->   Operation 248 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.10ns)   --->   "%add_ln73_1 = add i24 %trunc_ln73_1, i24 %zext_ln73_1" [top.cpp:73]   --->   Operation 249 'add' 'add_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_1, i32 23" [top.cpp:73]   --->   Operation 250 'bitselect' 'tmp_89' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_6)   --->   "%xor_ln73_5 = xor i1 %tmp_89, i1 1" [top.cpp:73]   --->   Operation 251 'xor' 'xor_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_6 = and i1 %tmp_88, i1 %xor_ln73_5" [top.cpp:73]   --->   Operation 252 'and' 'and_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_10)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 40" [top.cpp:73]   --->   Operation 253 'bitselect' 'tmp_90' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_1, i32 41" [top.cpp:73]   --->   Operation 254 'partselect' 'tmp_91' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.89ns)   --->   "%icmp_ln73_3 = icmp_eq  i7 %tmp_91, i7 127" [top.cpp:73]   --->   Operation 255 'icmp' 'icmp_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_1, i32 40" [top.cpp:73]   --->   Operation 256 'partselect' 'tmp_92' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.90ns)   --->   "%icmp_ln73_4 = icmp_eq  i8 %tmp_92, i8 255" [top.cpp:73]   --->   Operation 257 'icmp' 'icmp_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.90ns)   --->   "%icmp_ln73_5 = icmp_eq  i8 %tmp_92, i8 0" [top.cpp:73]   --->   Operation 258 'icmp' 'icmp_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_9)   --->   "%select_ln73_4 = select i1 %and_ln73_6, i1 %icmp_ln73_4, i1 %icmp_ln73_5" [top.cpp:73]   --->   Operation 259 'select' 'select_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_10)   --->   "%xor_ln73_6 = xor i1 %tmp_90, i1 1" [top.cpp:73]   --->   Operation 260 'xor' 'xor_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_10)   --->   "%and_ln73_7 = and i1 %icmp_ln73_3, i1 %xor_ln73_6" [top.cpp:73]   --->   Operation 261 'and' 'and_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_10)   --->   "%select_ln73_5 = select i1 %and_ln73_6, i1 %and_ln73_7, i1 %icmp_ln73_4" [top.cpp:73]   --->   Operation 262 'select' 'select_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%and_ln73_8 = and i1 %and_ln73_6, i1 %icmp_ln73_4" [top.cpp:73]   --->   Operation 263 'and' 'and_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_9)   --->   "%xor_ln73_7 = xor i1 %select_ln73_4, i1 1" [top.cpp:73]   --->   Operation 264 'xor' 'xor_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_9)   --->   "%or_ln73_2 = or i1 %tmp_89, i1 %xor_ln73_7" [top.cpp:73]   --->   Operation 265 'or' 'or_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_9)   --->   "%xor_ln73_8 = xor i1 %tmp_86, i1 1" [top.cpp:73]   --->   Operation 266 'xor' 'xor_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_9 = and i1 %or_ln73_2, i1 %xor_ln73_8" [top.cpp:73]   --->   Operation 267 'and' 'and_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_10 = and i1 %tmp_89, i1 %select_ln73_5" [top.cpp:73]   --->   Operation 268 'and' 'and_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%or_ln73_129 = or i1 %and_ln73_8, i1 %and_ln73_10" [top.cpp:73]   --->   Operation 269 'or' 'or_ln73_129' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%xor_ln73_9 = xor i1 %or_ln73_129, i1 1" [top.cpp:73]   --->   Operation 270 'xor' 'xor_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_3)   --->   "%and_ln73_11 = and i1 %tmp_86, i1 %xor_ln73_9" [top.cpp:73]   --->   Operation 271 'and' 'and_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_7)   --->   "%select_ln73_6 = select i1 %and_ln73_9, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 272 'select' 'select_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_3 = or i1 %and_ln73_9, i1 %and_ln73_11" [top.cpp:73]   --->   Operation 273 'or' 'or_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_7 = select i1 %or_ln73_3, i24 %select_ln73_6, i24 %add_ln73_1" [top.cpp:73]   --->   Operation 274 'select' 'select_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:73]   --->   Operation 275 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 276 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:73]   --->   Operation 276 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 277 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1" [top.cpp:73]   --->   Operation 277 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 278 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1" [top.cpp:73]   --->   Operation 278 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 279 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1" [top.cpp:73]   --->   Operation 279 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 280 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1" [top.cpp:73]   --->   Operation 280 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 281 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2" [top.cpp:73]   --->   Operation 281 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 282 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2" [top.cpp:73]   --->   Operation 282 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 283 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2" [top.cpp:73]   --->   Operation 283 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 284 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2" [top.cpp:73]   --->   Operation 284 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 285 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3" [top.cpp:73]   --->   Operation 285 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 286 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3" [top.cpp:73]   --->   Operation 286 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 287 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3" [top.cpp:73]   --->   Operation 287 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 288 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3" [top.cpp:73]   --->   Operation 288 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 2771 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 2771 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 4" [top.cpp:73]   --->   Operation 289 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln73_68 = zext i12 %tmp_4" [top.cpp:73]   --->   Operation 290 'zext' 'zext_ln73_68' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_68" [top.cpp:73]   --->   Operation 291 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 5" [top.cpp:73]   --->   Operation 292 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln73_69 = zext i12 %tmp_5" [top.cpp:73]   --->   Operation 293 'zext' 'zext_ln73_69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_69" [top.cpp:73]   --->   Operation 294 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_68" [top.cpp:73]   --->   Operation 295 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_69" [top.cpp:73]   --->   Operation 296 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_68" [top.cpp:73]   --->   Operation 297 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_69" [top.cpp:73]   --->   Operation 298 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_68" [top.cpp:73]   --->   Operation 299 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_69" [top.cpp:73]   --->   Operation 300 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 0" [top.cpp:73]   --->   Operation 301 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln73_80 = zext i14 %tmp_16" [top.cpp:73]   --->   Operation 302 'zext' 'zext_ln73_80' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln73_80" [top.cpp:73]   --->   Operation 303 'getelementptr' 'C_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 1" [top.cpp:73]   --->   Operation 304 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln73_81 = zext i14 %tmp_17" [top.cpp:73]   --->   Operation 305 'zext' 'zext_ln73_81' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i24 %C, i64 0, i64 %zext_ln73_81" [top.cpp:73]   --->   Operation 306 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_3, i14 %C_addr" [top.cpp:73]   --->   Operation 307 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 308 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_7, i14 %C_addr_1" [top.cpp:73]   --->   Operation 308 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:73]   --->   Operation 309 'sext' 'sext_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (3.38ns)   --->   "%mul_ln73_2 = mul i48 %sext_ln73_2, i48 %conv7_i_2_cast" [top.cpp:73]   --->   Operation 310 'mul' 'mul_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 47" [top.cpp:73]   --->   Operation 311 'bitselect' 'tmp_93' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_2, i32 16, i32 39" [top.cpp:73]   --->   Operation 312 'partselect' 'trunc_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 15" [top.cpp:73]   --->   Operation 313 'bitselect' 'tmp_94' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_12)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 39" [top.cpp:73]   --->   Operation 314 'bitselect' 'tmp_95' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i1 %tmp_94" [top.cpp:73]   --->   Operation 315 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (1.10ns)   --->   "%add_ln73_2 = add i24 %trunc_ln73_2, i24 %zext_ln73_2" [top.cpp:73]   --->   Operation 316 'add' 'add_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_2, i32 23" [top.cpp:73]   --->   Operation 317 'bitselect' 'tmp_96' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_12)   --->   "%xor_ln73_10 = xor i1 %tmp_96, i1 1" [top.cpp:73]   --->   Operation 318 'xor' 'xor_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_12 = and i1 %tmp_95, i1 %xor_ln73_10" [top.cpp:73]   --->   Operation 319 'and' 'and_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_16)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 40" [top.cpp:73]   --->   Operation 320 'bitselect' 'tmp_97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_2, i32 41" [top.cpp:73]   --->   Operation 321 'partselect' 'tmp_98' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.89ns)   --->   "%icmp_ln73_6 = icmp_eq  i7 %tmp_98, i7 127" [top.cpp:73]   --->   Operation 322 'icmp' 'icmp_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_2, i32 40" [top.cpp:73]   --->   Operation 323 'partselect' 'tmp_99' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.90ns)   --->   "%icmp_ln73_7 = icmp_eq  i8 %tmp_99, i8 255" [top.cpp:73]   --->   Operation 324 'icmp' 'icmp_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.90ns)   --->   "%icmp_ln73_8 = icmp_eq  i8 %tmp_99, i8 0" [top.cpp:73]   --->   Operation 325 'icmp' 'icmp_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_15)   --->   "%select_ln73_8 = select i1 %and_ln73_12, i1 %icmp_ln73_7, i1 %icmp_ln73_8" [top.cpp:73]   --->   Operation 326 'select' 'select_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_16)   --->   "%xor_ln73_11 = xor i1 %tmp_97, i1 1" [top.cpp:73]   --->   Operation 327 'xor' 'xor_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_16)   --->   "%and_ln73_13 = and i1 %icmp_ln73_6, i1 %xor_ln73_11" [top.cpp:73]   --->   Operation 328 'and' 'and_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_16)   --->   "%select_ln73_9 = select i1 %and_ln73_12, i1 %and_ln73_13, i1 %icmp_ln73_7" [top.cpp:73]   --->   Operation 329 'select' 'select_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_5)   --->   "%and_ln73_14 = and i1 %and_ln73_12, i1 %icmp_ln73_7" [top.cpp:73]   --->   Operation 330 'and' 'and_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_15)   --->   "%xor_ln73_12 = xor i1 %select_ln73_8, i1 1" [top.cpp:73]   --->   Operation 331 'xor' 'xor_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_15)   --->   "%or_ln73_4 = or i1 %tmp_96, i1 %xor_ln73_12" [top.cpp:73]   --->   Operation 332 'or' 'or_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_15)   --->   "%xor_ln73_13 = xor i1 %tmp_93, i1 1" [top.cpp:73]   --->   Operation 333 'xor' 'xor_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_15 = and i1 %or_ln73_4, i1 %xor_ln73_13" [top.cpp:73]   --->   Operation 334 'and' 'and_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_16 = and i1 %tmp_96, i1 %select_ln73_9" [top.cpp:73]   --->   Operation 335 'and' 'and_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_5)   --->   "%or_ln73_130 = or i1 %and_ln73_14, i1 %and_ln73_16" [top.cpp:73]   --->   Operation 336 'or' 'or_ln73_130' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_5)   --->   "%xor_ln73_14 = xor i1 %or_ln73_130, i1 1" [top.cpp:73]   --->   Operation 337 'xor' 'xor_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_5)   --->   "%and_ln73_17 = and i1 %tmp_93, i1 %xor_ln73_14" [top.cpp:73]   --->   Operation 338 'and' 'and_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_11)   --->   "%select_ln73_10 = select i1 %and_ln73_15, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 339 'select' 'select_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_5 = or i1 %and_ln73_15, i1 %and_ln73_17" [top.cpp:73]   --->   Operation 340 'or' 'or_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_11 = select i1 %or_ln73_5, i24 %select_ln73_10, i24 %add_ln73_2" [top.cpp:73]   --->   Operation 341 'select' 'select_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:73]   --->   Operation 342 'sext' 'sext_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (3.38ns)   --->   "%mul_ln73_3 = mul i48 %sext_ln73_3, i48 %conv7_i_3_cast" [top.cpp:73]   --->   Operation 343 'mul' 'mul_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 47" [top.cpp:73]   --->   Operation 344 'bitselect' 'tmp_100' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln73_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_3, i32 16, i32 39" [top.cpp:73]   --->   Operation 345 'partselect' 'trunc_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 15" [top.cpp:73]   --->   Operation 346 'bitselect' 'tmp_101' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_18)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 39" [top.cpp:73]   --->   Operation 347 'bitselect' 'tmp_102' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i1 %tmp_101" [top.cpp:73]   --->   Operation 348 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (1.10ns)   --->   "%add_ln73_3 = add i24 %trunc_ln73_3, i24 %zext_ln73_3" [top.cpp:73]   --->   Operation 349 'add' 'add_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_3, i32 23" [top.cpp:73]   --->   Operation 350 'bitselect' 'tmp_103' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_18)   --->   "%xor_ln73_15 = xor i1 %tmp_103, i1 1" [top.cpp:73]   --->   Operation 351 'xor' 'xor_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_18 = and i1 %tmp_102, i1 %xor_ln73_15" [top.cpp:73]   --->   Operation 352 'and' 'and_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_22)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 40" [top.cpp:73]   --->   Operation 353 'bitselect' 'tmp_104' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_3, i32 41" [top.cpp:73]   --->   Operation 354 'partselect' 'tmp_105' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.89ns)   --->   "%icmp_ln73_9 = icmp_eq  i7 %tmp_105, i7 127" [top.cpp:73]   --->   Operation 355 'icmp' 'icmp_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_3, i32 40" [top.cpp:73]   --->   Operation 356 'partselect' 'tmp_106' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.90ns)   --->   "%icmp_ln73_10 = icmp_eq  i8 %tmp_106, i8 255" [top.cpp:73]   --->   Operation 357 'icmp' 'icmp_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.90ns)   --->   "%icmp_ln73_11 = icmp_eq  i8 %tmp_106, i8 0" [top.cpp:73]   --->   Operation 358 'icmp' 'icmp_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_21)   --->   "%select_ln73_12 = select i1 %and_ln73_18, i1 %icmp_ln73_10, i1 %icmp_ln73_11" [top.cpp:73]   --->   Operation 359 'select' 'select_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_22)   --->   "%xor_ln73_16 = xor i1 %tmp_104, i1 1" [top.cpp:73]   --->   Operation 360 'xor' 'xor_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_22)   --->   "%and_ln73_19 = and i1 %icmp_ln73_9, i1 %xor_ln73_16" [top.cpp:73]   --->   Operation 361 'and' 'and_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_22)   --->   "%select_ln73_13 = select i1 %and_ln73_18, i1 %and_ln73_19, i1 %icmp_ln73_10" [top.cpp:73]   --->   Operation 362 'select' 'select_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_7)   --->   "%and_ln73_20 = and i1 %and_ln73_18, i1 %icmp_ln73_10" [top.cpp:73]   --->   Operation 363 'and' 'and_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_21)   --->   "%xor_ln73_17 = xor i1 %select_ln73_12, i1 1" [top.cpp:73]   --->   Operation 364 'xor' 'xor_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_21)   --->   "%or_ln73_6 = or i1 %tmp_103, i1 %xor_ln73_17" [top.cpp:73]   --->   Operation 365 'or' 'or_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_21)   --->   "%xor_ln73_18 = xor i1 %tmp_100, i1 1" [top.cpp:73]   --->   Operation 366 'xor' 'xor_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_21 = and i1 %or_ln73_6, i1 %xor_ln73_18" [top.cpp:73]   --->   Operation 367 'and' 'and_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_22 = and i1 %tmp_103, i1 %select_ln73_13" [top.cpp:73]   --->   Operation 368 'and' 'and_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_7)   --->   "%or_ln73_131 = or i1 %and_ln73_20, i1 %and_ln73_22" [top.cpp:73]   --->   Operation 369 'or' 'or_ln73_131' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_7)   --->   "%xor_ln73_19 = xor i1 %or_ln73_131, i1 1" [top.cpp:73]   --->   Operation 370 'xor' 'xor_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_7)   --->   "%and_ln73_23 = and i1 %tmp_100, i1 %xor_ln73_19" [top.cpp:73]   --->   Operation 371 'and' 'and_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_15)   --->   "%select_ln73_14 = select i1 %and_ln73_21, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 372 'select' 'select_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_7 = or i1 %and_ln73_21, i1 %and_ln73_23" [top.cpp:73]   --->   Operation 373 'or' 'or_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_15 = select i1 %or_ln73_7, i24 %select_ln73_14, i24 %add_ln73_3" [top.cpp:73]   --->   Operation 374 'select' 'select_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2" [top.cpp:73]   --->   Operation 375 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 376 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2" [top.cpp:73]   --->   Operation 376 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 377 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2" [top.cpp:73]   --->   Operation 377 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 378 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2" [top.cpp:73]   --->   Operation 378 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 379 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3" [top.cpp:73]   --->   Operation 379 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 380 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3" [top.cpp:73]   --->   Operation 380 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 381 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3" [top.cpp:73]   --->   Operation 381 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 382 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3" [top.cpp:73]   --->   Operation 382 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 383 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4" [top.cpp:73]   --->   Operation 383 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 384 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4" [top.cpp:73]   --->   Operation 384 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 385 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4" [top.cpp:73]   --->   Operation 385 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 386 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4" [top.cpp:73]   --->   Operation 386 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 387 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5" [top.cpp:73]   --->   Operation 387 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 388 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5" [top.cpp:73]   --->   Operation 388 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 389 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5" [top.cpp:73]   --->   Operation 389 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 390 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5" [top.cpp:73]   --->   Operation 390 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 6" [top.cpp:73]   --->   Operation 391 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln73_70 = zext i12 %tmp_6" [top.cpp:73]   --->   Operation 392 'zext' 'zext_ln73_70' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_70" [top.cpp:73]   --->   Operation 393 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 7" [top.cpp:73]   --->   Operation 394 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln73_71 = zext i12 %tmp_7" [top.cpp:73]   --->   Operation 395 'zext' 'zext_ln73_71' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_71" [top.cpp:73]   --->   Operation 396 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_70" [top.cpp:73]   --->   Operation 397 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_71" [top.cpp:73]   --->   Operation 398 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_70" [top.cpp:73]   --->   Operation 399 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_71" [top.cpp:73]   --->   Operation 400 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_70" [top.cpp:73]   --->   Operation 401 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_71" [top.cpp:73]   --->   Operation 402 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 2" [top.cpp:73]   --->   Operation 403 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln73_82 = zext i14 %tmp_18" [top.cpp:73]   --->   Operation 404 'zext' 'zext_ln73_82' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i24 %C, i64 0, i64 %zext_ln73_82" [top.cpp:73]   --->   Operation 405 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 3" [top.cpp:73]   --->   Operation 406 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln73_83 = zext i14 %tmp_19" [top.cpp:73]   --->   Operation 407 'zext' 'zext_ln73_83' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i24 %C, i64 0, i64 %zext_ln73_83" [top.cpp:73]   --->   Operation 408 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_11, i14 %C_addr_2" [top.cpp:73]   --->   Operation 409 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_4 : Operation 410 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_15, i14 %C_addr_3" [top.cpp:73]   --->   Operation 410 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1" [top.cpp:73]   --->   Operation 411 'sext' 'sext_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (3.38ns)   --->   "%mul_ln73_4 = mul i48 %sext_ln73_4, i48 %conv7_i_4_cast" [top.cpp:73]   --->   Operation 412 'mul' 'mul_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 47" [top.cpp:73]   --->   Operation 413 'bitselect' 'tmp_107' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln73_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_4, i32 16, i32 39" [top.cpp:73]   --->   Operation 414 'partselect' 'trunc_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 15" [top.cpp:73]   --->   Operation 415 'bitselect' 'tmp_108' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_24)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 39" [top.cpp:73]   --->   Operation 416 'bitselect' 'tmp_109' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i1 %tmp_108" [top.cpp:73]   --->   Operation 417 'zext' 'zext_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (1.10ns)   --->   "%add_ln73_4 = add i24 %trunc_ln73_4, i24 %zext_ln73_4" [top.cpp:73]   --->   Operation 418 'add' 'add_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_4, i32 23" [top.cpp:73]   --->   Operation 419 'bitselect' 'tmp_110' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_24)   --->   "%xor_ln73_20 = xor i1 %tmp_110, i1 1" [top.cpp:73]   --->   Operation 420 'xor' 'xor_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_24 = and i1 %tmp_109, i1 %xor_ln73_20" [top.cpp:73]   --->   Operation 421 'and' 'and_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_28)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 40" [top.cpp:73]   --->   Operation 422 'bitselect' 'tmp_111' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_4, i32 41" [top.cpp:73]   --->   Operation 423 'partselect' 'tmp_112' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.89ns)   --->   "%icmp_ln73_12 = icmp_eq  i7 %tmp_112, i7 127" [top.cpp:73]   --->   Operation 424 'icmp' 'icmp_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_4, i32 40" [top.cpp:73]   --->   Operation 425 'partselect' 'tmp_113' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.90ns)   --->   "%icmp_ln73_13 = icmp_eq  i8 %tmp_113, i8 255" [top.cpp:73]   --->   Operation 426 'icmp' 'icmp_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.90ns)   --->   "%icmp_ln73_14 = icmp_eq  i8 %tmp_113, i8 0" [top.cpp:73]   --->   Operation 427 'icmp' 'icmp_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_27)   --->   "%select_ln73_16 = select i1 %and_ln73_24, i1 %icmp_ln73_13, i1 %icmp_ln73_14" [top.cpp:73]   --->   Operation 428 'select' 'select_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_28)   --->   "%xor_ln73_21 = xor i1 %tmp_111, i1 1" [top.cpp:73]   --->   Operation 429 'xor' 'xor_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_28)   --->   "%and_ln73_25 = and i1 %icmp_ln73_12, i1 %xor_ln73_21" [top.cpp:73]   --->   Operation 430 'and' 'and_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_28)   --->   "%select_ln73_17 = select i1 %and_ln73_24, i1 %and_ln73_25, i1 %icmp_ln73_13" [top.cpp:73]   --->   Operation 431 'select' 'select_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_9)   --->   "%and_ln73_26 = and i1 %and_ln73_24, i1 %icmp_ln73_13" [top.cpp:73]   --->   Operation 432 'and' 'and_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_27)   --->   "%xor_ln73_22 = xor i1 %select_ln73_16, i1 1" [top.cpp:73]   --->   Operation 433 'xor' 'xor_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_27)   --->   "%or_ln73_8 = or i1 %tmp_110, i1 %xor_ln73_22" [top.cpp:73]   --->   Operation 434 'or' 'or_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_27)   --->   "%xor_ln73_23 = xor i1 %tmp_107, i1 1" [top.cpp:73]   --->   Operation 435 'xor' 'xor_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_27 = and i1 %or_ln73_8, i1 %xor_ln73_23" [top.cpp:73]   --->   Operation 436 'and' 'and_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_28 = and i1 %tmp_110, i1 %select_ln73_17" [top.cpp:73]   --->   Operation 437 'and' 'and_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_9)   --->   "%or_ln73_132 = or i1 %and_ln73_26, i1 %and_ln73_28" [top.cpp:73]   --->   Operation 438 'or' 'or_ln73_132' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_9)   --->   "%xor_ln73_24 = xor i1 %or_ln73_132, i1 1" [top.cpp:73]   --->   Operation 439 'xor' 'xor_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_9)   --->   "%and_ln73_29 = and i1 %tmp_107, i1 %xor_ln73_24" [top.cpp:73]   --->   Operation 440 'and' 'and_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_19)   --->   "%select_ln73_18 = select i1 %and_ln73_27, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 441 'select' 'select_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_9 = or i1 %and_ln73_27, i1 %and_ln73_29" [top.cpp:73]   --->   Operation 442 'or' 'or_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_19 = select i1 %or_ln73_9, i24 %select_ln73_18, i24 %add_ln73_4" [top.cpp:73]   --->   Operation 443 'select' 'select_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1" [top.cpp:73]   --->   Operation 444 'sext' 'sext_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (3.38ns)   --->   "%mul_ln73_5 = mul i48 %sext_ln73_5, i48 %conv7_i_5_cast" [top.cpp:73]   --->   Operation 445 'mul' 'mul_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 47" [top.cpp:73]   --->   Operation 446 'bitselect' 'tmp_114' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln73_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_5, i32 16, i32 39" [top.cpp:73]   --->   Operation 447 'partselect' 'trunc_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 15" [top.cpp:73]   --->   Operation 448 'bitselect' 'tmp_115' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_30)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 39" [top.cpp:73]   --->   Operation 449 'bitselect' 'tmp_116' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i1 %tmp_115" [top.cpp:73]   --->   Operation 450 'zext' 'zext_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (1.10ns)   --->   "%add_ln73_5 = add i24 %trunc_ln73_5, i24 %zext_ln73_5" [top.cpp:73]   --->   Operation 451 'add' 'add_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_5, i32 23" [top.cpp:73]   --->   Operation 452 'bitselect' 'tmp_117' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_30)   --->   "%xor_ln73_25 = xor i1 %tmp_117, i1 1" [top.cpp:73]   --->   Operation 453 'xor' 'xor_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_30 = and i1 %tmp_116, i1 %xor_ln73_25" [top.cpp:73]   --->   Operation 454 'and' 'and_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_34)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 40" [top.cpp:73]   --->   Operation 455 'bitselect' 'tmp_118' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_5, i32 41" [top.cpp:73]   --->   Operation 456 'partselect' 'tmp_119' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.89ns)   --->   "%icmp_ln73_15 = icmp_eq  i7 %tmp_119, i7 127" [top.cpp:73]   --->   Operation 457 'icmp' 'icmp_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_5, i32 40" [top.cpp:73]   --->   Operation 458 'partselect' 'tmp_120' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.90ns)   --->   "%icmp_ln73_16 = icmp_eq  i8 %tmp_120, i8 255" [top.cpp:73]   --->   Operation 459 'icmp' 'icmp_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.90ns)   --->   "%icmp_ln73_17 = icmp_eq  i8 %tmp_120, i8 0" [top.cpp:73]   --->   Operation 460 'icmp' 'icmp_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_33)   --->   "%select_ln73_20 = select i1 %and_ln73_30, i1 %icmp_ln73_16, i1 %icmp_ln73_17" [top.cpp:73]   --->   Operation 461 'select' 'select_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_34)   --->   "%xor_ln73_26 = xor i1 %tmp_118, i1 1" [top.cpp:73]   --->   Operation 462 'xor' 'xor_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_34)   --->   "%and_ln73_31 = and i1 %icmp_ln73_15, i1 %xor_ln73_26" [top.cpp:73]   --->   Operation 463 'and' 'and_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_34)   --->   "%select_ln73_21 = select i1 %and_ln73_30, i1 %and_ln73_31, i1 %icmp_ln73_16" [top.cpp:73]   --->   Operation 464 'select' 'select_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_11)   --->   "%and_ln73_32 = and i1 %and_ln73_30, i1 %icmp_ln73_16" [top.cpp:73]   --->   Operation 465 'and' 'and_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_33)   --->   "%xor_ln73_27 = xor i1 %select_ln73_20, i1 1" [top.cpp:73]   --->   Operation 466 'xor' 'xor_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_33)   --->   "%or_ln73_10 = or i1 %tmp_117, i1 %xor_ln73_27" [top.cpp:73]   --->   Operation 467 'or' 'or_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_33)   --->   "%xor_ln73_28 = xor i1 %tmp_114, i1 1" [top.cpp:73]   --->   Operation 468 'xor' 'xor_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_33 = and i1 %or_ln73_10, i1 %xor_ln73_28" [top.cpp:73]   --->   Operation 469 'and' 'and_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_34 = and i1 %tmp_117, i1 %select_ln73_21" [top.cpp:73]   --->   Operation 470 'and' 'and_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_11)   --->   "%or_ln73_133 = or i1 %and_ln73_32, i1 %and_ln73_34" [top.cpp:73]   --->   Operation 471 'or' 'or_ln73_133' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_11)   --->   "%xor_ln73_29 = xor i1 %or_ln73_133, i1 1" [top.cpp:73]   --->   Operation 472 'xor' 'xor_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_11)   --->   "%and_ln73_35 = and i1 %tmp_114, i1 %xor_ln73_29" [top.cpp:73]   --->   Operation 473 'and' 'and_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_23)   --->   "%select_ln73_22 = select i1 %and_ln73_33, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 474 'select' 'select_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_11 = or i1 %and_ln73_33, i1 %and_ln73_35" [top.cpp:73]   --->   Operation 475 'or' 'or_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_23 = select i1 %or_ln73_11, i24 %select_ln73_22, i24 %add_ln73_5" [top.cpp:73]   --->   Operation 476 'select' 'select_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 477 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4" [top.cpp:73]   --->   Operation 477 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 478 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4" [top.cpp:73]   --->   Operation 478 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 479 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4" [top.cpp:73]   --->   Operation 479 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 480 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4" [top.cpp:73]   --->   Operation 480 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 481 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5" [top.cpp:73]   --->   Operation 481 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 482 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5" [top.cpp:73]   --->   Operation 482 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 483 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5" [top.cpp:73]   --->   Operation 483 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 484 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5" [top.cpp:73]   --->   Operation 484 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 485 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6" [top.cpp:73]   --->   Operation 485 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 486 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6" [top.cpp:73]   --->   Operation 486 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 487 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6" [top.cpp:73]   --->   Operation 487 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 488 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6" [top.cpp:73]   --->   Operation 488 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 489 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7" [top.cpp:73]   --->   Operation 489 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 490 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7" [top.cpp:73]   --->   Operation 490 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 491 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7" [top.cpp:73]   --->   Operation 491 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_4 : Operation 492 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7" [top.cpp:73]   --->   Operation 492 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 5.92>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 8" [top.cpp:73]   --->   Operation 493 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln73_72 = zext i12 %tmp_8" [top.cpp:73]   --->   Operation 494 'zext' 'zext_ln73_72' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_72" [top.cpp:73]   --->   Operation 495 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 9" [top.cpp:73]   --->   Operation 496 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln73_73 = zext i12 %tmp_9" [top.cpp:73]   --->   Operation 497 'zext' 'zext_ln73_73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_73" [top.cpp:73]   --->   Operation 498 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_72" [top.cpp:73]   --->   Operation 499 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_73" [top.cpp:73]   --->   Operation 500 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_72" [top.cpp:73]   --->   Operation 501 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_73" [top.cpp:73]   --->   Operation 502 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_72" [top.cpp:73]   --->   Operation 503 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_73" [top.cpp:73]   --->   Operation 504 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 4" [top.cpp:73]   --->   Operation 505 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln73_84 = zext i14 %tmp_20" [top.cpp:73]   --->   Operation 506 'zext' 'zext_ln73_84' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i24 %C, i64 0, i64 %zext_ln73_84" [top.cpp:73]   --->   Operation 507 'getelementptr' 'C_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 5" [top.cpp:73]   --->   Operation 508 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln73_85 = zext i14 %tmp_21" [top.cpp:73]   --->   Operation 509 'zext' 'zext_ln73_85' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i24 %C, i64 0, i64 %zext_ln73_85" [top.cpp:73]   --->   Operation 510 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 511 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_19, i14 %C_addr_4" [top.cpp:73]   --->   Operation 511 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_5 : Operation 512 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_23, i14 %C_addr_5" [top.cpp:73]   --->   Operation 512 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1" [top.cpp:73]   --->   Operation 513 'sext' 'sext_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (3.38ns)   --->   "%mul_ln73_6 = mul i48 %sext_ln73_6, i48 %conv7_i_6_cast" [top.cpp:73]   --->   Operation 514 'mul' 'mul_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 47" [top.cpp:73]   --->   Operation 515 'bitselect' 'tmp_121' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln73_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_6, i32 16, i32 39" [top.cpp:73]   --->   Operation 516 'partselect' 'trunc_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 15" [top.cpp:73]   --->   Operation 517 'bitselect' 'tmp_122' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_36)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 39" [top.cpp:73]   --->   Operation 518 'bitselect' 'tmp_123' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i1 %tmp_122" [top.cpp:73]   --->   Operation 519 'zext' 'zext_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (1.10ns)   --->   "%add_ln73_6 = add i24 %trunc_ln73_6, i24 %zext_ln73_6" [top.cpp:73]   --->   Operation 520 'add' 'add_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_6, i32 23" [top.cpp:73]   --->   Operation 521 'bitselect' 'tmp_124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_36)   --->   "%xor_ln73_30 = xor i1 %tmp_124, i1 1" [top.cpp:73]   --->   Operation 522 'xor' 'xor_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_36 = and i1 %tmp_123, i1 %xor_ln73_30" [top.cpp:73]   --->   Operation 523 'and' 'and_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_40)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 40" [top.cpp:73]   --->   Operation 524 'bitselect' 'tmp_125' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_6, i32 41" [top.cpp:73]   --->   Operation 525 'partselect' 'tmp_126' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.89ns)   --->   "%icmp_ln73_18 = icmp_eq  i7 %tmp_126, i7 127" [top.cpp:73]   --->   Operation 526 'icmp' 'icmp_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_6, i32 40" [top.cpp:73]   --->   Operation 527 'partselect' 'tmp_127' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.90ns)   --->   "%icmp_ln73_19 = icmp_eq  i8 %tmp_127, i8 255" [top.cpp:73]   --->   Operation 528 'icmp' 'icmp_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.90ns)   --->   "%icmp_ln73_20 = icmp_eq  i8 %tmp_127, i8 0" [top.cpp:73]   --->   Operation 529 'icmp' 'icmp_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_39)   --->   "%select_ln73_24 = select i1 %and_ln73_36, i1 %icmp_ln73_19, i1 %icmp_ln73_20" [top.cpp:73]   --->   Operation 530 'select' 'select_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_40)   --->   "%xor_ln73_31 = xor i1 %tmp_125, i1 1" [top.cpp:73]   --->   Operation 531 'xor' 'xor_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_40)   --->   "%and_ln73_37 = and i1 %icmp_ln73_18, i1 %xor_ln73_31" [top.cpp:73]   --->   Operation 532 'and' 'and_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_40)   --->   "%select_ln73_25 = select i1 %and_ln73_36, i1 %and_ln73_37, i1 %icmp_ln73_19" [top.cpp:73]   --->   Operation 533 'select' 'select_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_13)   --->   "%and_ln73_38 = and i1 %and_ln73_36, i1 %icmp_ln73_19" [top.cpp:73]   --->   Operation 534 'and' 'and_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_39)   --->   "%xor_ln73_32 = xor i1 %select_ln73_24, i1 1" [top.cpp:73]   --->   Operation 535 'xor' 'xor_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_39)   --->   "%or_ln73_12 = or i1 %tmp_124, i1 %xor_ln73_32" [top.cpp:73]   --->   Operation 536 'or' 'or_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_39)   --->   "%xor_ln73_33 = xor i1 %tmp_121, i1 1" [top.cpp:73]   --->   Operation 537 'xor' 'xor_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_39 = and i1 %or_ln73_12, i1 %xor_ln73_33" [top.cpp:73]   --->   Operation 538 'and' 'and_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_40 = and i1 %tmp_124, i1 %select_ln73_25" [top.cpp:73]   --->   Operation 539 'and' 'and_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_13)   --->   "%or_ln73_134 = or i1 %and_ln73_38, i1 %and_ln73_40" [top.cpp:73]   --->   Operation 540 'or' 'or_ln73_134' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_13)   --->   "%xor_ln73_34 = xor i1 %or_ln73_134, i1 1" [top.cpp:73]   --->   Operation 541 'xor' 'xor_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_13)   --->   "%and_ln73_41 = and i1 %tmp_121, i1 %xor_ln73_34" [top.cpp:73]   --->   Operation 542 'and' 'and_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_27)   --->   "%select_ln73_26 = select i1 %and_ln73_39, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 543 'select' 'select_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 544 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_13 = or i1 %and_ln73_39, i1 %and_ln73_41" [top.cpp:73]   --->   Operation 544 'or' 'or_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_27 = select i1 %or_ln73_13, i24 %select_ln73_26, i24 %add_ln73_6" [top.cpp:73]   --->   Operation 545 'select' 'select_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1" [top.cpp:73]   --->   Operation 546 'sext' 'sext_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (3.38ns)   --->   "%mul_ln73_7 = mul i48 %sext_ln73_7, i48 %conv7_i_7_cast" [top.cpp:73]   --->   Operation 547 'mul' 'mul_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 47" [top.cpp:73]   --->   Operation 548 'bitselect' 'tmp_128' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln73_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_7, i32 16, i32 39" [top.cpp:73]   --->   Operation 549 'partselect' 'trunc_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 15" [top.cpp:73]   --->   Operation 550 'bitselect' 'tmp_129' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_42)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 39" [top.cpp:73]   --->   Operation 551 'bitselect' 'tmp_130' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i1 %tmp_129" [top.cpp:73]   --->   Operation 552 'zext' 'zext_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (1.10ns)   --->   "%add_ln73_7 = add i24 %trunc_ln73_7, i24 %zext_ln73_7" [top.cpp:73]   --->   Operation 553 'add' 'add_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_7, i32 23" [top.cpp:73]   --->   Operation 554 'bitselect' 'tmp_131' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_42)   --->   "%xor_ln73_35 = xor i1 %tmp_131, i1 1" [top.cpp:73]   --->   Operation 555 'xor' 'xor_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_42 = and i1 %tmp_130, i1 %xor_ln73_35" [top.cpp:73]   --->   Operation 556 'and' 'and_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_46)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 40" [top.cpp:73]   --->   Operation 557 'bitselect' 'tmp_132' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_7, i32 41" [top.cpp:73]   --->   Operation 558 'partselect' 'tmp_133' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.89ns)   --->   "%icmp_ln73_21 = icmp_eq  i7 %tmp_133, i7 127" [top.cpp:73]   --->   Operation 559 'icmp' 'icmp_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_7, i32 40" [top.cpp:73]   --->   Operation 560 'partselect' 'tmp_134' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.90ns)   --->   "%icmp_ln73_22 = icmp_eq  i8 %tmp_134, i8 255" [top.cpp:73]   --->   Operation 561 'icmp' 'icmp_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.90ns)   --->   "%icmp_ln73_23 = icmp_eq  i8 %tmp_134, i8 0" [top.cpp:73]   --->   Operation 562 'icmp' 'icmp_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_45)   --->   "%select_ln73_28 = select i1 %and_ln73_42, i1 %icmp_ln73_22, i1 %icmp_ln73_23" [top.cpp:73]   --->   Operation 563 'select' 'select_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_46)   --->   "%xor_ln73_36 = xor i1 %tmp_132, i1 1" [top.cpp:73]   --->   Operation 564 'xor' 'xor_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_46)   --->   "%and_ln73_43 = and i1 %icmp_ln73_21, i1 %xor_ln73_36" [top.cpp:73]   --->   Operation 565 'and' 'and_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_46)   --->   "%select_ln73_29 = select i1 %and_ln73_42, i1 %and_ln73_43, i1 %icmp_ln73_22" [top.cpp:73]   --->   Operation 566 'select' 'select_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_15)   --->   "%and_ln73_44 = and i1 %and_ln73_42, i1 %icmp_ln73_22" [top.cpp:73]   --->   Operation 567 'and' 'and_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_45)   --->   "%xor_ln73_37 = xor i1 %select_ln73_28, i1 1" [top.cpp:73]   --->   Operation 568 'xor' 'xor_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_45)   --->   "%or_ln73_14 = or i1 %tmp_131, i1 %xor_ln73_37" [top.cpp:73]   --->   Operation 569 'or' 'or_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_45)   --->   "%xor_ln73_38 = xor i1 %tmp_128, i1 1" [top.cpp:73]   --->   Operation 570 'xor' 'xor_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_45 = and i1 %or_ln73_14, i1 %xor_ln73_38" [top.cpp:73]   --->   Operation 571 'and' 'and_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_46 = and i1 %tmp_131, i1 %select_ln73_29" [top.cpp:73]   --->   Operation 572 'and' 'and_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_15)   --->   "%or_ln73_135 = or i1 %and_ln73_44, i1 %and_ln73_46" [top.cpp:73]   --->   Operation 573 'or' 'or_ln73_135' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_15)   --->   "%xor_ln73_39 = xor i1 %or_ln73_135, i1 1" [top.cpp:73]   --->   Operation 574 'xor' 'xor_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_15)   --->   "%and_ln73_47 = and i1 %tmp_128, i1 %xor_ln73_39" [top.cpp:73]   --->   Operation 575 'and' 'and_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_31)   --->   "%select_ln73_30 = select i1 %and_ln73_45, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 576 'select' 'select_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 577 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_15 = or i1 %and_ln73_45, i1 %and_ln73_47" [top.cpp:73]   --->   Operation 577 'or' 'or_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_31 = select i1 %or_ln73_15, i24 %select_ln73_30, i24 %add_ln73_7" [top.cpp:73]   --->   Operation 578 'select' 'select_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 579 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6" [top.cpp:73]   --->   Operation 579 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 580 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6" [top.cpp:73]   --->   Operation 580 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 581 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6" [top.cpp:73]   --->   Operation 581 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 582 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6" [top.cpp:73]   --->   Operation 582 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 583 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7" [top.cpp:73]   --->   Operation 583 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 584 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7" [top.cpp:73]   --->   Operation 584 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 585 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7" [top.cpp:73]   --->   Operation 585 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 586 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7" [top.cpp:73]   --->   Operation 586 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 587 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8" [top.cpp:73]   --->   Operation 587 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 588 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8" [top.cpp:73]   --->   Operation 588 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 589 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8" [top.cpp:73]   --->   Operation 589 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 590 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8" [top.cpp:73]   --->   Operation 590 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 591 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9" [top.cpp:73]   --->   Operation 591 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 592 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9" [top.cpp:73]   --->   Operation 592 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 593 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9" [top.cpp:73]   --->   Operation 593 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_5 : Operation 594 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9" [top.cpp:73]   --->   Operation 594 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 5.92>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 10" [top.cpp:73]   --->   Operation 595 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln73_74 = zext i12 %tmp_10" [top.cpp:73]   --->   Operation 596 'zext' 'zext_ln73_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_74" [top.cpp:73]   --->   Operation 597 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 11" [top.cpp:73]   --->   Operation 598 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln73_75 = zext i12 %tmp_11" [top.cpp:73]   --->   Operation 599 'zext' 'zext_ln73_75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_75" [top.cpp:73]   --->   Operation 600 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 601 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_74" [top.cpp:73]   --->   Operation 601 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_75" [top.cpp:73]   --->   Operation 602 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_74" [top.cpp:73]   --->   Operation 603 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_75" [top.cpp:73]   --->   Operation 604 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_74" [top.cpp:73]   --->   Operation 605 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_75" [top.cpp:73]   --->   Operation 606 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 6" [top.cpp:73]   --->   Operation 607 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln73_86 = zext i14 %tmp_22" [top.cpp:73]   --->   Operation 608 'zext' 'zext_ln73_86' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i24 %C, i64 0, i64 %zext_ln73_86" [top.cpp:73]   --->   Operation 609 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 7" [top.cpp:73]   --->   Operation 610 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln73_87 = zext i14 %tmp_23" [top.cpp:73]   --->   Operation 611 'zext' 'zext_ln73_87' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i24 %C, i64 0, i64 %zext_ln73_87" [top.cpp:73]   --->   Operation 612 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 613 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_27, i14 %C_addr_6" [top.cpp:73]   --->   Operation 613 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_6 : Operation 614 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_31, i14 %C_addr_7" [top.cpp:73]   --->   Operation 614 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2" [top.cpp:73]   --->   Operation 615 'sext' 'sext_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (3.38ns)   --->   "%mul_ln73_8 = mul i48 %sext_ln73_8, i48 %conv7_i_8_cast" [top.cpp:73]   --->   Operation 616 'mul' 'mul_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 47" [top.cpp:73]   --->   Operation 617 'bitselect' 'tmp_135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln73_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_8, i32 16, i32 39" [top.cpp:73]   --->   Operation 618 'partselect' 'trunc_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 15" [top.cpp:73]   --->   Operation 619 'bitselect' 'tmp_136' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_48)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 39" [top.cpp:73]   --->   Operation 620 'bitselect' 'tmp_137' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i1 %tmp_136" [top.cpp:73]   --->   Operation 621 'zext' 'zext_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (1.10ns)   --->   "%add_ln73_8 = add i24 %trunc_ln73_8, i24 %zext_ln73_8" [top.cpp:73]   --->   Operation 622 'add' 'add_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_8, i32 23" [top.cpp:73]   --->   Operation 623 'bitselect' 'tmp_138' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_48)   --->   "%xor_ln73_40 = xor i1 %tmp_138, i1 1" [top.cpp:73]   --->   Operation 624 'xor' 'xor_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_48 = and i1 %tmp_137, i1 %xor_ln73_40" [top.cpp:73]   --->   Operation 625 'and' 'and_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_52)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 40" [top.cpp:73]   --->   Operation 626 'bitselect' 'tmp_139' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_8, i32 41" [top.cpp:73]   --->   Operation 627 'partselect' 'tmp_140' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.89ns)   --->   "%icmp_ln73_24 = icmp_eq  i7 %tmp_140, i7 127" [top.cpp:73]   --->   Operation 628 'icmp' 'icmp_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_8, i32 40" [top.cpp:73]   --->   Operation 629 'partselect' 'tmp_141' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.90ns)   --->   "%icmp_ln73_25 = icmp_eq  i8 %tmp_141, i8 255" [top.cpp:73]   --->   Operation 630 'icmp' 'icmp_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (0.90ns)   --->   "%icmp_ln73_26 = icmp_eq  i8 %tmp_141, i8 0" [top.cpp:73]   --->   Operation 631 'icmp' 'icmp_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_51)   --->   "%select_ln73_32 = select i1 %and_ln73_48, i1 %icmp_ln73_25, i1 %icmp_ln73_26" [top.cpp:73]   --->   Operation 632 'select' 'select_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_52)   --->   "%xor_ln73_41 = xor i1 %tmp_139, i1 1" [top.cpp:73]   --->   Operation 633 'xor' 'xor_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_52)   --->   "%and_ln73_49 = and i1 %icmp_ln73_24, i1 %xor_ln73_41" [top.cpp:73]   --->   Operation 634 'and' 'and_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_52)   --->   "%select_ln73_33 = select i1 %and_ln73_48, i1 %and_ln73_49, i1 %icmp_ln73_25" [top.cpp:73]   --->   Operation 635 'select' 'select_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_17)   --->   "%and_ln73_50 = and i1 %and_ln73_48, i1 %icmp_ln73_25" [top.cpp:73]   --->   Operation 636 'and' 'and_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_51)   --->   "%xor_ln73_42 = xor i1 %select_ln73_32, i1 1" [top.cpp:73]   --->   Operation 637 'xor' 'xor_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_51)   --->   "%or_ln73_16 = or i1 %tmp_138, i1 %xor_ln73_42" [top.cpp:73]   --->   Operation 638 'or' 'or_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_51)   --->   "%xor_ln73_43 = xor i1 %tmp_135, i1 1" [top.cpp:73]   --->   Operation 639 'xor' 'xor_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_51 = and i1 %or_ln73_16, i1 %xor_ln73_43" [top.cpp:73]   --->   Operation 640 'and' 'and_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_52 = and i1 %tmp_138, i1 %select_ln73_33" [top.cpp:73]   --->   Operation 641 'and' 'and_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_17)   --->   "%or_ln73_136 = or i1 %and_ln73_50, i1 %and_ln73_52" [top.cpp:73]   --->   Operation 642 'or' 'or_ln73_136' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_17)   --->   "%xor_ln73_44 = xor i1 %or_ln73_136, i1 1" [top.cpp:73]   --->   Operation 643 'xor' 'xor_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_17)   --->   "%and_ln73_53 = and i1 %tmp_135, i1 %xor_ln73_44" [top.cpp:73]   --->   Operation 644 'and' 'and_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_35)   --->   "%select_ln73_34 = select i1 %and_ln73_51, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 645 'select' 'select_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_17 = or i1 %and_ln73_51, i1 %and_ln73_53" [top.cpp:73]   --->   Operation 646 'or' 'or_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_35 = select i1 %or_ln73_17, i24 %select_ln73_34, i24 %add_ln73_8" [top.cpp:73]   --->   Operation 647 'select' 'select_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2" [top.cpp:73]   --->   Operation 648 'sext' 'sext_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (3.38ns)   --->   "%mul_ln73_9 = mul i48 %sext_ln73_9, i48 %conv7_i_9_cast" [top.cpp:73]   --->   Operation 649 'mul' 'mul_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 47" [top.cpp:73]   --->   Operation 650 'bitselect' 'tmp_142' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln73_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_9, i32 16, i32 39" [top.cpp:73]   --->   Operation 651 'partselect' 'trunc_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 15" [top.cpp:73]   --->   Operation 652 'bitselect' 'tmp_143' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_54)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 39" [top.cpp:73]   --->   Operation 653 'bitselect' 'tmp_144' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i1 %tmp_143" [top.cpp:73]   --->   Operation 654 'zext' 'zext_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (1.10ns)   --->   "%add_ln73_9 = add i24 %trunc_ln73_9, i24 %zext_ln73_9" [top.cpp:73]   --->   Operation 655 'add' 'add_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_9, i32 23" [top.cpp:73]   --->   Operation 656 'bitselect' 'tmp_145' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_54)   --->   "%xor_ln73_45 = xor i1 %tmp_145, i1 1" [top.cpp:73]   --->   Operation 657 'xor' 'xor_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_54 = and i1 %tmp_144, i1 %xor_ln73_45" [top.cpp:73]   --->   Operation 658 'and' 'and_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_58)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 40" [top.cpp:73]   --->   Operation 659 'bitselect' 'tmp_146' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_9, i32 41" [top.cpp:73]   --->   Operation 660 'partselect' 'tmp_147' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.89ns)   --->   "%icmp_ln73_27 = icmp_eq  i7 %tmp_147, i7 127" [top.cpp:73]   --->   Operation 661 'icmp' 'icmp_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_9, i32 40" [top.cpp:73]   --->   Operation 662 'partselect' 'tmp_148' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.90ns)   --->   "%icmp_ln73_28 = icmp_eq  i8 %tmp_148, i8 255" [top.cpp:73]   --->   Operation 663 'icmp' 'icmp_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (0.90ns)   --->   "%icmp_ln73_29 = icmp_eq  i8 %tmp_148, i8 0" [top.cpp:73]   --->   Operation 664 'icmp' 'icmp_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_57)   --->   "%select_ln73_36 = select i1 %and_ln73_54, i1 %icmp_ln73_28, i1 %icmp_ln73_29" [top.cpp:73]   --->   Operation 665 'select' 'select_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_58)   --->   "%xor_ln73_46 = xor i1 %tmp_146, i1 1" [top.cpp:73]   --->   Operation 666 'xor' 'xor_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_58)   --->   "%and_ln73_55 = and i1 %icmp_ln73_27, i1 %xor_ln73_46" [top.cpp:73]   --->   Operation 667 'and' 'and_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_58)   --->   "%select_ln73_37 = select i1 %and_ln73_54, i1 %and_ln73_55, i1 %icmp_ln73_28" [top.cpp:73]   --->   Operation 668 'select' 'select_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_19)   --->   "%and_ln73_56 = and i1 %and_ln73_54, i1 %icmp_ln73_28" [top.cpp:73]   --->   Operation 669 'and' 'and_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_57)   --->   "%xor_ln73_47 = xor i1 %select_ln73_36, i1 1" [top.cpp:73]   --->   Operation 670 'xor' 'xor_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_57)   --->   "%or_ln73_18 = or i1 %tmp_145, i1 %xor_ln73_47" [top.cpp:73]   --->   Operation 671 'or' 'or_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_57)   --->   "%xor_ln73_48 = xor i1 %tmp_142, i1 1" [top.cpp:73]   --->   Operation 672 'xor' 'xor_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_57 = and i1 %or_ln73_18, i1 %xor_ln73_48" [top.cpp:73]   --->   Operation 673 'and' 'and_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_58 = and i1 %tmp_145, i1 %select_ln73_37" [top.cpp:73]   --->   Operation 674 'and' 'and_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_19)   --->   "%or_ln73_137 = or i1 %and_ln73_56, i1 %and_ln73_58" [top.cpp:73]   --->   Operation 675 'or' 'or_ln73_137' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_19)   --->   "%xor_ln73_49 = xor i1 %or_ln73_137, i1 1" [top.cpp:73]   --->   Operation 676 'xor' 'xor_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_19)   --->   "%and_ln73_59 = and i1 %tmp_142, i1 %xor_ln73_49" [top.cpp:73]   --->   Operation 677 'and' 'and_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_39)   --->   "%select_ln73_38 = select i1 %and_ln73_57, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 678 'select' 'select_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_19 = or i1 %and_ln73_57, i1 %and_ln73_59" [top.cpp:73]   --->   Operation 679 'or' 'or_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 680 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_39 = select i1 %or_ln73_19, i24 %select_ln73_38, i24 %add_ln73_9" [top.cpp:73]   --->   Operation 680 'select' 'select_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 681 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8" [top.cpp:73]   --->   Operation 681 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 682 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8" [top.cpp:73]   --->   Operation 682 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 683 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8" [top.cpp:73]   --->   Operation 683 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 684 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8" [top.cpp:73]   --->   Operation 684 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 685 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9" [top.cpp:73]   --->   Operation 685 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 686 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9" [top.cpp:73]   --->   Operation 686 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 687 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9" [top.cpp:73]   --->   Operation 687 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 688 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9" [top.cpp:73]   --->   Operation 688 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 689 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10" [top.cpp:73]   --->   Operation 689 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 690 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10" [top.cpp:73]   --->   Operation 690 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 691 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10" [top.cpp:73]   --->   Operation 691 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 692 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10" [top.cpp:73]   --->   Operation 692 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 693 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11" [top.cpp:73]   --->   Operation 693 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 694 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11" [top.cpp:73]   --->   Operation 694 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 695 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11" [top.cpp:73]   --->   Operation 695 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_6 : Operation 696 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11" [top.cpp:73]   --->   Operation 696 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 12" [top.cpp:73]   --->   Operation 697 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln73_76 = zext i12 %tmp_12" [top.cpp:73]   --->   Operation 698 'zext' 'zext_ln73_76' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 699 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_76" [top.cpp:73]   --->   Operation 699 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 13" [top.cpp:73]   --->   Operation 700 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln73_77 = zext i12 %tmp_13" [top.cpp:73]   --->   Operation 701 'zext' 'zext_ln73_77' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 702 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_77" [top.cpp:73]   --->   Operation 702 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_76" [top.cpp:73]   --->   Operation 703 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 704 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_77" [top.cpp:73]   --->   Operation 704 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 705 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_76" [top.cpp:73]   --->   Operation 705 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 706 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_77" [top.cpp:73]   --->   Operation 706 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_76" [top.cpp:73]   --->   Operation 707 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_77" [top.cpp:73]   --->   Operation 708 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 8" [top.cpp:73]   --->   Operation 709 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln73_88 = zext i14 %tmp_24" [top.cpp:73]   --->   Operation 710 'zext' 'zext_ln73_88' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 711 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i24 %C, i64 0, i64 %zext_ln73_88" [top.cpp:73]   --->   Operation 711 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 9" [top.cpp:73]   --->   Operation 712 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln73_89 = zext i14 %tmp_25" [top.cpp:73]   --->   Operation 713 'zext' 'zext_ln73_89' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i24 %C, i64 0, i64 %zext_ln73_89" [top.cpp:73]   --->   Operation 714 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 715 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_35, i14 %C_addr_8" [top.cpp:73]   --->   Operation 715 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_7 : Operation 716 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_39, i14 %C_addr_9" [top.cpp:73]   --->   Operation 716 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_7 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2" [top.cpp:73]   --->   Operation 717 'sext' 'sext_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 718 [1/1] (3.38ns)   --->   "%mul_ln73_10 = mul i48 %sext_ln73_10, i48 %conv7_i_10_cast" [top.cpp:73]   --->   Operation 718 'mul' 'mul_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 47" [top.cpp:73]   --->   Operation 719 'bitselect' 'tmp_149' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln73_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_10, i32 16, i32 39" [top.cpp:73]   --->   Operation 720 'partselect' 'trunc_ln73_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 15" [top.cpp:73]   --->   Operation 721 'bitselect' 'tmp_150' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_60)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 39" [top.cpp:73]   --->   Operation 722 'bitselect' 'tmp_151' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i1 %tmp_150" [top.cpp:73]   --->   Operation 723 'zext' 'zext_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 724 [1/1] (1.10ns)   --->   "%add_ln73_10 = add i24 %trunc_ln73_s, i24 %zext_ln73_10" [top.cpp:73]   --->   Operation 724 'add' 'add_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_10, i32 23" [top.cpp:73]   --->   Operation 725 'bitselect' 'tmp_152' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_60)   --->   "%xor_ln73_50 = xor i1 %tmp_152, i1 1" [top.cpp:73]   --->   Operation 726 'xor' 'xor_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_60 = and i1 %tmp_151, i1 %xor_ln73_50" [top.cpp:73]   --->   Operation 727 'and' 'and_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_64)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 40" [top.cpp:73]   --->   Operation 728 'bitselect' 'tmp_153' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_10, i32 41" [top.cpp:73]   --->   Operation 729 'partselect' 'tmp_154' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 730 [1/1] (0.89ns)   --->   "%icmp_ln73_30 = icmp_eq  i7 %tmp_154, i7 127" [top.cpp:73]   --->   Operation 730 'icmp' 'icmp_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_10, i32 40" [top.cpp:73]   --->   Operation 731 'partselect' 'tmp_155' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 732 [1/1] (0.90ns)   --->   "%icmp_ln73_31 = icmp_eq  i8 %tmp_155, i8 255" [top.cpp:73]   --->   Operation 732 'icmp' 'icmp_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 733 [1/1] (0.90ns)   --->   "%icmp_ln73_32 = icmp_eq  i8 %tmp_155, i8 0" [top.cpp:73]   --->   Operation 733 'icmp' 'icmp_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_63)   --->   "%select_ln73_40 = select i1 %and_ln73_60, i1 %icmp_ln73_31, i1 %icmp_ln73_32" [top.cpp:73]   --->   Operation 734 'select' 'select_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_64)   --->   "%xor_ln73_51 = xor i1 %tmp_153, i1 1" [top.cpp:73]   --->   Operation 735 'xor' 'xor_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_64)   --->   "%and_ln73_61 = and i1 %icmp_ln73_30, i1 %xor_ln73_51" [top.cpp:73]   --->   Operation 736 'and' 'and_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_64)   --->   "%select_ln73_41 = select i1 %and_ln73_60, i1 %and_ln73_61, i1 %icmp_ln73_31" [top.cpp:73]   --->   Operation 737 'select' 'select_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_21)   --->   "%and_ln73_62 = and i1 %and_ln73_60, i1 %icmp_ln73_31" [top.cpp:73]   --->   Operation 738 'and' 'and_ln73_62' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_63)   --->   "%xor_ln73_52 = xor i1 %select_ln73_40, i1 1" [top.cpp:73]   --->   Operation 739 'xor' 'xor_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_63)   --->   "%or_ln73_20 = or i1 %tmp_152, i1 %xor_ln73_52" [top.cpp:73]   --->   Operation 740 'or' 'or_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_63)   --->   "%xor_ln73_53 = xor i1 %tmp_149, i1 1" [top.cpp:73]   --->   Operation 741 'xor' 'xor_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 742 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_63 = and i1 %or_ln73_20, i1 %xor_ln73_53" [top.cpp:73]   --->   Operation 742 'and' 'and_ln73_63' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 743 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_64 = and i1 %tmp_152, i1 %select_ln73_41" [top.cpp:73]   --->   Operation 743 'and' 'and_ln73_64' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_21)   --->   "%or_ln73_138 = or i1 %and_ln73_62, i1 %and_ln73_64" [top.cpp:73]   --->   Operation 744 'or' 'or_ln73_138' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_21)   --->   "%xor_ln73_54 = xor i1 %or_ln73_138, i1 1" [top.cpp:73]   --->   Operation 745 'xor' 'xor_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_21)   --->   "%and_ln73_65 = and i1 %tmp_149, i1 %xor_ln73_54" [top.cpp:73]   --->   Operation 746 'and' 'and_ln73_65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_43)   --->   "%select_ln73_42 = select i1 %and_ln73_63, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 747 'select' 'select_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 748 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_21 = or i1 %and_ln73_63, i1 %and_ln73_65" [top.cpp:73]   --->   Operation 748 'or' 'or_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 749 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_43 = select i1 %or_ln73_21, i24 %select_ln73_42, i24 %add_ln73_10" [top.cpp:73]   --->   Operation 749 'select' 'select_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2" [top.cpp:73]   --->   Operation 750 'sext' 'sext_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 751 [1/1] (3.38ns)   --->   "%mul_ln73_11 = mul i48 %sext_ln73_11, i48 %conv7_i_11_cast" [top.cpp:73]   --->   Operation 751 'mul' 'mul_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 47" [top.cpp:73]   --->   Operation 752 'bitselect' 'tmp_156' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln73_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_11, i32 16, i32 39" [top.cpp:73]   --->   Operation 753 'partselect' 'trunc_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 15" [top.cpp:73]   --->   Operation 754 'bitselect' 'tmp_157' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_66)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 39" [top.cpp:73]   --->   Operation 755 'bitselect' 'tmp_158' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i1 %tmp_157" [top.cpp:73]   --->   Operation 756 'zext' 'zext_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (1.10ns)   --->   "%add_ln73_11 = add i24 %trunc_ln73_10, i24 %zext_ln73_11" [top.cpp:73]   --->   Operation 757 'add' 'add_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_11, i32 23" [top.cpp:73]   --->   Operation 758 'bitselect' 'tmp_159' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_66)   --->   "%xor_ln73_55 = xor i1 %tmp_159, i1 1" [top.cpp:73]   --->   Operation 759 'xor' 'xor_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_66 = and i1 %tmp_158, i1 %xor_ln73_55" [top.cpp:73]   --->   Operation 760 'and' 'and_ln73_66' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_70)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 40" [top.cpp:73]   --->   Operation 761 'bitselect' 'tmp_160' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_11, i32 41" [top.cpp:73]   --->   Operation 762 'partselect' 'tmp_161' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (0.89ns)   --->   "%icmp_ln73_33 = icmp_eq  i7 %tmp_161, i7 127" [top.cpp:73]   --->   Operation 763 'icmp' 'icmp_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_11, i32 40" [top.cpp:73]   --->   Operation 764 'partselect' 'tmp_162' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 765 [1/1] (0.90ns)   --->   "%icmp_ln73_34 = icmp_eq  i8 %tmp_162, i8 255" [top.cpp:73]   --->   Operation 765 'icmp' 'icmp_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [1/1] (0.90ns)   --->   "%icmp_ln73_35 = icmp_eq  i8 %tmp_162, i8 0" [top.cpp:73]   --->   Operation 766 'icmp' 'icmp_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_69)   --->   "%select_ln73_44 = select i1 %and_ln73_66, i1 %icmp_ln73_34, i1 %icmp_ln73_35" [top.cpp:73]   --->   Operation 767 'select' 'select_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_70)   --->   "%xor_ln73_56 = xor i1 %tmp_160, i1 1" [top.cpp:73]   --->   Operation 768 'xor' 'xor_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_70)   --->   "%and_ln73_67 = and i1 %icmp_ln73_33, i1 %xor_ln73_56" [top.cpp:73]   --->   Operation 769 'and' 'and_ln73_67' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_70)   --->   "%select_ln73_45 = select i1 %and_ln73_66, i1 %and_ln73_67, i1 %icmp_ln73_34" [top.cpp:73]   --->   Operation 770 'select' 'select_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_23)   --->   "%and_ln73_68 = and i1 %and_ln73_66, i1 %icmp_ln73_34" [top.cpp:73]   --->   Operation 771 'and' 'and_ln73_68' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_69)   --->   "%xor_ln73_57 = xor i1 %select_ln73_44, i1 1" [top.cpp:73]   --->   Operation 772 'xor' 'xor_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_69)   --->   "%or_ln73_22 = or i1 %tmp_159, i1 %xor_ln73_57" [top.cpp:73]   --->   Operation 773 'or' 'or_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_69)   --->   "%xor_ln73_58 = xor i1 %tmp_156, i1 1" [top.cpp:73]   --->   Operation 774 'xor' 'xor_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_69 = and i1 %or_ln73_22, i1 %xor_ln73_58" [top.cpp:73]   --->   Operation 775 'and' 'and_ln73_69' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 776 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_70 = and i1 %tmp_159, i1 %select_ln73_45" [top.cpp:73]   --->   Operation 776 'and' 'and_ln73_70' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_23)   --->   "%or_ln73_139 = or i1 %and_ln73_68, i1 %and_ln73_70" [top.cpp:73]   --->   Operation 777 'or' 'or_ln73_139' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_23)   --->   "%xor_ln73_59 = xor i1 %or_ln73_139, i1 1" [top.cpp:73]   --->   Operation 778 'xor' 'xor_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_23)   --->   "%and_ln73_71 = and i1 %tmp_156, i1 %xor_ln73_59" [top.cpp:73]   --->   Operation 779 'and' 'and_ln73_71' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_47)   --->   "%select_ln73_46 = select i1 %and_ln73_69, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 780 'select' 'select_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 781 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_23 = or i1 %and_ln73_69, i1 %and_ln73_71" [top.cpp:73]   --->   Operation 781 'or' 'or_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_47 = select i1 %or_ln73_23, i24 %select_ln73_46, i24 %add_ln73_11" [top.cpp:73]   --->   Operation 782 'select' 'select_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 783 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10" [top.cpp:73]   --->   Operation 783 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 784 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10" [top.cpp:73]   --->   Operation 784 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 785 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10" [top.cpp:73]   --->   Operation 785 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 786 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10" [top.cpp:73]   --->   Operation 786 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 787 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11" [top.cpp:73]   --->   Operation 787 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 788 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11" [top.cpp:73]   --->   Operation 788 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 789 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11" [top.cpp:73]   --->   Operation 789 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 790 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11" [top.cpp:73]   --->   Operation 790 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 791 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12" [top.cpp:73]   --->   Operation 791 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 792 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12" [top.cpp:73]   --->   Operation 792 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 793 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12" [top.cpp:73]   --->   Operation 793 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 794 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12" [top.cpp:73]   --->   Operation 794 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 795 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13" [top.cpp:73]   --->   Operation 795 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 796 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13" [top.cpp:73]   --->   Operation 796 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 797 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13" [top.cpp:73]   --->   Operation 797 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_7 : Operation 798 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13" [top.cpp:73]   --->   Operation 798 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 14" [top.cpp:73]   --->   Operation 799 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln73_78 = zext i12 %tmp_14" [top.cpp:73]   --->   Operation 800 'zext' 'zext_ln73_78' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 801 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_78" [top.cpp:73]   --->   Operation 801 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 15" [top.cpp:73]   --->   Operation 802 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln73_79 = zext i12 %tmp_15" [top.cpp:73]   --->   Operation 803 'zext' 'zext_ln73_79' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 804 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_79" [top.cpp:73]   --->   Operation 804 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 805 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_78" [top.cpp:73]   --->   Operation 805 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_79" [top.cpp:73]   --->   Operation 806 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_78" [top.cpp:73]   --->   Operation 807 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 808 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_79" [top.cpp:73]   --->   Operation 808 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_78" [top.cpp:73]   --->   Operation 809 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 810 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_79" [top.cpp:73]   --->   Operation 810 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 10" [top.cpp:73]   --->   Operation 811 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln73_90 = zext i14 %tmp_26" [top.cpp:73]   --->   Operation 812 'zext' 'zext_ln73_90' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 813 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr i24 %C, i64 0, i64 %zext_ln73_90" [top.cpp:73]   --->   Operation 813 'getelementptr' 'C_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 11" [top.cpp:73]   --->   Operation 814 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln73_91 = zext i14 %tmp_27" [top.cpp:73]   --->   Operation 815 'zext' 'zext_ln73_91' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 816 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr i24 %C, i64 0, i64 %zext_ln73_91" [top.cpp:73]   --->   Operation 816 'getelementptr' 'C_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 817 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_43, i14 %C_addr_10" [top.cpp:73]   --->   Operation 817 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_8 : Operation 818 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_47, i14 %C_addr_11" [top.cpp:73]   --->   Operation 818 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_8 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3" [top.cpp:73]   --->   Operation 819 'sext' 'sext_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 820 [1/1] (3.38ns)   --->   "%mul_ln73_12 = mul i48 %sext_ln73_12, i48 %conv7_i_12_cast" [top.cpp:73]   --->   Operation 820 'mul' 'mul_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 47" [top.cpp:73]   --->   Operation 821 'bitselect' 'tmp_163' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln73_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_12, i32 16, i32 39" [top.cpp:73]   --->   Operation 822 'partselect' 'trunc_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 15" [top.cpp:73]   --->   Operation 823 'bitselect' 'tmp_164' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_72)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 39" [top.cpp:73]   --->   Operation 824 'bitselect' 'tmp_165' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i1 %tmp_164" [top.cpp:73]   --->   Operation 825 'zext' 'zext_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 826 [1/1] (1.10ns)   --->   "%add_ln73_12 = add i24 %trunc_ln73_11, i24 %zext_ln73_12" [top.cpp:73]   --->   Operation 826 'add' 'add_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_12, i32 23" [top.cpp:73]   --->   Operation 827 'bitselect' 'tmp_166' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_72)   --->   "%xor_ln73_60 = xor i1 %tmp_166, i1 1" [top.cpp:73]   --->   Operation 828 'xor' 'xor_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 829 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_72 = and i1 %tmp_165, i1 %xor_ln73_60" [top.cpp:73]   --->   Operation 829 'and' 'and_ln73_72' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_76)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 40" [top.cpp:73]   --->   Operation 830 'bitselect' 'tmp_167' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_12, i32 41" [top.cpp:73]   --->   Operation 831 'partselect' 'tmp_168' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 832 [1/1] (0.89ns)   --->   "%icmp_ln73_36 = icmp_eq  i7 %tmp_168, i7 127" [top.cpp:73]   --->   Operation 832 'icmp' 'icmp_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_12, i32 40" [top.cpp:73]   --->   Operation 833 'partselect' 'tmp_169' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 834 [1/1] (0.90ns)   --->   "%icmp_ln73_37 = icmp_eq  i8 %tmp_169, i8 255" [top.cpp:73]   --->   Operation 834 'icmp' 'icmp_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 835 [1/1] (0.90ns)   --->   "%icmp_ln73_38 = icmp_eq  i8 %tmp_169, i8 0" [top.cpp:73]   --->   Operation 835 'icmp' 'icmp_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_75)   --->   "%select_ln73_48 = select i1 %and_ln73_72, i1 %icmp_ln73_37, i1 %icmp_ln73_38" [top.cpp:73]   --->   Operation 836 'select' 'select_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_76)   --->   "%xor_ln73_61 = xor i1 %tmp_167, i1 1" [top.cpp:73]   --->   Operation 837 'xor' 'xor_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_76)   --->   "%and_ln73_73 = and i1 %icmp_ln73_36, i1 %xor_ln73_61" [top.cpp:73]   --->   Operation 838 'and' 'and_ln73_73' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_76)   --->   "%select_ln73_49 = select i1 %and_ln73_72, i1 %and_ln73_73, i1 %icmp_ln73_37" [top.cpp:73]   --->   Operation 839 'select' 'select_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_25)   --->   "%and_ln73_74 = and i1 %and_ln73_72, i1 %icmp_ln73_37" [top.cpp:73]   --->   Operation 840 'and' 'and_ln73_74' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_75)   --->   "%xor_ln73_62 = xor i1 %select_ln73_48, i1 1" [top.cpp:73]   --->   Operation 841 'xor' 'xor_ln73_62' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_75)   --->   "%or_ln73_24 = or i1 %tmp_166, i1 %xor_ln73_62" [top.cpp:73]   --->   Operation 842 'or' 'or_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_75)   --->   "%xor_ln73_63 = xor i1 %tmp_163, i1 1" [top.cpp:73]   --->   Operation 843 'xor' 'xor_ln73_63' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 844 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_75 = and i1 %or_ln73_24, i1 %xor_ln73_63" [top.cpp:73]   --->   Operation 844 'and' 'and_ln73_75' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_76 = and i1 %tmp_166, i1 %select_ln73_49" [top.cpp:73]   --->   Operation 845 'and' 'and_ln73_76' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_25)   --->   "%or_ln73_140 = or i1 %and_ln73_74, i1 %and_ln73_76" [top.cpp:73]   --->   Operation 846 'or' 'or_ln73_140' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_25)   --->   "%xor_ln73_64 = xor i1 %or_ln73_140, i1 1" [top.cpp:73]   --->   Operation 847 'xor' 'xor_ln73_64' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_25)   --->   "%and_ln73_77 = and i1 %tmp_163, i1 %xor_ln73_64" [top.cpp:73]   --->   Operation 848 'and' 'and_ln73_77' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_51)   --->   "%select_ln73_50 = select i1 %and_ln73_75, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 849 'select' 'select_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 850 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_25 = or i1 %and_ln73_75, i1 %and_ln73_77" [top.cpp:73]   --->   Operation 850 'or' 'or_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_51 = select i1 %or_ln73_25, i24 %select_ln73_50, i24 %add_ln73_12" [top.cpp:73]   --->   Operation 851 'select' 'select_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3" [top.cpp:73]   --->   Operation 852 'sext' 'sext_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 853 [1/1] (3.38ns)   --->   "%mul_ln73_13 = mul i48 %sext_ln73_13, i48 %conv7_i_13_cast" [top.cpp:73]   --->   Operation 853 'mul' 'mul_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 47" [top.cpp:73]   --->   Operation 854 'bitselect' 'tmp_170' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln73_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_13, i32 16, i32 39" [top.cpp:73]   --->   Operation 855 'partselect' 'trunc_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 15" [top.cpp:73]   --->   Operation 856 'bitselect' 'tmp_171' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_78)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 39" [top.cpp:73]   --->   Operation 857 'bitselect' 'tmp_172' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i1 %tmp_171" [top.cpp:73]   --->   Operation 858 'zext' 'zext_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 859 [1/1] (1.10ns)   --->   "%add_ln73_13 = add i24 %trunc_ln73_12, i24 %zext_ln73_13" [top.cpp:73]   --->   Operation 859 'add' 'add_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_13, i32 23" [top.cpp:73]   --->   Operation 860 'bitselect' 'tmp_173' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_78)   --->   "%xor_ln73_65 = xor i1 %tmp_173, i1 1" [top.cpp:73]   --->   Operation 861 'xor' 'xor_ln73_65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 862 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_78 = and i1 %tmp_172, i1 %xor_ln73_65" [top.cpp:73]   --->   Operation 862 'and' 'and_ln73_78' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_82)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 40" [top.cpp:73]   --->   Operation 863 'bitselect' 'tmp_174' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_13, i32 41" [top.cpp:73]   --->   Operation 864 'partselect' 'tmp_175' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 865 [1/1] (0.89ns)   --->   "%icmp_ln73_39 = icmp_eq  i7 %tmp_175, i7 127" [top.cpp:73]   --->   Operation 865 'icmp' 'icmp_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_13, i32 40" [top.cpp:73]   --->   Operation 866 'partselect' 'tmp_176' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 867 [1/1] (0.90ns)   --->   "%icmp_ln73_40 = icmp_eq  i8 %tmp_176, i8 255" [top.cpp:73]   --->   Operation 867 'icmp' 'icmp_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 868 [1/1] (0.90ns)   --->   "%icmp_ln73_41 = icmp_eq  i8 %tmp_176, i8 0" [top.cpp:73]   --->   Operation 868 'icmp' 'icmp_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_81)   --->   "%select_ln73_52 = select i1 %and_ln73_78, i1 %icmp_ln73_40, i1 %icmp_ln73_41" [top.cpp:73]   --->   Operation 869 'select' 'select_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_82)   --->   "%xor_ln73_66 = xor i1 %tmp_174, i1 1" [top.cpp:73]   --->   Operation 870 'xor' 'xor_ln73_66' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_82)   --->   "%and_ln73_79 = and i1 %icmp_ln73_39, i1 %xor_ln73_66" [top.cpp:73]   --->   Operation 871 'and' 'and_ln73_79' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_82)   --->   "%select_ln73_53 = select i1 %and_ln73_78, i1 %and_ln73_79, i1 %icmp_ln73_40" [top.cpp:73]   --->   Operation 872 'select' 'select_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_27)   --->   "%and_ln73_80 = and i1 %and_ln73_78, i1 %icmp_ln73_40" [top.cpp:73]   --->   Operation 873 'and' 'and_ln73_80' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_81)   --->   "%xor_ln73_67 = xor i1 %select_ln73_52, i1 1" [top.cpp:73]   --->   Operation 874 'xor' 'xor_ln73_67' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_81)   --->   "%or_ln73_26 = or i1 %tmp_173, i1 %xor_ln73_67" [top.cpp:73]   --->   Operation 875 'or' 'or_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_81)   --->   "%xor_ln73_68 = xor i1 %tmp_170, i1 1" [top.cpp:73]   --->   Operation 876 'xor' 'xor_ln73_68' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 877 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_81 = and i1 %or_ln73_26, i1 %xor_ln73_68" [top.cpp:73]   --->   Operation 877 'and' 'and_ln73_81' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 878 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_82 = and i1 %tmp_173, i1 %select_ln73_53" [top.cpp:73]   --->   Operation 878 'and' 'and_ln73_82' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_27)   --->   "%or_ln73_141 = or i1 %and_ln73_80, i1 %and_ln73_82" [top.cpp:73]   --->   Operation 879 'or' 'or_ln73_141' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_27)   --->   "%xor_ln73_69 = xor i1 %or_ln73_141, i1 1" [top.cpp:73]   --->   Operation 880 'xor' 'xor_ln73_69' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_27)   --->   "%and_ln73_83 = and i1 %tmp_170, i1 %xor_ln73_69" [top.cpp:73]   --->   Operation 881 'and' 'and_ln73_83' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_55)   --->   "%select_ln73_54 = select i1 %and_ln73_81, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 882 'select' 'select_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 883 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_27 = or i1 %and_ln73_81, i1 %and_ln73_83" [top.cpp:73]   --->   Operation 883 'or' 'or_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 884 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_55 = select i1 %or_ln73_27, i24 %select_ln73_54, i24 %add_ln73_13" [top.cpp:73]   --->   Operation 884 'select' 'select_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 885 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12" [top.cpp:73]   --->   Operation 885 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 886 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12" [top.cpp:73]   --->   Operation 886 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 887 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12" [top.cpp:73]   --->   Operation 887 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 888 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12" [top.cpp:73]   --->   Operation 888 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 889 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13" [top.cpp:73]   --->   Operation 889 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 890 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13" [top.cpp:73]   --->   Operation 890 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 891 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13" [top.cpp:73]   --->   Operation 891 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 892 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13" [top.cpp:73]   --->   Operation 892 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 893 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14" [top.cpp:73]   --->   Operation 893 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 894 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14" [top.cpp:73]   --->   Operation 894 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 895 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14" [top.cpp:73]   --->   Operation 895 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 896 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14" [top.cpp:73]   --->   Operation 896 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 897 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15" [top.cpp:73]   --->   Operation 897 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 898 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15" [top.cpp:73]   --->   Operation 898 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 899 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15" [top.cpp:73]   --->   Operation 899 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_8 : Operation 900 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15" [top.cpp:73]   --->   Operation 900 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 12" [top.cpp:73]   --->   Operation 901 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln73_92 = zext i14 %tmp_28" [top.cpp:73]   --->   Operation 902 'zext' 'zext_ln73_92' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 903 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr i24 %C, i64 0, i64 %zext_ln73_92" [top.cpp:73]   --->   Operation 903 'getelementptr' 'C_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 13" [top.cpp:73]   --->   Operation 904 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln73_93 = zext i14 %tmp_29" [top.cpp:73]   --->   Operation 905 'zext' 'zext_ln73_93' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 906 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr i24 %C, i64 0, i64 %zext_ln73_93" [top.cpp:73]   --->   Operation 906 'getelementptr' 'C_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 907 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_51, i14 %C_addr_12" [top.cpp:73]   --->   Operation 907 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_9 : Operation 908 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_55, i14 %C_addr_13" [top.cpp:73]   --->   Operation 908 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_9 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3" [top.cpp:73]   --->   Operation 909 'sext' 'sext_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 910 [1/1] (3.38ns)   --->   "%mul_ln73_14 = mul i48 %sext_ln73_14, i48 %conv7_i_14_cast" [top.cpp:73]   --->   Operation 910 'mul' 'mul_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 47" [top.cpp:73]   --->   Operation 911 'bitselect' 'tmp_177' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln73_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_14, i32 16, i32 39" [top.cpp:73]   --->   Operation 912 'partselect' 'trunc_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 15" [top.cpp:73]   --->   Operation 913 'bitselect' 'tmp_178' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_84)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 39" [top.cpp:73]   --->   Operation 914 'bitselect' 'tmp_179' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln73_14 = zext i1 %tmp_178" [top.cpp:73]   --->   Operation 915 'zext' 'zext_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 916 [1/1] (1.10ns)   --->   "%add_ln73_14 = add i24 %trunc_ln73_13, i24 %zext_ln73_14" [top.cpp:73]   --->   Operation 916 'add' 'add_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_14, i32 23" [top.cpp:73]   --->   Operation 917 'bitselect' 'tmp_180' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_84)   --->   "%xor_ln73_70 = xor i1 %tmp_180, i1 1" [top.cpp:73]   --->   Operation 918 'xor' 'xor_ln73_70' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 919 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_84 = and i1 %tmp_179, i1 %xor_ln73_70" [top.cpp:73]   --->   Operation 919 'and' 'and_ln73_84' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_88)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 40" [top.cpp:73]   --->   Operation 920 'bitselect' 'tmp_181' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_14, i32 41" [top.cpp:73]   --->   Operation 921 'partselect' 'tmp_182' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 922 [1/1] (0.89ns)   --->   "%icmp_ln73_42 = icmp_eq  i7 %tmp_182, i7 127" [top.cpp:73]   --->   Operation 922 'icmp' 'icmp_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_14, i32 40" [top.cpp:73]   --->   Operation 923 'partselect' 'tmp_183' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 924 [1/1] (0.90ns)   --->   "%icmp_ln73_43 = icmp_eq  i8 %tmp_183, i8 255" [top.cpp:73]   --->   Operation 924 'icmp' 'icmp_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 925 [1/1] (0.90ns)   --->   "%icmp_ln73_44 = icmp_eq  i8 %tmp_183, i8 0" [top.cpp:73]   --->   Operation 925 'icmp' 'icmp_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_87)   --->   "%select_ln73_56 = select i1 %and_ln73_84, i1 %icmp_ln73_43, i1 %icmp_ln73_44" [top.cpp:73]   --->   Operation 926 'select' 'select_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_88)   --->   "%xor_ln73_71 = xor i1 %tmp_181, i1 1" [top.cpp:73]   --->   Operation 927 'xor' 'xor_ln73_71' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_88)   --->   "%and_ln73_85 = and i1 %icmp_ln73_42, i1 %xor_ln73_71" [top.cpp:73]   --->   Operation 928 'and' 'and_ln73_85' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_88)   --->   "%select_ln73_57 = select i1 %and_ln73_84, i1 %and_ln73_85, i1 %icmp_ln73_43" [top.cpp:73]   --->   Operation 929 'select' 'select_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_29)   --->   "%and_ln73_86 = and i1 %and_ln73_84, i1 %icmp_ln73_43" [top.cpp:73]   --->   Operation 930 'and' 'and_ln73_86' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_87)   --->   "%xor_ln73_72 = xor i1 %select_ln73_56, i1 1" [top.cpp:73]   --->   Operation 931 'xor' 'xor_ln73_72' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_87)   --->   "%or_ln73_28 = or i1 %tmp_180, i1 %xor_ln73_72" [top.cpp:73]   --->   Operation 932 'or' 'or_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_87)   --->   "%xor_ln73_73 = xor i1 %tmp_177, i1 1" [top.cpp:73]   --->   Operation 933 'xor' 'xor_ln73_73' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 934 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_87 = and i1 %or_ln73_28, i1 %xor_ln73_73" [top.cpp:73]   --->   Operation 934 'and' 'and_ln73_87' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 935 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_88 = and i1 %tmp_180, i1 %select_ln73_57" [top.cpp:73]   --->   Operation 935 'and' 'and_ln73_88' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_29)   --->   "%or_ln73_142 = or i1 %and_ln73_86, i1 %and_ln73_88" [top.cpp:73]   --->   Operation 936 'or' 'or_ln73_142' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_29)   --->   "%xor_ln73_74 = xor i1 %or_ln73_142, i1 1" [top.cpp:73]   --->   Operation 937 'xor' 'xor_ln73_74' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_29)   --->   "%and_ln73_89 = and i1 %tmp_177, i1 %xor_ln73_74" [top.cpp:73]   --->   Operation 938 'and' 'and_ln73_89' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_59)   --->   "%select_ln73_58 = select i1 %and_ln73_87, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 939 'select' 'select_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 940 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_29 = or i1 %and_ln73_87, i1 %and_ln73_89" [top.cpp:73]   --->   Operation 940 'or' 'or_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 941 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_59 = select i1 %or_ln73_29, i24 %select_ln73_58, i24 %add_ln73_14" [top.cpp:73]   --->   Operation 941 'select' 'select_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3" [top.cpp:73]   --->   Operation 942 'sext' 'sext_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 943 [1/1] (3.38ns)   --->   "%mul_ln73_15 = mul i48 %sext_ln73_15, i48 %conv7_i_15_cast" [top.cpp:73]   --->   Operation 943 'mul' 'mul_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 47" [top.cpp:73]   --->   Operation 944 'bitselect' 'tmp_184' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln73_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_15, i32 16, i32 39" [top.cpp:73]   --->   Operation 945 'partselect' 'trunc_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 15" [top.cpp:73]   --->   Operation 946 'bitselect' 'tmp_185' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_90)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 39" [top.cpp:73]   --->   Operation 947 'bitselect' 'tmp_186' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln73_15 = zext i1 %tmp_185" [top.cpp:73]   --->   Operation 948 'zext' 'zext_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 949 [1/1] (1.10ns)   --->   "%add_ln73_15 = add i24 %trunc_ln73_14, i24 %zext_ln73_15" [top.cpp:73]   --->   Operation 949 'add' 'add_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_15, i32 23" [top.cpp:73]   --->   Operation 950 'bitselect' 'tmp_187' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_90)   --->   "%xor_ln73_75 = xor i1 %tmp_187, i1 1" [top.cpp:73]   --->   Operation 951 'xor' 'xor_ln73_75' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 952 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_90 = and i1 %tmp_186, i1 %xor_ln73_75" [top.cpp:73]   --->   Operation 952 'and' 'and_ln73_90' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_94)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 40" [top.cpp:73]   --->   Operation 953 'bitselect' 'tmp_188' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_15, i32 41" [top.cpp:73]   --->   Operation 954 'partselect' 'tmp_189' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 955 [1/1] (0.89ns)   --->   "%icmp_ln73_45 = icmp_eq  i7 %tmp_189, i7 127" [top.cpp:73]   --->   Operation 955 'icmp' 'icmp_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_15, i32 40" [top.cpp:73]   --->   Operation 956 'partselect' 'tmp_190' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 957 [1/1] (0.90ns)   --->   "%icmp_ln73_46 = icmp_eq  i8 %tmp_190, i8 255" [top.cpp:73]   --->   Operation 957 'icmp' 'icmp_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 958 [1/1] (0.90ns)   --->   "%icmp_ln73_47 = icmp_eq  i8 %tmp_190, i8 0" [top.cpp:73]   --->   Operation 958 'icmp' 'icmp_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_93)   --->   "%select_ln73_60 = select i1 %and_ln73_90, i1 %icmp_ln73_46, i1 %icmp_ln73_47" [top.cpp:73]   --->   Operation 959 'select' 'select_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_94)   --->   "%xor_ln73_76 = xor i1 %tmp_188, i1 1" [top.cpp:73]   --->   Operation 960 'xor' 'xor_ln73_76' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_94)   --->   "%and_ln73_91 = and i1 %icmp_ln73_45, i1 %xor_ln73_76" [top.cpp:73]   --->   Operation 961 'and' 'and_ln73_91' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_94)   --->   "%select_ln73_61 = select i1 %and_ln73_90, i1 %and_ln73_91, i1 %icmp_ln73_46" [top.cpp:73]   --->   Operation 962 'select' 'select_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_31)   --->   "%and_ln73_92 = and i1 %and_ln73_90, i1 %icmp_ln73_46" [top.cpp:73]   --->   Operation 963 'and' 'and_ln73_92' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_93)   --->   "%xor_ln73_77 = xor i1 %select_ln73_60, i1 1" [top.cpp:73]   --->   Operation 964 'xor' 'xor_ln73_77' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_93)   --->   "%or_ln73_30 = or i1 %tmp_187, i1 %xor_ln73_77" [top.cpp:73]   --->   Operation 965 'or' 'or_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_93)   --->   "%xor_ln73_78 = xor i1 %tmp_184, i1 1" [top.cpp:73]   --->   Operation 966 'xor' 'xor_ln73_78' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 967 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_93 = and i1 %or_ln73_30, i1 %xor_ln73_78" [top.cpp:73]   --->   Operation 967 'and' 'and_ln73_93' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 968 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_94 = and i1 %tmp_187, i1 %select_ln73_61" [top.cpp:73]   --->   Operation 968 'and' 'and_ln73_94' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_31)   --->   "%or_ln73_143 = or i1 %and_ln73_92, i1 %and_ln73_94" [top.cpp:73]   --->   Operation 969 'or' 'or_ln73_143' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_31)   --->   "%xor_ln73_79 = xor i1 %or_ln73_143, i1 1" [top.cpp:73]   --->   Operation 970 'xor' 'xor_ln73_79' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_31)   --->   "%and_ln73_95 = and i1 %tmp_184, i1 %xor_ln73_79" [top.cpp:73]   --->   Operation 971 'and' 'and_ln73_95' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_63)   --->   "%select_ln73_62 = select i1 %and_ln73_93, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 972 'select' 'select_ln73_62' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 973 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_31 = or i1 %and_ln73_93, i1 %and_ln73_95" [top.cpp:73]   --->   Operation 973 'or' 'or_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 974 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_63 = select i1 %or_ln73_31, i24 %select_ln73_62, i24 %add_ln73_15" [top.cpp:73]   --->   Operation 974 'select' 'select_ln73_63' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 975 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14" [top.cpp:73]   --->   Operation 975 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 976 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14" [top.cpp:73]   --->   Operation 976 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 977 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14" [top.cpp:73]   --->   Operation 977 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 978 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14" [top.cpp:73]   --->   Operation 978 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 979 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15" [top.cpp:73]   --->   Operation 979 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 980 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15" [top.cpp:73]   --->   Operation 980 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 981 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15" [top.cpp:73]   --->   Operation 981 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_9 : Operation 982 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15" [top.cpp:73]   --->   Operation 982 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 14" [top.cpp:73]   --->   Operation 983 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln73_94 = zext i14 %tmp_30" [top.cpp:73]   --->   Operation 984 'zext' 'zext_ln73_94' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 985 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr i24 %C, i64 0, i64 %zext_ln73_94" [top.cpp:73]   --->   Operation 985 'getelementptr' 'C_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 15" [top.cpp:73]   --->   Operation 986 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln73_95 = zext i14 %tmp_31" [top.cpp:73]   --->   Operation 987 'zext' 'zext_ln73_95' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 988 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr i24 %C, i64 0, i64 %zext_ln73_95" [top.cpp:73]   --->   Operation 988 'getelementptr' 'C_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 989 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_59, i14 %C_addr_14" [top.cpp:73]   --->   Operation 989 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_10 : Operation 990 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_63, i14 %C_addr_15" [top.cpp:73]   --->   Operation 990 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_10 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4" [top.cpp:73]   --->   Operation 991 'sext' 'sext_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 992 [1/1] (3.38ns)   --->   "%mul_ln73_16 = mul i48 %sext_ln73_16, i48 %conv7_i_16_cast" [top.cpp:73]   --->   Operation 992 'mul' 'mul_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 47" [top.cpp:73]   --->   Operation 993 'bitselect' 'tmp_191' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln73_15 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_16, i32 16, i32 39" [top.cpp:73]   --->   Operation 994 'partselect' 'trunc_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 15" [top.cpp:73]   --->   Operation 995 'bitselect' 'tmp_192' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_96)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 39" [top.cpp:73]   --->   Operation 996 'bitselect' 'tmp_193' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln73_16 = zext i1 %tmp_192" [top.cpp:73]   --->   Operation 997 'zext' 'zext_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 998 [1/1] (1.10ns)   --->   "%add_ln73_16 = add i24 %trunc_ln73_15, i24 %zext_ln73_16" [top.cpp:73]   --->   Operation 998 'add' 'add_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_16, i32 23" [top.cpp:73]   --->   Operation 999 'bitselect' 'tmp_194' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_96)   --->   "%xor_ln73_80 = xor i1 %tmp_194, i1 1" [top.cpp:73]   --->   Operation 1000 'xor' 'xor_ln73_80' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1001 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_96 = and i1 %tmp_193, i1 %xor_ln73_80" [top.cpp:73]   --->   Operation 1001 'and' 'and_ln73_96' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_100)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 40" [top.cpp:73]   --->   Operation 1002 'bitselect' 'tmp_195' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_16, i32 41" [top.cpp:73]   --->   Operation 1003 'partselect' 'tmp_196' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1004 [1/1] (0.89ns)   --->   "%icmp_ln73_48 = icmp_eq  i7 %tmp_196, i7 127" [top.cpp:73]   --->   Operation 1004 'icmp' 'icmp_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_16, i32 40" [top.cpp:73]   --->   Operation 1005 'partselect' 'tmp_197' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1006 [1/1] (0.90ns)   --->   "%icmp_ln73_49 = icmp_eq  i8 %tmp_197, i8 255" [top.cpp:73]   --->   Operation 1006 'icmp' 'icmp_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1007 [1/1] (0.90ns)   --->   "%icmp_ln73_50 = icmp_eq  i8 %tmp_197, i8 0" [top.cpp:73]   --->   Operation 1007 'icmp' 'icmp_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_99)   --->   "%select_ln73_64 = select i1 %and_ln73_96, i1 %icmp_ln73_49, i1 %icmp_ln73_50" [top.cpp:73]   --->   Operation 1008 'select' 'select_ln73_64' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_100)   --->   "%xor_ln73_81 = xor i1 %tmp_195, i1 1" [top.cpp:73]   --->   Operation 1009 'xor' 'xor_ln73_81' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_100)   --->   "%and_ln73_97 = and i1 %icmp_ln73_48, i1 %xor_ln73_81" [top.cpp:73]   --->   Operation 1010 'and' 'and_ln73_97' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_100)   --->   "%select_ln73_65 = select i1 %and_ln73_96, i1 %and_ln73_97, i1 %icmp_ln73_49" [top.cpp:73]   --->   Operation 1011 'select' 'select_ln73_65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_33)   --->   "%and_ln73_98 = and i1 %and_ln73_96, i1 %icmp_ln73_49" [top.cpp:73]   --->   Operation 1012 'and' 'and_ln73_98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_99)   --->   "%xor_ln73_82 = xor i1 %select_ln73_64, i1 1" [top.cpp:73]   --->   Operation 1013 'xor' 'xor_ln73_82' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_99)   --->   "%or_ln73_32 = or i1 %tmp_194, i1 %xor_ln73_82" [top.cpp:73]   --->   Operation 1014 'or' 'or_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_99)   --->   "%xor_ln73_83 = xor i1 %tmp_191, i1 1" [top.cpp:73]   --->   Operation 1015 'xor' 'xor_ln73_83' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1016 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_99 = and i1 %or_ln73_32, i1 %xor_ln73_83" [top.cpp:73]   --->   Operation 1016 'and' 'and_ln73_99' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1017 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_100 = and i1 %tmp_194, i1 %select_ln73_65" [top.cpp:73]   --->   Operation 1017 'and' 'and_ln73_100' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_33)   --->   "%or_ln73_144 = or i1 %and_ln73_98, i1 %and_ln73_100" [top.cpp:73]   --->   Operation 1018 'or' 'or_ln73_144' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_33)   --->   "%xor_ln73_84 = xor i1 %or_ln73_144, i1 1" [top.cpp:73]   --->   Operation 1019 'xor' 'xor_ln73_84' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_33)   --->   "%and_ln73_101 = and i1 %tmp_191, i1 %xor_ln73_84" [top.cpp:73]   --->   Operation 1020 'and' 'and_ln73_101' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_67)   --->   "%select_ln73_66 = select i1 %and_ln73_99, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1021 'select' 'select_ln73_66' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1022 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_33 = or i1 %and_ln73_99, i1 %and_ln73_101" [top.cpp:73]   --->   Operation 1022 'or' 'or_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1023 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_67 = select i1 %or_ln73_33, i24 %select_ln73_66, i24 %add_ln73_16" [top.cpp:73]   --->   Operation 1023 'select' 'select_ln73_67' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4" [top.cpp:73]   --->   Operation 1024 'sext' 'sext_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1025 [1/1] (3.38ns)   --->   "%mul_ln73_17 = mul i48 %sext_ln73_17, i48 %conv7_i_17_cast" [top.cpp:73]   --->   Operation 1025 'mul' 'mul_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 47" [top.cpp:73]   --->   Operation 1026 'bitselect' 'tmp_198' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln73_16 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_17, i32 16, i32 39" [top.cpp:73]   --->   Operation 1027 'partselect' 'trunc_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 15" [top.cpp:73]   --->   Operation 1028 'bitselect' 'tmp_199' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_102)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 39" [top.cpp:73]   --->   Operation 1029 'bitselect' 'tmp_200' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln73_17 = zext i1 %tmp_199" [top.cpp:73]   --->   Operation 1030 'zext' 'zext_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1031 [1/1] (1.10ns)   --->   "%add_ln73_17 = add i24 %trunc_ln73_16, i24 %zext_ln73_17" [top.cpp:73]   --->   Operation 1031 'add' 'add_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_17, i32 23" [top.cpp:73]   --->   Operation 1032 'bitselect' 'tmp_201' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_102)   --->   "%xor_ln73_85 = xor i1 %tmp_201, i1 1" [top.cpp:73]   --->   Operation 1033 'xor' 'xor_ln73_85' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1034 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_102 = and i1 %tmp_200, i1 %xor_ln73_85" [top.cpp:73]   --->   Operation 1034 'and' 'and_ln73_102' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_106)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 40" [top.cpp:73]   --->   Operation 1035 'bitselect' 'tmp_202' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_17, i32 41" [top.cpp:73]   --->   Operation 1036 'partselect' 'tmp_203' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1037 [1/1] (0.89ns)   --->   "%icmp_ln73_51 = icmp_eq  i7 %tmp_203, i7 127" [top.cpp:73]   --->   Operation 1037 'icmp' 'icmp_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_17, i32 40" [top.cpp:73]   --->   Operation 1038 'partselect' 'tmp_204' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 1039 [1/1] (0.90ns)   --->   "%icmp_ln73_52 = icmp_eq  i8 %tmp_204, i8 255" [top.cpp:73]   --->   Operation 1039 'icmp' 'icmp_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1040 [1/1] (0.90ns)   --->   "%icmp_ln73_53 = icmp_eq  i8 %tmp_204, i8 0" [top.cpp:73]   --->   Operation 1040 'icmp' 'icmp_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_105)   --->   "%select_ln73_68 = select i1 %and_ln73_102, i1 %icmp_ln73_52, i1 %icmp_ln73_53" [top.cpp:73]   --->   Operation 1041 'select' 'select_ln73_68' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_106)   --->   "%xor_ln73_86 = xor i1 %tmp_202, i1 1" [top.cpp:73]   --->   Operation 1042 'xor' 'xor_ln73_86' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_106)   --->   "%and_ln73_103 = and i1 %icmp_ln73_51, i1 %xor_ln73_86" [top.cpp:73]   --->   Operation 1043 'and' 'and_ln73_103' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_106)   --->   "%select_ln73_69 = select i1 %and_ln73_102, i1 %and_ln73_103, i1 %icmp_ln73_52" [top.cpp:73]   --->   Operation 1044 'select' 'select_ln73_69' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_35)   --->   "%and_ln73_104 = and i1 %and_ln73_102, i1 %icmp_ln73_52" [top.cpp:73]   --->   Operation 1045 'and' 'and_ln73_104' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_105)   --->   "%xor_ln73_87 = xor i1 %select_ln73_68, i1 1" [top.cpp:73]   --->   Operation 1046 'xor' 'xor_ln73_87' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_105)   --->   "%or_ln73_34 = or i1 %tmp_201, i1 %xor_ln73_87" [top.cpp:73]   --->   Operation 1047 'or' 'or_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_105)   --->   "%xor_ln73_88 = xor i1 %tmp_198, i1 1" [top.cpp:73]   --->   Operation 1048 'xor' 'xor_ln73_88' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1049 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_105 = and i1 %or_ln73_34, i1 %xor_ln73_88" [top.cpp:73]   --->   Operation 1049 'and' 'and_ln73_105' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1050 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_106 = and i1 %tmp_201, i1 %select_ln73_69" [top.cpp:73]   --->   Operation 1050 'and' 'and_ln73_106' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_35)   --->   "%or_ln73_145 = or i1 %and_ln73_104, i1 %and_ln73_106" [top.cpp:73]   --->   Operation 1051 'or' 'or_ln73_145' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_35)   --->   "%xor_ln73_89 = xor i1 %or_ln73_145, i1 1" [top.cpp:73]   --->   Operation 1052 'xor' 'xor_ln73_89' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_35)   --->   "%and_ln73_107 = and i1 %tmp_198, i1 %xor_ln73_89" [top.cpp:73]   --->   Operation 1053 'and' 'and_ln73_107' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_71)   --->   "%select_ln73_70 = select i1 %and_ln73_105, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1054 'select' 'select_ln73_70' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1055 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_35 = or i1 %and_ln73_105, i1 %and_ln73_107" [top.cpp:73]   --->   Operation 1055 'or' 'or_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1056 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_71 = select i1 %or_ln73_35, i24 %select_ln73_70, i24 %add_ln73_17" [top.cpp:73]   --->   Operation 1056 'select' 'select_ln73_71' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 16" [top.cpp:73]   --->   Operation 1057 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln73_96 = zext i14 %tmp_32" [top.cpp:73]   --->   Operation 1058 'zext' 'zext_ln73_96' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1059 [1/1] (0.00ns)   --->   "%C_addr_16 = getelementptr i24 %C, i64 0, i64 %zext_ln73_96" [top.cpp:73]   --->   Operation 1059 'getelementptr' 'C_addr_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 17" [top.cpp:73]   --->   Operation 1060 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln73_97 = zext i14 %tmp_33" [top.cpp:73]   --->   Operation 1061 'zext' 'zext_ln73_97' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1062 [1/1] (0.00ns)   --->   "%C_addr_17 = getelementptr i24 %C, i64 0, i64 %zext_ln73_97" [top.cpp:73]   --->   Operation 1062 'getelementptr' 'C_addr_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1063 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_67, i14 %C_addr_16" [top.cpp:73]   --->   Operation 1063 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_11 : Operation 1064 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_71, i14 %C_addr_17" [top.cpp:73]   --->   Operation 1064 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_11 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4" [top.cpp:73]   --->   Operation 1065 'sext' 'sext_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1066 [1/1] (3.38ns)   --->   "%mul_ln73_18 = mul i48 %sext_ln73_18, i48 %conv7_i_18_cast" [top.cpp:73]   --->   Operation 1066 'mul' 'mul_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 47" [top.cpp:73]   --->   Operation 1067 'bitselect' 'tmp_205' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln73_17 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_18, i32 16, i32 39" [top.cpp:73]   --->   Operation 1068 'partselect' 'trunc_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 15" [top.cpp:73]   --->   Operation 1069 'bitselect' 'tmp_206' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_108)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 39" [top.cpp:73]   --->   Operation 1070 'bitselect' 'tmp_207' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln73_18 = zext i1 %tmp_206" [top.cpp:73]   --->   Operation 1071 'zext' 'zext_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1072 [1/1] (1.10ns)   --->   "%add_ln73_18 = add i24 %trunc_ln73_17, i24 %zext_ln73_18" [top.cpp:73]   --->   Operation 1072 'add' 'add_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_18, i32 23" [top.cpp:73]   --->   Operation 1073 'bitselect' 'tmp_208' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_108)   --->   "%xor_ln73_90 = xor i1 %tmp_208, i1 1" [top.cpp:73]   --->   Operation 1074 'xor' 'xor_ln73_90' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1075 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_108 = and i1 %tmp_207, i1 %xor_ln73_90" [top.cpp:73]   --->   Operation 1075 'and' 'and_ln73_108' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_112)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 40" [top.cpp:73]   --->   Operation 1076 'bitselect' 'tmp_209' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_18, i32 41" [top.cpp:73]   --->   Operation 1077 'partselect' 'tmp_210' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1078 [1/1] (0.89ns)   --->   "%icmp_ln73_54 = icmp_eq  i7 %tmp_210, i7 127" [top.cpp:73]   --->   Operation 1078 'icmp' 'icmp_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_18, i32 40" [top.cpp:73]   --->   Operation 1079 'partselect' 'tmp_211' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1080 [1/1] (0.90ns)   --->   "%icmp_ln73_55 = icmp_eq  i8 %tmp_211, i8 255" [top.cpp:73]   --->   Operation 1080 'icmp' 'icmp_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1081 [1/1] (0.90ns)   --->   "%icmp_ln73_56 = icmp_eq  i8 %tmp_211, i8 0" [top.cpp:73]   --->   Operation 1081 'icmp' 'icmp_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_111)   --->   "%select_ln73_72 = select i1 %and_ln73_108, i1 %icmp_ln73_55, i1 %icmp_ln73_56" [top.cpp:73]   --->   Operation 1082 'select' 'select_ln73_72' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_112)   --->   "%xor_ln73_91 = xor i1 %tmp_209, i1 1" [top.cpp:73]   --->   Operation 1083 'xor' 'xor_ln73_91' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_112)   --->   "%and_ln73_109 = and i1 %icmp_ln73_54, i1 %xor_ln73_91" [top.cpp:73]   --->   Operation 1084 'and' 'and_ln73_109' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_112)   --->   "%select_ln73_73 = select i1 %and_ln73_108, i1 %and_ln73_109, i1 %icmp_ln73_55" [top.cpp:73]   --->   Operation 1085 'select' 'select_ln73_73' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_37)   --->   "%and_ln73_110 = and i1 %and_ln73_108, i1 %icmp_ln73_55" [top.cpp:73]   --->   Operation 1086 'and' 'and_ln73_110' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_111)   --->   "%xor_ln73_92 = xor i1 %select_ln73_72, i1 1" [top.cpp:73]   --->   Operation 1087 'xor' 'xor_ln73_92' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_111)   --->   "%or_ln73_36 = or i1 %tmp_208, i1 %xor_ln73_92" [top.cpp:73]   --->   Operation 1088 'or' 'or_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_111)   --->   "%xor_ln73_93 = xor i1 %tmp_205, i1 1" [top.cpp:73]   --->   Operation 1089 'xor' 'xor_ln73_93' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1090 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_111 = and i1 %or_ln73_36, i1 %xor_ln73_93" [top.cpp:73]   --->   Operation 1090 'and' 'and_ln73_111' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1091 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_112 = and i1 %tmp_208, i1 %select_ln73_73" [top.cpp:73]   --->   Operation 1091 'and' 'and_ln73_112' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_37)   --->   "%or_ln73_146 = or i1 %and_ln73_110, i1 %and_ln73_112" [top.cpp:73]   --->   Operation 1092 'or' 'or_ln73_146' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_37)   --->   "%xor_ln73_94 = xor i1 %or_ln73_146, i1 1" [top.cpp:73]   --->   Operation 1093 'xor' 'xor_ln73_94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_37)   --->   "%and_ln73_113 = and i1 %tmp_205, i1 %xor_ln73_94" [top.cpp:73]   --->   Operation 1094 'and' 'and_ln73_113' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_75)   --->   "%select_ln73_74 = select i1 %and_ln73_111, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1095 'select' 'select_ln73_74' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1096 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_37 = or i1 %and_ln73_111, i1 %and_ln73_113" [top.cpp:73]   --->   Operation 1096 'or' 'or_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1097 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_75 = select i1 %or_ln73_37, i24 %select_ln73_74, i24 %add_ln73_18" [top.cpp:73]   --->   Operation 1097 'select' 'select_ln73_75' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4" [top.cpp:73]   --->   Operation 1098 'sext' 'sext_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1099 [1/1] (3.38ns)   --->   "%mul_ln73_19 = mul i48 %sext_ln73_19, i48 %conv7_i_19_cast" [top.cpp:73]   --->   Operation 1099 'mul' 'mul_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 47" [top.cpp:73]   --->   Operation 1100 'bitselect' 'tmp_212' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln73_18 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_19, i32 16, i32 39" [top.cpp:73]   --->   Operation 1101 'partselect' 'trunc_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 15" [top.cpp:73]   --->   Operation 1102 'bitselect' 'tmp_213' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_114)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 39" [top.cpp:73]   --->   Operation 1103 'bitselect' 'tmp_214' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln73_19 = zext i1 %tmp_213" [top.cpp:73]   --->   Operation 1104 'zext' 'zext_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1105 [1/1] (1.10ns)   --->   "%add_ln73_19 = add i24 %trunc_ln73_18, i24 %zext_ln73_19" [top.cpp:73]   --->   Operation 1105 'add' 'add_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_19, i32 23" [top.cpp:73]   --->   Operation 1106 'bitselect' 'tmp_215' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_114)   --->   "%xor_ln73_95 = xor i1 %tmp_215, i1 1" [top.cpp:73]   --->   Operation 1107 'xor' 'xor_ln73_95' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_114 = and i1 %tmp_214, i1 %xor_ln73_95" [top.cpp:73]   --->   Operation 1108 'and' 'and_ln73_114' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_118)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 40" [top.cpp:73]   --->   Operation 1109 'bitselect' 'tmp_216' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_19, i32 41" [top.cpp:73]   --->   Operation 1110 'partselect' 'tmp_217' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1111 [1/1] (0.89ns)   --->   "%icmp_ln73_57 = icmp_eq  i7 %tmp_217, i7 127" [top.cpp:73]   --->   Operation 1111 'icmp' 'icmp_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_19, i32 40" [top.cpp:73]   --->   Operation 1112 'partselect' 'tmp_218' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 1113 [1/1] (0.90ns)   --->   "%icmp_ln73_58 = icmp_eq  i8 %tmp_218, i8 255" [top.cpp:73]   --->   Operation 1113 'icmp' 'icmp_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1114 [1/1] (0.90ns)   --->   "%icmp_ln73_59 = icmp_eq  i8 %tmp_218, i8 0" [top.cpp:73]   --->   Operation 1114 'icmp' 'icmp_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_117)   --->   "%select_ln73_76 = select i1 %and_ln73_114, i1 %icmp_ln73_58, i1 %icmp_ln73_59" [top.cpp:73]   --->   Operation 1115 'select' 'select_ln73_76' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_118)   --->   "%xor_ln73_96 = xor i1 %tmp_216, i1 1" [top.cpp:73]   --->   Operation 1116 'xor' 'xor_ln73_96' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_118)   --->   "%and_ln73_115 = and i1 %icmp_ln73_57, i1 %xor_ln73_96" [top.cpp:73]   --->   Operation 1117 'and' 'and_ln73_115' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_118)   --->   "%select_ln73_77 = select i1 %and_ln73_114, i1 %and_ln73_115, i1 %icmp_ln73_58" [top.cpp:73]   --->   Operation 1118 'select' 'select_ln73_77' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_39)   --->   "%and_ln73_116 = and i1 %and_ln73_114, i1 %icmp_ln73_58" [top.cpp:73]   --->   Operation 1119 'and' 'and_ln73_116' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_117)   --->   "%xor_ln73_97 = xor i1 %select_ln73_76, i1 1" [top.cpp:73]   --->   Operation 1120 'xor' 'xor_ln73_97' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_117)   --->   "%or_ln73_38 = or i1 %tmp_215, i1 %xor_ln73_97" [top.cpp:73]   --->   Operation 1121 'or' 'or_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_117)   --->   "%xor_ln73_98 = xor i1 %tmp_212, i1 1" [top.cpp:73]   --->   Operation 1122 'xor' 'xor_ln73_98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1123 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_117 = and i1 %or_ln73_38, i1 %xor_ln73_98" [top.cpp:73]   --->   Operation 1123 'and' 'and_ln73_117' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1124 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_118 = and i1 %tmp_215, i1 %select_ln73_77" [top.cpp:73]   --->   Operation 1124 'and' 'and_ln73_118' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_39)   --->   "%or_ln73_147 = or i1 %and_ln73_116, i1 %and_ln73_118" [top.cpp:73]   --->   Operation 1125 'or' 'or_ln73_147' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_39)   --->   "%xor_ln73_99 = xor i1 %or_ln73_147, i1 1" [top.cpp:73]   --->   Operation 1126 'xor' 'xor_ln73_99' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_39)   --->   "%and_ln73_119 = and i1 %tmp_212, i1 %xor_ln73_99" [top.cpp:73]   --->   Operation 1127 'and' 'and_ln73_119' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_79)   --->   "%select_ln73_78 = select i1 %and_ln73_117, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1128 'select' 'select_ln73_78' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1129 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_39 = or i1 %and_ln73_117, i1 %and_ln73_119" [top.cpp:73]   --->   Operation 1129 'or' 'or_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1130 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_79 = select i1 %or_ln73_39, i24 %select_ln73_78, i24 %add_ln73_19" [top.cpp:73]   --->   Operation 1130 'select' 'select_ln73_79' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 18" [top.cpp:73]   --->   Operation 1131 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln73_98 = zext i14 %tmp_34" [top.cpp:73]   --->   Operation 1132 'zext' 'zext_ln73_98' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1133 [1/1] (0.00ns)   --->   "%C_addr_18 = getelementptr i24 %C, i64 0, i64 %zext_ln73_98" [top.cpp:73]   --->   Operation 1133 'getelementptr' 'C_addr_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 19" [top.cpp:73]   --->   Operation 1134 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln73_99 = zext i14 %tmp_35" [top.cpp:73]   --->   Operation 1135 'zext' 'zext_ln73_99' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1136 [1/1] (0.00ns)   --->   "%C_addr_19 = getelementptr i24 %C, i64 0, i64 %zext_ln73_99" [top.cpp:73]   --->   Operation 1136 'getelementptr' 'C_addr_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1137 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_75, i14 %C_addr_18" [top.cpp:73]   --->   Operation 1137 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_12 : Operation 1138 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_79, i14 %C_addr_19" [top.cpp:73]   --->   Operation 1138 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_12 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5" [top.cpp:73]   --->   Operation 1139 'sext' 'sext_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1140 [1/1] (3.38ns)   --->   "%mul_ln73_20 = mul i48 %sext_ln73_20, i48 %conv7_i_20_cast" [top.cpp:73]   --->   Operation 1140 'mul' 'mul_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 47" [top.cpp:73]   --->   Operation 1141 'bitselect' 'tmp_219' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln73_19 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_20, i32 16, i32 39" [top.cpp:73]   --->   Operation 1142 'partselect' 'trunc_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 15" [top.cpp:73]   --->   Operation 1143 'bitselect' 'tmp_220' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_120)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 39" [top.cpp:73]   --->   Operation 1144 'bitselect' 'tmp_221' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln73_20 = zext i1 %tmp_220" [top.cpp:73]   --->   Operation 1145 'zext' 'zext_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1146 [1/1] (1.10ns)   --->   "%add_ln73_20 = add i24 %trunc_ln73_19, i24 %zext_ln73_20" [top.cpp:73]   --->   Operation 1146 'add' 'add_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_20, i32 23" [top.cpp:73]   --->   Operation 1147 'bitselect' 'tmp_222' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_120)   --->   "%xor_ln73_100 = xor i1 %tmp_222, i1 1" [top.cpp:73]   --->   Operation 1148 'xor' 'xor_ln73_100' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_120 = and i1 %tmp_221, i1 %xor_ln73_100" [top.cpp:73]   --->   Operation 1149 'and' 'and_ln73_120' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_124)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 40" [top.cpp:73]   --->   Operation 1150 'bitselect' 'tmp_223' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_20, i32 41" [top.cpp:73]   --->   Operation 1151 'partselect' 'tmp_224' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1152 [1/1] (0.89ns)   --->   "%icmp_ln73_60 = icmp_eq  i7 %tmp_224, i7 127" [top.cpp:73]   --->   Operation 1152 'icmp' 'icmp_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_20, i32 40" [top.cpp:73]   --->   Operation 1153 'partselect' 'tmp_225' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1154 [1/1] (0.90ns)   --->   "%icmp_ln73_61 = icmp_eq  i8 %tmp_225, i8 255" [top.cpp:73]   --->   Operation 1154 'icmp' 'icmp_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1155 [1/1] (0.90ns)   --->   "%icmp_ln73_62 = icmp_eq  i8 %tmp_225, i8 0" [top.cpp:73]   --->   Operation 1155 'icmp' 'icmp_ln73_62' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_123)   --->   "%select_ln73_80 = select i1 %and_ln73_120, i1 %icmp_ln73_61, i1 %icmp_ln73_62" [top.cpp:73]   --->   Operation 1156 'select' 'select_ln73_80' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_124)   --->   "%xor_ln73_101 = xor i1 %tmp_223, i1 1" [top.cpp:73]   --->   Operation 1157 'xor' 'xor_ln73_101' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_124)   --->   "%and_ln73_121 = and i1 %icmp_ln73_60, i1 %xor_ln73_101" [top.cpp:73]   --->   Operation 1158 'and' 'and_ln73_121' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_124)   --->   "%select_ln73_81 = select i1 %and_ln73_120, i1 %and_ln73_121, i1 %icmp_ln73_61" [top.cpp:73]   --->   Operation 1159 'select' 'select_ln73_81' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_41)   --->   "%and_ln73_122 = and i1 %and_ln73_120, i1 %icmp_ln73_61" [top.cpp:73]   --->   Operation 1160 'and' 'and_ln73_122' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_123)   --->   "%xor_ln73_102 = xor i1 %select_ln73_80, i1 1" [top.cpp:73]   --->   Operation 1161 'xor' 'xor_ln73_102' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_123)   --->   "%or_ln73_40 = or i1 %tmp_222, i1 %xor_ln73_102" [top.cpp:73]   --->   Operation 1162 'or' 'or_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_123)   --->   "%xor_ln73_103 = xor i1 %tmp_219, i1 1" [top.cpp:73]   --->   Operation 1163 'xor' 'xor_ln73_103' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1164 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_123 = and i1 %or_ln73_40, i1 %xor_ln73_103" [top.cpp:73]   --->   Operation 1164 'and' 'and_ln73_123' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1165 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_124 = and i1 %tmp_222, i1 %select_ln73_81" [top.cpp:73]   --->   Operation 1165 'and' 'and_ln73_124' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_41)   --->   "%or_ln73_148 = or i1 %and_ln73_122, i1 %and_ln73_124" [top.cpp:73]   --->   Operation 1166 'or' 'or_ln73_148' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_41)   --->   "%xor_ln73_104 = xor i1 %or_ln73_148, i1 1" [top.cpp:73]   --->   Operation 1167 'xor' 'xor_ln73_104' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_41)   --->   "%and_ln73_125 = and i1 %tmp_219, i1 %xor_ln73_104" [top.cpp:73]   --->   Operation 1168 'and' 'and_ln73_125' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_83)   --->   "%select_ln73_82 = select i1 %and_ln73_123, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1169 'select' 'select_ln73_82' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1170 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_41 = or i1 %and_ln73_123, i1 %and_ln73_125" [top.cpp:73]   --->   Operation 1170 'or' 'or_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1171 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_83 = select i1 %or_ln73_41, i24 %select_ln73_82, i24 %add_ln73_20" [top.cpp:73]   --->   Operation 1171 'select' 'select_ln73_83' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5" [top.cpp:73]   --->   Operation 1172 'sext' 'sext_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1173 [1/1] (3.38ns)   --->   "%mul_ln73_21 = mul i48 %sext_ln73_21, i48 %conv7_i_21_cast" [top.cpp:73]   --->   Operation 1173 'mul' 'mul_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 47" [top.cpp:73]   --->   Operation 1174 'bitselect' 'tmp_226' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln73_20 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_21, i32 16, i32 39" [top.cpp:73]   --->   Operation 1175 'partselect' 'trunc_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 15" [top.cpp:73]   --->   Operation 1176 'bitselect' 'tmp_227' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_126)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 39" [top.cpp:73]   --->   Operation 1177 'bitselect' 'tmp_228' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln73_21 = zext i1 %tmp_227" [top.cpp:73]   --->   Operation 1178 'zext' 'zext_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1179 [1/1] (1.10ns)   --->   "%add_ln73_21 = add i24 %trunc_ln73_20, i24 %zext_ln73_21" [top.cpp:73]   --->   Operation 1179 'add' 'add_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_21, i32 23" [top.cpp:73]   --->   Operation 1180 'bitselect' 'tmp_229' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_126)   --->   "%xor_ln73_105 = xor i1 %tmp_229, i1 1" [top.cpp:73]   --->   Operation 1181 'xor' 'xor_ln73_105' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_126 = and i1 %tmp_228, i1 %xor_ln73_105" [top.cpp:73]   --->   Operation 1182 'and' 'and_ln73_126' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_130)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 40" [top.cpp:73]   --->   Operation 1183 'bitselect' 'tmp_230' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_21, i32 41" [top.cpp:73]   --->   Operation 1184 'partselect' 'tmp_231' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1185 [1/1] (0.89ns)   --->   "%icmp_ln73_63 = icmp_eq  i7 %tmp_231, i7 127" [top.cpp:73]   --->   Operation 1185 'icmp' 'icmp_ln73_63' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_21, i32 40" [top.cpp:73]   --->   Operation 1186 'partselect' 'tmp_232' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 1187 [1/1] (0.90ns)   --->   "%icmp_ln73_64 = icmp_eq  i8 %tmp_232, i8 255" [top.cpp:73]   --->   Operation 1187 'icmp' 'icmp_ln73_64' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1188 [1/1] (0.90ns)   --->   "%icmp_ln73_65 = icmp_eq  i8 %tmp_232, i8 0" [top.cpp:73]   --->   Operation 1188 'icmp' 'icmp_ln73_65' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_129)   --->   "%select_ln73_84 = select i1 %and_ln73_126, i1 %icmp_ln73_64, i1 %icmp_ln73_65" [top.cpp:73]   --->   Operation 1189 'select' 'select_ln73_84' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_130)   --->   "%xor_ln73_106 = xor i1 %tmp_230, i1 1" [top.cpp:73]   --->   Operation 1190 'xor' 'xor_ln73_106' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_130)   --->   "%and_ln73_127 = and i1 %icmp_ln73_63, i1 %xor_ln73_106" [top.cpp:73]   --->   Operation 1191 'and' 'and_ln73_127' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_130)   --->   "%select_ln73_85 = select i1 %and_ln73_126, i1 %and_ln73_127, i1 %icmp_ln73_64" [top.cpp:73]   --->   Operation 1192 'select' 'select_ln73_85' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_43)   --->   "%and_ln73_128 = and i1 %and_ln73_126, i1 %icmp_ln73_64" [top.cpp:73]   --->   Operation 1193 'and' 'and_ln73_128' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_129)   --->   "%xor_ln73_107 = xor i1 %select_ln73_84, i1 1" [top.cpp:73]   --->   Operation 1194 'xor' 'xor_ln73_107' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_129)   --->   "%or_ln73_42 = or i1 %tmp_229, i1 %xor_ln73_107" [top.cpp:73]   --->   Operation 1195 'or' 'or_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_129)   --->   "%xor_ln73_108 = xor i1 %tmp_226, i1 1" [top.cpp:73]   --->   Operation 1196 'xor' 'xor_ln73_108' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1197 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_129 = and i1 %or_ln73_42, i1 %xor_ln73_108" [top.cpp:73]   --->   Operation 1197 'and' 'and_ln73_129' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1198 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_130 = and i1 %tmp_229, i1 %select_ln73_85" [top.cpp:73]   --->   Operation 1198 'and' 'and_ln73_130' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_43)   --->   "%or_ln73_149 = or i1 %and_ln73_128, i1 %and_ln73_130" [top.cpp:73]   --->   Operation 1199 'or' 'or_ln73_149' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_43)   --->   "%xor_ln73_109 = xor i1 %or_ln73_149, i1 1" [top.cpp:73]   --->   Operation 1200 'xor' 'xor_ln73_109' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_43)   --->   "%and_ln73_131 = and i1 %tmp_226, i1 %xor_ln73_109" [top.cpp:73]   --->   Operation 1201 'and' 'and_ln73_131' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_87)   --->   "%select_ln73_86 = select i1 %and_ln73_129, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1202 'select' 'select_ln73_86' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1203 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_43 = or i1 %and_ln73_129, i1 %and_ln73_131" [top.cpp:73]   --->   Operation 1203 'or' 'or_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1204 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_87 = select i1 %or_ln73_43, i24 %select_ln73_86, i24 %add_ln73_21" [top.cpp:73]   --->   Operation 1204 'select' 'select_ln73_87' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 20" [top.cpp:73]   --->   Operation 1205 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln73_100 = zext i14 %tmp_36" [top.cpp:73]   --->   Operation 1206 'zext' 'zext_ln73_100' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1207 [1/1] (0.00ns)   --->   "%C_addr_20 = getelementptr i24 %C, i64 0, i64 %zext_ln73_100" [top.cpp:73]   --->   Operation 1207 'getelementptr' 'C_addr_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 21" [top.cpp:73]   --->   Operation 1208 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln73_101 = zext i14 %tmp_37" [top.cpp:73]   --->   Operation 1209 'zext' 'zext_ln73_101' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1210 [1/1] (0.00ns)   --->   "%C_addr_21 = getelementptr i24 %C, i64 0, i64 %zext_ln73_101" [top.cpp:73]   --->   Operation 1210 'getelementptr' 'C_addr_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1211 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_83, i14 %C_addr_20" [top.cpp:73]   --->   Operation 1211 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_13 : Operation 1212 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_87, i14 %C_addr_21" [top.cpp:73]   --->   Operation 1212 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_13 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5" [top.cpp:73]   --->   Operation 1213 'sext' 'sext_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1214 [1/1] (3.38ns)   --->   "%mul_ln73_22 = mul i48 %sext_ln73_22, i48 %conv7_i_22_cast" [top.cpp:73]   --->   Operation 1214 'mul' 'mul_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 47" [top.cpp:73]   --->   Operation 1215 'bitselect' 'tmp_233' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln73_21 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_22, i32 16, i32 39" [top.cpp:73]   --->   Operation 1216 'partselect' 'trunc_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 15" [top.cpp:73]   --->   Operation 1217 'bitselect' 'tmp_234' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_132)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 39" [top.cpp:73]   --->   Operation 1218 'bitselect' 'tmp_235' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln73_22 = zext i1 %tmp_234" [top.cpp:73]   --->   Operation 1219 'zext' 'zext_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1220 [1/1] (1.10ns)   --->   "%add_ln73_22 = add i24 %trunc_ln73_21, i24 %zext_ln73_22" [top.cpp:73]   --->   Operation 1220 'add' 'add_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_22, i32 23" [top.cpp:73]   --->   Operation 1221 'bitselect' 'tmp_236' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_132)   --->   "%xor_ln73_110 = xor i1 %tmp_236, i1 1" [top.cpp:73]   --->   Operation 1222 'xor' 'xor_ln73_110' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1223 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_132 = and i1 %tmp_235, i1 %xor_ln73_110" [top.cpp:73]   --->   Operation 1223 'and' 'and_ln73_132' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_136)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 40" [top.cpp:73]   --->   Operation 1224 'bitselect' 'tmp_237' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_22, i32 41" [top.cpp:73]   --->   Operation 1225 'partselect' 'tmp_238' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1226 [1/1] (0.89ns)   --->   "%icmp_ln73_66 = icmp_eq  i7 %tmp_238, i7 127" [top.cpp:73]   --->   Operation 1226 'icmp' 'icmp_ln73_66' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_22, i32 40" [top.cpp:73]   --->   Operation 1227 'partselect' 'tmp_239' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1228 [1/1] (0.90ns)   --->   "%icmp_ln73_67 = icmp_eq  i8 %tmp_239, i8 255" [top.cpp:73]   --->   Operation 1228 'icmp' 'icmp_ln73_67' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1229 [1/1] (0.90ns)   --->   "%icmp_ln73_68 = icmp_eq  i8 %tmp_239, i8 0" [top.cpp:73]   --->   Operation 1229 'icmp' 'icmp_ln73_68' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_135)   --->   "%select_ln73_88 = select i1 %and_ln73_132, i1 %icmp_ln73_67, i1 %icmp_ln73_68" [top.cpp:73]   --->   Operation 1230 'select' 'select_ln73_88' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_136)   --->   "%xor_ln73_111 = xor i1 %tmp_237, i1 1" [top.cpp:73]   --->   Operation 1231 'xor' 'xor_ln73_111' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_136)   --->   "%and_ln73_133 = and i1 %icmp_ln73_66, i1 %xor_ln73_111" [top.cpp:73]   --->   Operation 1232 'and' 'and_ln73_133' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_136)   --->   "%select_ln73_89 = select i1 %and_ln73_132, i1 %and_ln73_133, i1 %icmp_ln73_67" [top.cpp:73]   --->   Operation 1233 'select' 'select_ln73_89' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_45)   --->   "%and_ln73_134 = and i1 %and_ln73_132, i1 %icmp_ln73_67" [top.cpp:73]   --->   Operation 1234 'and' 'and_ln73_134' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_135)   --->   "%xor_ln73_112 = xor i1 %select_ln73_88, i1 1" [top.cpp:73]   --->   Operation 1235 'xor' 'xor_ln73_112' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_135)   --->   "%or_ln73_44 = or i1 %tmp_236, i1 %xor_ln73_112" [top.cpp:73]   --->   Operation 1236 'or' 'or_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_135)   --->   "%xor_ln73_113 = xor i1 %tmp_233, i1 1" [top.cpp:73]   --->   Operation 1237 'xor' 'xor_ln73_113' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1238 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_135 = and i1 %or_ln73_44, i1 %xor_ln73_113" [top.cpp:73]   --->   Operation 1238 'and' 'and_ln73_135' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1239 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_136 = and i1 %tmp_236, i1 %select_ln73_89" [top.cpp:73]   --->   Operation 1239 'and' 'and_ln73_136' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_45)   --->   "%or_ln73_150 = or i1 %and_ln73_134, i1 %and_ln73_136" [top.cpp:73]   --->   Operation 1240 'or' 'or_ln73_150' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_45)   --->   "%xor_ln73_114 = xor i1 %or_ln73_150, i1 1" [top.cpp:73]   --->   Operation 1241 'xor' 'xor_ln73_114' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_45)   --->   "%and_ln73_137 = and i1 %tmp_233, i1 %xor_ln73_114" [top.cpp:73]   --->   Operation 1242 'and' 'and_ln73_137' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_91)   --->   "%select_ln73_90 = select i1 %and_ln73_135, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1243 'select' 'select_ln73_90' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1244 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_45 = or i1 %and_ln73_135, i1 %and_ln73_137" [top.cpp:73]   --->   Operation 1244 'or' 'or_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1245 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_91 = select i1 %or_ln73_45, i24 %select_ln73_90, i24 %add_ln73_22" [top.cpp:73]   --->   Operation 1245 'select' 'select_ln73_91' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5" [top.cpp:73]   --->   Operation 1246 'sext' 'sext_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1247 [1/1] (3.38ns)   --->   "%mul_ln73_23 = mul i48 %sext_ln73_23, i48 %conv7_i_23_cast" [top.cpp:73]   --->   Operation 1247 'mul' 'mul_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 47" [top.cpp:73]   --->   Operation 1248 'bitselect' 'tmp_240' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln73_22 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_23, i32 16, i32 39" [top.cpp:73]   --->   Operation 1249 'partselect' 'trunc_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 15" [top.cpp:73]   --->   Operation 1250 'bitselect' 'tmp_241' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_138)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 39" [top.cpp:73]   --->   Operation 1251 'bitselect' 'tmp_242' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln73_23 = zext i1 %tmp_241" [top.cpp:73]   --->   Operation 1252 'zext' 'zext_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1253 [1/1] (1.10ns)   --->   "%add_ln73_23 = add i24 %trunc_ln73_22, i24 %zext_ln73_23" [top.cpp:73]   --->   Operation 1253 'add' 'add_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_23, i32 23" [top.cpp:73]   --->   Operation 1254 'bitselect' 'tmp_243' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_138)   --->   "%xor_ln73_115 = xor i1 %tmp_243, i1 1" [top.cpp:73]   --->   Operation 1255 'xor' 'xor_ln73_115' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1256 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_138 = and i1 %tmp_242, i1 %xor_ln73_115" [top.cpp:73]   --->   Operation 1256 'and' 'and_ln73_138' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_142)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 40" [top.cpp:73]   --->   Operation 1257 'bitselect' 'tmp_244' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_23, i32 41" [top.cpp:73]   --->   Operation 1258 'partselect' 'tmp_245' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1259 [1/1] (0.89ns)   --->   "%icmp_ln73_69 = icmp_eq  i7 %tmp_245, i7 127" [top.cpp:73]   --->   Operation 1259 'icmp' 'icmp_ln73_69' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_23, i32 40" [top.cpp:73]   --->   Operation 1260 'partselect' 'tmp_246' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 1261 [1/1] (0.90ns)   --->   "%icmp_ln73_70 = icmp_eq  i8 %tmp_246, i8 255" [top.cpp:73]   --->   Operation 1261 'icmp' 'icmp_ln73_70' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1262 [1/1] (0.90ns)   --->   "%icmp_ln73_71 = icmp_eq  i8 %tmp_246, i8 0" [top.cpp:73]   --->   Operation 1262 'icmp' 'icmp_ln73_71' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_141)   --->   "%select_ln73_92 = select i1 %and_ln73_138, i1 %icmp_ln73_70, i1 %icmp_ln73_71" [top.cpp:73]   --->   Operation 1263 'select' 'select_ln73_92' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_142)   --->   "%xor_ln73_116 = xor i1 %tmp_244, i1 1" [top.cpp:73]   --->   Operation 1264 'xor' 'xor_ln73_116' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_142)   --->   "%and_ln73_139 = and i1 %icmp_ln73_69, i1 %xor_ln73_116" [top.cpp:73]   --->   Operation 1265 'and' 'and_ln73_139' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_142)   --->   "%select_ln73_93 = select i1 %and_ln73_138, i1 %and_ln73_139, i1 %icmp_ln73_70" [top.cpp:73]   --->   Operation 1266 'select' 'select_ln73_93' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_47)   --->   "%and_ln73_140 = and i1 %and_ln73_138, i1 %icmp_ln73_70" [top.cpp:73]   --->   Operation 1267 'and' 'and_ln73_140' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_141)   --->   "%xor_ln73_117 = xor i1 %select_ln73_92, i1 1" [top.cpp:73]   --->   Operation 1268 'xor' 'xor_ln73_117' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_141)   --->   "%or_ln73_46 = or i1 %tmp_243, i1 %xor_ln73_117" [top.cpp:73]   --->   Operation 1269 'or' 'or_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_141)   --->   "%xor_ln73_118 = xor i1 %tmp_240, i1 1" [top.cpp:73]   --->   Operation 1270 'xor' 'xor_ln73_118' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1271 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_141 = and i1 %or_ln73_46, i1 %xor_ln73_118" [top.cpp:73]   --->   Operation 1271 'and' 'and_ln73_141' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1272 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_142 = and i1 %tmp_243, i1 %select_ln73_93" [top.cpp:73]   --->   Operation 1272 'and' 'and_ln73_142' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_47)   --->   "%or_ln73_151 = or i1 %and_ln73_140, i1 %and_ln73_142" [top.cpp:73]   --->   Operation 1273 'or' 'or_ln73_151' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_47)   --->   "%xor_ln73_119 = xor i1 %or_ln73_151, i1 1" [top.cpp:73]   --->   Operation 1274 'xor' 'xor_ln73_119' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_47)   --->   "%and_ln73_143 = and i1 %tmp_240, i1 %xor_ln73_119" [top.cpp:73]   --->   Operation 1275 'and' 'and_ln73_143' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_95)   --->   "%select_ln73_94 = select i1 %and_ln73_141, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1276 'select' 'select_ln73_94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1277 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_47 = or i1 %and_ln73_141, i1 %and_ln73_143" [top.cpp:73]   --->   Operation 1277 'or' 'or_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1278 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_95 = select i1 %or_ln73_47, i24 %select_ln73_94, i24 %add_ln73_23" [top.cpp:73]   --->   Operation 1278 'select' 'select_ln73_95' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 22" [top.cpp:73]   --->   Operation 1279 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln73_102 = zext i14 %tmp_38" [top.cpp:73]   --->   Operation 1280 'zext' 'zext_ln73_102' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1281 [1/1] (0.00ns)   --->   "%C_addr_22 = getelementptr i24 %C, i64 0, i64 %zext_ln73_102" [top.cpp:73]   --->   Operation 1281 'getelementptr' 'C_addr_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 23" [top.cpp:73]   --->   Operation 1282 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln73_103 = zext i14 %tmp_39" [top.cpp:73]   --->   Operation 1283 'zext' 'zext_ln73_103' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1284 [1/1] (0.00ns)   --->   "%C_addr_23 = getelementptr i24 %C, i64 0, i64 %zext_ln73_103" [top.cpp:73]   --->   Operation 1284 'getelementptr' 'C_addr_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1285 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_91, i14 %C_addr_22" [top.cpp:73]   --->   Operation 1285 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_14 : Operation 1286 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_95, i14 %C_addr_23" [top.cpp:73]   --->   Operation 1286 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_14 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6" [top.cpp:73]   --->   Operation 1287 'sext' 'sext_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1288 [1/1] (3.38ns)   --->   "%mul_ln73_24 = mul i48 %sext_ln73_24, i48 %conv7_i_24_cast" [top.cpp:73]   --->   Operation 1288 'mul' 'mul_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 47" [top.cpp:73]   --->   Operation 1289 'bitselect' 'tmp_247' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln73_23 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_24, i32 16, i32 39" [top.cpp:73]   --->   Operation 1290 'partselect' 'trunc_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 15" [top.cpp:73]   --->   Operation 1291 'bitselect' 'tmp_248' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_144)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 39" [top.cpp:73]   --->   Operation 1292 'bitselect' 'tmp_249' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln73_24 = zext i1 %tmp_248" [top.cpp:73]   --->   Operation 1293 'zext' 'zext_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1294 [1/1] (1.10ns)   --->   "%add_ln73_24 = add i24 %trunc_ln73_23, i24 %zext_ln73_24" [top.cpp:73]   --->   Operation 1294 'add' 'add_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_24, i32 23" [top.cpp:73]   --->   Operation 1295 'bitselect' 'tmp_250' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_144)   --->   "%xor_ln73_120 = xor i1 %tmp_250, i1 1" [top.cpp:73]   --->   Operation 1296 'xor' 'xor_ln73_120' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1297 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_144 = and i1 %tmp_249, i1 %xor_ln73_120" [top.cpp:73]   --->   Operation 1297 'and' 'and_ln73_144' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_148)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 40" [top.cpp:73]   --->   Operation 1298 'bitselect' 'tmp_251' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_24, i32 41" [top.cpp:73]   --->   Operation 1299 'partselect' 'tmp_252' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1300 [1/1] (0.89ns)   --->   "%icmp_ln73_72 = icmp_eq  i7 %tmp_252, i7 127" [top.cpp:73]   --->   Operation 1300 'icmp' 'icmp_ln73_72' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_24, i32 40" [top.cpp:73]   --->   Operation 1301 'partselect' 'tmp_253' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1302 [1/1] (0.90ns)   --->   "%icmp_ln73_73 = icmp_eq  i8 %tmp_253, i8 255" [top.cpp:73]   --->   Operation 1302 'icmp' 'icmp_ln73_73' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1303 [1/1] (0.90ns)   --->   "%icmp_ln73_74 = icmp_eq  i8 %tmp_253, i8 0" [top.cpp:73]   --->   Operation 1303 'icmp' 'icmp_ln73_74' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_147)   --->   "%select_ln73_96 = select i1 %and_ln73_144, i1 %icmp_ln73_73, i1 %icmp_ln73_74" [top.cpp:73]   --->   Operation 1304 'select' 'select_ln73_96' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_148)   --->   "%xor_ln73_121 = xor i1 %tmp_251, i1 1" [top.cpp:73]   --->   Operation 1305 'xor' 'xor_ln73_121' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_148)   --->   "%and_ln73_145 = and i1 %icmp_ln73_72, i1 %xor_ln73_121" [top.cpp:73]   --->   Operation 1306 'and' 'and_ln73_145' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_148)   --->   "%select_ln73_97 = select i1 %and_ln73_144, i1 %and_ln73_145, i1 %icmp_ln73_73" [top.cpp:73]   --->   Operation 1307 'select' 'select_ln73_97' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_49)   --->   "%and_ln73_146 = and i1 %and_ln73_144, i1 %icmp_ln73_73" [top.cpp:73]   --->   Operation 1308 'and' 'and_ln73_146' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_147)   --->   "%xor_ln73_122 = xor i1 %select_ln73_96, i1 1" [top.cpp:73]   --->   Operation 1309 'xor' 'xor_ln73_122' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_147)   --->   "%or_ln73_48 = or i1 %tmp_250, i1 %xor_ln73_122" [top.cpp:73]   --->   Operation 1310 'or' 'or_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_147)   --->   "%xor_ln73_123 = xor i1 %tmp_247, i1 1" [top.cpp:73]   --->   Operation 1311 'xor' 'xor_ln73_123' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1312 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_147 = and i1 %or_ln73_48, i1 %xor_ln73_123" [top.cpp:73]   --->   Operation 1312 'and' 'and_ln73_147' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1313 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_148 = and i1 %tmp_250, i1 %select_ln73_97" [top.cpp:73]   --->   Operation 1313 'and' 'and_ln73_148' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_49)   --->   "%or_ln73_152 = or i1 %and_ln73_146, i1 %and_ln73_148" [top.cpp:73]   --->   Operation 1314 'or' 'or_ln73_152' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_49)   --->   "%xor_ln73_124 = xor i1 %or_ln73_152, i1 1" [top.cpp:73]   --->   Operation 1315 'xor' 'xor_ln73_124' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_49)   --->   "%and_ln73_149 = and i1 %tmp_247, i1 %xor_ln73_124" [top.cpp:73]   --->   Operation 1316 'and' 'and_ln73_149' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_99)   --->   "%select_ln73_98 = select i1 %and_ln73_147, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1317 'select' 'select_ln73_98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1318 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_49 = or i1 %and_ln73_147, i1 %and_ln73_149" [top.cpp:73]   --->   Operation 1318 'or' 'or_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1319 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_99 = select i1 %or_ln73_49, i24 %select_ln73_98, i24 %add_ln73_24" [top.cpp:73]   --->   Operation 1319 'select' 'select_ln73_99' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln73_25 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6" [top.cpp:73]   --->   Operation 1320 'sext' 'sext_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1321 [1/1] (3.38ns)   --->   "%mul_ln73_25 = mul i48 %sext_ln73_25, i48 %conv7_i_25_cast" [top.cpp:73]   --->   Operation 1321 'mul' 'mul_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 47" [top.cpp:73]   --->   Operation 1322 'bitselect' 'tmp_254' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln73_24 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_25, i32 16, i32 39" [top.cpp:73]   --->   Operation 1323 'partselect' 'trunc_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 15" [top.cpp:73]   --->   Operation 1324 'bitselect' 'tmp_255' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_150)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 39" [top.cpp:73]   --->   Operation 1325 'bitselect' 'tmp_256' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln73_25 = zext i1 %tmp_255" [top.cpp:73]   --->   Operation 1326 'zext' 'zext_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1327 [1/1] (1.10ns)   --->   "%add_ln73_25 = add i24 %trunc_ln73_24, i24 %zext_ln73_25" [top.cpp:73]   --->   Operation 1327 'add' 'add_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_25, i32 23" [top.cpp:73]   --->   Operation 1328 'bitselect' 'tmp_257' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_150)   --->   "%xor_ln73_125 = xor i1 %tmp_257, i1 1" [top.cpp:73]   --->   Operation 1329 'xor' 'xor_ln73_125' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1330 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_150 = and i1 %tmp_256, i1 %xor_ln73_125" [top.cpp:73]   --->   Operation 1330 'and' 'and_ln73_150' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_154)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 40" [top.cpp:73]   --->   Operation 1331 'bitselect' 'tmp_258' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_25, i32 41" [top.cpp:73]   --->   Operation 1332 'partselect' 'tmp_259' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1333 [1/1] (0.89ns)   --->   "%icmp_ln73_75 = icmp_eq  i7 %tmp_259, i7 127" [top.cpp:73]   --->   Operation 1333 'icmp' 'icmp_ln73_75' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_25, i32 40" [top.cpp:73]   --->   Operation 1334 'partselect' 'tmp_260' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 1335 [1/1] (0.90ns)   --->   "%icmp_ln73_76 = icmp_eq  i8 %tmp_260, i8 255" [top.cpp:73]   --->   Operation 1335 'icmp' 'icmp_ln73_76' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1336 [1/1] (0.90ns)   --->   "%icmp_ln73_77 = icmp_eq  i8 %tmp_260, i8 0" [top.cpp:73]   --->   Operation 1336 'icmp' 'icmp_ln73_77' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_153)   --->   "%select_ln73_100 = select i1 %and_ln73_150, i1 %icmp_ln73_76, i1 %icmp_ln73_77" [top.cpp:73]   --->   Operation 1337 'select' 'select_ln73_100' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_154)   --->   "%xor_ln73_126 = xor i1 %tmp_258, i1 1" [top.cpp:73]   --->   Operation 1338 'xor' 'xor_ln73_126' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_154)   --->   "%and_ln73_151 = and i1 %icmp_ln73_75, i1 %xor_ln73_126" [top.cpp:73]   --->   Operation 1339 'and' 'and_ln73_151' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_154)   --->   "%select_ln73_101 = select i1 %and_ln73_150, i1 %and_ln73_151, i1 %icmp_ln73_76" [top.cpp:73]   --->   Operation 1340 'select' 'select_ln73_101' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_51)   --->   "%and_ln73_152 = and i1 %and_ln73_150, i1 %icmp_ln73_76" [top.cpp:73]   --->   Operation 1341 'and' 'and_ln73_152' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_153)   --->   "%xor_ln73_127 = xor i1 %select_ln73_100, i1 1" [top.cpp:73]   --->   Operation 1342 'xor' 'xor_ln73_127' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_153)   --->   "%or_ln73_50 = or i1 %tmp_257, i1 %xor_ln73_127" [top.cpp:73]   --->   Operation 1343 'or' 'or_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_153)   --->   "%xor_ln73_128 = xor i1 %tmp_254, i1 1" [top.cpp:73]   --->   Operation 1344 'xor' 'xor_ln73_128' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1345 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_153 = and i1 %or_ln73_50, i1 %xor_ln73_128" [top.cpp:73]   --->   Operation 1345 'and' 'and_ln73_153' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1346 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_154 = and i1 %tmp_257, i1 %select_ln73_101" [top.cpp:73]   --->   Operation 1346 'and' 'and_ln73_154' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_51)   --->   "%or_ln73_153 = or i1 %and_ln73_152, i1 %and_ln73_154" [top.cpp:73]   --->   Operation 1347 'or' 'or_ln73_153' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_51)   --->   "%xor_ln73_129 = xor i1 %or_ln73_153, i1 1" [top.cpp:73]   --->   Operation 1348 'xor' 'xor_ln73_129' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_51)   --->   "%and_ln73_155 = and i1 %tmp_254, i1 %xor_ln73_129" [top.cpp:73]   --->   Operation 1349 'and' 'and_ln73_155' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_103)   --->   "%select_ln73_102 = select i1 %and_ln73_153, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1350 'select' 'select_ln73_102' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1351 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_51 = or i1 %and_ln73_153, i1 %and_ln73_155" [top.cpp:73]   --->   Operation 1351 'or' 'or_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1352 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_103 = select i1 %or_ln73_51, i24 %select_ln73_102, i24 %add_ln73_25" [top.cpp:73]   --->   Operation 1352 'select' 'select_ln73_103' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 24" [top.cpp:73]   --->   Operation 1353 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln73_104 = zext i14 %tmp_40" [top.cpp:73]   --->   Operation 1354 'zext' 'zext_ln73_104' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1355 [1/1] (0.00ns)   --->   "%C_addr_24 = getelementptr i24 %C, i64 0, i64 %zext_ln73_104" [top.cpp:73]   --->   Operation 1355 'getelementptr' 'C_addr_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 25" [top.cpp:73]   --->   Operation 1356 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln73_105 = zext i14 %tmp_41" [top.cpp:73]   --->   Operation 1357 'zext' 'zext_ln73_105' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1358 [1/1] (0.00ns)   --->   "%C_addr_25 = getelementptr i24 %C, i64 0, i64 %zext_ln73_105" [top.cpp:73]   --->   Operation 1358 'getelementptr' 'C_addr_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1359 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_99, i14 %C_addr_24" [top.cpp:73]   --->   Operation 1359 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_15 : Operation 1360 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_103, i14 %C_addr_25" [top.cpp:73]   --->   Operation 1360 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_15 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6" [top.cpp:73]   --->   Operation 1361 'sext' 'sext_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1362 [1/1] (3.38ns)   --->   "%mul_ln73_26 = mul i48 %sext_ln73_26, i48 %conv7_i_26_cast" [top.cpp:73]   --->   Operation 1362 'mul' 'mul_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 47" [top.cpp:73]   --->   Operation 1363 'bitselect' 'tmp_261' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln73_25 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_26, i32 16, i32 39" [top.cpp:73]   --->   Operation 1364 'partselect' 'trunc_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 15" [top.cpp:73]   --->   Operation 1365 'bitselect' 'tmp_262' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_156)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 39" [top.cpp:73]   --->   Operation 1366 'bitselect' 'tmp_263' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln73_26 = zext i1 %tmp_262" [top.cpp:73]   --->   Operation 1367 'zext' 'zext_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1368 [1/1] (1.10ns)   --->   "%add_ln73_26 = add i24 %trunc_ln73_25, i24 %zext_ln73_26" [top.cpp:73]   --->   Operation 1368 'add' 'add_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_26, i32 23" [top.cpp:73]   --->   Operation 1369 'bitselect' 'tmp_264' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_156)   --->   "%xor_ln73_130 = xor i1 %tmp_264, i1 1" [top.cpp:73]   --->   Operation 1370 'xor' 'xor_ln73_130' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1371 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_156 = and i1 %tmp_263, i1 %xor_ln73_130" [top.cpp:73]   --->   Operation 1371 'and' 'and_ln73_156' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_160)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 40" [top.cpp:73]   --->   Operation 1372 'bitselect' 'tmp_265' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_26, i32 41" [top.cpp:73]   --->   Operation 1373 'partselect' 'tmp_266' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1374 [1/1] (0.89ns)   --->   "%icmp_ln73_78 = icmp_eq  i7 %tmp_266, i7 127" [top.cpp:73]   --->   Operation 1374 'icmp' 'icmp_ln73_78' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_26, i32 40" [top.cpp:73]   --->   Operation 1375 'partselect' 'tmp_267' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1376 [1/1] (0.90ns)   --->   "%icmp_ln73_79 = icmp_eq  i8 %tmp_267, i8 255" [top.cpp:73]   --->   Operation 1376 'icmp' 'icmp_ln73_79' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1377 [1/1] (0.90ns)   --->   "%icmp_ln73_80 = icmp_eq  i8 %tmp_267, i8 0" [top.cpp:73]   --->   Operation 1377 'icmp' 'icmp_ln73_80' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_159)   --->   "%select_ln73_104 = select i1 %and_ln73_156, i1 %icmp_ln73_79, i1 %icmp_ln73_80" [top.cpp:73]   --->   Operation 1378 'select' 'select_ln73_104' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_160)   --->   "%xor_ln73_131 = xor i1 %tmp_265, i1 1" [top.cpp:73]   --->   Operation 1379 'xor' 'xor_ln73_131' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_160)   --->   "%and_ln73_157 = and i1 %icmp_ln73_78, i1 %xor_ln73_131" [top.cpp:73]   --->   Operation 1380 'and' 'and_ln73_157' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_160)   --->   "%select_ln73_105 = select i1 %and_ln73_156, i1 %and_ln73_157, i1 %icmp_ln73_79" [top.cpp:73]   --->   Operation 1381 'select' 'select_ln73_105' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_53)   --->   "%and_ln73_158 = and i1 %and_ln73_156, i1 %icmp_ln73_79" [top.cpp:73]   --->   Operation 1382 'and' 'and_ln73_158' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_159)   --->   "%xor_ln73_132 = xor i1 %select_ln73_104, i1 1" [top.cpp:73]   --->   Operation 1383 'xor' 'xor_ln73_132' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_159)   --->   "%or_ln73_52 = or i1 %tmp_264, i1 %xor_ln73_132" [top.cpp:73]   --->   Operation 1384 'or' 'or_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_159)   --->   "%xor_ln73_133 = xor i1 %tmp_261, i1 1" [top.cpp:73]   --->   Operation 1385 'xor' 'xor_ln73_133' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1386 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_159 = and i1 %or_ln73_52, i1 %xor_ln73_133" [top.cpp:73]   --->   Operation 1386 'and' 'and_ln73_159' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_160 = and i1 %tmp_264, i1 %select_ln73_105" [top.cpp:73]   --->   Operation 1387 'and' 'and_ln73_160' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_53)   --->   "%or_ln73_154 = or i1 %and_ln73_158, i1 %and_ln73_160" [top.cpp:73]   --->   Operation 1388 'or' 'or_ln73_154' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_53)   --->   "%xor_ln73_134 = xor i1 %or_ln73_154, i1 1" [top.cpp:73]   --->   Operation 1389 'xor' 'xor_ln73_134' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_53)   --->   "%and_ln73_161 = and i1 %tmp_261, i1 %xor_ln73_134" [top.cpp:73]   --->   Operation 1390 'and' 'and_ln73_161' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_107)   --->   "%select_ln73_106 = select i1 %and_ln73_159, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1391 'select' 'select_ln73_106' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1392 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_53 = or i1 %and_ln73_159, i1 %and_ln73_161" [top.cpp:73]   --->   Operation 1392 'or' 'or_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1393 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_107 = select i1 %or_ln73_53, i24 %select_ln73_106, i24 %add_ln73_26" [top.cpp:73]   --->   Operation 1393 'select' 'select_ln73_107' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6" [top.cpp:73]   --->   Operation 1394 'sext' 'sext_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1395 [1/1] (3.38ns)   --->   "%mul_ln73_27 = mul i48 %sext_ln73_27, i48 %conv7_i_27_cast" [top.cpp:73]   --->   Operation 1395 'mul' 'mul_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 47" [top.cpp:73]   --->   Operation 1396 'bitselect' 'tmp_268' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln73_26 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_27, i32 16, i32 39" [top.cpp:73]   --->   Operation 1397 'partselect' 'trunc_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 15" [top.cpp:73]   --->   Operation 1398 'bitselect' 'tmp_269' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_162)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 39" [top.cpp:73]   --->   Operation 1399 'bitselect' 'tmp_270' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln73_27 = zext i1 %tmp_269" [top.cpp:73]   --->   Operation 1400 'zext' 'zext_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1401 [1/1] (1.10ns)   --->   "%add_ln73_27 = add i24 %trunc_ln73_26, i24 %zext_ln73_27" [top.cpp:73]   --->   Operation 1401 'add' 'add_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_27, i32 23" [top.cpp:73]   --->   Operation 1402 'bitselect' 'tmp_271' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_162)   --->   "%xor_ln73_135 = xor i1 %tmp_271, i1 1" [top.cpp:73]   --->   Operation 1403 'xor' 'xor_ln73_135' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1404 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_162 = and i1 %tmp_270, i1 %xor_ln73_135" [top.cpp:73]   --->   Operation 1404 'and' 'and_ln73_162' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_166)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 40" [top.cpp:73]   --->   Operation 1405 'bitselect' 'tmp_272' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_27, i32 41" [top.cpp:73]   --->   Operation 1406 'partselect' 'tmp_273' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1407 [1/1] (0.89ns)   --->   "%icmp_ln73_81 = icmp_eq  i7 %tmp_273, i7 127" [top.cpp:73]   --->   Operation 1407 'icmp' 'icmp_ln73_81' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_27, i32 40" [top.cpp:73]   --->   Operation 1408 'partselect' 'tmp_274' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 1409 [1/1] (0.90ns)   --->   "%icmp_ln73_82 = icmp_eq  i8 %tmp_274, i8 255" [top.cpp:73]   --->   Operation 1409 'icmp' 'icmp_ln73_82' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1410 [1/1] (0.90ns)   --->   "%icmp_ln73_83 = icmp_eq  i8 %tmp_274, i8 0" [top.cpp:73]   --->   Operation 1410 'icmp' 'icmp_ln73_83' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_165)   --->   "%select_ln73_108 = select i1 %and_ln73_162, i1 %icmp_ln73_82, i1 %icmp_ln73_83" [top.cpp:73]   --->   Operation 1411 'select' 'select_ln73_108' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_166)   --->   "%xor_ln73_136 = xor i1 %tmp_272, i1 1" [top.cpp:73]   --->   Operation 1412 'xor' 'xor_ln73_136' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_166)   --->   "%and_ln73_163 = and i1 %icmp_ln73_81, i1 %xor_ln73_136" [top.cpp:73]   --->   Operation 1413 'and' 'and_ln73_163' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_166)   --->   "%select_ln73_109 = select i1 %and_ln73_162, i1 %and_ln73_163, i1 %icmp_ln73_82" [top.cpp:73]   --->   Operation 1414 'select' 'select_ln73_109' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_55)   --->   "%and_ln73_164 = and i1 %and_ln73_162, i1 %icmp_ln73_82" [top.cpp:73]   --->   Operation 1415 'and' 'and_ln73_164' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_165)   --->   "%xor_ln73_137 = xor i1 %select_ln73_108, i1 1" [top.cpp:73]   --->   Operation 1416 'xor' 'xor_ln73_137' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_165)   --->   "%or_ln73_54 = or i1 %tmp_271, i1 %xor_ln73_137" [top.cpp:73]   --->   Operation 1417 'or' 'or_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_165)   --->   "%xor_ln73_138 = xor i1 %tmp_268, i1 1" [top.cpp:73]   --->   Operation 1418 'xor' 'xor_ln73_138' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1419 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_165 = and i1 %or_ln73_54, i1 %xor_ln73_138" [top.cpp:73]   --->   Operation 1419 'and' 'and_ln73_165' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1420 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_166 = and i1 %tmp_271, i1 %select_ln73_109" [top.cpp:73]   --->   Operation 1420 'and' 'and_ln73_166' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_55)   --->   "%or_ln73_155 = or i1 %and_ln73_164, i1 %and_ln73_166" [top.cpp:73]   --->   Operation 1421 'or' 'or_ln73_155' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_55)   --->   "%xor_ln73_139 = xor i1 %or_ln73_155, i1 1" [top.cpp:73]   --->   Operation 1422 'xor' 'xor_ln73_139' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_55)   --->   "%and_ln73_167 = and i1 %tmp_268, i1 %xor_ln73_139" [top.cpp:73]   --->   Operation 1423 'and' 'and_ln73_167' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_111)   --->   "%select_ln73_110 = select i1 %and_ln73_165, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1424 'select' 'select_ln73_110' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1425 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_55 = or i1 %and_ln73_165, i1 %and_ln73_167" [top.cpp:73]   --->   Operation 1425 'or' 'or_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1426 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_111 = select i1 %or_ln73_55, i24 %select_ln73_110, i24 %add_ln73_27" [top.cpp:73]   --->   Operation 1426 'select' 'select_ln73_111' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 26" [top.cpp:73]   --->   Operation 1427 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln73_106 = zext i14 %tmp_42" [top.cpp:73]   --->   Operation 1428 'zext' 'zext_ln73_106' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1429 [1/1] (0.00ns)   --->   "%C_addr_26 = getelementptr i24 %C, i64 0, i64 %zext_ln73_106" [top.cpp:73]   --->   Operation 1429 'getelementptr' 'C_addr_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 27" [top.cpp:73]   --->   Operation 1430 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln73_107 = zext i14 %tmp_43" [top.cpp:73]   --->   Operation 1431 'zext' 'zext_ln73_107' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1432 [1/1] (0.00ns)   --->   "%C_addr_27 = getelementptr i24 %C, i64 0, i64 %zext_ln73_107" [top.cpp:73]   --->   Operation 1432 'getelementptr' 'C_addr_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1433 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_107, i14 %C_addr_26" [top.cpp:73]   --->   Operation 1433 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_16 : Operation 1434 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_111, i14 %C_addr_27" [top.cpp:73]   --->   Operation 1434 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_16 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7" [top.cpp:73]   --->   Operation 1435 'sext' 'sext_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1436 [1/1] (3.38ns)   --->   "%mul_ln73_28 = mul i48 %sext_ln73_28, i48 %conv7_i_28_cast" [top.cpp:73]   --->   Operation 1436 'mul' 'mul_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 47" [top.cpp:73]   --->   Operation 1437 'bitselect' 'tmp_275' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln73_27 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_28, i32 16, i32 39" [top.cpp:73]   --->   Operation 1438 'partselect' 'trunc_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 15" [top.cpp:73]   --->   Operation 1439 'bitselect' 'tmp_276' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_168)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 39" [top.cpp:73]   --->   Operation 1440 'bitselect' 'tmp_277' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln73_28 = zext i1 %tmp_276" [top.cpp:73]   --->   Operation 1441 'zext' 'zext_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1442 [1/1] (1.10ns)   --->   "%add_ln73_28 = add i24 %trunc_ln73_27, i24 %zext_ln73_28" [top.cpp:73]   --->   Operation 1442 'add' 'add_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_28, i32 23" [top.cpp:73]   --->   Operation 1443 'bitselect' 'tmp_278' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_168)   --->   "%xor_ln73_140 = xor i1 %tmp_278, i1 1" [top.cpp:73]   --->   Operation 1444 'xor' 'xor_ln73_140' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1445 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_168 = and i1 %tmp_277, i1 %xor_ln73_140" [top.cpp:73]   --->   Operation 1445 'and' 'and_ln73_168' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_172)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 40" [top.cpp:73]   --->   Operation 1446 'bitselect' 'tmp_279' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_28, i32 41" [top.cpp:73]   --->   Operation 1447 'partselect' 'tmp_280' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1448 [1/1] (0.89ns)   --->   "%icmp_ln73_84 = icmp_eq  i7 %tmp_280, i7 127" [top.cpp:73]   --->   Operation 1448 'icmp' 'icmp_ln73_84' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_28, i32 40" [top.cpp:73]   --->   Operation 1449 'partselect' 'tmp_281' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1450 [1/1] (0.90ns)   --->   "%icmp_ln73_85 = icmp_eq  i8 %tmp_281, i8 255" [top.cpp:73]   --->   Operation 1450 'icmp' 'icmp_ln73_85' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1451 [1/1] (0.90ns)   --->   "%icmp_ln73_86 = icmp_eq  i8 %tmp_281, i8 0" [top.cpp:73]   --->   Operation 1451 'icmp' 'icmp_ln73_86' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_171)   --->   "%select_ln73_112 = select i1 %and_ln73_168, i1 %icmp_ln73_85, i1 %icmp_ln73_86" [top.cpp:73]   --->   Operation 1452 'select' 'select_ln73_112' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_172)   --->   "%xor_ln73_141 = xor i1 %tmp_279, i1 1" [top.cpp:73]   --->   Operation 1453 'xor' 'xor_ln73_141' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_172)   --->   "%and_ln73_169 = and i1 %icmp_ln73_84, i1 %xor_ln73_141" [top.cpp:73]   --->   Operation 1454 'and' 'and_ln73_169' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_172)   --->   "%select_ln73_113 = select i1 %and_ln73_168, i1 %and_ln73_169, i1 %icmp_ln73_85" [top.cpp:73]   --->   Operation 1455 'select' 'select_ln73_113' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_57)   --->   "%and_ln73_170 = and i1 %and_ln73_168, i1 %icmp_ln73_85" [top.cpp:73]   --->   Operation 1456 'and' 'and_ln73_170' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_171)   --->   "%xor_ln73_142 = xor i1 %select_ln73_112, i1 1" [top.cpp:73]   --->   Operation 1457 'xor' 'xor_ln73_142' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_171)   --->   "%or_ln73_56 = or i1 %tmp_278, i1 %xor_ln73_142" [top.cpp:73]   --->   Operation 1458 'or' 'or_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_171)   --->   "%xor_ln73_143 = xor i1 %tmp_275, i1 1" [top.cpp:73]   --->   Operation 1459 'xor' 'xor_ln73_143' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1460 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_171 = and i1 %or_ln73_56, i1 %xor_ln73_143" [top.cpp:73]   --->   Operation 1460 'and' 'and_ln73_171' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1461 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_172 = and i1 %tmp_278, i1 %select_ln73_113" [top.cpp:73]   --->   Operation 1461 'and' 'and_ln73_172' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_57)   --->   "%or_ln73_156 = or i1 %and_ln73_170, i1 %and_ln73_172" [top.cpp:73]   --->   Operation 1462 'or' 'or_ln73_156' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_57)   --->   "%xor_ln73_144 = xor i1 %or_ln73_156, i1 1" [top.cpp:73]   --->   Operation 1463 'xor' 'xor_ln73_144' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_57)   --->   "%and_ln73_173 = and i1 %tmp_275, i1 %xor_ln73_144" [top.cpp:73]   --->   Operation 1464 'and' 'and_ln73_173' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_115)   --->   "%select_ln73_114 = select i1 %and_ln73_171, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1465 'select' 'select_ln73_114' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1466 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_57 = or i1 %and_ln73_171, i1 %and_ln73_173" [top.cpp:73]   --->   Operation 1466 'or' 'or_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1467 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_115 = select i1 %or_ln73_57, i24 %select_ln73_114, i24 %add_ln73_28" [top.cpp:73]   --->   Operation 1467 'select' 'select_ln73_115' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7" [top.cpp:73]   --->   Operation 1468 'sext' 'sext_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1469 [1/1] (3.38ns)   --->   "%mul_ln73_29 = mul i48 %sext_ln73_29, i48 %conv7_i_29_cast" [top.cpp:73]   --->   Operation 1469 'mul' 'mul_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 47" [top.cpp:73]   --->   Operation 1470 'bitselect' 'tmp_282' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln73_28 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_29, i32 16, i32 39" [top.cpp:73]   --->   Operation 1471 'partselect' 'trunc_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 15" [top.cpp:73]   --->   Operation 1472 'bitselect' 'tmp_283' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_174)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 39" [top.cpp:73]   --->   Operation 1473 'bitselect' 'tmp_284' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln73_29 = zext i1 %tmp_283" [top.cpp:73]   --->   Operation 1474 'zext' 'zext_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1475 [1/1] (1.10ns)   --->   "%add_ln73_29 = add i24 %trunc_ln73_28, i24 %zext_ln73_29" [top.cpp:73]   --->   Operation 1475 'add' 'add_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_29, i32 23" [top.cpp:73]   --->   Operation 1476 'bitselect' 'tmp_285' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_174)   --->   "%xor_ln73_145 = xor i1 %tmp_285, i1 1" [top.cpp:73]   --->   Operation 1477 'xor' 'xor_ln73_145' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1478 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_174 = and i1 %tmp_284, i1 %xor_ln73_145" [top.cpp:73]   --->   Operation 1478 'and' 'and_ln73_174' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_178)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 40" [top.cpp:73]   --->   Operation 1479 'bitselect' 'tmp_286' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_29, i32 41" [top.cpp:73]   --->   Operation 1480 'partselect' 'tmp_287' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1481 [1/1] (0.89ns)   --->   "%icmp_ln73_87 = icmp_eq  i7 %tmp_287, i7 127" [top.cpp:73]   --->   Operation 1481 'icmp' 'icmp_ln73_87' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_29, i32 40" [top.cpp:73]   --->   Operation 1482 'partselect' 'tmp_288' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 1483 [1/1] (0.90ns)   --->   "%icmp_ln73_88 = icmp_eq  i8 %tmp_288, i8 255" [top.cpp:73]   --->   Operation 1483 'icmp' 'icmp_ln73_88' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1484 [1/1] (0.90ns)   --->   "%icmp_ln73_89 = icmp_eq  i8 %tmp_288, i8 0" [top.cpp:73]   --->   Operation 1484 'icmp' 'icmp_ln73_89' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_177)   --->   "%select_ln73_116 = select i1 %and_ln73_174, i1 %icmp_ln73_88, i1 %icmp_ln73_89" [top.cpp:73]   --->   Operation 1485 'select' 'select_ln73_116' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_178)   --->   "%xor_ln73_146 = xor i1 %tmp_286, i1 1" [top.cpp:73]   --->   Operation 1486 'xor' 'xor_ln73_146' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_178)   --->   "%and_ln73_175 = and i1 %icmp_ln73_87, i1 %xor_ln73_146" [top.cpp:73]   --->   Operation 1487 'and' 'and_ln73_175' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_178)   --->   "%select_ln73_117 = select i1 %and_ln73_174, i1 %and_ln73_175, i1 %icmp_ln73_88" [top.cpp:73]   --->   Operation 1488 'select' 'select_ln73_117' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_59)   --->   "%and_ln73_176 = and i1 %and_ln73_174, i1 %icmp_ln73_88" [top.cpp:73]   --->   Operation 1489 'and' 'and_ln73_176' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_177)   --->   "%xor_ln73_147 = xor i1 %select_ln73_116, i1 1" [top.cpp:73]   --->   Operation 1490 'xor' 'xor_ln73_147' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_177)   --->   "%or_ln73_58 = or i1 %tmp_285, i1 %xor_ln73_147" [top.cpp:73]   --->   Operation 1491 'or' 'or_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_177)   --->   "%xor_ln73_148 = xor i1 %tmp_282, i1 1" [top.cpp:73]   --->   Operation 1492 'xor' 'xor_ln73_148' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1493 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_177 = and i1 %or_ln73_58, i1 %xor_ln73_148" [top.cpp:73]   --->   Operation 1493 'and' 'and_ln73_177' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1494 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_178 = and i1 %tmp_285, i1 %select_ln73_117" [top.cpp:73]   --->   Operation 1494 'and' 'and_ln73_178' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_59)   --->   "%or_ln73_157 = or i1 %and_ln73_176, i1 %and_ln73_178" [top.cpp:73]   --->   Operation 1495 'or' 'or_ln73_157' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_59)   --->   "%xor_ln73_149 = xor i1 %or_ln73_157, i1 1" [top.cpp:73]   --->   Operation 1496 'xor' 'xor_ln73_149' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_59)   --->   "%and_ln73_179 = and i1 %tmp_282, i1 %xor_ln73_149" [top.cpp:73]   --->   Operation 1497 'and' 'and_ln73_179' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_119)   --->   "%select_ln73_118 = select i1 %and_ln73_177, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1498 'select' 'select_ln73_118' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1499 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_59 = or i1 %and_ln73_177, i1 %and_ln73_179" [top.cpp:73]   --->   Operation 1499 'or' 'or_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1500 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_119 = select i1 %or_ln73_59, i24 %select_ln73_118, i24 %add_ln73_29" [top.cpp:73]   --->   Operation 1500 'select' 'select_ln73_119' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 28" [top.cpp:73]   --->   Operation 1501 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln73_108 = zext i14 %tmp_44" [top.cpp:73]   --->   Operation 1502 'zext' 'zext_ln73_108' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1503 [1/1] (0.00ns)   --->   "%C_addr_28 = getelementptr i24 %C, i64 0, i64 %zext_ln73_108" [top.cpp:73]   --->   Operation 1503 'getelementptr' 'C_addr_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 29" [top.cpp:73]   --->   Operation 1504 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln73_109 = zext i14 %tmp_45" [top.cpp:73]   --->   Operation 1505 'zext' 'zext_ln73_109' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1506 [1/1] (0.00ns)   --->   "%C_addr_29 = getelementptr i24 %C, i64 0, i64 %zext_ln73_109" [top.cpp:73]   --->   Operation 1506 'getelementptr' 'C_addr_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1507 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_115, i14 %C_addr_28" [top.cpp:73]   --->   Operation 1507 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_17 : Operation 1508 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_119, i14 %C_addr_29" [top.cpp:73]   --->   Operation 1508 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_17 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7" [top.cpp:73]   --->   Operation 1509 'sext' 'sext_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1510 [1/1] (3.38ns)   --->   "%mul_ln73_30 = mul i48 %sext_ln73_30, i48 %conv7_i_30_cast" [top.cpp:73]   --->   Operation 1510 'mul' 'mul_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 47" [top.cpp:73]   --->   Operation 1511 'bitselect' 'tmp_289' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln73_29 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_30, i32 16, i32 39" [top.cpp:73]   --->   Operation 1512 'partselect' 'trunc_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 15" [top.cpp:73]   --->   Operation 1513 'bitselect' 'tmp_290' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_180)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 39" [top.cpp:73]   --->   Operation 1514 'bitselect' 'tmp_291' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln73_30 = zext i1 %tmp_290" [top.cpp:73]   --->   Operation 1515 'zext' 'zext_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1516 [1/1] (1.10ns)   --->   "%add_ln73_30 = add i24 %trunc_ln73_29, i24 %zext_ln73_30" [top.cpp:73]   --->   Operation 1516 'add' 'add_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_30, i32 23" [top.cpp:73]   --->   Operation 1517 'bitselect' 'tmp_292' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_180)   --->   "%xor_ln73_150 = xor i1 %tmp_292, i1 1" [top.cpp:73]   --->   Operation 1518 'xor' 'xor_ln73_150' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1519 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_180 = and i1 %tmp_291, i1 %xor_ln73_150" [top.cpp:73]   --->   Operation 1519 'and' 'and_ln73_180' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_184)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 40" [top.cpp:73]   --->   Operation 1520 'bitselect' 'tmp_293' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_30, i32 41" [top.cpp:73]   --->   Operation 1521 'partselect' 'tmp_294' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1522 [1/1] (0.89ns)   --->   "%icmp_ln73_90 = icmp_eq  i7 %tmp_294, i7 127" [top.cpp:73]   --->   Operation 1522 'icmp' 'icmp_ln73_90' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_30, i32 40" [top.cpp:73]   --->   Operation 1523 'partselect' 'tmp_295' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1524 [1/1] (0.90ns)   --->   "%icmp_ln73_91 = icmp_eq  i8 %tmp_295, i8 255" [top.cpp:73]   --->   Operation 1524 'icmp' 'icmp_ln73_91' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1525 [1/1] (0.90ns)   --->   "%icmp_ln73_92 = icmp_eq  i8 %tmp_295, i8 0" [top.cpp:73]   --->   Operation 1525 'icmp' 'icmp_ln73_92' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_183)   --->   "%select_ln73_120 = select i1 %and_ln73_180, i1 %icmp_ln73_91, i1 %icmp_ln73_92" [top.cpp:73]   --->   Operation 1526 'select' 'select_ln73_120' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_184)   --->   "%xor_ln73_151 = xor i1 %tmp_293, i1 1" [top.cpp:73]   --->   Operation 1527 'xor' 'xor_ln73_151' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_184)   --->   "%and_ln73_181 = and i1 %icmp_ln73_90, i1 %xor_ln73_151" [top.cpp:73]   --->   Operation 1528 'and' 'and_ln73_181' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_184)   --->   "%select_ln73_121 = select i1 %and_ln73_180, i1 %and_ln73_181, i1 %icmp_ln73_91" [top.cpp:73]   --->   Operation 1529 'select' 'select_ln73_121' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_61)   --->   "%and_ln73_182 = and i1 %and_ln73_180, i1 %icmp_ln73_91" [top.cpp:73]   --->   Operation 1530 'and' 'and_ln73_182' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_183)   --->   "%xor_ln73_152 = xor i1 %select_ln73_120, i1 1" [top.cpp:73]   --->   Operation 1531 'xor' 'xor_ln73_152' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_183)   --->   "%or_ln73_60 = or i1 %tmp_292, i1 %xor_ln73_152" [top.cpp:73]   --->   Operation 1532 'or' 'or_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_183)   --->   "%xor_ln73_153 = xor i1 %tmp_289, i1 1" [top.cpp:73]   --->   Operation 1533 'xor' 'xor_ln73_153' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1534 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_183 = and i1 %or_ln73_60, i1 %xor_ln73_153" [top.cpp:73]   --->   Operation 1534 'and' 'and_ln73_183' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1535 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_184 = and i1 %tmp_292, i1 %select_ln73_121" [top.cpp:73]   --->   Operation 1535 'and' 'and_ln73_184' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_61)   --->   "%or_ln73_158 = or i1 %and_ln73_182, i1 %and_ln73_184" [top.cpp:73]   --->   Operation 1536 'or' 'or_ln73_158' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_61)   --->   "%xor_ln73_154 = xor i1 %or_ln73_158, i1 1" [top.cpp:73]   --->   Operation 1537 'xor' 'xor_ln73_154' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_61)   --->   "%and_ln73_185 = and i1 %tmp_289, i1 %xor_ln73_154" [top.cpp:73]   --->   Operation 1538 'and' 'and_ln73_185' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_123)   --->   "%select_ln73_122 = select i1 %and_ln73_183, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1539 'select' 'select_ln73_122' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1540 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_61 = or i1 %and_ln73_183, i1 %and_ln73_185" [top.cpp:73]   --->   Operation 1540 'or' 'or_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1541 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_123 = select i1 %or_ln73_61, i24 %select_ln73_122, i24 %add_ln73_30" [top.cpp:73]   --->   Operation 1541 'select' 'select_ln73_123' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7" [top.cpp:73]   --->   Operation 1542 'sext' 'sext_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1543 [1/1] (3.38ns)   --->   "%mul_ln73_31 = mul i48 %sext_ln73_31, i48 %conv7_i_31_cast" [top.cpp:73]   --->   Operation 1543 'mul' 'mul_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 47" [top.cpp:73]   --->   Operation 1544 'bitselect' 'tmp_296' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln73_30 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_31, i32 16, i32 39" [top.cpp:73]   --->   Operation 1545 'partselect' 'trunc_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 15" [top.cpp:73]   --->   Operation 1546 'bitselect' 'tmp_297' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_186)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 39" [top.cpp:73]   --->   Operation 1547 'bitselect' 'tmp_298' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln73_31 = zext i1 %tmp_297" [top.cpp:73]   --->   Operation 1548 'zext' 'zext_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1549 [1/1] (1.10ns)   --->   "%add_ln73_31 = add i24 %trunc_ln73_30, i24 %zext_ln73_31" [top.cpp:73]   --->   Operation 1549 'add' 'add_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_31, i32 23" [top.cpp:73]   --->   Operation 1550 'bitselect' 'tmp_299' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_186)   --->   "%xor_ln73_155 = xor i1 %tmp_299, i1 1" [top.cpp:73]   --->   Operation 1551 'xor' 'xor_ln73_155' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1552 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_186 = and i1 %tmp_298, i1 %xor_ln73_155" [top.cpp:73]   --->   Operation 1552 'and' 'and_ln73_186' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_190)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 40" [top.cpp:73]   --->   Operation 1553 'bitselect' 'tmp_300' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_31, i32 41" [top.cpp:73]   --->   Operation 1554 'partselect' 'tmp_301' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1555 [1/1] (0.89ns)   --->   "%icmp_ln73_93 = icmp_eq  i7 %tmp_301, i7 127" [top.cpp:73]   --->   Operation 1555 'icmp' 'icmp_ln73_93' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_31, i32 40" [top.cpp:73]   --->   Operation 1556 'partselect' 'tmp_302' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 1557 [1/1] (0.90ns)   --->   "%icmp_ln73_94 = icmp_eq  i8 %tmp_302, i8 255" [top.cpp:73]   --->   Operation 1557 'icmp' 'icmp_ln73_94' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1558 [1/1] (0.90ns)   --->   "%icmp_ln73_95 = icmp_eq  i8 %tmp_302, i8 0" [top.cpp:73]   --->   Operation 1558 'icmp' 'icmp_ln73_95' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_189)   --->   "%select_ln73_124 = select i1 %and_ln73_186, i1 %icmp_ln73_94, i1 %icmp_ln73_95" [top.cpp:73]   --->   Operation 1559 'select' 'select_ln73_124' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_190)   --->   "%xor_ln73_156 = xor i1 %tmp_300, i1 1" [top.cpp:73]   --->   Operation 1560 'xor' 'xor_ln73_156' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_190)   --->   "%and_ln73_187 = and i1 %icmp_ln73_93, i1 %xor_ln73_156" [top.cpp:73]   --->   Operation 1561 'and' 'and_ln73_187' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_190)   --->   "%select_ln73_125 = select i1 %and_ln73_186, i1 %and_ln73_187, i1 %icmp_ln73_94" [top.cpp:73]   --->   Operation 1562 'select' 'select_ln73_125' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_63)   --->   "%and_ln73_188 = and i1 %and_ln73_186, i1 %icmp_ln73_94" [top.cpp:73]   --->   Operation 1563 'and' 'and_ln73_188' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_189)   --->   "%xor_ln73_157 = xor i1 %select_ln73_124, i1 1" [top.cpp:73]   --->   Operation 1564 'xor' 'xor_ln73_157' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_189)   --->   "%or_ln73_62 = or i1 %tmp_299, i1 %xor_ln73_157" [top.cpp:73]   --->   Operation 1565 'or' 'or_ln73_62' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_189)   --->   "%xor_ln73_158 = xor i1 %tmp_296, i1 1" [top.cpp:73]   --->   Operation 1566 'xor' 'xor_ln73_158' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1567 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_189 = and i1 %or_ln73_62, i1 %xor_ln73_158" [top.cpp:73]   --->   Operation 1567 'and' 'and_ln73_189' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1568 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_190 = and i1 %tmp_299, i1 %select_ln73_125" [top.cpp:73]   --->   Operation 1568 'and' 'and_ln73_190' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_63)   --->   "%or_ln73_159 = or i1 %and_ln73_188, i1 %and_ln73_190" [top.cpp:73]   --->   Operation 1569 'or' 'or_ln73_159' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_63)   --->   "%xor_ln73_159 = xor i1 %or_ln73_159, i1 1" [top.cpp:73]   --->   Operation 1570 'xor' 'xor_ln73_159' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_63)   --->   "%and_ln73_191 = and i1 %tmp_296, i1 %xor_ln73_159" [top.cpp:73]   --->   Operation 1571 'and' 'and_ln73_191' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_127)   --->   "%select_ln73_126 = select i1 %and_ln73_189, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1572 'select' 'select_ln73_126' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1573 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_63 = or i1 %and_ln73_189, i1 %and_ln73_191" [top.cpp:73]   --->   Operation 1573 'or' 'or_ln73_63' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1574 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_127 = select i1 %or_ln73_63, i24 %select_ln73_126, i24 %add_ln73_31" [top.cpp:73]   --->   Operation 1574 'select' 'select_ln73_127' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 30" [top.cpp:73]   --->   Operation 1575 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln73_110 = zext i14 %tmp_46" [top.cpp:73]   --->   Operation 1576 'zext' 'zext_ln73_110' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1577 [1/1] (0.00ns)   --->   "%C_addr_30 = getelementptr i24 %C, i64 0, i64 %zext_ln73_110" [top.cpp:73]   --->   Operation 1577 'getelementptr' 'C_addr_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 31" [top.cpp:73]   --->   Operation 1578 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln73_111 = zext i14 %tmp_47" [top.cpp:73]   --->   Operation 1579 'zext' 'zext_ln73_111' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1580 [1/1] (0.00ns)   --->   "%C_addr_31 = getelementptr i24 %C, i64 0, i64 %zext_ln73_111" [top.cpp:73]   --->   Operation 1580 'getelementptr' 'C_addr_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1581 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_123, i14 %C_addr_30" [top.cpp:73]   --->   Operation 1581 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_18 : Operation 1582 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_127, i14 %C_addr_31" [top.cpp:73]   --->   Operation 1582 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_18 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8" [top.cpp:73]   --->   Operation 1583 'sext' 'sext_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1584 [1/1] (3.38ns)   --->   "%mul_ln73_32 = mul i48 %sext_ln73_32, i48 %conv7_i_32_cast" [top.cpp:73]   --->   Operation 1584 'mul' 'mul_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 47" [top.cpp:73]   --->   Operation 1585 'bitselect' 'tmp_303' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln73_31 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_32, i32 16, i32 39" [top.cpp:73]   --->   Operation 1586 'partselect' 'trunc_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 15" [top.cpp:73]   --->   Operation 1587 'bitselect' 'tmp_304' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_192)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 39" [top.cpp:73]   --->   Operation 1588 'bitselect' 'tmp_305' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln73_32 = zext i1 %tmp_304" [top.cpp:73]   --->   Operation 1589 'zext' 'zext_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1590 [1/1] (1.10ns)   --->   "%add_ln73_32 = add i24 %trunc_ln73_31, i24 %zext_ln73_32" [top.cpp:73]   --->   Operation 1590 'add' 'add_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_32, i32 23" [top.cpp:73]   --->   Operation 1591 'bitselect' 'tmp_306' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_192)   --->   "%xor_ln73_160 = xor i1 %tmp_306, i1 1" [top.cpp:73]   --->   Operation 1592 'xor' 'xor_ln73_160' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1593 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_192 = and i1 %tmp_305, i1 %xor_ln73_160" [top.cpp:73]   --->   Operation 1593 'and' 'and_ln73_192' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_196)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 40" [top.cpp:73]   --->   Operation 1594 'bitselect' 'tmp_307' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_32, i32 41" [top.cpp:73]   --->   Operation 1595 'partselect' 'tmp_308' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1596 [1/1] (0.89ns)   --->   "%icmp_ln73_96 = icmp_eq  i7 %tmp_308, i7 127" [top.cpp:73]   --->   Operation 1596 'icmp' 'icmp_ln73_96' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_32, i32 40" [top.cpp:73]   --->   Operation 1597 'partselect' 'tmp_309' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1598 [1/1] (0.90ns)   --->   "%icmp_ln73_97 = icmp_eq  i8 %tmp_309, i8 255" [top.cpp:73]   --->   Operation 1598 'icmp' 'icmp_ln73_97' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1599 [1/1] (0.90ns)   --->   "%icmp_ln73_98 = icmp_eq  i8 %tmp_309, i8 0" [top.cpp:73]   --->   Operation 1599 'icmp' 'icmp_ln73_98' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_195)   --->   "%select_ln73_128 = select i1 %and_ln73_192, i1 %icmp_ln73_97, i1 %icmp_ln73_98" [top.cpp:73]   --->   Operation 1600 'select' 'select_ln73_128' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_196)   --->   "%xor_ln73_161 = xor i1 %tmp_307, i1 1" [top.cpp:73]   --->   Operation 1601 'xor' 'xor_ln73_161' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_196)   --->   "%and_ln73_193 = and i1 %icmp_ln73_96, i1 %xor_ln73_161" [top.cpp:73]   --->   Operation 1602 'and' 'and_ln73_193' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_196)   --->   "%select_ln73_129 = select i1 %and_ln73_192, i1 %and_ln73_193, i1 %icmp_ln73_97" [top.cpp:73]   --->   Operation 1603 'select' 'select_ln73_129' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_65)   --->   "%and_ln73_194 = and i1 %and_ln73_192, i1 %icmp_ln73_97" [top.cpp:73]   --->   Operation 1604 'and' 'and_ln73_194' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_195)   --->   "%xor_ln73_162 = xor i1 %select_ln73_128, i1 1" [top.cpp:73]   --->   Operation 1605 'xor' 'xor_ln73_162' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_195)   --->   "%or_ln73_64 = or i1 %tmp_306, i1 %xor_ln73_162" [top.cpp:73]   --->   Operation 1606 'or' 'or_ln73_64' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_195)   --->   "%xor_ln73_163 = xor i1 %tmp_303, i1 1" [top.cpp:73]   --->   Operation 1607 'xor' 'xor_ln73_163' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1608 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_195 = and i1 %or_ln73_64, i1 %xor_ln73_163" [top.cpp:73]   --->   Operation 1608 'and' 'and_ln73_195' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1609 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_196 = and i1 %tmp_306, i1 %select_ln73_129" [top.cpp:73]   --->   Operation 1609 'and' 'and_ln73_196' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_65)   --->   "%or_ln73_160 = or i1 %and_ln73_194, i1 %and_ln73_196" [top.cpp:73]   --->   Operation 1610 'or' 'or_ln73_160' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_65)   --->   "%xor_ln73_164 = xor i1 %or_ln73_160, i1 1" [top.cpp:73]   --->   Operation 1611 'xor' 'xor_ln73_164' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_65)   --->   "%and_ln73_197 = and i1 %tmp_303, i1 %xor_ln73_164" [top.cpp:73]   --->   Operation 1612 'and' 'and_ln73_197' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_131)   --->   "%select_ln73_130 = select i1 %and_ln73_195, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1613 'select' 'select_ln73_130' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1614 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_65 = or i1 %and_ln73_195, i1 %and_ln73_197" [top.cpp:73]   --->   Operation 1614 'or' 'or_ln73_65' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1615 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_131 = select i1 %or_ln73_65, i24 %select_ln73_130, i24 %add_ln73_32" [top.cpp:73]   --->   Operation 1615 'select' 'select_ln73_131' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8" [top.cpp:73]   --->   Operation 1616 'sext' 'sext_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1617 [1/1] (3.38ns)   --->   "%mul_ln73_33 = mul i48 %sext_ln73_33, i48 %conv7_i_33_cast" [top.cpp:73]   --->   Operation 1617 'mul' 'mul_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 47" [top.cpp:73]   --->   Operation 1618 'bitselect' 'tmp_310' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln73_32 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_33, i32 16, i32 39" [top.cpp:73]   --->   Operation 1619 'partselect' 'trunc_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 15" [top.cpp:73]   --->   Operation 1620 'bitselect' 'tmp_311' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_198)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 39" [top.cpp:73]   --->   Operation 1621 'bitselect' 'tmp_312' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln73_33 = zext i1 %tmp_311" [top.cpp:73]   --->   Operation 1622 'zext' 'zext_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1623 [1/1] (1.10ns)   --->   "%add_ln73_33 = add i24 %trunc_ln73_32, i24 %zext_ln73_33" [top.cpp:73]   --->   Operation 1623 'add' 'add_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_33, i32 23" [top.cpp:73]   --->   Operation 1624 'bitselect' 'tmp_313' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_198)   --->   "%xor_ln73_165 = xor i1 %tmp_313, i1 1" [top.cpp:73]   --->   Operation 1625 'xor' 'xor_ln73_165' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1626 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_198 = and i1 %tmp_312, i1 %xor_ln73_165" [top.cpp:73]   --->   Operation 1626 'and' 'and_ln73_198' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_202)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 40" [top.cpp:73]   --->   Operation 1627 'bitselect' 'tmp_314' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1628 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_33, i32 41" [top.cpp:73]   --->   Operation 1628 'partselect' 'tmp_315' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1629 [1/1] (0.89ns)   --->   "%icmp_ln73_99 = icmp_eq  i7 %tmp_315, i7 127" [top.cpp:73]   --->   Operation 1629 'icmp' 'icmp_ln73_99' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_33, i32 40" [top.cpp:73]   --->   Operation 1630 'partselect' 'tmp_316' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 1631 [1/1] (0.90ns)   --->   "%icmp_ln73_100 = icmp_eq  i8 %tmp_316, i8 255" [top.cpp:73]   --->   Operation 1631 'icmp' 'icmp_ln73_100' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1632 [1/1] (0.90ns)   --->   "%icmp_ln73_101 = icmp_eq  i8 %tmp_316, i8 0" [top.cpp:73]   --->   Operation 1632 'icmp' 'icmp_ln73_101' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_201)   --->   "%select_ln73_132 = select i1 %and_ln73_198, i1 %icmp_ln73_100, i1 %icmp_ln73_101" [top.cpp:73]   --->   Operation 1633 'select' 'select_ln73_132' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_202)   --->   "%xor_ln73_166 = xor i1 %tmp_314, i1 1" [top.cpp:73]   --->   Operation 1634 'xor' 'xor_ln73_166' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_202)   --->   "%and_ln73_199 = and i1 %icmp_ln73_99, i1 %xor_ln73_166" [top.cpp:73]   --->   Operation 1635 'and' 'and_ln73_199' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_202)   --->   "%select_ln73_133 = select i1 %and_ln73_198, i1 %and_ln73_199, i1 %icmp_ln73_100" [top.cpp:73]   --->   Operation 1636 'select' 'select_ln73_133' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_67)   --->   "%and_ln73_200 = and i1 %and_ln73_198, i1 %icmp_ln73_100" [top.cpp:73]   --->   Operation 1637 'and' 'and_ln73_200' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_201)   --->   "%xor_ln73_167 = xor i1 %select_ln73_132, i1 1" [top.cpp:73]   --->   Operation 1638 'xor' 'xor_ln73_167' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_201)   --->   "%or_ln73_66 = or i1 %tmp_313, i1 %xor_ln73_167" [top.cpp:73]   --->   Operation 1639 'or' 'or_ln73_66' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_201)   --->   "%xor_ln73_168 = xor i1 %tmp_310, i1 1" [top.cpp:73]   --->   Operation 1640 'xor' 'xor_ln73_168' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1641 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_201 = and i1 %or_ln73_66, i1 %xor_ln73_168" [top.cpp:73]   --->   Operation 1641 'and' 'and_ln73_201' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1642 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_202 = and i1 %tmp_313, i1 %select_ln73_133" [top.cpp:73]   --->   Operation 1642 'and' 'and_ln73_202' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_67)   --->   "%or_ln73_161 = or i1 %and_ln73_200, i1 %and_ln73_202" [top.cpp:73]   --->   Operation 1643 'or' 'or_ln73_161' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_67)   --->   "%xor_ln73_169 = xor i1 %or_ln73_161, i1 1" [top.cpp:73]   --->   Operation 1644 'xor' 'xor_ln73_169' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_67)   --->   "%and_ln73_203 = and i1 %tmp_310, i1 %xor_ln73_169" [top.cpp:73]   --->   Operation 1645 'and' 'and_ln73_203' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_135)   --->   "%select_ln73_134 = select i1 %and_ln73_201, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1646 'select' 'select_ln73_134' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1647 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_67 = or i1 %and_ln73_201, i1 %and_ln73_203" [top.cpp:73]   --->   Operation 1647 'or' 'or_ln73_67' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1648 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_135 = select i1 %or_ln73_67, i24 %select_ln73_134, i24 %add_ln73_33" [top.cpp:73]   --->   Operation 1648 'select' 'select_ln73_135' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 32" [top.cpp:73]   --->   Operation 1649 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln73_112 = zext i14 %tmp_48" [top.cpp:73]   --->   Operation 1650 'zext' 'zext_ln73_112' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1651 [1/1] (0.00ns)   --->   "%C_addr_32 = getelementptr i24 %C, i64 0, i64 %zext_ln73_112" [top.cpp:73]   --->   Operation 1651 'getelementptr' 'C_addr_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 33" [top.cpp:73]   --->   Operation 1652 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln73_113 = zext i14 %tmp_49" [top.cpp:73]   --->   Operation 1653 'zext' 'zext_ln73_113' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1654 [1/1] (0.00ns)   --->   "%C_addr_33 = getelementptr i24 %C, i64 0, i64 %zext_ln73_113" [top.cpp:73]   --->   Operation 1654 'getelementptr' 'C_addr_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1655 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_131, i14 %C_addr_32" [top.cpp:73]   --->   Operation 1655 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_19 : Operation 1656 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_135, i14 %C_addr_33" [top.cpp:73]   --->   Operation 1656 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_19 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8" [top.cpp:73]   --->   Operation 1657 'sext' 'sext_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1658 [1/1] (3.38ns)   --->   "%mul_ln73_34 = mul i48 %sext_ln73_34, i48 %conv7_i_34_cast" [top.cpp:73]   --->   Operation 1658 'mul' 'mul_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 47" [top.cpp:73]   --->   Operation 1659 'bitselect' 'tmp_317' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln73_33 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_34, i32 16, i32 39" [top.cpp:73]   --->   Operation 1660 'partselect' 'trunc_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 15" [top.cpp:73]   --->   Operation 1661 'bitselect' 'tmp_318' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_204)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 39" [top.cpp:73]   --->   Operation 1662 'bitselect' 'tmp_319' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln73_34 = zext i1 %tmp_318" [top.cpp:73]   --->   Operation 1663 'zext' 'zext_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1664 [1/1] (1.10ns)   --->   "%add_ln73_34 = add i24 %trunc_ln73_33, i24 %zext_ln73_34" [top.cpp:73]   --->   Operation 1664 'add' 'add_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_34, i32 23" [top.cpp:73]   --->   Operation 1665 'bitselect' 'tmp_320' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_204)   --->   "%xor_ln73_170 = xor i1 %tmp_320, i1 1" [top.cpp:73]   --->   Operation 1666 'xor' 'xor_ln73_170' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1667 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_204 = and i1 %tmp_319, i1 %xor_ln73_170" [top.cpp:73]   --->   Operation 1667 'and' 'and_ln73_204' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_208)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 40" [top.cpp:73]   --->   Operation 1668 'bitselect' 'tmp_321' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_34, i32 41" [top.cpp:73]   --->   Operation 1669 'partselect' 'tmp_322' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1670 [1/1] (0.89ns)   --->   "%icmp_ln73_102 = icmp_eq  i7 %tmp_322, i7 127" [top.cpp:73]   --->   Operation 1670 'icmp' 'icmp_ln73_102' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_34, i32 40" [top.cpp:73]   --->   Operation 1671 'partselect' 'tmp_323' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1672 [1/1] (0.90ns)   --->   "%icmp_ln73_103 = icmp_eq  i8 %tmp_323, i8 255" [top.cpp:73]   --->   Operation 1672 'icmp' 'icmp_ln73_103' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1673 [1/1] (0.90ns)   --->   "%icmp_ln73_104 = icmp_eq  i8 %tmp_323, i8 0" [top.cpp:73]   --->   Operation 1673 'icmp' 'icmp_ln73_104' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_207)   --->   "%select_ln73_136 = select i1 %and_ln73_204, i1 %icmp_ln73_103, i1 %icmp_ln73_104" [top.cpp:73]   --->   Operation 1674 'select' 'select_ln73_136' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_208)   --->   "%xor_ln73_171 = xor i1 %tmp_321, i1 1" [top.cpp:73]   --->   Operation 1675 'xor' 'xor_ln73_171' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_208)   --->   "%and_ln73_205 = and i1 %icmp_ln73_102, i1 %xor_ln73_171" [top.cpp:73]   --->   Operation 1676 'and' 'and_ln73_205' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_208)   --->   "%select_ln73_137 = select i1 %and_ln73_204, i1 %and_ln73_205, i1 %icmp_ln73_103" [top.cpp:73]   --->   Operation 1677 'select' 'select_ln73_137' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_69)   --->   "%and_ln73_206 = and i1 %and_ln73_204, i1 %icmp_ln73_103" [top.cpp:73]   --->   Operation 1678 'and' 'and_ln73_206' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_207)   --->   "%xor_ln73_172 = xor i1 %select_ln73_136, i1 1" [top.cpp:73]   --->   Operation 1679 'xor' 'xor_ln73_172' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_207)   --->   "%or_ln73_68 = or i1 %tmp_320, i1 %xor_ln73_172" [top.cpp:73]   --->   Operation 1680 'or' 'or_ln73_68' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_207)   --->   "%xor_ln73_173 = xor i1 %tmp_317, i1 1" [top.cpp:73]   --->   Operation 1681 'xor' 'xor_ln73_173' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1682 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_207 = and i1 %or_ln73_68, i1 %xor_ln73_173" [top.cpp:73]   --->   Operation 1682 'and' 'and_ln73_207' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1683 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_208 = and i1 %tmp_320, i1 %select_ln73_137" [top.cpp:73]   --->   Operation 1683 'and' 'and_ln73_208' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_69)   --->   "%or_ln73_162 = or i1 %and_ln73_206, i1 %and_ln73_208" [top.cpp:73]   --->   Operation 1684 'or' 'or_ln73_162' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_69)   --->   "%xor_ln73_174 = xor i1 %or_ln73_162, i1 1" [top.cpp:73]   --->   Operation 1685 'xor' 'xor_ln73_174' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_69)   --->   "%and_ln73_209 = and i1 %tmp_317, i1 %xor_ln73_174" [top.cpp:73]   --->   Operation 1686 'and' 'and_ln73_209' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_139)   --->   "%select_ln73_138 = select i1 %and_ln73_207, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1687 'select' 'select_ln73_138' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1688 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_69 = or i1 %and_ln73_207, i1 %and_ln73_209" [top.cpp:73]   --->   Operation 1688 'or' 'or_ln73_69' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1689 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_139 = select i1 %or_ln73_69, i24 %select_ln73_138, i24 %add_ln73_34" [top.cpp:73]   --->   Operation 1689 'select' 'select_ln73_139' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8" [top.cpp:73]   --->   Operation 1690 'sext' 'sext_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1691 [1/1] (3.38ns)   --->   "%mul_ln73_35 = mul i48 %sext_ln73_35, i48 %conv7_i_35_cast" [top.cpp:73]   --->   Operation 1691 'mul' 'mul_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 47" [top.cpp:73]   --->   Operation 1692 'bitselect' 'tmp_324' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln73_34 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_35, i32 16, i32 39" [top.cpp:73]   --->   Operation 1693 'partselect' 'trunc_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 15" [top.cpp:73]   --->   Operation 1694 'bitselect' 'tmp_325' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_210)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 39" [top.cpp:73]   --->   Operation 1695 'bitselect' 'tmp_326' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln73_35 = zext i1 %tmp_325" [top.cpp:73]   --->   Operation 1696 'zext' 'zext_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1697 [1/1] (1.10ns)   --->   "%add_ln73_35 = add i24 %trunc_ln73_34, i24 %zext_ln73_35" [top.cpp:73]   --->   Operation 1697 'add' 'add_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_35, i32 23" [top.cpp:73]   --->   Operation 1698 'bitselect' 'tmp_327' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_210)   --->   "%xor_ln73_175 = xor i1 %tmp_327, i1 1" [top.cpp:73]   --->   Operation 1699 'xor' 'xor_ln73_175' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1700 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_210 = and i1 %tmp_326, i1 %xor_ln73_175" [top.cpp:73]   --->   Operation 1700 'and' 'and_ln73_210' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_214)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 40" [top.cpp:73]   --->   Operation 1701 'bitselect' 'tmp_328' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_35, i32 41" [top.cpp:73]   --->   Operation 1702 'partselect' 'tmp_329' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1703 [1/1] (0.89ns)   --->   "%icmp_ln73_105 = icmp_eq  i7 %tmp_329, i7 127" [top.cpp:73]   --->   Operation 1703 'icmp' 'icmp_ln73_105' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_35, i32 40" [top.cpp:73]   --->   Operation 1704 'partselect' 'tmp_330' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 1705 [1/1] (0.90ns)   --->   "%icmp_ln73_106 = icmp_eq  i8 %tmp_330, i8 255" [top.cpp:73]   --->   Operation 1705 'icmp' 'icmp_ln73_106' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1706 [1/1] (0.90ns)   --->   "%icmp_ln73_107 = icmp_eq  i8 %tmp_330, i8 0" [top.cpp:73]   --->   Operation 1706 'icmp' 'icmp_ln73_107' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_213)   --->   "%select_ln73_140 = select i1 %and_ln73_210, i1 %icmp_ln73_106, i1 %icmp_ln73_107" [top.cpp:73]   --->   Operation 1707 'select' 'select_ln73_140' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_214)   --->   "%xor_ln73_176 = xor i1 %tmp_328, i1 1" [top.cpp:73]   --->   Operation 1708 'xor' 'xor_ln73_176' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_214)   --->   "%and_ln73_211 = and i1 %icmp_ln73_105, i1 %xor_ln73_176" [top.cpp:73]   --->   Operation 1709 'and' 'and_ln73_211' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_214)   --->   "%select_ln73_141 = select i1 %and_ln73_210, i1 %and_ln73_211, i1 %icmp_ln73_106" [top.cpp:73]   --->   Operation 1710 'select' 'select_ln73_141' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_71)   --->   "%and_ln73_212 = and i1 %and_ln73_210, i1 %icmp_ln73_106" [top.cpp:73]   --->   Operation 1711 'and' 'and_ln73_212' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_213)   --->   "%xor_ln73_177 = xor i1 %select_ln73_140, i1 1" [top.cpp:73]   --->   Operation 1712 'xor' 'xor_ln73_177' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_213)   --->   "%or_ln73_70 = or i1 %tmp_327, i1 %xor_ln73_177" [top.cpp:73]   --->   Operation 1713 'or' 'or_ln73_70' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_213)   --->   "%xor_ln73_178 = xor i1 %tmp_324, i1 1" [top.cpp:73]   --->   Operation 1714 'xor' 'xor_ln73_178' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1715 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_213 = and i1 %or_ln73_70, i1 %xor_ln73_178" [top.cpp:73]   --->   Operation 1715 'and' 'and_ln73_213' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1716 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_214 = and i1 %tmp_327, i1 %select_ln73_141" [top.cpp:73]   --->   Operation 1716 'and' 'and_ln73_214' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_71)   --->   "%or_ln73_163 = or i1 %and_ln73_212, i1 %and_ln73_214" [top.cpp:73]   --->   Operation 1717 'or' 'or_ln73_163' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_71)   --->   "%xor_ln73_179 = xor i1 %or_ln73_163, i1 1" [top.cpp:73]   --->   Operation 1718 'xor' 'xor_ln73_179' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_71)   --->   "%and_ln73_215 = and i1 %tmp_324, i1 %xor_ln73_179" [top.cpp:73]   --->   Operation 1719 'and' 'and_ln73_215' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_143)   --->   "%select_ln73_142 = select i1 %and_ln73_213, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1720 'select' 'select_ln73_142' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1721 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_71 = or i1 %and_ln73_213, i1 %and_ln73_215" [top.cpp:73]   --->   Operation 1721 'or' 'or_ln73_71' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1722 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_143 = select i1 %or_ln73_71, i24 %select_ln73_142, i24 %add_ln73_35" [top.cpp:73]   --->   Operation 1722 'select' 'select_ln73_143' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 34" [top.cpp:73]   --->   Operation 1723 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln73_114 = zext i14 %tmp_50" [top.cpp:73]   --->   Operation 1724 'zext' 'zext_ln73_114' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1725 [1/1] (0.00ns)   --->   "%C_addr_34 = getelementptr i24 %C, i64 0, i64 %zext_ln73_114" [top.cpp:73]   --->   Operation 1725 'getelementptr' 'C_addr_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 35" [top.cpp:73]   --->   Operation 1726 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln73_115 = zext i14 %tmp_51" [top.cpp:73]   --->   Operation 1727 'zext' 'zext_ln73_115' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1728 [1/1] (0.00ns)   --->   "%C_addr_35 = getelementptr i24 %C, i64 0, i64 %zext_ln73_115" [top.cpp:73]   --->   Operation 1728 'getelementptr' 'C_addr_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1729 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_139, i14 %C_addr_34" [top.cpp:73]   --->   Operation 1729 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_20 : Operation 1730 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_143, i14 %C_addr_35" [top.cpp:73]   --->   Operation 1730 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_20 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9" [top.cpp:73]   --->   Operation 1731 'sext' 'sext_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1732 [1/1] (3.38ns)   --->   "%mul_ln73_36 = mul i48 %sext_ln73_36, i48 %conv7_i_36_cast" [top.cpp:73]   --->   Operation 1732 'mul' 'mul_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 47" [top.cpp:73]   --->   Operation 1733 'bitselect' 'tmp_331' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln73_35 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_36, i32 16, i32 39" [top.cpp:73]   --->   Operation 1734 'partselect' 'trunc_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 15" [top.cpp:73]   --->   Operation 1735 'bitselect' 'tmp_332' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_216)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 39" [top.cpp:73]   --->   Operation 1736 'bitselect' 'tmp_333' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln73_36 = zext i1 %tmp_332" [top.cpp:73]   --->   Operation 1737 'zext' 'zext_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1738 [1/1] (1.10ns)   --->   "%add_ln73_36 = add i24 %trunc_ln73_35, i24 %zext_ln73_36" [top.cpp:73]   --->   Operation 1738 'add' 'add_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_36, i32 23" [top.cpp:73]   --->   Operation 1739 'bitselect' 'tmp_334' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_216)   --->   "%xor_ln73_180 = xor i1 %tmp_334, i1 1" [top.cpp:73]   --->   Operation 1740 'xor' 'xor_ln73_180' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1741 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_216 = and i1 %tmp_333, i1 %xor_ln73_180" [top.cpp:73]   --->   Operation 1741 'and' 'and_ln73_216' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_220)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 40" [top.cpp:73]   --->   Operation 1742 'bitselect' 'tmp_335' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_36, i32 41" [top.cpp:73]   --->   Operation 1743 'partselect' 'tmp_336' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1744 [1/1] (0.89ns)   --->   "%icmp_ln73_108 = icmp_eq  i7 %tmp_336, i7 127" [top.cpp:73]   --->   Operation 1744 'icmp' 'icmp_ln73_108' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_36, i32 40" [top.cpp:73]   --->   Operation 1745 'partselect' 'tmp_337' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1746 [1/1] (0.90ns)   --->   "%icmp_ln73_109 = icmp_eq  i8 %tmp_337, i8 255" [top.cpp:73]   --->   Operation 1746 'icmp' 'icmp_ln73_109' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1747 [1/1] (0.90ns)   --->   "%icmp_ln73_110 = icmp_eq  i8 %tmp_337, i8 0" [top.cpp:73]   --->   Operation 1747 'icmp' 'icmp_ln73_110' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_219)   --->   "%select_ln73_144 = select i1 %and_ln73_216, i1 %icmp_ln73_109, i1 %icmp_ln73_110" [top.cpp:73]   --->   Operation 1748 'select' 'select_ln73_144' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_220)   --->   "%xor_ln73_181 = xor i1 %tmp_335, i1 1" [top.cpp:73]   --->   Operation 1749 'xor' 'xor_ln73_181' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_220)   --->   "%and_ln73_217 = and i1 %icmp_ln73_108, i1 %xor_ln73_181" [top.cpp:73]   --->   Operation 1750 'and' 'and_ln73_217' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_220)   --->   "%select_ln73_145 = select i1 %and_ln73_216, i1 %and_ln73_217, i1 %icmp_ln73_109" [top.cpp:73]   --->   Operation 1751 'select' 'select_ln73_145' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_73)   --->   "%and_ln73_218 = and i1 %and_ln73_216, i1 %icmp_ln73_109" [top.cpp:73]   --->   Operation 1752 'and' 'and_ln73_218' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_219)   --->   "%xor_ln73_182 = xor i1 %select_ln73_144, i1 1" [top.cpp:73]   --->   Operation 1753 'xor' 'xor_ln73_182' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_219)   --->   "%or_ln73_72 = or i1 %tmp_334, i1 %xor_ln73_182" [top.cpp:73]   --->   Operation 1754 'or' 'or_ln73_72' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_219)   --->   "%xor_ln73_183 = xor i1 %tmp_331, i1 1" [top.cpp:73]   --->   Operation 1755 'xor' 'xor_ln73_183' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1756 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_219 = and i1 %or_ln73_72, i1 %xor_ln73_183" [top.cpp:73]   --->   Operation 1756 'and' 'and_ln73_219' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1757 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_220 = and i1 %tmp_334, i1 %select_ln73_145" [top.cpp:73]   --->   Operation 1757 'and' 'and_ln73_220' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_73)   --->   "%or_ln73_164 = or i1 %and_ln73_218, i1 %and_ln73_220" [top.cpp:73]   --->   Operation 1758 'or' 'or_ln73_164' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_73)   --->   "%xor_ln73_184 = xor i1 %or_ln73_164, i1 1" [top.cpp:73]   --->   Operation 1759 'xor' 'xor_ln73_184' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_73)   --->   "%and_ln73_221 = and i1 %tmp_331, i1 %xor_ln73_184" [top.cpp:73]   --->   Operation 1760 'and' 'and_ln73_221' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_147)   --->   "%select_ln73_146 = select i1 %and_ln73_219, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1761 'select' 'select_ln73_146' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1762 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_73 = or i1 %and_ln73_219, i1 %and_ln73_221" [top.cpp:73]   --->   Operation 1762 'or' 'or_ln73_73' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1763 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_147 = select i1 %or_ln73_73, i24 %select_ln73_146, i24 %add_ln73_36" [top.cpp:73]   --->   Operation 1763 'select' 'select_ln73_147' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9" [top.cpp:73]   --->   Operation 1764 'sext' 'sext_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1765 [1/1] (3.38ns)   --->   "%mul_ln73_37 = mul i48 %sext_ln73_37, i48 %conv7_i_37_cast" [top.cpp:73]   --->   Operation 1765 'mul' 'mul_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 47" [top.cpp:73]   --->   Operation 1766 'bitselect' 'tmp_338' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln73_36 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_37, i32 16, i32 39" [top.cpp:73]   --->   Operation 1767 'partselect' 'trunc_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 15" [top.cpp:73]   --->   Operation 1768 'bitselect' 'tmp_339' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_222)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 39" [top.cpp:73]   --->   Operation 1769 'bitselect' 'tmp_340' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln73_37 = zext i1 %tmp_339" [top.cpp:73]   --->   Operation 1770 'zext' 'zext_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1771 [1/1] (1.10ns)   --->   "%add_ln73_37 = add i24 %trunc_ln73_36, i24 %zext_ln73_37" [top.cpp:73]   --->   Operation 1771 'add' 'add_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_37, i32 23" [top.cpp:73]   --->   Operation 1772 'bitselect' 'tmp_341' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_222)   --->   "%xor_ln73_185 = xor i1 %tmp_341, i1 1" [top.cpp:73]   --->   Operation 1773 'xor' 'xor_ln73_185' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1774 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_222 = and i1 %tmp_340, i1 %xor_ln73_185" [top.cpp:73]   --->   Operation 1774 'and' 'and_ln73_222' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_226)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 40" [top.cpp:73]   --->   Operation 1775 'bitselect' 'tmp_342' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_37, i32 41" [top.cpp:73]   --->   Operation 1776 'partselect' 'tmp_343' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1777 [1/1] (0.89ns)   --->   "%icmp_ln73_111 = icmp_eq  i7 %tmp_343, i7 127" [top.cpp:73]   --->   Operation 1777 'icmp' 'icmp_ln73_111' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_37, i32 40" [top.cpp:73]   --->   Operation 1778 'partselect' 'tmp_344' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 1779 [1/1] (0.90ns)   --->   "%icmp_ln73_112 = icmp_eq  i8 %tmp_344, i8 255" [top.cpp:73]   --->   Operation 1779 'icmp' 'icmp_ln73_112' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1780 [1/1] (0.90ns)   --->   "%icmp_ln73_113 = icmp_eq  i8 %tmp_344, i8 0" [top.cpp:73]   --->   Operation 1780 'icmp' 'icmp_ln73_113' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_225)   --->   "%select_ln73_148 = select i1 %and_ln73_222, i1 %icmp_ln73_112, i1 %icmp_ln73_113" [top.cpp:73]   --->   Operation 1781 'select' 'select_ln73_148' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_226)   --->   "%xor_ln73_186 = xor i1 %tmp_342, i1 1" [top.cpp:73]   --->   Operation 1782 'xor' 'xor_ln73_186' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_226)   --->   "%and_ln73_223 = and i1 %icmp_ln73_111, i1 %xor_ln73_186" [top.cpp:73]   --->   Operation 1783 'and' 'and_ln73_223' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_226)   --->   "%select_ln73_149 = select i1 %and_ln73_222, i1 %and_ln73_223, i1 %icmp_ln73_112" [top.cpp:73]   --->   Operation 1784 'select' 'select_ln73_149' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_75)   --->   "%and_ln73_224 = and i1 %and_ln73_222, i1 %icmp_ln73_112" [top.cpp:73]   --->   Operation 1785 'and' 'and_ln73_224' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_225)   --->   "%xor_ln73_187 = xor i1 %select_ln73_148, i1 1" [top.cpp:73]   --->   Operation 1786 'xor' 'xor_ln73_187' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_225)   --->   "%or_ln73_74 = or i1 %tmp_341, i1 %xor_ln73_187" [top.cpp:73]   --->   Operation 1787 'or' 'or_ln73_74' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_225)   --->   "%xor_ln73_188 = xor i1 %tmp_338, i1 1" [top.cpp:73]   --->   Operation 1788 'xor' 'xor_ln73_188' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1789 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_225 = and i1 %or_ln73_74, i1 %xor_ln73_188" [top.cpp:73]   --->   Operation 1789 'and' 'and_ln73_225' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1790 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_226 = and i1 %tmp_341, i1 %select_ln73_149" [top.cpp:73]   --->   Operation 1790 'and' 'and_ln73_226' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_75)   --->   "%or_ln73_165 = or i1 %and_ln73_224, i1 %and_ln73_226" [top.cpp:73]   --->   Operation 1791 'or' 'or_ln73_165' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_75)   --->   "%xor_ln73_189 = xor i1 %or_ln73_165, i1 1" [top.cpp:73]   --->   Operation 1792 'xor' 'xor_ln73_189' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_75)   --->   "%and_ln73_227 = and i1 %tmp_338, i1 %xor_ln73_189" [top.cpp:73]   --->   Operation 1793 'and' 'and_ln73_227' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_151)   --->   "%select_ln73_150 = select i1 %and_ln73_225, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1794 'select' 'select_ln73_150' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1795 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_75 = or i1 %and_ln73_225, i1 %and_ln73_227" [top.cpp:73]   --->   Operation 1795 'or' 'or_ln73_75' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1796 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_151 = select i1 %or_ln73_75, i24 %select_ln73_150, i24 %add_ln73_37" [top.cpp:73]   --->   Operation 1796 'select' 'select_ln73_151' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 36" [top.cpp:73]   --->   Operation 1797 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln73_116 = zext i14 %tmp_52" [top.cpp:73]   --->   Operation 1798 'zext' 'zext_ln73_116' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1799 [1/1] (0.00ns)   --->   "%C_addr_36 = getelementptr i24 %C, i64 0, i64 %zext_ln73_116" [top.cpp:73]   --->   Operation 1799 'getelementptr' 'C_addr_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 37" [top.cpp:73]   --->   Operation 1800 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln73_117 = zext i14 %tmp_53" [top.cpp:73]   --->   Operation 1801 'zext' 'zext_ln73_117' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1802 [1/1] (0.00ns)   --->   "%C_addr_37 = getelementptr i24 %C, i64 0, i64 %zext_ln73_117" [top.cpp:73]   --->   Operation 1802 'getelementptr' 'C_addr_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1803 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_147, i14 %C_addr_36" [top.cpp:73]   --->   Operation 1803 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_21 : Operation 1804 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_151, i14 %C_addr_37" [top.cpp:73]   --->   Operation 1804 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_21 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9" [top.cpp:73]   --->   Operation 1805 'sext' 'sext_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1806 [1/1] (3.38ns)   --->   "%mul_ln73_38 = mul i48 %sext_ln73_38, i48 %conv7_i_38_cast" [top.cpp:73]   --->   Operation 1806 'mul' 'mul_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 47" [top.cpp:73]   --->   Operation 1807 'bitselect' 'tmp_345' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln73_37 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_38, i32 16, i32 39" [top.cpp:73]   --->   Operation 1808 'partselect' 'trunc_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 15" [top.cpp:73]   --->   Operation 1809 'bitselect' 'tmp_346' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_228)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 39" [top.cpp:73]   --->   Operation 1810 'bitselect' 'tmp_347' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln73_38 = zext i1 %tmp_346" [top.cpp:73]   --->   Operation 1811 'zext' 'zext_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1812 [1/1] (1.10ns)   --->   "%add_ln73_38 = add i24 %trunc_ln73_37, i24 %zext_ln73_38" [top.cpp:73]   --->   Operation 1812 'add' 'add_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_38, i32 23" [top.cpp:73]   --->   Operation 1813 'bitselect' 'tmp_348' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_228)   --->   "%xor_ln73_190 = xor i1 %tmp_348, i1 1" [top.cpp:73]   --->   Operation 1814 'xor' 'xor_ln73_190' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1815 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_228 = and i1 %tmp_347, i1 %xor_ln73_190" [top.cpp:73]   --->   Operation 1815 'and' 'and_ln73_228' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_232)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 40" [top.cpp:73]   --->   Operation 1816 'bitselect' 'tmp_349' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_38, i32 41" [top.cpp:73]   --->   Operation 1817 'partselect' 'tmp_350' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1818 [1/1] (0.89ns)   --->   "%icmp_ln73_114 = icmp_eq  i7 %tmp_350, i7 127" [top.cpp:73]   --->   Operation 1818 'icmp' 'icmp_ln73_114' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_38, i32 40" [top.cpp:73]   --->   Operation 1819 'partselect' 'tmp_351' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1820 [1/1] (0.90ns)   --->   "%icmp_ln73_115 = icmp_eq  i8 %tmp_351, i8 255" [top.cpp:73]   --->   Operation 1820 'icmp' 'icmp_ln73_115' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1821 [1/1] (0.90ns)   --->   "%icmp_ln73_116 = icmp_eq  i8 %tmp_351, i8 0" [top.cpp:73]   --->   Operation 1821 'icmp' 'icmp_ln73_116' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_231)   --->   "%select_ln73_152 = select i1 %and_ln73_228, i1 %icmp_ln73_115, i1 %icmp_ln73_116" [top.cpp:73]   --->   Operation 1822 'select' 'select_ln73_152' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_232)   --->   "%xor_ln73_191 = xor i1 %tmp_349, i1 1" [top.cpp:73]   --->   Operation 1823 'xor' 'xor_ln73_191' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_232)   --->   "%and_ln73_229 = and i1 %icmp_ln73_114, i1 %xor_ln73_191" [top.cpp:73]   --->   Operation 1824 'and' 'and_ln73_229' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_232)   --->   "%select_ln73_153 = select i1 %and_ln73_228, i1 %and_ln73_229, i1 %icmp_ln73_115" [top.cpp:73]   --->   Operation 1825 'select' 'select_ln73_153' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_77)   --->   "%and_ln73_230 = and i1 %and_ln73_228, i1 %icmp_ln73_115" [top.cpp:73]   --->   Operation 1826 'and' 'and_ln73_230' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_231)   --->   "%xor_ln73_192 = xor i1 %select_ln73_152, i1 1" [top.cpp:73]   --->   Operation 1827 'xor' 'xor_ln73_192' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_231)   --->   "%or_ln73_76 = or i1 %tmp_348, i1 %xor_ln73_192" [top.cpp:73]   --->   Operation 1828 'or' 'or_ln73_76' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_231)   --->   "%xor_ln73_193 = xor i1 %tmp_345, i1 1" [top.cpp:73]   --->   Operation 1829 'xor' 'xor_ln73_193' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1830 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_231 = and i1 %or_ln73_76, i1 %xor_ln73_193" [top.cpp:73]   --->   Operation 1830 'and' 'and_ln73_231' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1831 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_232 = and i1 %tmp_348, i1 %select_ln73_153" [top.cpp:73]   --->   Operation 1831 'and' 'and_ln73_232' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_77)   --->   "%or_ln73_166 = or i1 %and_ln73_230, i1 %and_ln73_232" [top.cpp:73]   --->   Operation 1832 'or' 'or_ln73_166' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_77)   --->   "%xor_ln73_194 = xor i1 %or_ln73_166, i1 1" [top.cpp:73]   --->   Operation 1833 'xor' 'xor_ln73_194' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_77)   --->   "%and_ln73_233 = and i1 %tmp_345, i1 %xor_ln73_194" [top.cpp:73]   --->   Operation 1834 'and' 'and_ln73_233' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_155)   --->   "%select_ln73_154 = select i1 %and_ln73_231, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1835 'select' 'select_ln73_154' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1836 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_77 = or i1 %and_ln73_231, i1 %and_ln73_233" [top.cpp:73]   --->   Operation 1836 'or' 'or_ln73_77' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1837 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_155 = select i1 %or_ln73_77, i24 %select_ln73_154, i24 %add_ln73_38" [top.cpp:73]   --->   Operation 1837 'select' 'select_ln73_155' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9" [top.cpp:73]   --->   Operation 1838 'sext' 'sext_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1839 [1/1] (3.38ns)   --->   "%mul_ln73_39 = mul i48 %sext_ln73_39, i48 %conv7_i_39_cast" [top.cpp:73]   --->   Operation 1839 'mul' 'mul_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 47" [top.cpp:73]   --->   Operation 1840 'bitselect' 'tmp_352' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln73_38 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_39, i32 16, i32 39" [top.cpp:73]   --->   Operation 1841 'partselect' 'trunc_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 15" [top.cpp:73]   --->   Operation 1842 'bitselect' 'tmp_353' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_234)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 39" [top.cpp:73]   --->   Operation 1843 'bitselect' 'tmp_354' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln73_39 = zext i1 %tmp_353" [top.cpp:73]   --->   Operation 1844 'zext' 'zext_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1845 [1/1] (1.10ns)   --->   "%add_ln73_39 = add i24 %trunc_ln73_38, i24 %zext_ln73_39" [top.cpp:73]   --->   Operation 1845 'add' 'add_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_39, i32 23" [top.cpp:73]   --->   Operation 1846 'bitselect' 'tmp_355' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_234)   --->   "%xor_ln73_195 = xor i1 %tmp_355, i1 1" [top.cpp:73]   --->   Operation 1847 'xor' 'xor_ln73_195' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1848 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_234 = and i1 %tmp_354, i1 %xor_ln73_195" [top.cpp:73]   --->   Operation 1848 'and' 'and_ln73_234' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_238)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 40" [top.cpp:73]   --->   Operation 1849 'bitselect' 'tmp_356' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_39, i32 41" [top.cpp:73]   --->   Operation 1850 'partselect' 'tmp_357' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1851 [1/1] (0.89ns)   --->   "%icmp_ln73_117 = icmp_eq  i7 %tmp_357, i7 127" [top.cpp:73]   --->   Operation 1851 'icmp' 'icmp_ln73_117' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_39, i32 40" [top.cpp:73]   --->   Operation 1852 'partselect' 'tmp_358' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 1853 [1/1] (0.90ns)   --->   "%icmp_ln73_118 = icmp_eq  i8 %tmp_358, i8 255" [top.cpp:73]   --->   Operation 1853 'icmp' 'icmp_ln73_118' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1854 [1/1] (0.90ns)   --->   "%icmp_ln73_119 = icmp_eq  i8 %tmp_358, i8 0" [top.cpp:73]   --->   Operation 1854 'icmp' 'icmp_ln73_119' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_237)   --->   "%select_ln73_156 = select i1 %and_ln73_234, i1 %icmp_ln73_118, i1 %icmp_ln73_119" [top.cpp:73]   --->   Operation 1855 'select' 'select_ln73_156' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_238)   --->   "%xor_ln73_196 = xor i1 %tmp_356, i1 1" [top.cpp:73]   --->   Operation 1856 'xor' 'xor_ln73_196' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_238)   --->   "%and_ln73_235 = and i1 %icmp_ln73_117, i1 %xor_ln73_196" [top.cpp:73]   --->   Operation 1857 'and' 'and_ln73_235' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_238)   --->   "%select_ln73_157 = select i1 %and_ln73_234, i1 %and_ln73_235, i1 %icmp_ln73_118" [top.cpp:73]   --->   Operation 1858 'select' 'select_ln73_157' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_79)   --->   "%and_ln73_236 = and i1 %and_ln73_234, i1 %icmp_ln73_118" [top.cpp:73]   --->   Operation 1859 'and' 'and_ln73_236' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_237)   --->   "%xor_ln73_197 = xor i1 %select_ln73_156, i1 1" [top.cpp:73]   --->   Operation 1860 'xor' 'xor_ln73_197' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_237)   --->   "%or_ln73_78 = or i1 %tmp_355, i1 %xor_ln73_197" [top.cpp:73]   --->   Operation 1861 'or' 'or_ln73_78' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_237)   --->   "%xor_ln73_198 = xor i1 %tmp_352, i1 1" [top.cpp:73]   --->   Operation 1862 'xor' 'xor_ln73_198' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1863 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_237 = and i1 %or_ln73_78, i1 %xor_ln73_198" [top.cpp:73]   --->   Operation 1863 'and' 'and_ln73_237' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1864 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_238 = and i1 %tmp_355, i1 %select_ln73_157" [top.cpp:73]   --->   Operation 1864 'and' 'and_ln73_238' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_79)   --->   "%or_ln73_167 = or i1 %and_ln73_236, i1 %and_ln73_238" [top.cpp:73]   --->   Operation 1865 'or' 'or_ln73_167' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_79)   --->   "%xor_ln73_199 = xor i1 %or_ln73_167, i1 1" [top.cpp:73]   --->   Operation 1866 'xor' 'xor_ln73_199' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_79)   --->   "%and_ln73_239 = and i1 %tmp_352, i1 %xor_ln73_199" [top.cpp:73]   --->   Operation 1867 'and' 'and_ln73_239' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_159)   --->   "%select_ln73_158 = select i1 %and_ln73_237, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1868 'select' 'select_ln73_158' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1869 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_79 = or i1 %and_ln73_237, i1 %and_ln73_239" [top.cpp:73]   --->   Operation 1869 'or' 'or_ln73_79' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1870 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_159 = select i1 %or_ln73_79, i24 %select_ln73_158, i24 %add_ln73_39" [top.cpp:73]   --->   Operation 1870 'select' 'select_ln73_159' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 38" [top.cpp:73]   --->   Operation 1871 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln73_118 = zext i14 %tmp_54" [top.cpp:73]   --->   Operation 1872 'zext' 'zext_ln73_118' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1873 [1/1] (0.00ns)   --->   "%C_addr_38 = getelementptr i24 %C, i64 0, i64 %zext_ln73_118" [top.cpp:73]   --->   Operation 1873 'getelementptr' 'C_addr_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 39" [top.cpp:73]   --->   Operation 1874 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln73_119 = zext i14 %tmp_55" [top.cpp:73]   --->   Operation 1875 'zext' 'zext_ln73_119' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1876 [1/1] (0.00ns)   --->   "%C_addr_39 = getelementptr i24 %C, i64 0, i64 %zext_ln73_119" [top.cpp:73]   --->   Operation 1876 'getelementptr' 'C_addr_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1877 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_155, i14 %C_addr_38" [top.cpp:73]   --->   Operation 1877 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_22 : Operation 1878 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_159, i14 %C_addr_39" [top.cpp:73]   --->   Operation 1878 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_22 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10" [top.cpp:73]   --->   Operation 1879 'sext' 'sext_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1880 [1/1] (3.38ns)   --->   "%mul_ln73_40 = mul i48 %sext_ln73_40, i48 %conv7_i_40_cast" [top.cpp:73]   --->   Operation 1880 'mul' 'mul_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 47" [top.cpp:73]   --->   Operation 1881 'bitselect' 'tmp_359' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1882 [1/1] (0.00ns)   --->   "%trunc_ln73_39 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_40, i32 16, i32 39" [top.cpp:73]   --->   Operation 1882 'partselect' 'trunc_ln73_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 15" [top.cpp:73]   --->   Operation 1883 'bitselect' 'tmp_360' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_240)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 39" [top.cpp:73]   --->   Operation 1884 'bitselect' 'tmp_361' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln73_40 = zext i1 %tmp_360" [top.cpp:73]   --->   Operation 1885 'zext' 'zext_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1886 [1/1] (1.10ns)   --->   "%add_ln73_40 = add i24 %trunc_ln73_39, i24 %zext_ln73_40" [top.cpp:73]   --->   Operation 1886 'add' 'add_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_40, i32 23" [top.cpp:73]   --->   Operation 1887 'bitselect' 'tmp_362' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_240)   --->   "%xor_ln73_200 = xor i1 %tmp_362, i1 1" [top.cpp:73]   --->   Operation 1888 'xor' 'xor_ln73_200' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1889 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_240 = and i1 %tmp_361, i1 %xor_ln73_200" [top.cpp:73]   --->   Operation 1889 'and' 'and_ln73_240' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_244)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 40" [top.cpp:73]   --->   Operation 1890 'bitselect' 'tmp_363' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_40, i32 41" [top.cpp:73]   --->   Operation 1891 'partselect' 'tmp_364' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1892 [1/1] (0.89ns)   --->   "%icmp_ln73_120 = icmp_eq  i7 %tmp_364, i7 127" [top.cpp:73]   --->   Operation 1892 'icmp' 'icmp_ln73_120' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_40, i32 40" [top.cpp:73]   --->   Operation 1893 'partselect' 'tmp_365' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1894 [1/1] (0.90ns)   --->   "%icmp_ln73_121 = icmp_eq  i8 %tmp_365, i8 255" [top.cpp:73]   --->   Operation 1894 'icmp' 'icmp_ln73_121' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1895 [1/1] (0.90ns)   --->   "%icmp_ln73_122 = icmp_eq  i8 %tmp_365, i8 0" [top.cpp:73]   --->   Operation 1895 'icmp' 'icmp_ln73_122' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_243)   --->   "%select_ln73_160 = select i1 %and_ln73_240, i1 %icmp_ln73_121, i1 %icmp_ln73_122" [top.cpp:73]   --->   Operation 1896 'select' 'select_ln73_160' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_244)   --->   "%xor_ln73_201 = xor i1 %tmp_363, i1 1" [top.cpp:73]   --->   Operation 1897 'xor' 'xor_ln73_201' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_244)   --->   "%and_ln73_241 = and i1 %icmp_ln73_120, i1 %xor_ln73_201" [top.cpp:73]   --->   Operation 1898 'and' 'and_ln73_241' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_244)   --->   "%select_ln73_161 = select i1 %and_ln73_240, i1 %and_ln73_241, i1 %icmp_ln73_121" [top.cpp:73]   --->   Operation 1899 'select' 'select_ln73_161' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_81)   --->   "%and_ln73_242 = and i1 %and_ln73_240, i1 %icmp_ln73_121" [top.cpp:73]   --->   Operation 1900 'and' 'and_ln73_242' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_243)   --->   "%xor_ln73_202 = xor i1 %select_ln73_160, i1 1" [top.cpp:73]   --->   Operation 1901 'xor' 'xor_ln73_202' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_243)   --->   "%or_ln73_80 = or i1 %tmp_362, i1 %xor_ln73_202" [top.cpp:73]   --->   Operation 1902 'or' 'or_ln73_80' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_243)   --->   "%xor_ln73_203 = xor i1 %tmp_359, i1 1" [top.cpp:73]   --->   Operation 1903 'xor' 'xor_ln73_203' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1904 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_243 = and i1 %or_ln73_80, i1 %xor_ln73_203" [top.cpp:73]   --->   Operation 1904 'and' 'and_ln73_243' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1905 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_244 = and i1 %tmp_362, i1 %select_ln73_161" [top.cpp:73]   --->   Operation 1905 'and' 'and_ln73_244' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_81)   --->   "%or_ln73_168 = or i1 %and_ln73_242, i1 %and_ln73_244" [top.cpp:73]   --->   Operation 1906 'or' 'or_ln73_168' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_81)   --->   "%xor_ln73_204 = xor i1 %or_ln73_168, i1 1" [top.cpp:73]   --->   Operation 1907 'xor' 'xor_ln73_204' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_81)   --->   "%and_ln73_245 = and i1 %tmp_359, i1 %xor_ln73_204" [top.cpp:73]   --->   Operation 1908 'and' 'and_ln73_245' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_163)   --->   "%select_ln73_162 = select i1 %and_ln73_243, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1909 'select' 'select_ln73_162' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1910 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_81 = or i1 %and_ln73_243, i1 %and_ln73_245" [top.cpp:73]   --->   Operation 1910 'or' 'or_ln73_81' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1911 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_163 = select i1 %or_ln73_81, i24 %select_ln73_162, i24 %add_ln73_40" [top.cpp:73]   --->   Operation 1911 'select' 'select_ln73_163' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10" [top.cpp:73]   --->   Operation 1912 'sext' 'sext_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1913 [1/1] (3.38ns)   --->   "%mul_ln73_41 = mul i48 %sext_ln73_41, i48 %conv7_i_41_cast" [top.cpp:73]   --->   Operation 1913 'mul' 'mul_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 47" [top.cpp:73]   --->   Operation 1914 'bitselect' 'tmp_366' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln73_40 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_41, i32 16, i32 39" [top.cpp:73]   --->   Operation 1915 'partselect' 'trunc_ln73_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 15" [top.cpp:73]   --->   Operation 1916 'bitselect' 'tmp_367' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_246)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 39" [top.cpp:73]   --->   Operation 1917 'bitselect' 'tmp_368' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln73_41 = zext i1 %tmp_367" [top.cpp:73]   --->   Operation 1918 'zext' 'zext_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1919 [1/1] (1.10ns)   --->   "%add_ln73_41 = add i24 %trunc_ln73_40, i24 %zext_ln73_41" [top.cpp:73]   --->   Operation 1919 'add' 'add_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_41, i32 23" [top.cpp:73]   --->   Operation 1920 'bitselect' 'tmp_369' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_246)   --->   "%xor_ln73_205 = xor i1 %tmp_369, i1 1" [top.cpp:73]   --->   Operation 1921 'xor' 'xor_ln73_205' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1922 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_246 = and i1 %tmp_368, i1 %xor_ln73_205" [top.cpp:73]   --->   Operation 1922 'and' 'and_ln73_246' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_250)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 40" [top.cpp:73]   --->   Operation 1923 'bitselect' 'tmp_370' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_41, i32 41" [top.cpp:73]   --->   Operation 1924 'partselect' 'tmp_371' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1925 [1/1] (0.89ns)   --->   "%icmp_ln73_123 = icmp_eq  i7 %tmp_371, i7 127" [top.cpp:73]   --->   Operation 1925 'icmp' 'icmp_ln73_123' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_41, i32 40" [top.cpp:73]   --->   Operation 1926 'partselect' 'tmp_372' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 1927 [1/1] (0.90ns)   --->   "%icmp_ln73_124 = icmp_eq  i8 %tmp_372, i8 255" [top.cpp:73]   --->   Operation 1927 'icmp' 'icmp_ln73_124' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1928 [1/1] (0.90ns)   --->   "%icmp_ln73_125 = icmp_eq  i8 %tmp_372, i8 0" [top.cpp:73]   --->   Operation 1928 'icmp' 'icmp_ln73_125' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_249)   --->   "%select_ln73_164 = select i1 %and_ln73_246, i1 %icmp_ln73_124, i1 %icmp_ln73_125" [top.cpp:73]   --->   Operation 1929 'select' 'select_ln73_164' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_250)   --->   "%xor_ln73_206 = xor i1 %tmp_370, i1 1" [top.cpp:73]   --->   Operation 1930 'xor' 'xor_ln73_206' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_250)   --->   "%and_ln73_247 = and i1 %icmp_ln73_123, i1 %xor_ln73_206" [top.cpp:73]   --->   Operation 1931 'and' 'and_ln73_247' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_250)   --->   "%select_ln73_165 = select i1 %and_ln73_246, i1 %and_ln73_247, i1 %icmp_ln73_124" [top.cpp:73]   --->   Operation 1932 'select' 'select_ln73_165' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_83)   --->   "%and_ln73_248 = and i1 %and_ln73_246, i1 %icmp_ln73_124" [top.cpp:73]   --->   Operation 1933 'and' 'and_ln73_248' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_249)   --->   "%xor_ln73_207 = xor i1 %select_ln73_164, i1 1" [top.cpp:73]   --->   Operation 1934 'xor' 'xor_ln73_207' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_249)   --->   "%or_ln73_82 = or i1 %tmp_369, i1 %xor_ln73_207" [top.cpp:73]   --->   Operation 1935 'or' 'or_ln73_82' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_249)   --->   "%xor_ln73_208 = xor i1 %tmp_366, i1 1" [top.cpp:73]   --->   Operation 1936 'xor' 'xor_ln73_208' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1937 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_249 = and i1 %or_ln73_82, i1 %xor_ln73_208" [top.cpp:73]   --->   Operation 1937 'and' 'and_ln73_249' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1938 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_250 = and i1 %tmp_369, i1 %select_ln73_165" [top.cpp:73]   --->   Operation 1938 'and' 'and_ln73_250' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_83)   --->   "%or_ln73_169 = or i1 %and_ln73_248, i1 %and_ln73_250" [top.cpp:73]   --->   Operation 1939 'or' 'or_ln73_169' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_83)   --->   "%xor_ln73_209 = xor i1 %or_ln73_169, i1 1" [top.cpp:73]   --->   Operation 1940 'xor' 'xor_ln73_209' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_83)   --->   "%and_ln73_251 = and i1 %tmp_366, i1 %xor_ln73_209" [top.cpp:73]   --->   Operation 1941 'and' 'and_ln73_251' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_167)   --->   "%select_ln73_166 = select i1 %and_ln73_249, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1942 'select' 'select_ln73_166' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1943 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_83 = or i1 %and_ln73_249, i1 %and_ln73_251" [top.cpp:73]   --->   Operation 1943 'or' 'or_ln73_83' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1944 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_167 = select i1 %or_ln73_83, i24 %select_ln73_166, i24 %add_ln73_41" [top.cpp:73]   --->   Operation 1944 'select' 'select_ln73_167' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 40" [top.cpp:73]   --->   Operation 1945 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln73_120 = zext i14 %tmp_56" [top.cpp:73]   --->   Operation 1946 'zext' 'zext_ln73_120' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1947 [1/1] (0.00ns)   --->   "%C_addr_40 = getelementptr i24 %C, i64 0, i64 %zext_ln73_120" [top.cpp:73]   --->   Operation 1947 'getelementptr' 'C_addr_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 41" [top.cpp:73]   --->   Operation 1948 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln73_121 = zext i14 %tmp_57" [top.cpp:73]   --->   Operation 1949 'zext' 'zext_ln73_121' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1950 [1/1] (0.00ns)   --->   "%C_addr_41 = getelementptr i24 %C, i64 0, i64 %zext_ln73_121" [top.cpp:73]   --->   Operation 1950 'getelementptr' 'C_addr_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1951 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_163, i14 %C_addr_40" [top.cpp:73]   --->   Operation 1951 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_23 : Operation 1952 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_167, i14 %C_addr_41" [top.cpp:73]   --->   Operation 1952 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_23 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10" [top.cpp:73]   --->   Operation 1953 'sext' 'sext_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1954 [1/1] (3.38ns)   --->   "%mul_ln73_42 = mul i48 %sext_ln73_42, i48 %conv7_i_42_cast" [top.cpp:73]   --->   Operation 1954 'mul' 'mul_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 47" [top.cpp:73]   --->   Operation 1955 'bitselect' 'tmp_373' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln73_41 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_42, i32 16, i32 39" [top.cpp:73]   --->   Operation 1956 'partselect' 'trunc_ln73_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 15" [top.cpp:73]   --->   Operation 1957 'bitselect' 'tmp_374' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_252)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 39" [top.cpp:73]   --->   Operation 1958 'bitselect' 'tmp_375' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln73_42 = zext i1 %tmp_374" [top.cpp:73]   --->   Operation 1959 'zext' 'zext_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1960 [1/1] (1.10ns)   --->   "%add_ln73_42 = add i24 %trunc_ln73_41, i24 %zext_ln73_42" [top.cpp:73]   --->   Operation 1960 'add' 'add_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_42, i32 23" [top.cpp:73]   --->   Operation 1961 'bitselect' 'tmp_376' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_252)   --->   "%xor_ln73_210 = xor i1 %tmp_376, i1 1" [top.cpp:73]   --->   Operation 1962 'xor' 'xor_ln73_210' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1963 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_252 = and i1 %tmp_375, i1 %xor_ln73_210" [top.cpp:73]   --->   Operation 1963 'and' 'and_ln73_252' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_256)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 40" [top.cpp:73]   --->   Operation 1964 'bitselect' 'tmp_377' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_42, i32 41" [top.cpp:73]   --->   Operation 1965 'partselect' 'tmp_378' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1966 [1/1] (0.89ns)   --->   "%icmp_ln73_126 = icmp_eq  i7 %tmp_378, i7 127" [top.cpp:73]   --->   Operation 1966 'icmp' 'icmp_ln73_126' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_42, i32 40" [top.cpp:73]   --->   Operation 1967 'partselect' 'tmp_379' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1968 [1/1] (0.90ns)   --->   "%icmp_ln73_127 = icmp_eq  i8 %tmp_379, i8 255" [top.cpp:73]   --->   Operation 1968 'icmp' 'icmp_ln73_127' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1969 [1/1] (0.90ns)   --->   "%icmp_ln73_128 = icmp_eq  i8 %tmp_379, i8 0" [top.cpp:73]   --->   Operation 1969 'icmp' 'icmp_ln73_128' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_255)   --->   "%select_ln73_168 = select i1 %and_ln73_252, i1 %icmp_ln73_127, i1 %icmp_ln73_128" [top.cpp:73]   --->   Operation 1970 'select' 'select_ln73_168' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_256)   --->   "%xor_ln73_211 = xor i1 %tmp_377, i1 1" [top.cpp:73]   --->   Operation 1971 'xor' 'xor_ln73_211' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_256)   --->   "%and_ln73_253 = and i1 %icmp_ln73_126, i1 %xor_ln73_211" [top.cpp:73]   --->   Operation 1972 'and' 'and_ln73_253' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_256)   --->   "%select_ln73_169 = select i1 %and_ln73_252, i1 %and_ln73_253, i1 %icmp_ln73_127" [top.cpp:73]   --->   Operation 1973 'select' 'select_ln73_169' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_85)   --->   "%and_ln73_254 = and i1 %and_ln73_252, i1 %icmp_ln73_127" [top.cpp:73]   --->   Operation 1974 'and' 'and_ln73_254' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_255)   --->   "%xor_ln73_212 = xor i1 %select_ln73_168, i1 1" [top.cpp:73]   --->   Operation 1975 'xor' 'xor_ln73_212' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_255)   --->   "%or_ln73_84 = or i1 %tmp_376, i1 %xor_ln73_212" [top.cpp:73]   --->   Operation 1976 'or' 'or_ln73_84' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_255)   --->   "%xor_ln73_213 = xor i1 %tmp_373, i1 1" [top.cpp:73]   --->   Operation 1977 'xor' 'xor_ln73_213' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1978 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_255 = and i1 %or_ln73_84, i1 %xor_ln73_213" [top.cpp:73]   --->   Operation 1978 'and' 'and_ln73_255' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1979 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_256 = and i1 %tmp_376, i1 %select_ln73_169" [top.cpp:73]   --->   Operation 1979 'and' 'and_ln73_256' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_85)   --->   "%or_ln73_170 = or i1 %and_ln73_254, i1 %and_ln73_256" [top.cpp:73]   --->   Operation 1980 'or' 'or_ln73_170' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_85)   --->   "%xor_ln73_214 = xor i1 %or_ln73_170, i1 1" [top.cpp:73]   --->   Operation 1981 'xor' 'xor_ln73_214' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_85)   --->   "%and_ln73_257 = and i1 %tmp_373, i1 %xor_ln73_214" [top.cpp:73]   --->   Operation 1982 'and' 'and_ln73_257' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_171)   --->   "%select_ln73_170 = select i1 %and_ln73_255, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 1983 'select' 'select_ln73_170' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1984 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_85 = or i1 %and_ln73_255, i1 %and_ln73_257" [top.cpp:73]   --->   Operation 1984 'or' 'or_ln73_85' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1985 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_171 = select i1 %or_ln73_85, i24 %select_ln73_170, i24 %add_ln73_42" [top.cpp:73]   --->   Operation 1985 'select' 'select_ln73_171' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10" [top.cpp:73]   --->   Operation 1986 'sext' 'sext_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1987 [1/1] (3.38ns)   --->   "%mul_ln73_43 = mul i48 %sext_ln73_43, i48 %conv7_i_43_cast" [top.cpp:73]   --->   Operation 1987 'mul' 'mul_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 47" [top.cpp:73]   --->   Operation 1988 'bitselect' 'tmp_380' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln73_42 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_43, i32 16, i32 39" [top.cpp:73]   --->   Operation 1989 'partselect' 'trunc_ln73_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 15" [top.cpp:73]   --->   Operation 1990 'bitselect' 'tmp_381' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_258)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 39" [top.cpp:73]   --->   Operation 1991 'bitselect' 'tmp_382' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln73_43 = zext i1 %tmp_381" [top.cpp:73]   --->   Operation 1992 'zext' 'zext_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1993 [1/1] (1.10ns)   --->   "%add_ln73_43 = add i24 %trunc_ln73_42, i24 %zext_ln73_43" [top.cpp:73]   --->   Operation 1993 'add' 'add_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_43, i32 23" [top.cpp:73]   --->   Operation 1994 'bitselect' 'tmp_383' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_258)   --->   "%xor_ln73_215 = xor i1 %tmp_383, i1 1" [top.cpp:73]   --->   Operation 1995 'xor' 'xor_ln73_215' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1996 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_258 = and i1 %tmp_382, i1 %xor_ln73_215" [top.cpp:73]   --->   Operation 1996 'and' 'and_ln73_258' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_262)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 40" [top.cpp:73]   --->   Operation 1997 'bitselect' 'tmp_384' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_43, i32 41" [top.cpp:73]   --->   Operation 1998 'partselect' 'tmp_385' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 1999 [1/1] (0.89ns)   --->   "%icmp_ln73_129 = icmp_eq  i7 %tmp_385, i7 127" [top.cpp:73]   --->   Operation 1999 'icmp' 'icmp_ln73_129' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_43, i32 40" [top.cpp:73]   --->   Operation 2000 'partselect' 'tmp_386' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 2001 [1/1] (0.90ns)   --->   "%icmp_ln73_130 = icmp_eq  i8 %tmp_386, i8 255" [top.cpp:73]   --->   Operation 2001 'icmp' 'icmp_ln73_130' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2002 [1/1] (0.90ns)   --->   "%icmp_ln73_131 = icmp_eq  i8 %tmp_386, i8 0" [top.cpp:73]   --->   Operation 2002 'icmp' 'icmp_ln73_131' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_261)   --->   "%select_ln73_172 = select i1 %and_ln73_258, i1 %icmp_ln73_130, i1 %icmp_ln73_131" [top.cpp:73]   --->   Operation 2003 'select' 'select_ln73_172' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_262)   --->   "%xor_ln73_216 = xor i1 %tmp_384, i1 1" [top.cpp:73]   --->   Operation 2004 'xor' 'xor_ln73_216' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_262)   --->   "%and_ln73_259 = and i1 %icmp_ln73_129, i1 %xor_ln73_216" [top.cpp:73]   --->   Operation 2005 'and' 'and_ln73_259' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_262)   --->   "%select_ln73_173 = select i1 %and_ln73_258, i1 %and_ln73_259, i1 %icmp_ln73_130" [top.cpp:73]   --->   Operation 2006 'select' 'select_ln73_173' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_87)   --->   "%and_ln73_260 = and i1 %and_ln73_258, i1 %icmp_ln73_130" [top.cpp:73]   --->   Operation 2007 'and' 'and_ln73_260' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_261)   --->   "%xor_ln73_217 = xor i1 %select_ln73_172, i1 1" [top.cpp:73]   --->   Operation 2008 'xor' 'xor_ln73_217' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_261)   --->   "%or_ln73_86 = or i1 %tmp_383, i1 %xor_ln73_217" [top.cpp:73]   --->   Operation 2009 'or' 'or_ln73_86' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_261)   --->   "%xor_ln73_218 = xor i1 %tmp_380, i1 1" [top.cpp:73]   --->   Operation 2010 'xor' 'xor_ln73_218' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2011 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_261 = and i1 %or_ln73_86, i1 %xor_ln73_218" [top.cpp:73]   --->   Operation 2011 'and' 'and_ln73_261' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2012 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_262 = and i1 %tmp_383, i1 %select_ln73_173" [top.cpp:73]   --->   Operation 2012 'and' 'and_ln73_262' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_87)   --->   "%or_ln73_171 = or i1 %and_ln73_260, i1 %and_ln73_262" [top.cpp:73]   --->   Operation 2013 'or' 'or_ln73_171' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_87)   --->   "%xor_ln73_219 = xor i1 %or_ln73_171, i1 1" [top.cpp:73]   --->   Operation 2014 'xor' 'xor_ln73_219' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_87)   --->   "%and_ln73_263 = and i1 %tmp_380, i1 %xor_ln73_219" [top.cpp:73]   --->   Operation 2015 'and' 'and_ln73_263' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_175)   --->   "%select_ln73_174 = select i1 %and_ln73_261, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2016 'select' 'select_ln73_174' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2017 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_87 = or i1 %and_ln73_261, i1 %and_ln73_263" [top.cpp:73]   --->   Operation 2017 'or' 'or_ln73_87' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2018 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_175 = select i1 %or_ln73_87, i24 %select_ln73_174, i24 %add_ln73_43" [top.cpp:73]   --->   Operation 2018 'select' 'select_ln73_175' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 42" [top.cpp:73]   --->   Operation 2019 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln73_122 = zext i14 %tmp_58" [top.cpp:73]   --->   Operation 2020 'zext' 'zext_ln73_122' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2021 [1/1] (0.00ns)   --->   "%C_addr_42 = getelementptr i24 %C, i64 0, i64 %zext_ln73_122" [top.cpp:73]   --->   Operation 2021 'getelementptr' 'C_addr_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2022 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 43" [top.cpp:73]   --->   Operation 2022 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln73_123 = zext i14 %tmp_59" [top.cpp:73]   --->   Operation 2023 'zext' 'zext_ln73_123' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2024 [1/1] (0.00ns)   --->   "%C_addr_43 = getelementptr i24 %C, i64 0, i64 %zext_ln73_123" [top.cpp:73]   --->   Operation 2024 'getelementptr' 'C_addr_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2025 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_171, i14 %C_addr_42" [top.cpp:73]   --->   Operation 2025 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_24 : Operation 2026 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_175, i14 %C_addr_43" [top.cpp:73]   --->   Operation 2026 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_24 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11" [top.cpp:73]   --->   Operation 2027 'sext' 'sext_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2028 [1/1] (3.38ns)   --->   "%mul_ln73_44 = mul i48 %sext_ln73_44, i48 %conv7_i_44_cast" [top.cpp:73]   --->   Operation 2028 'mul' 'mul_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 47" [top.cpp:73]   --->   Operation 2029 'bitselect' 'tmp_387' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln73_43 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_44, i32 16, i32 39" [top.cpp:73]   --->   Operation 2030 'partselect' 'trunc_ln73_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2031 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 15" [top.cpp:73]   --->   Operation 2031 'bitselect' 'tmp_388' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_264)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 39" [top.cpp:73]   --->   Operation 2032 'bitselect' 'tmp_389' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln73_44 = zext i1 %tmp_388" [top.cpp:73]   --->   Operation 2033 'zext' 'zext_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2034 [1/1] (1.10ns)   --->   "%add_ln73_44 = add i24 %trunc_ln73_43, i24 %zext_ln73_44" [top.cpp:73]   --->   Operation 2034 'add' 'add_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_44, i32 23" [top.cpp:73]   --->   Operation 2035 'bitselect' 'tmp_390' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_264)   --->   "%xor_ln73_220 = xor i1 %tmp_390, i1 1" [top.cpp:73]   --->   Operation 2036 'xor' 'xor_ln73_220' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2037 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_264 = and i1 %tmp_389, i1 %xor_ln73_220" [top.cpp:73]   --->   Operation 2037 'and' 'and_ln73_264' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_268)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 40" [top.cpp:73]   --->   Operation 2038 'bitselect' 'tmp_391' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_44, i32 41" [top.cpp:73]   --->   Operation 2039 'partselect' 'tmp_392' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2040 [1/1] (0.89ns)   --->   "%icmp_ln73_132 = icmp_eq  i7 %tmp_392, i7 127" [top.cpp:73]   --->   Operation 2040 'icmp' 'icmp_ln73_132' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_44, i32 40" [top.cpp:73]   --->   Operation 2041 'partselect' 'tmp_393' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2042 [1/1] (0.90ns)   --->   "%icmp_ln73_133 = icmp_eq  i8 %tmp_393, i8 255" [top.cpp:73]   --->   Operation 2042 'icmp' 'icmp_ln73_133' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2043 [1/1] (0.90ns)   --->   "%icmp_ln73_134 = icmp_eq  i8 %tmp_393, i8 0" [top.cpp:73]   --->   Operation 2043 'icmp' 'icmp_ln73_134' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_267)   --->   "%select_ln73_176 = select i1 %and_ln73_264, i1 %icmp_ln73_133, i1 %icmp_ln73_134" [top.cpp:73]   --->   Operation 2044 'select' 'select_ln73_176' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_268)   --->   "%xor_ln73_221 = xor i1 %tmp_391, i1 1" [top.cpp:73]   --->   Operation 2045 'xor' 'xor_ln73_221' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_268)   --->   "%and_ln73_265 = and i1 %icmp_ln73_132, i1 %xor_ln73_221" [top.cpp:73]   --->   Operation 2046 'and' 'and_ln73_265' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_268)   --->   "%select_ln73_177 = select i1 %and_ln73_264, i1 %and_ln73_265, i1 %icmp_ln73_133" [top.cpp:73]   --->   Operation 2047 'select' 'select_ln73_177' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_89)   --->   "%and_ln73_266 = and i1 %and_ln73_264, i1 %icmp_ln73_133" [top.cpp:73]   --->   Operation 2048 'and' 'and_ln73_266' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_267)   --->   "%xor_ln73_222 = xor i1 %select_ln73_176, i1 1" [top.cpp:73]   --->   Operation 2049 'xor' 'xor_ln73_222' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_267)   --->   "%or_ln73_88 = or i1 %tmp_390, i1 %xor_ln73_222" [top.cpp:73]   --->   Operation 2050 'or' 'or_ln73_88' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_267)   --->   "%xor_ln73_223 = xor i1 %tmp_387, i1 1" [top.cpp:73]   --->   Operation 2051 'xor' 'xor_ln73_223' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2052 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_267 = and i1 %or_ln73_88, i1 %xor_ln73_223" [top.cpp:73]   --->   Operation 2052 'and' 'and_ln73_267' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2053 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_268 = and i1 %tmp_390, i1 %select_ln73_177" [top.cpp:73]   --->   Operation 2053 'and' 'and_ln73_268' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_89)   --->   "%or_ln73_172 = or i1 %and_ln73_266, i1 %and_ln73_268" [top.cpp:73]   --->   Operation 2054 'or' 'or_ln73_172' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_89)   --->   "%xor_ln73_224 = xor i1 %or_ln73_172, i1 1" [top.cpp:73]   --->   Operation 2055 'xor' 'xor_ln73_224' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_89)   --->   "%and_ln73_269 = and i1 %tmp_387, i1 %xor_ln73_224" [top.cpp:73]   --->   Operation 2056 'and' 'and_ln73_269' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_179)   --->   "%select_ln73_178 = select i1 %and_ln73_267, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2057 'select' 'select_ln73_178' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2058 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_89 = or i1 %and_ln73_267, i1 %and_ln73_269" [top.cpp:73]   --->   Operation 2058 'or' 'or_ln73_89' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2059 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_179 = select i1 %or_ln73_89, i24 %select_ln73_178, i24 %add_ln73_44" [top.cpp:73]   --->   Operation 2059 'select' 'select_ln73_179' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11" [top.cpp:73]   --->   Operation 2060 'sext' 'sext_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2061 [1/1] (3.38ns)   --->   "%mul_ln73_45 = mul i48 %sext_ln73_45, i48 %conv7_i_45_cast" [top.cpp:73]   --->   Operation 2061 'mul' 'mul_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 47" [top.cpp:73]   --->   Operation 2062 'bitselect' 'tmp_394' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln73_44 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_45, i32 16, i32 39" [top.cpp:73]   --->   Operation 2063 'partselect' 'trunc_ln73_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 15" [top.cpp:73]   --->   Operation 2064 'bitselect' 'tmp_395' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_270)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 39" [top.cpp:73]   --->   Operation 2065 'bitselect' 'tmp_396' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln73_45 = zext i1 %tmp_395" [top.cpp:73]   --->   Operation 2066 'zext' 'zext_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2067 [1/1] (1.10ns)   --->   "%add_ln73_45 = add i24 %trunc_ln73_44, i24 %zext_ln73_45" [top.cpp:73]   --->   Operation 2067 'add' 'add_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_45, i32 23" [top.cpp:73]   --->   Operation 2068 'bitselect' 'tmp_397' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_270)   --->   "%xor_ln73_225 = xor i1 %tmp_397, i1 1" [top.cpp:73]   --->   Operation 2069 'xor' 'xor_ln73_225' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2070 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_270 = and i1 %tmp_396, i1 %xor_ln73_225" [top.cpp:73]   --->   Operation 2070 'and' 'and_ln73_270' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_274)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 40" [top.cpp:73]   --->   Operation 2071 'bitselect' 'tmp_398' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_45, i32 41" [top.cpp:73]   --->   Operation 2072 'partselect' 'tmp_399' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2073 [1/1] (0.89ns)   --->   "%icmp_ln73_135 = icmp_eq  i7 %tmp_399, i7 127" [top.cpp:73]   --->   Operation 2073 'icmp' 'icmp_ln73_135' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_45, i32 40" [top.cpp:73]   --->   Operation 2074 'partselect' 'tmp_400' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 2075 [1/1] (0.90ns)   --->   "%icmp_ln73_136 = icmp_eq  i8 %tmp_400, i8 255" [top.cpp:73]   --->   Operation 2075 'icmp' 'icmp_ln73_136' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2076 [1/1] (0.90ns)   --->   "%icmp_ln73_137 = icmp_eq  i8 %tmp_400, i8 0" [top.cpp:73]   --->   Operation 2076 'icmp' 'icmp_ln73_137' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_273)   --->   "%select_ln73_180 = select i1 %and_ln73_270, i1 %icmp_ln73_136, i1 %icmp_ln73_137" [top.cpp:73]   --->   Operation 2077 'select' 'select_ln73_180' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_274)   --->   "%xor_ln73_226 = xor i1 %tmp_398, i1 1" [top.cpp:73]   --->   Operation 2078 'xor' 'xor_ln73_226' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_274)   --->   "%and_ln73_271 = and i1 %icmp_ln73_135, i1 %xor_ln73_226" [top.cpp:73]   --->   Operation 2079 'and' 'and_ln73_271' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_274)   --->   "%select_ln73_181 = select i1 %and_ln73_270, i1 %and_ln73_271, i1 %icmp_ln73_136" [top.cpp:73]   --->   Operation 2080 'select' 'select_ln73_181' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_91)   --->   "%and_ln73_272 = and i1 %and_ln73_270, i1 %icmp_ln73_136" [top.cpp:73]   --->   Operation 2081 'and' 'and_ln73_272' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_273)   --->   "%xor_ln73_227 = xor i1 %select_ln73_180, i1 1" [top.cpp:73]   --->   Operation 2082 'xor' 'xor_ln73_227' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_273)   --->   "%or_ln73_90 = or i1 %tmp_397, i1 %xor_ln73_227" [top.cpp:73]   --->   Operation 2083 'or' 'or_ln73_90' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_273)   --->   "%xor_ln73_228 = xor i1 %tmp_394, i1 1" [top.cpp:73]   --->   Operation 2084 'xor' 'xor_ln73_228' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2085 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_273 = and i1 %or_ln73_90, i1 %xor_ln73_228" [top.cpp:73]   --->   Operation 2085 'and' 'and_ln73_273' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2086 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_274 = and i1 %tmp_397, i1 %select_ln73_181" [top.cpp:73]   --->   Operation 2086 'and' 'and_ln73_274' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_91)   --->   "%or_ln73_173 = or i1 %and_ln73_272, i1 %and_ln73_274" [top.cpp:73]   --->   Operation 2087 'or' 'or_ln73_173' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_91)   --->   "%xor_ln73_229 = xor i1 %or_ln73_173, i1 1" [top.cpp:73]   --->   Operation 2088 'xor' 'xor_ln73_229' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_91)   --->   "%and_ln73_275 = and i1 %tmp_394, i1 %xor_ln73_229" [top.cpp:73]   --->   Operation 2089 'and' 'and_ln73_275' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_183)   --->   "%select_ln73_182 = select i1 %and_ln73_273, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2090 'select' 'select_ln73_182' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2091 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_91 = or i1 %and_ln73_273, i1 %and_ln73_275" [top.cpp:73]   --->   Operation 2091 'or' 'or_ln73_91' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2092 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_183 = select i1 %or_ln73_91, i24 %select_ln73_182, i24 %add_ln73_45" [top.cpp:73]   --->   Operation 2092 'select' 'select_ln73_183' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 44" [top.cpp:73]   --->   Operation 2093 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln73_124 = zext i14 %tmp_60" [top.cpp:73]   --->   Operation 2094 'zext' 'zext_ln73_124' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2095 [1/1] (0.00ns)   --->   "%C_addr_44 = getelementptr i24 %C, i64 0, i64 %zext_ln73_124" [top.cpp:73]   --->   Operation 2095 'getelementptr' 'C_addr_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 45" [top.cpp:73]   --->   Operation 2096 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln73_125 = zext i14 %tmp_61" [top.cpp:73]   --->   Operation 2097 'zext' 'zext_ln73_125' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2098 [1/1] (0.00ns)   --->   "%C_addr_45 = getelementptr i24 %C, i64 0, i64 %zext_ln73_125" [top.cpp:73]   --->   Operation 2098 'getelementptr' 'C_addr_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2099 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_179, i14 %C_addr_44" [top.cpp:73]   --->   Operation 2099 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_25 : Operation 2100 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_183, i14 %C_addr_45" [top.cpp:73]   --->   Operation 2100 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_25 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11" [top.cpp:73]   --->   Operation 2101 'sext' 'sext_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2102 [1/1] (3.38ns)   --->   "%mul_ln73_46 = mul i48 %sext_ln73_46, i48 %conv7_i_46_cast" [top.cpp:73]   --->   Operation 2102 'mul' 'mul_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 47" [top.cpp:73]   --->   Operation 2103 'bitselect' 'tmp_401' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2104 [1/1] (0.00ns)   --->   "%trunc_ln73_45 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_46, i32 16, i32 39" [top.cpp:73]   --->   Operation 2104 'partselect' 'trunc_ln73_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 15" [top.cpp:73]   --->   Operation 2105 'bitselect' 'tmp_402' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_276)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 39" [top.cpp:73]   --->   Operation 2106 'bitselect' 'tmp_403' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln73_46 = zext i1 %tmp_402" [top.cpp:73]   --->   Operation 2107 'zext' 'zext_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2108 [1/1] (1.10ns)   --->   "%add_ln73_46 = add i24 %trunc_ln73_45, i24 %zext_ln73_46" [top.cpp:73]   --->   Operation 2108 'add' 'add_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_46, i32 23" [top.cpp:73]   --->   Operation 2109 'bitselect' 'tmp_404' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_276)   --->   "%xor_ln73_230 = xor i1 %tmp_404, i1 1" [top.cpp:73]   --->   Operation 2110 'xor' 'xor_ln73_230' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2111 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_276 = and i1 %tmp_403, i1 %xor_ln73_230" [top.cpp:73]   --->   Operation 2111 'and' 'and_ln73_276' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_280)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 40" [top.cpp:73]   --->   Operation 2112 'bitselect' 'tmp_405' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_46, i32 41" [top.cpp:73]   --->   Operation 2113 'partselect' 'tmp_406' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2114 [1/1] (0.89ns)   --->   "%icmp_ln73_138 = icmp_eq  i7 %tmp_406, i7 127" [top.cpp:73]   --->   Operation 2114 'icmp' 'icmp_ln73_138' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2115 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_46, i32 40" [top.cpp:73]   --->   Operation 2115 'partselect' 'tmp_407' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2116 [1/1] (0.90ns)   --->   "%icmp_ln73_139 = icmp_eq  i8 %tmp_407, i8 255" [top.cpp:73]   --->   Operation 2116 'icmp' 'icmp_ln73_139' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2117 [1/1] (0.90ns)   --->   "%icmp_ln73_140 = icmp_eq  i8 %tmp_407, i8 0" [top.cpp:73]   --->   Operation 2117 'icmp' 'icmp_ln73_140' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_279)   --->   "%select_ln73_184 = select i1 %and_ln73_276, i1 %icmp_ln73_139, i1 %icmp_ln73_140" [top.cpp:73]   --->   Operation 2118 'select' 'select_ln73_184' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_280)   --->   "%xor_ln73_231 = xor i1 %tmp_405, i1 1" [top.cpp:73]   --->   Operation 2119 'xor' 'xor_ln73_231' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_280)   --->   "%and_ln73_277 = and i1 %icmp_ln73_138, i1 %xor_ln73_231" [top.cpp:73]   --->   Operation 2120 'and' 'and_ln73_277' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_280)   --->   "%select_ln73_185 = select i1 %and_ln73_276, i1 %and_ln73_277, i1 %icmp_ln73_139" [top.cpp:73]   --->   Operation 2121 'select' 'select_ln73_185' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_93)   --->   "%and_ln73_278 = and i1 %and_ln73_276, i1 %icmp_ln73_139" [top.cpp:73]   --->   Operation 2122 'and' 'and_ln73_278' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_279)   --->   "%xor_ln73_232 = xor i1 %select_ln73_184, i1 1" [top.cpp:73]   --->   Operation 2123 'xor' 'xor_ln73_232' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_279)   --->   "%or_ln73_92 = or i1 %tmp_404, i1 %xor_ln73_232" [top.cpp:73]   --->   Operation 2124 'or' 'or_ln73_92' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_279)   --->   "%xor_ln73_233 = xor i1 %tmp_401, i1 1" [top.cpp:73]   --->   Operation 2125 'xor' 'xor_ln73_233' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_279 = and i1 %or_ln73_92, i1 %xor_ln73_233" [top.cpp:73]   --->   Operation 2126 'and' 'and_ln73_279' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2127 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_280 = and i1 %tmp_404, i1 %select_ln73_185" [top.cpp:73]   --->   Operation 2127 'and' 'and_ln73_280' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_93)   --->   "%or_ln73_174 = or i1 %and_ln73_278, i1 %and_ln73_280" [top.cpp:73]   --->   Operation 2128 'or' 'or_ln73_174' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_93)   --->   "%xor_ln73_234 = xor i1 %or_ln73_174, i1 1" [top.cpp:73]   --->   Operation 2129 'xor' 'xor_ln73_234' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_93)   --->   "%and_ln73_281 = and i1 %tmp_401, i1 %xor_ln73_234" [top.cpp:73]   --->   Operation 2130 'and' 'and_ln73_281' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_187)   --->   "%select_ln73_186 = select i1 %and_ln73_279, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2131 'select' 'select_ln73_186' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2132 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_93 = or i1 %and_ln73_279, i1 %and_ln73_281" [top.cpp:73]   --->   Operation 2132 'or' 'or_ln73_93' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2133 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_187 = select i1 %or_ln73_93, i24 %select_ln73_186, i24 %add_ln73_46" [top.cpp:73]   --->   Operation 2133 'select' 'select_ln73_187' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11" [top.cpp:73]   --->   Operation 2134 'sext' 'sext_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2135 [1/1] (3.38ns)   --->   "%mul_ln73_47 = mul i48 %sext_ln73_47, i48 %conv7_i_47_cast" [top.cpp:73]   --->   Operation 2135 'mul' 'mul_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2136 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 47" [top.cpp:73]   --->   Operation 2136 'bitselect' 'tmp_408' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2137 [1/1] (0.00ns)   --->   "%trunc_ln73_46 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_47, i32 16, i32 39" [top.cpp:73]   --->   Operation 2137 'partselect' 'trunc_ln73_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 15" [top.cpp:73]   --->   Operation 2138 'bitselect' 'tmp_409' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_282)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 39" [top.cpp:73]   --->   Operation 2139 'bitselect' 'tmp_410' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln73_47 = zext i1 %tmp_409" [top.cpp:73]   --->   Operation 2140 'zext' 'zext_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2141 [1/1] (1.10ns)   --->   "%add_ln73_47 = add i24 %trunc_ln73_46, i24 %zext_ln73_47" [top.cpp:73]   --->   Operation 2141 'add' 'add_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_47, i32 23" [top.cpp:73]   --->   Operation 2142 'bitselect' 'tmp_411' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_282)   --->   "%xor_ln73_235 = xor i1 %tmp_411, i1 1" [top.cpp:73]   --->   Operation 2143 'xor' 'xor_ln73_235' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2144 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_282 = and i1 %tmp_410, i1 %xor_ln73_235" [top.cpp:73]   --->   Operation 2144 'and' 'and_ln73_282' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_286)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 40" [top.cpp:73]   --->   Operation 2145 'bitselect' 'tmp_412' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_47, i32 41" [top.cpp:73]   --->   Operation 2146 'partselect' 'tmp_413' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2147 [1/1] (0.89ns)   --->   "%icmp_ln73_141 = icmp_eq  i7 %tmp_413, i7 127" [top.cpp:73]   --->   Operation 2147 'icmp' 'icmp_ln73_141' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2148 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_47, i32 40" [top.cpp:73]   --->   Operation 2148 'partselect' 'tmp_414' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 2149 [1/1] (0.90ns)   --->   "%icmp_ln73_142 = icmp_eq  i8 %tmp_414, i8 255" [top.cpp:73]   --->   Operation 2149 'icmp' 'icmp_ln73_142' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2150 [1/1] (0.90ns)   --->   "%icmp_ln73_143 = icmp_eq  i8 %tmp_414, i8 0" [top.cpp:73]   --->   Operation 2150 'icmp' 'icmp_ln73_143' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_285)   --->   "%select_ln73_188 = select i1 %and_ln73_282, i1 %icmp_ln73_142, i1 %icmp_ln73_143" [top.cpp:73]   --->   Operation 2151 'select' 'select_ln73_188' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_286)   --->   "%xor_ln73_236 = xor i1 %tmp_412, i1 1" [top.cpp:73]   --->   Operation 2152 'xor' 'xor_ln73_236' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_286)   --->   "%and_ln73_283 = and i1 %icmp_ln73_141, i1 %xor_ln73_236" [top.cpp:73]   --->   Operation 2153 'and' 'and_ln73_283' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_286)   --->   "%select_ln73_189 = select i1 %and_ln73_282, i1 %and_ln73_283, i1 %icmp_ln73_142" [top.cpp:73]   --->   Operation 2154 'select' 'select_ln73_189' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_95)   --->   "%and_ln73_284 = and i1 %and_ln73_282, i1 %icmp_ln73_142" [top.cpp:73]   --->   Operation 2155 'and' 'and_ln73_284' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_285)   --->   "%xor_ln73_237 = xor i1 %select_ln73_188, i1 1" [top.cpp:73]   --->   Operation 2156 'xor' 'xor_ln73_237' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_285)   --->   "%or_ln73_94 = or i1 %tmp_411, i1 %xor_ln73_237" [top.cpp:73]   --->   Operation 2157 'or' 'or_ln73_94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_285)   --->   "%xor_ln73_238 = xor i1 %tmp_408, i1 1" [top.cpp:73]   --->   Operation 2158 'xor' 'xor_ln73_238' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2159 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_285 = and i1 %or_ln73_94, i1 %xor_ln73_238" [top.cpp:73]   --->   Operation 2159 'and' 'and_ln73_285' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2160 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_286 = and i1 %tmp_411, i1 %select_ln73_189" [top.cpp:73]   --->   Operation 2160 'and' 'and_ln73_286' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_95)   --->   "%or_ln73_175 = or i1 %and_ln73_284, i1 %and_ln73_286" [top.cpp:73]   --->   Operation 2161 'or' 'or_ln73_175' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_95)   --->   "%xor_ln73_239 = xor i1 %or_ln73_175, i1 1" [top.cpp:73]   --->   Operation 2162 'xor' 'xor_ln73_239' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_95)   --->   "%and_ln73_287 = and i1 %tmp_408, i1 %xor_ln73_239" [top.cpp:73]   --->   Operation 2163 'and' 'and_ln73_287' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_191)   --->   "%select_ln73_190 = select i1 %and_ln73_285, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2164 'select' 'select_ln73_190' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2165 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_95 = or i1 %and_ln73_285, i1 %and_ln73_287" [top.cpp:73]   --->   Operation 2165 'or' 'or_ln73_95' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2166 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_191 = select i1 %or_ln73_95, i24 %select_ln73_190, i24 %add_ln73_47" [top.cpp:73]   --->   Operation 2166 'select' 'select_ln73_191' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 46" [top.cpp:73]   --->   Operation 2167 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln73_126 = zext i14 %tmp_62" [top.cpp:73]   --->   Operation 2168 'zext' 'zext_ln73_126' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2169 [1/1] (0.00ns)   --->   "%C_addr_46 = getelementptr i24 %C, i64 0, i64 %zext_ln73_126" [top.cpp:73]   --->   Operation 2169 'getelementptr' 'C_addr_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 47" [top.cpp:73]   --->   Operation 2170 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln73_127 = zext i14 %tmp_63" [top.cpp:73]   --->   Operation 2171 'zext' 'zext_ln73_127' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2172 [1/1] (0.00ns)   --->   "%C_addr_47 = getelementptr i24 %C, i64 0, i64 %zext_ln73_127" [top.cpp:73]   --->   Operation 2172 'getelementptr' 'C_addr_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2173 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_187, i14 %C_addr_46" [top.cpp:73]   --->   Operation 2173 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_26 : Operation 2174 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_191, i14 %C_addr_47" [top.cpp:73]   --->   Operation 2174 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_26 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12" [top.cpp:73]   --->   Operation 2175 'sext' 'sext_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2176 [1/1] (3.38ns)   --->   "%mul_ln73_48 = mul i48 %sext_ln73_48, i48 %conv7_i_48_cast" [top.cpp:73]   --->   Operation 2176 'mul' 'mul_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 47" [top.cpp:73]   --->   Operation 2177 'bitselect' 'tmp_415' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2178 [1/1] (0.00ns)   --->   "%trunc_ln73_47 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_48, i32 16, i32 39" [top.cpp:73]   --->   Operation 2178 'partselect' 'trunc_ln73_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 15" [top.cpp:73]   --->   Operation 2179 'bitselect' 'tmp_416' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_288)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 39" [top.cpp:73]   --->   Operation 2180 'bitselect' 'tmp_417' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln73_48 = zext i1 %tmp_416" [top.cpp:73]   --->   Operation 2181 'zext' 'zext_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2182 [1/1] (1.10ns)   --->   "%add_ln73_48 = add i24 %trunc_ln73_47, i24 %zext_ln73_48" [top.cpp:73]   --->   Operation 2182 'add' 'add_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_48, i32 23" [top.cpp:73]   --->   Operation 2183 'bitselect' 'tmp_418' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_288)   --->   "%xor_ln73_240 = xor i1 %tmp_418, i1 1" [top.cpp:73]   --->   Operation 2184 'xor' 'xor_ln73_240' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2185 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_288 = and i1 %tmp_417, i1 %xor_ln73_240" [top.cpp:73]   --->   Operation 2185 'and' 'and_ln73_288' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_292)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 40" [top.cpp:73]   --->   Operation 2186 'bitselect' 'tmp_419' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_48, i32 41" [top.cpp:73]   --->   Operation 2187 'partselect' 'tmp_420' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2188 [1/1] (0.89ns)   --->   "%icmp_ln73_144 = icmp_eq  i7 %tmp_420, i7 127" [top.cpp:73]   --->   Operation 2188 'icmp' 'icmp_ln73_144' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_48, i32 40" [top.cpp:73]   --->   Operation 2189 'partselect' 'tmp_421' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2190 [1/1] (0.90ns)   --->   "%icmp_ln73_145 = icmp_eq  i8 %tmp_421, i8 255" [top.cpp:73]   --->   Operation 2190 'icmp' 'icmp_ln73_145' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2191 [1/1] (0.90ns)   --->   "%icmp_ln73_146 = icmp_eq  i8 %tmp_421, i8 0" [top.cpp:73]   --->   Operation 2191 'icmp' 'icmp_ln73_146' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_291)   --->   "%select_ln73_192 = select i1 %and_ln73_288, i1 %icmp_ln73_145, i1 %icmp_ln73_146" [top.cpp:73]   --->   Operation 2192 'select' 'select_ln73_192' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_292)   --->   "%xor_ln73_241 = xor i1 %tmp_419, i1 1" [top.cpp:73]   --->   Operation 2193 'xor' 'xor_ln73_241' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_292)   --->   "%and_ln73_289 = and i1 %icmp_ln73_144, i1 %xor_ln73_241" [top.cpp:73]   --->   Operation 2194 'and' 'and_ln73_289' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_292)   --->   "%select_ln73_193 = select i1 %and_ln73_288, i1 %and_ln73_289, i1 %icmp_ln73_145" [top.cpp:73]   --->   Operation 2195 'select' 'select_ln73_193' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_97)   --->   "%and_ln73_290 = and i1 %and_ln73_288, i1 %icmp_ln73_145" [top.cpp:73]   --->   Operation 2196 'and' 'and_ln73_290' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_291)   --->   "%xor_ln73_242 = xor i1 %select_ln73_192, i1 1" [top.cpp:73]   --->   Operation 2197 'xor' 'xor_ln73_242' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_291)   --->   "%or_ln73_96 = or i1 %tmp_418, i1 %xor_ln73_242" [top.cpp:73]   --->   Operation 2198 'or' 'or_ln73_96' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_291)   --->   "%xor_ln73_243 = xor i1 %tmp_415, i1 1" [top.cpp:73]   --->   Operation 2199 'xor' 'xor_ln73_243' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2200 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_291 = and i1 %or_ln73_96, i1 %xor_ln73_243" [top.cpp:73]   --->   Operation 2200 'and' 'and_ln73_291' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2201 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_292 = and i1 %tmp_418, i1 %select_ln73_193" [top.cpp:73]   --->   Operation 2201 'and' 'and_ln73_292' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_97)   --->   "%or_ln73_176 = or i1 %and_ln73_290, i1 %and_ln73_292" [top.cpp:73]   --->   Operation 2202 'or' 'or_ln73_176' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_97)   --->   "%xor_ln73_244 = xor i1 %or_ln73_176, i1 1" [top.cpp:73]   --->   Operation 2203 'xor' 'xor_ln73_244' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_97)   --->   "%and_ln73_293 = and i1 %tmp_415, i1 %xor_ln73_244" [top.cpp:73]   --->   Operation 2204 'and' 'and_ln73_293' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_195)   --->   "%select_ln73_194 = select i1 %and_ln73_291, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2205 'select' 'select_ln73_194' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2206 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_97 = or i1 %and_ln73_291, i1 %and_ln73_293" [top.cpp:73]   --->   Operation 2206 'or' 'or_ln73_97' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2207 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_195 = select i1 %or_ln73_97, i24 %select_ln73_194, i24 %add_ln73_48" [top.cpp:73]   --->   Operation 2207 'select' 'select_ln73_195' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12" [top.cpp:73]   --->   Operation 2208 'sext' 'sext_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2209 [1/1] (3.38ns)   --->   "%mul_ln73_49 = mul i48 %sext_ln73_49, i48 %conv7_i_49_cast" [top.cpp:73]   --->   Operation 2209 'mul' 'mul_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 47" [top.cpp:73]   --->   Operation 2210 'bitselect' 'tmp_422' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln73_48 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_49, i32 16, i32 39" [top.cpp:73]   --->   Operation 2211 'partselect' 'trunc_ln73_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 15" [top.cpp:73]   --->   Operation 2212 'bitselect' 'tmp_423' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_294)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 39" [top.cpp:73]   --->   Operation 2213 'bitselect' 'tmp_424' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln73_49 = zext i1 %tmp_423" [top.cpp:73]   --->   Operation 2214 'zext' 'zext_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2215 [1/1] (1.10ns)   --->   "%add_ln73_49 = add i24 %trunc_ln73_48, i24 %zext_ln73_49" [top.cpp:73]   --->   Operation 2215 'add' 'add_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_49, i32 23" [top.cpp:73]   --->   Operation 2216 'bitselect' 'tmp_425' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_294)   --->   "%xor_ln73_245 = xor i1 %tmp_425, i1 1" [top.cpp:73]   --->   Operation 2217 'xor' 'xor_ln73_245' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2218 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_294 = and i1 %tmp_424, i1 %xor_ln73_245" [top.cpp:73]   --->   Operation 2218 'and' 'and_ln73_294' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_298)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 40" [top.cpp:73]   --->   Operation 2219 'bitselect' 'tmp_426' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2220 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_49, i32 41" [top.cpp:73]   --->   Operation 2220 'partselect' 'tmp_427' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2221 [1/1] (0.89ns)   --->   "%icmp_ln73_147 = icmp_eq  i7 %tmp_427, i7 127" [top.cpp:73]   --->   Operation 2221 'icmp' 'icmp_ln73_147' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_49, i32 40" [top.cpp:73]   --->   Operation 2222 'partselect' 'tmp_428' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 2223 [1/1] (0.90ns)   --->   "%icmp_ln73_148 = icmp_eq  i8 %tmp_428, i8 255" [top.cpp:73]   --->   Operation 2223 'icmp' 'icmp_ln73_148' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2224 [1/1] (0.90ns)   --->   "%icmp_ln73_149 = icmp_eq  i8 %tmp_428, i8 0" [top.cpp:73]   --->   Operation 2224 'icmp' 'icmp_ln73_149' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_297)   --->   "%select_ln73_196 = select i1 %and_ln73_294, i1 %icmp_ln73_148, i1 %icmp_ln73_149" [top.cpp:73]   --->   Operation 2225 'select' 'select_ln73_196' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_298)   --->   "%xor_ln73_246 = xor i1 %tmp_426, i1 1" [top.cpp:73]   --->   Operation 2226 'xor' 'xor_ln73_246' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_298)   --->   "%and_ln73_295 = and i1 %icmp_ln73_147, i1 %xor_ln73_246" [top.cpp:73]   --->   Operation 2227 'and' 'and_ln73_295' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_298)   --->   "%select_ln73_197 = select i1 %and_ln73_294, i1 %and_ln73_295, i1 %icmp_ln73_148" [top.cpp:73]   --->   Operation 2228 'select' 'select_ln73_197' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_99)   --->   "%and_ln73_296 = and i1 %and_ln73_294, i1 %icmp_ln73_148" [top.cpp:73]   --->   Operation 2229 'and' 'and_ln73_296' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_297)   --->   "%xor_ln73_247 = xor i1 %select_ln73_196, i1 1" [top.cpp:73]   --->   Operation 2230 'xor' 'xor_ln73_247' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_297)   --->   "%or_ln73_98 = or i1 %tmp_425, i1 %xor_ln73_247" [top.cpp:73]   --->   Operation 2231 'or' 'or_ln73_98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_297)   --->   "%xor_ln73_248 = xor i1 %tmp_422, i1 1" [top.cpp:73]   --->   Operation 2232 'xor' 'xor_ln73_248' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2233 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_297 = and i1 %or_ln73_98, i1 %xor_ln73_248" [top.cpp:73]   --->   Operation 2233 'and' 'and_ln73_297' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2234 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_298 = and i1 %tmp_425, i1 %select_ln73_197" [top.cpp:73]   --->   Operation 2234 'and' 'and_ln73_298' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_99)   --->   "%or_ln73_177 = or i1 %and_ln73_296, i1 %and_ln73_298" [top.cpp:73]   --->   Operation 2235 'or' 'or_ln73_177' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_99)   --->   "%xor_ln73_249 = xor i1 %or_ln73_177, i1 1" [top.cpp:73]   --->   Operation 2236 'xor' 'xor_ln73_249' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_99)   --->   "%and_ln73_299 = and i1 %tmp_422, i1 %xor_ln73_249" [top.cpp:73]   --->   Operation 2237 'and' 'and_ln73_299' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_199)   --->   "%select_ln73_198 = select i1 %and_ln73_297, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2238 'select' 'select_ln73_198' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2239 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_99 = or i1 %and_ln73_297, i1 %and_ln73_299" [top.cpp:73]   --->   Operation 2239 'or' 'or_ln73_99' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2240 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_199 = select i1 %or_ln73_99, i24 %select_ln73_198, i24 %add_ln73_49" [top.cpp:73]   --->   Operation 2240 'select' 'select_ln73_199' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.92>
ST_27 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 48" [top.cpp:73]   --->   Operation 2241 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln73_128 = zext i14 %tmp_64" [top.cpp:73]   --->   Operation 2242 'zext' 'zext_ln73_128' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2243 [1/1] (0.00ns)   --->   "%C_addr_48 = getelementptr i24 %C, i64 0, i64 %zext_ln73_128" [top.cpp:73]   --->   Operation 2243 'getelementptr' 'C_addr_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 49" [top.cpp:73]   --->   Operation 2244 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln73_129 = zext i14 %tmp_65" [top.cpp:73]   --->   Operation 2245 'zext' 'zext_ln73_129' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2246 [1/1] (0.00ns)   --->   "%C_addr_49 = getelementptr i24 %C, i64 0, i64 %zext_ln73_129" [top.cpp:73]   --->   Operation 2246 'getelementptr' 'C_addr_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2247 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_195, i14 %C_addr_48" [top.cpp:73]   --->   Operation 2247 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_27 : Operation 2248 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_199, i14 %C_addr_49" [top.cpp:73]   --->   Operation 2248 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_27 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12" [top.cpp:73]   --->   Operation 2249 'sext' 'sext_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2250 [1/1] (3.38ns)   --->   "%mul_ln73_50 = mul i48 %sext_ln73_50, i48 %conv7_i_50_cast" [top.cpp:73]   --->   Operation 2250 'mul' 'mul_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 47" [top.cpp:73]   --->   Operation 2251 'bitselect' 'tmp_429' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2252 [1/1] (0.00ns)   --->   "%trunc_ln73_49 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_50, i32 16, i32 39" [top.cpp:73]   --->   Operation 2252 'partselect' 'trunc_ln73_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 15" [top.cpp:73]   --->   Operation 2253 'bitselect' 'tmp_430' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_300)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 39" [top.cpp:73]   --->   Operation 2254 'bitselect' 'tmp_431' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln73_50 = zext i1 %tmp_430" [top.cpp:73]   --->   Operation 2255 'zext' 'zext_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2256 [1/1] (1.10ns)   --->   "%add_ln73_50 = add i24 %trunc_ln73_49, i24 %zext_ln73_50" [top.cpp:73]   --->   Operation 2256 'add' 'add_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_50, i32 23" [top.cpp:73]   --->   Operation 2257 'bitselect' 'tmp_432' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_300)   --->   "%xor_ln73_250 = xor i1 %tmp_432, i1 1" [top.cpp:73]   --->   Operation 2258 'xor' 'xor_ln73_250' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_300 = and i1 %tmp_431, i1 %xor_ln73_250" [top.cpp:73]   --->   Operation 2259 'and' 'and_ln73_300' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_304)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 40" [top.cpp:73]   --->   Operation 2260 'bitselect' 'tmp_433' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_50, i32 41" [top.cpp:73]   --->   Operation 2261 'partselect' 'tmp_434' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2262 [1/1] (0.89ns)   --->   "%icmp_ln73_150 = icmp_eq  i7 %tmp_434, i7 127" [top.cpp:73]   --->   Operation 2262 'icmp' 'icmp_ln73_150' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_50, i32 40" [top.cpp:73]   --->   Operation 2263 'partselect' 'tmp_435' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2264 [1/1] (0.90ns)   --->   "%icmp_ln73_151 = icmp_eq  i8 %tmp_435, i8 255" [top.cpp:73]   --->   Operation 2264 'icmp' 'icmp_ln73_151' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2265 [1/1] (0.90ns)   --->   "%icmp_ln73_152 = icmp_eq  i8 %tmp_435, i8 0" [top.cpp:73]   --->   Operation 2265 'icmp' 'icmp_ln73_152' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_303)   --->   "%select_ln73_200 = select i1 %and_ln73_300, i1 %icmp_ln73_151, i1 %icmp_ln73_152" [top.cpp:73]   --->   Operation 2266 'select' 'select_ln73_200' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_304)   --->   "%xor_ln73_251 = xor i1 %tmp_433, i1 1" [top.cpp:73]   --->   Operation 2267 'xor' 'xor_ln73_251' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_304)   --->   "%and_ln73_301 = and i1 %icmp_ln73_150, i1 %xor_ln73_251" [top.cpp:73]   --->   Operation 2268 'and' 'and_ln73_301' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_304)   --->   "%select_ln73_201 = select i1 %and_ln73_300, i1 %and_ln73_301, i1 %icmp_ln73_151" [top.cpp:73]   --->   Operation 2269 'select' 'select_ln73_201' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_101)   --->   "%and_ln73_302 = and i1 %and_ln73_300, i1 %icmp_ln73_151" [top.cpp:73]   --->   Operation 2270 'and' 'and_ln73_302' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_303)   --->   "%xor_ln73_252 = xor i1 %select_ln73_200, i1 1" [top.cpp:73]   --->   Operation 2271 'xor' 'xor_ln73_252' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_303)   --->   "%or_ln73_100 = or i1 %tmp_432, i1 %xor_ln73_252" [top.cpp:73]   --->   Operation 2272 'or' 'or_ln73_100' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_303)   --->   "%xor_ln73_253 = xor i1 %tmp_429, i1 1" [top.cpp:73]   --->   Operation 2273 'xor' 'xor_ln73_253' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2274 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_303 = and i1 %or_ln73_100, i1 %xor_ln73_253" [top.cpp:73]   --->   Operation 2274 'and' 'and_ln73_303' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2275 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_304 = and i1 %tmp_432, i1 %select_ln73_201" [top.cpp:73]   --->   Operation 2275 'and' 'and_ln73_304' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_101)   --->   "%or_ln73_178 = or i1 %and_ln73_302, i1 %and_ln73_304" [top.cpp:73]   --->   Operation 2276 'or' 'or_ln73_178' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_101)   --->   "%xor_ln73_254 = xor i1 %or_ln73_178, i1 1" [top.cpp:73]   --->   Operation 2277 'xor' 'xor_ln73_254' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_101)   --->   "%and_ln73_305 = and i1 %tmp_429, i1 %xor_ln73_254" [top.cpp:73]   --->   Operation 2278 'and' 'and_ln73_305' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_203)   --->   "%select_ln73_202 = select i1 %and_ln73_303, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2279 'select' 'select_ln73_202' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2280 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_101 = or i1 %and_ln73_303, i1 %and_ln73_305" [top.cpp:73]   --->   Operation 2280 'or' 'or_ln73_101' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2281 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_203 = select i1 %or_ln73_101, i24 %select_ln73_202, i24 %add_ln73_50" [top.cpp:73]   --->   Operation 2281 'select' 'select_ln73_203' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12" [top.cpp:73]   --->   Operation 2282 'sext' 'sext_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2283 [1/1] (3.38ns)   --->   "%mul_ln73_51 = mul i48 %sext_ln73_51, i48 %conv7_i_51_cast" [top.cpp:73]   --->   Operation 2283 'mul' 'mul_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 47" [top.cpp:73]   --->   Operation 2284 'bitselect' 'tmp_436' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2285 [1/1] (0.00ns)   --->   "%trunc_ln73_50 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_51, i32 16, i32 39" [top.cpp:73]   --->   Operation 2285 'partselect' 'trunc_ln73_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 15" [top.cpp:73]   --->   Operation 2286 'bitselect' 'tmp_437' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_306)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 39" [top.cpp:73]   --->   Operation 2287 'bitselect' 'tmp_438' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln73_51 = zext i1 %tmp_437" [top.cpp:73]   --->   Operation 2288 'zext' 'zext_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2289 [1/1] (1.10ns)   --->   "%add_ln73_51 = add i24 %trunc_ln73_50, i24 %zext_ln73_51" [top.cpp:73]   --->   Operation 2289 'add' 'add_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_51, i32 23" [top.cpp:73]   --->   Operation 2290 'bitselect' 'tmp_439' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_306)   --->   "%xor_ln73_255 = xor i1 %tmp_439, i1 1" [top.cpp:73]   --->   Operation 2291 'xor' 'xor_ln73_255' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2292 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_306 = and i1 %tmp_438, i1 %xor_ln73_255" [top.cpp:73]   --->   Operation 2292 'and' 'and_ln73_306' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_310)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 40" [top.cpp:73]   --->   Operation 2293 'bitselect' 'tmp_440' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_51, i32 41" [top.cpp:73]   --->   Operation 2294 'partselect' 'tmp_441' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2295 [1/1] (0.89ns)   --->   "%icmp_ln73_153 = icmp_eq  i7 %tmp_441, i7 127" [top.cpp:73]   --->   Operation 2295 'icmp' 'icmp_ln73_153' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_51, i32 40" [top.cpp:73]   --->   Operation 2296 'partselect' 'tmp_442' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 2297 [1/1] (0.90ns)   --->   "%icmp_ln73_154 = icmp_eq  i8 %tmp_442, i8 255" [top.cpp:73]   --->   Operation 2297 'icmp' 'icmp_ln73_154' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2298 [1/1] (0.90ns)   --->   "%icmp_ln73_155 = icmp_eq  i8 %tmp_442, i8 0" [top.cpp:73]   --->   Operation 2298 'icmp' 'icmp_ln73_155' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_309)   --->   "%select_ln73_204 = select i1 %and_ln73_306, i1 %icmp_ln73_154, i1 %icmp_ln73_155" [top.cpp:73]   --->   Operation 2299 'select' 'select_ln73_204' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_310)   --->   "%xor_ln73_256 = xor i1 %tmp_440, i1 1" [top.cpp:73]   --->   Operation 2300 'xor' 'xor_ln73_256' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_310)   --->   "%and_ln73_307 = and i1 %icmp_ln73_153, i1 %xor_ln73_256" [top.cpp:73]   --->   Operation 2301 'and' 'and_ln73_307' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_310)   --->   "%select_ln73_205 = select i1 %and_ln73_306, i1 %and_ln73_307, i1 %icmp_ln73_154" [top.cpp:73]   --->   Operation 2302 'select' 'select_ln73_205' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_103)   --->   "%and_ln73_308 = and i1 %and_ln73_306, i1 %icmp_ln73_154" [top.cpp:73]   --->   Operation 2303 'and' 'and_ln73_308' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_309)   --->   "%xor_ln73_257 = xor i1 %select_ln73_204, i1 1" [top.cpp:73]   --->   Operation 2304 'xor' 'xor_ln73_257' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_309)   --->   "%or_ln73_102 = or i1 %tmp_439, i1 %xor_ln73_257" [top.cpp:73]   --->   Operation 2305 'or' 'or_ln73_102' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_309)   --->   "%xor_ln73_258 = xor i1 %tmp_436, i1 1" [top.cpp:73]   --->   Operation 2306 'xor' 'xor_ln73_258' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2307 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_309 = and i1 %or_ln73_102, i1 %xor_ln73_258" [top.cpp:73]   --->   Operation 2307 'and' 'and_ln73_309' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2308 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_310 = and i1 %tmp_439, i1 %select_ln73_205" [top.cpp:73]   --->   Operation 2308 'and' 'and_ln73_310' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_103)   --->   "%or_ln73_179 = or i1 %and_ln73_308, i1 %and_ln73_310" [top.cpp:73]   --->   Operation 2309 'or' 'or_ln73_179' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_103)   --->   "%xor_ln73_259 = xor i1 %or_ln73_179, i1 1" [top.cpp:73]   --->   Operation 2310 'xor' 'xor_ln73_259' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_103)   --->   "%and_ln73_311 = and i1 %tmp_436, i1 %xor_ln73_259" [top.cpp:73]   --->   Operation 2311 'and' 'and_ln73_311' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_207)   --->   "%select_ln73_206 = select i1 %and_ln73_309, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2312 'select' 'select_ln73_206' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2313 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_103 = or i1 %and_ln73_309, i1 %and_ln73_311" [top.cpp:73]   --->   Operation 2313 'or' 'or_ln73_103' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2314 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_207 = select i1 %or_ln73_103, i24 %select_ln73_206, i24 %add_ln73_51" [top.cpp:73]   --->   Operation 2314 'select' 'select_ln73_207' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.92>
ST_28 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 50" [top.cpp:73]   --->   Operation 2315 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln73_130 = zext i14 %tmp_66" [top.cpp:73]   --->   Operation 2316 'zext' 'zext_ln73_130' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2317 [1/1] (0.00ns)   --->   "%C_addr_50 = getelementptr i24 %C, i64 0, i64 %zext_ln73_130" [top.cpp:73]   --->   Operation 2317 'getelementptr' 'C_addr_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 51" [top.cpp:73]   --->   Operation 2318 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln73_131 = zext i14 %tmp_67" [top.cpp:73]   --->   Operation 2319 'zext' 'zext_ln73_131' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2320 [1/1] (0.00ns)   --->   "%C_addr_51 = getelementptr i24 %C, i64 0, i64 %zext_ln73_131" [top.cpp:73]   --->   Operation 2320 'getelementptr' 'C_addr_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2321 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_203, i14 %C_addr_50" [top.cpp:73]   --->   Operation 2321 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_28 : Operation 2322 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_207, i14 %C_addr_51" [top.cpp:73]   --->   Operation 2322 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_28 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13" [top.cpp:73]   --->   Operation 2323 'sext' 'sext_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2324 [1/1] (3.38ns)   --->   "%mul_ln73_52 = mul i48 %sext_ln73_52, i48 %conv7_i_52_cast" [top.cpp:73]   --->   Operation 2324 'mul' 'mul_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 47" [top.cpp:73]   --->   Operation 2325 'bitselect' 'tmp_443' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2326 [1/1] (0.00ns)   --->   "%trunc_ln73_51 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_52, i32 16, i32 39" [top.cpp:73]   --->   Operation 2326 'partselect' 'trunc_ln73_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 15" [top.cpp:73]   --->   Operation 2327 'bitselect' 'tmp_444' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_312)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 39" [top.cpp:73]   --->   Operation 2328 'bitselect' 'tmp_445' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln73_52 = zext i1 %tmp_444" [top.cpp:73]   --->   Operation 2329 'zext' 'zext_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2330 [1/1] (1.10ns)   --->   "%add_ln73_52 = add i24 %trunc_ln73_51, i24 %zext_ln73_52" [top.cpp:73]   --->   Operation 2330 'add' 'add_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_52, i32 23" [top.cpp:73]   --->   Operation 2331 'bitselect' 'tmp_446' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_312)   --->   "%xor_ln73_260 = xor i1 %tmp_446, i1 1" [top.cpp:73]   --->   Operation 2332 'xor' 'xor_ln73_260' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2333 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_312 = and i1 %tmp_445, i1 %xor_ln73_260" [top.cpp:73]   --->   Operation 2333 'and' 'and_ln73_312' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_316)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 40" [top.cpp:73]   --->   Operation 2334 'bitselect' 'tmp_447' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_52, i32 41" [top.cpp:73]   --->   Operation 2335 'partselect' 'tmp_448' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2336 [1/1] (0.89ns)   --->   "%icmp_ln73_156 = icmp_eq  i7 %tmp_448, i7 127" [top.cpp:73]   --->   Operation 2336 'icmp' 'icmp_ln73_156' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_52, i32 40" [top.cpp:73]   --->   Operation 2337 'partselect' 'tmp_449' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2338 [1/1] (0.90ns)   --->   "%icmp_ln73_157 = icmp_eq  i8 %tmp_449, i8 255" [top.cpp:73]   --->   Operation 2338 'icmp' 'icmp_ln73_157' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2339 [1/1] (0.90ns)   --->   "%icmp_ln73_158 = icmp_eq  i8 %tmp_449, i8 0" [top.cpp:73]   --->   Operation 2339 'icmp' 'icmp_ln73_158' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_315)   --->   "%select_ln73_208 = select i1 %and_ln73_312, i1 %icmp_ln73_157, i1 %icmp_ln73_158" [top.cpp:73]   --->   Operation 2340 'select' 'select_ln73_208' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_316)   --->   "%xor_ln73_261 = xor i1 %tmp_447, i1 1" [top.cpp:73]   --->   Operation 2341 'xor' 'xor_ln73_261' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_316)   --->   "%and_ln73_313 = and i1 %icmp_ln73_156, i1 %xor_ln73_261" [top.cpp:73]   --->   Operation 2342 'and' 'and_ln73_313' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_316)   --->   "%select_ln73_209 = select i1 %and_ln73_312, i1 %and_ln73_313, i1 %icmp_ln73_157" [top.cpp:73]   --->   Operation 2343 'select' 'select_ln73_209' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_105)   --->   "%and_ln73_314 = and i1 %and_ln73_312, i1 %icmp_ln73_157" [top.cpp:73]   --->   Operation 2344 'and' 'and_ln73_314' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_315)   --->   "%xor_ln73_262 = xor i1 %select_ln73_208, i1 1" [top.cpp:73]   --->   Operation 2345 'xor' 'xor_ln73_262' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_315)   --->   "%or_ln73_104 = or i1 %tmp_446, i1 %xor_ln73_262" [top.cpp:73]   --->   Operation 2346 'or' 'or_ln73_104' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_315)   --->   "%xor_ln73_263 = xor i1 %tmp_443, i1 1" [top.cpp:73]   --->   Operation 2347 'xor' 'xor_ln73_263' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2348 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_315 = and i1 %or_ln73_104, i1 %xor_ln73_263" [top.cpp:73]   --->   Operation 2348 'and' 'and_ln73_315' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2349 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_316 = and i1 %tmp_446, i1 %select_ln73_209" [top.cpp:73]   --->   Operation 2349 'and' 'and_ln73_316' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_105)   --->   "%or_ln73_180 = or i1 %and_ln73_314, i1 %and_ln73_316" [top.cpp:73]   --->   Operation 2350 'or' 'or_ln73_180' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_105)   --->   "%xor_ln73_264 = xor i1 %or_ln73_180, i1 1" [top.cpp:73]   --->   Operation 2351 'xor' 'xor_ln73_264' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_105)   --->   "%and_ln73_317 = and i1 %tmp_443, i1 %xor_ln73_264" [top.cpp:73]   --->   Operation 2352 'and' 'and_ln73_317' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_211)   --->   "%select_ln73_210 = select i1 %and_ln73_315, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2353 'select' 'select_ln73_210' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2354 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_105 = or i1 %and_ln73_315, i1 %and_ln73_317" [top.cpp:73]   --->   Operation 2354 'or' 'or_ln73_105' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2355 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_211 = select i1 %or_ln73_105, i24 %select_ln73_210, i24 %add_ln73_52" [top.cpp:73]   --->   Operation 2355 'select' 'select_ln73_211' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln73_53 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13" [top.cpp:73]   --->   Operation 2356 'sext' 'sext_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2357 [1/1] (3.38ns)   --->   "%mul_ln73_53 = mul i48 %sext_ln73_53, i48 %conv7_i_53_cast" [top.cpp:73]   --->   Operation 2357 'mul' 'mul_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 47" [top.cpp:73]   --->   Operation 2358 'bitselect' 'tmp_450' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln73_52 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_53, i32 16, i32 39" [top.cpp:73]   --->   Operation 2359 'partselect' 'trunc_ln73_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 15" [top.cpp:73]   --->   Operation 2360 'bitselect' 'tmp_451' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_318)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 39" [top.cpp:73]   --->   Operation 2361 'bitselect' 'tmp_452' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln73_53 = zext i1 %tmp_451" [top.cpp:73]   --->   Operation 2362 'zext' 'zext_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2363 [1/1] (1.10ns)   --->   "%add_ln73_53 = add i24 %trunc_ln73_52, i24 %zext_ln73_53" [top.cpp:73]   --->   Operation 2363 'add' 'add_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_53, i32 23" [top.cpp:73]   --->   Operation 2364 'bitselect' 'tmp_453' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_318)   --->   "%xor_ln73_265 = xor i1 %tmp_453, i1 1" [top.cpp:73]   --->   Operation 2365 'xor' 'xor_ln73_265' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2366 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_318 = and i1 %tmp_452, i1 %xor_ln73_265" [top.cpp:73]   --->   Operation 2366 'and' 'and_ln73_318' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_322)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 40" [top.cpp:73]   --->   Operation 2367 'bitselect' 'tmp_454' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_53, i32 41" [top.cpp:73]   --->   Operation 2368 'partselect' 'tmp_455' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2369 [1/1] (0.89ns)   --->   "%icmp_ln73_159 = icmp_eq  i7 %tmp_455, i7 127" [top.cpp:73]   --->   Operation 2369 'icmp' 'icmp_ln73_159' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_53, i32 40" [top.cpp:73]   --->   Operation 2370 'partselect' 'tmp_456' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 2371 [1/1] (0.90ns)   --->   "%icmp_ln73_160 = icmp_eq  i8 %tmp_456, i8 255" [top.cpp:73]   --->   Operation 2371 'icmp' 'icmp_ln73_160' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2372 [1/1] (0.90ns)   --->   "%icmp_ln73_161 = icmp_eq  i8 %tmp_456, i8 0" [top.cpp:73]   --->   Operation 2372 'icmp' 'icmp_ln73_161' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_321)   --->   "%select_ln73_212 = select i1 %and_ln73_318, i1 %icmp_ln73_160, i1 %icmp_ln73_161" [top.cpp:73]   --->   Operation 2373 'select' 'select_ln73_212' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_322)   --->   "%xor_ln73_266 = xor i1 %tmp_454, i1 1" [top.cpp:73]   --->   Operation 2374 'xor' 'xor_ln73_266' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_322)   --->   "%and_ln73_319 = and i1 %icmp_ln73_159, i1 %xor_ln73_266" [top.cpp:73]   --->   Operation 2375 'and' 'and_ln73_319' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_322)   --->   "%select_ln73_213 = select i1 %and_ln73_318, i1 %and_ln73_319, i1 %icmp_ln73_160" [top.cpp:73]   --->   Operation 2376 'select' 'select_ln73_213' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_107)   --->   "%and_ln73_320 = and i1 %and_ln73_318, i1 %icmp_ln73_160" [top.cpp:73]   --->   Operation 2377 'and' 'and_ln73_320' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_321)   --->   "%xor_ln73_267 = xor i1 %select_ln73_212, i1 1" [top.cpp:73]   --->   Operation 2378 'xor' 'xor_ln73_267' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_321)   --->   "%or_ln73_106 = or i1 %tmp_453, i1 %xor_ln73_267" [top.cpp:73]   --->   Operation 2379 'or' 'or_ln73_106' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_321)   --->   "%xor_ln73_268 = xor i1 %tmp_450, i1 1" [top.cpp:73]   --->   Operation 2380 'xor' 'xor_ln73_268' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2381 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_321 = and i1 %or_ln73_106, i1 %xor_ln73_268" [top.cpp:73]   --->   Operation 2381 'and' 'and_ln73_321' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2382 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_322 = and i1 %tmp_453, i1 %select_ln73_213" [top.cpp:73]   --->   Operation 2382 'and' 'and_ln73_322' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_107)   --->   "%or_ln73_181 = or i1 %and_ln73_320, i1 %and_ln73_322" [top.cpp:73]   --->   Operation 2383 'or' 'or_ln73_181' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_107)   --->   "%xor_ln73_269 = xor i1 %or_ln73_181, i1 1" [top.cpp:73]   --->   Operation 2384 'xor' 'xor_ln73_269' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_107)   --->   "%and_ln73_323 = and i1 %tmp_450, i1 %xor_ln73_269" [top.cpp:73]   --->   Operation 2385 'and' 'and_ln73_323' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_215)   --->   "%select_ln73_214 = select i1 %and_ln73_321, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2386 'select' 'select_ln73_214' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2387 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_107 = or i1 %and_ln73_321, i1 %and_ln73_323" [top.cpp:73]   --->   Operation 2387 'or' 'or_ln73_107' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2388 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_215 = select i1 %or_ln73_107, i24 %select_ln73_214, i24 %add_ln73_53" [top.cpp:73]   --->   Operation 2388 'select' 'select_ln73_215' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.92>
ST_29 : Operation 2389 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 52" [top.cpp:73]   --->   Operation 2389 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln73_132 = zext i14 %tmp_68" [top.cpp:73]   --->   Operation 2390 'zext' 'zext_ln73_132' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2391 [1/1] (0.00ns)   --->   "%C_addr_52 = getelementptr i24 %C, i64 0, i64 %zext_ln73_132" [top.cpp:73]   --->   Operation 2391 'getelementptr' 'C_addr_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 53" [top.cpp:73]   --->   Operation 2392 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln73_133 = zext i14 %tmp_69" [top.cpp:73]   --->   Operation 2393 'zext' 'zext_ln73_133' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2394 [1/1] (0.00ns)   --->   "%C_addr_53 = getelementptr i24 %C, i64 0, i64 %zext_ln73_133" [top.cpp:73]   --->   Operation 2394 'getelementptr' 'C_addr_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2395 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_211, i14 %C_addr_52" [top.cpp:73]   --->   Operation 2395 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_29 : Operation 2396 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_215, i14 %C_addr_53" [top.cpp:73]   --->   Operation 2396 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_29 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln73_54 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13" [top.cpp:73]   --->   Operation 2397 'sext' 'sext_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2398 [1/1] (3.38ns)   --->   "%mul_ln73_54 = mul i48 %sext_ln73_54, i48 %conv7_i_54_cast" [top.cpp:73]   --->   Operation 2398 'mul' 'mul_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 47" [top.cpp:73]   --->   Operation 2399 'bitselect' 'tmp_457' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2400 [1/1] (0.00ns)   --->   "%trunc_ln73_53 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_54, i32 16, i32 39" [top.cpp:73]   --->   Operation 2400 'partselect' 'trunc_ln73_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 15" [top.cpp:73]   --->   Operation 2401 'bitselect' 'tmp_458' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_324)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 39" [top.cpp:73]   --->   Operation 2402 'bitselect' 'tmp_459' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln73_54 = zext i1 %tmp_458" [top.cpp:73]   --->   Operation 2403 'zext' 'zext_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2404 [1/1] (1.10ns)   --->   "%add_ln73_54 = add i24 %trunc_ln73_53, i24 %zext_ln73_54" [top.cpp:73]   --->   Operation 2404 'add' 'add_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_54, i32 23" [top.cpp:73]   --->   Operation 2405 'bitselect' 'tmp_460' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_324)   --->   "%xor_ln73_270 = xor i1 %tmp_460, i1 1" [top.cpp:73]   --->   Operation 2406 'xor' 'xor_ln73_270' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2407 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_324 = and i1 %tmp_459, i1 %xor_ln73_270" [top.cpp:73]   --->   Operation 2407 'and' 'and_ln73_324' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_328)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 40" [top.cpp:73]   --->   Operation 2408 'bitselect' 'tmp_461' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_54, i32 41" [top.cpp:73]   --->   Operation 2409 'partselect' 'tmp_462' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2410 [1/1] (0.89ns)   --->   "%icmp_ln73_162 = icmp_eq  i7 %tmp_462, i7 127" [top.cpp:73]   --->   Operation 2410 'icmp' 'icmp_ln73_162' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_54, i32 40" [top.cpp:73]   --->   Operation 2411 'partselect' 'tmp_463' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2412 [1/1] (0.90ns)   --->   "%icmp_ln73_163 = icmp_eq  i8 %tmp_463, i8 255" [top.cpp:73]   --->   Operation 2412 'icmp' 'icmp_ln73_163' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2413 [1/1] (0.90ns)   --->   "%icmp_ln73_164 = icmp_eq  i8 %tmp_463, i8 0" [top.cpp:73]   --->   Operation 2413 'icmp' 'icmp_ln73_164' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_327)   --->   "%select_ln73_216 = select i1 %and_ln73_324, i1 %icmp_ln73_163, i1 %icmp_ln73_164" [top.cpp:73]   --->   Operation 2414 'select' 'select_ln73_216' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_328)   --->   "%xor_ln73_271 = xor i1 %tmp_461, i1 1" [top.cpp:73]   --->   Operation 2415 'xor' 'xor_ln73_271' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_328)   --->   "%and_ln73_325 = and i1 %icmp_ln73_162, i1 %xor_ln73_271" [top.cpp:73]   --->   Operation 2416 'and' 'and_ln73_325' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_328)   --->   "%select_ln73_217 = select i1 %and_ln73_324, i1 %and_ln73_325, i1 %icmp_ln73_163" [top.cpp:73]   --->   Operation 2417 'select' 'select_ln73_217' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_109)   --->   "%and_ln73_326 = and i1 %and_ln73_324, i1 %icmp_ln73_163" [top.cpp:73]   --->   Operation 2418 'and' 'and_ln73_326' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_327)   --->   "%xor_ln73_272 = xor i1 %select_ln73_216, i1 1" [top.cpp:73]   --->   Operation 2419 'xor' 'xor_ln73_272' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_327)   --->   "%or_ln73_108 = or i1 %tmp_460, i1 %xor_ln73_272" [top.cpp:73]   --->   Operation 2420 'or' 'or_ln73_108' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_327)   --->   "%xor_ln73_273 = xor i1 %tmp_457, i1 1" [top.cpp:73]   --->   Operation 2421 'xor' 'xor_ln73_273' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2422 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_327 = and i1 %or_ln73_108, i1 %xor_ln73_273" [top.cpp:73]   --->   Operation 2422 'and' 'and_ln73_327' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2423 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_328 = and i1 %tmp_460, i1 %select_ln73_217" [top.cpp:73]   --->   Operation 2423 'and' 'and_ln73_328' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_109)   --->   "%or_ln73_182 = or i1 %and_ln73_326, i1 %and_ln73_328" [top.cpp:73]   --->   Operation 2424 'or' 'or_ln73_182' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_109)   --->   "%xor_ln73_274 = xor i1 %or_ln73_182, i1 1" [top.cpp:73]   --->   Operation 2425 'xor' 'xor_ln73_274' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_109)   --->   "%and_ln73_329 = and i1 %tmp_457, i1 %xor_ln73_274" [top.cpp:73]   --->   Operation 2426 'and' 'and_ln73_329' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_219)   --->   "%select_ln73_218 = select i1 %and_ln73_327, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2427 'select' 'select_ln73_218' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2428 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_109 = or i1 %and_ln73_327, i1 %and_ln73_329" [top.cpp:73]   --->   Operation 2428 'or' 'or_ln73_109' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2429 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_219 = select i1 %or_ln73_109, i24 %select_ln73_218, i24 %add_ln73_54" [top.cpp:73]   --->   Operation 2429 'select' 'select_ln73_219' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln73_55 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13" [top.cpp:73]   --->   Operation 2430 'sext' 'sext_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2431 [1/1] (3.38ns)   --->   "%mul_ln73_55 = mul i48 %sext_ln73_55, i48 %conv7_i_55_cast" [top.cpp:73]   --->   Operation 2431 'mul' 'mul_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2432 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 47" [top.cpp:73]   --->   Operation 2432 'bitselect' 'tmp_464' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln73_54 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_55, i32 16, i32 39" [top.cpp:73]   --->   Operation 2433 'partselect' 'trunc_ln73_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 15" [top.cpp:73]   --->   Operation 2434 'bitselect' 'tmp_465' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_330)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 39" [top.cpp:73]   --->   Operation 2435 'bitselect' 'tmp_466' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln73_55 = zext i1 %tmp_465" [top.cpp:73]   --->   Operation 2436 'zext' 'zext_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2437 [1/1] (1.10ns)   --->   "%add_ln73_55 = add i24 %trunc_ln73_54, i24 %zext_ln73_55" [top.cpp:73]   --->   Operation 2437 'add' 'add_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_55, i32 23" [top.cpp:73]   --->   Operation 2438 'bitselect' 'tmp_467' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_330)   --->   "%xor_ln73_275 = xor i1 %tmp_467, i1 1" [top.cpp:73]   --->   Operation 2439 'xor' 'xor_ln73_275' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2440 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_330 = and i1 %tmp_466, i1 %xor_ln73_275" [top.cpp:73]   --->   Operation 2440 'and' 'and_ln73_330' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_334)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 40" [top.cpp:73]   --->   Operation 2441 'bitselect' 'tmp_468' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_55, i32 41" [top.cpp:73]   --->   Operation 2442 'partselect' 'tmp_469' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2443 [1/1] (0.89ns)   --->   "%icmp_ln73_165 = icmp_eq  i7 %tmp_469, i7 127" [top.cpp:73]   --->   Operation 2443 'icmp' 'icmp_ln73_165' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_55, i32 40" [top.cpp:73]   --->   Operation 2444 'partselect' 'tmp_470' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 2445 [1/1] (0.90ns)   --->   "%icmp_ln73_166 = icmp_eq  i8 %tmp_470, i8 255" [top.cpp:73]   --->   Operation 2445 'icmp' 'icmp_ln73_166' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2446 [1/1] (0.90ns)   --->   "%icmp_ln73_167 = icmp_eq  i8 %tmp_470, i8 0" [top.cpp:73]   --->   Operation 2446 'icmp' 'icmp_ln73_167' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_333)   --->   "%select_ln73_220 = select i1 %and_ln73_330, i1 %icmp_ln73_166, i1 %icmp_ln73_167" [top.cpp:73]   --->   Operation 2447 'select' 'select_ln73_220' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_334)   --->   "%xor_ln73_276 = xor i1 %tmp_468, i1 1" [top.cpp:73]   --->   Operation 2448 'xor' 'xor_ln73_276' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_334)   --->   "%and_ln73_331 = and i1 %icmp_ln73_165, i1 %xor_ln73_276" [top.cpp:73]   --->   Operation 2449 'and' 'and_ln73_331' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_334)   --->   "%select_ln73_221 = select i1 %and_ln73_330, i1 %and_ln73_331, i1 %icmp_ln73_166" [top.cpp:73]   --->   Operation 2450 'select' 'select_ln73_221' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_111)   --->   "%and_ln73_332 = and i1 %and_ln73_330, i1 %icmp_ln73_166" [top.cpp:73]   --->   Operation 2451 'and' 'and_ln73_332' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_333)   --->   "%xor_ln73_277 = xor i1 %select_ln73_220, i1 1" [top.cpp:73]   --->   Operation 2452 'xor' 'xor_ln73_277' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_333)   --->   "%or_ln73_110 = or i1 %tmp_467, i1 %xor_ln73_277" [top.cpp:73]   --->   Operation 2453 'or' 'or_ln73_110' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_333)   --->   "%xor_ln73_278 = xor i1 %tmp_464, i1 1" [top.cpp:73]   --->   Operation 2454 'xor' 'xor_ln73_278' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2455 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_333 = and i1 %or_ln73_110, i1 %xor_ln73_278" [top.cpp:73]   --->   Operation 2455 'and' 'and_ln73_333' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2456 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_334 = and i1 %tmp_467, i1 %select_ln73_221" [top.cpp:73]   --->   Operation 2456 'and' 'and_ln73_334' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_111)   --->   "%or_ln73_183 = or i1 %and_ln73_332, i1 %and_ln73_334" [top.cpp:73]   --->   Operation 2457 'or' 'or_ln73_183' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_111)   --->   "%xor_ln73_279 = xor i1 %or_ln73_183, i1 1" [top.cpp:73]   --->   Operation 2458 'xor' 'xor_ln73_279' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_111)   --->   "%and_ln73_335 = and i1 %tmp_464, i1 %xor_ln73_279" [top.cpp:73]   --->   Operation 2459 'and' 'and_ln73_335' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_223)   --->   "%select_ln73_222 = select i1 %and_ln73_333, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2460 'select' 'select_ln73_222' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2461 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_111 = or i1 %and_ln73_333, i1 %and_ln73_335" [top.cpp:73]   --->   Operation 2461 'or' 'or_ln73_111' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2462 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_223 = select i1 %or_ln73_111, i24 %select_ln73_222, i24 %add_ln73_55" [top.cpp:73]   --->   Operation 2462 'select' 'select_ln73_223' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.92>
ST_30 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 54" [top.cpp:73]   --->   Operation 2463 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln73_134 = zext i14 %tmp_70" [top.cpp:73]   --->   Operation 2464 'zext' 'zext_ln73_134' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2465 [1/1] (0.00ns)   --->   "%C_addr_54 = getelementptr i24 %C, i64 0, i64 %zext_ln73_134" [top.cpp:73]   --->   Operation 2465 'getelementptr' 'C_addr_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 55" [top.cpp:73]   --->   Operation 2466 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln73_135 = zext i14 %tmp_71" [top.cpp:73]   --->   Operation 2467 'zext' 'zext_ln73_135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2468 [1/1] (0.00ns)   --->   "%C_addr_55 = getelementptr i24 %C, i64 0, i64 %zext_ln73_135" [top.cpp:73]   --->   Operation 2468 'getelementptr' 'C_addr_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2469 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_219, i14 %C_addr_54" [top.cpp:73]   --->   Operation 2469 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_30 : Operation 2470 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_223, i14 %C_addr_55" [top.cpp:73]   --->   Operation 2470 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_30 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln73_56 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14" [top.cpp:73]   --->   Operation 2471 'sext' 'sext_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2472 [1/1] (3.38ns)   --->   "%mul_ln73_56 = mul i48 %sext_ln73_56, i48 %conv7_i_56_cast" [top.cpp:73]   --->   Operation 2472 'mul' 'mul_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2473 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 47" [top.cpp:73]   --->   Operation 2473 'bitselect' 'tmp_471' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln73_55 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_56, i32 16, i32 39" [top.cpp:73]   --->   Operation 2474 'partselect' 'trunc_ln73_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 15" [top.cpp:73]   --->   Operation 2475 'bitselect' 'tmp_472' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_336)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 39" [top.cpp:73]   --->   Operation 2476 'bitselect' 'tmp_473' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln73_56 = zext i1 %tmp_472" [top.cpp:73]   --->   Operation 2477 'zext' 'zext_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2478 [1/1] (1.10ns)   --->   "%add_ln73_56 = add i24 %trunc_ln73_55, i24 %zext_ln73_56" [top.cpp:73]   --->   Operation 2478 'add' 'add_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_56, i32 23" [top.cpp:73]   --->   Operation 2479 'bitselect' 'tmp_474' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_336)   --->   "%xor_ln73_280 = xor i1 %tmp_474, i1 1" [top.cpp:73]   --->   Operation 2480 'xor' 'xor_ln73_280' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2481 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_336 = and i1 %tmp_473, i1 %xor_ln73_280" [top.cpp:73]   --->   Operation 2481 'and' 'and_ln73_336' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_340)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 40" [top.cpp:73]   --->   Operation 2482 'bitselect' 'tmp_475' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_56, i32 41" [top.cpp:73]   --->   Operation 2483 'partselect' 'tmp_476' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2484 [1/1] (0.89ns)   --->   "%icmp_ln73_168 = icmp_eq  i7 %tmp_476, i7 127" [top.cpp:73]   --->   Operation 2484 'icmp' 'icmp_ln73_168' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2485 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_56, i32 40" [top.cpp:73]   --->   Operation 2485 'partselect' 'tmp_477' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2486 [1/1] (0.90ns)   --->   "%icmp_ln73_169 = icmp_eq  i8 %tmp_477, i8 255" [top.cpp:73]   --->   Operation 2486 'icmp' 'icmp_ln73_169' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2487 [1/1] (0.90ns)   --->   "%icmp_ln73_170 = icmp_eq  i8 %tmp_477, i8 0" [top.cpp:73]   --->   Operation 2487 'icmp' 'icmp_ln73_170' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_339)   --->   "%select_ln73_224 = select i1 %and_ln73_336, i1 %icmp_ln73_169, i1 %icmp_ln73_170" [top.cpp:73]   --->   Operation 2488 'select' 'select_ln73_224' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_340)   --->   "%xor_ln73_281 = xor i1 %tmp_475, i1 1" [top.cpp:73]   --->   Operation 2489 'xor' 'xor_ln73_281' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_340)   --->   "%and_ln73_337 = and i1 %icmp_ln73_168, i1 %xor_ln73_281" [top.cpp:73]   --->   Operation 2490 'and' 'and_ln73_337' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_340)   --->   "%select_ln73_225 = select i1 %and_ln73_336, i1 %and_ln73_337, i1 %icmp_ln73_169" [top.cpp:73]   --->   Operation 2491 'select' 'select_ln73_225' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_113)   --->   "%and_ln73_338 = and i1 %and_ln73_336, i1 %icmp_ln73_169" [top.cpp:73]   --->   Operation 2492 'and' 'and_ln73_338' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_339)   --->   "%xor_ln73_282 = xor i1 %select_ln73_224, i1 1" [top.cpp:73]   --->   Operation 2493 'xor' 'xor_ln73_282' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_339)   --->   "%or_ln73_112 = or i1 %tmp_474, i1 %xor_ln73_282" [top.cpp:73]   --->   Operation 2494 'or' 'or_ln73_112' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_339)   --->   "%xor_ln73_283 = xor i1 %tmp_471, i1 1" [top.cpp:73]   --->   Operation 2495 'xor' 'xor_ln73_283' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2496 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_339 = and i1 %or_ln73_112, i1 %xor_ln73_283" [top.cpp:73]   --->   Operation 2496 'and' 'and_ln73_339' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2497 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_340 = and i1 %tmp_474, i1 %select_ln73_225" [top.cpp:73]   --->   Operation 2497 'and' 'and_ln73_340' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_113)   --->   "%or_ln73_184 = or i1 %and_ln73_338, i1 %and_ln73_340" [top.cpp:73]   --->   Operation 2498 'or' 'or_ln73_184' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_113)   --->   "%xor_ln73_284 = xor i1 %or_ln73_184, i1 1" [top.cpp:73]   --->   Operation 2499 'xor' 'xor_ln73_284' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_113)   --->   "%and_ln73_341 = and i1 %tmp_471, i1 %xor_ln73_284" [top.cpp:73]   --->   Operation 2500 'and' 'and_ln73_341' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_227)   --->   "%select_ln73_226 = select i1 %and_ln73_339, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2501 'select' 'select_ln73_226' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2502 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_113 = or i1 %and_ln73_339, i1 %and_ln73_341" [top.cpp:73]   --->   Operation 2502 'or' 'or_ln73_113' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2503 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_227 = select i1 %or_ln73_113, i24 %select_ln73_226, i24 %add_ln73_56" [top.cpp:73]   --->   Operation 2503 'select' 'select_ln73_227' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln73_57 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14" [top.cpp:73]   --->   Operation 2504 'sext' 'sext_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2505 [1/1] (3.38ns)   --->   "%mul_ln73_57 = mul i48 %sext_ln73_57, i48 %conv7_i_57_cast" [top.cpp:73]   --->   Operation 2505 'mul' 'mul_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 47" [top.cpp:73]   --->   Operation 2506 'bitselect' 'tmp_478' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2507 [1/1] (0.00ns)   --->   "%trunc_ln73_56 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_57, i32 16, i32 39" [top.cpp:73]   --->   Operation 2507 'partselect' 'trunc_ln73_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 15" [top.cpp:73]   --->   Operation 2508 'bitselect' 'tmp_479' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_342)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 39" [top.cpp:73]   --->   Operation 2509 'bitselect' 'tmp_480' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln73_57 = zext i1 %tmp_479" [top.cpp:73]   --->   Operation 2510 'zext' 'zext_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2511 [1/1] (1.10ns)   --->   "%add_ln73_57 = add i24 %trunc_ln73_56, i24 %zext_ln73_57" [top.cpp:73]   --->   Operation 2511 'add' 'add_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_57, i32 23" [top.cpp:73]   --->   Operation 2512 'bitselect' 'tmp_481' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_342)   --->   "%xor_ln73_285 = xor i1 %tmp_481, i1 1" [top.cpp:73]   --->   Operation 2513 'xor' 'xor_ln73_285' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2514 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_342 = and i1 %tmp_480, i1 %xor_ln73_285" [top.cpp:73]   --->   Operation 2514 'and' 'and_ln73_342' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_346)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 40" [top.cpp:73]   --->   Operation 2515 'bitselect' 'tmp_482' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_57, i32 41" [top.cpp:73]   --->   Operation 2516 'partselect' 'tmp_483' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2517 [1/1] (0.89ns)   --->   "%icmp_ln73_171 = icmp_eq  i7 %tmp_483, i7 127" [top.cpp:73]   --->   Operation 2517 'icmp' 'icmp_ln73_171' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2518 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_57, i32 40" [top.cpp:73]   --->   Operation 2518 'partselect' 'tmp_484' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 2519 [1/1] (0.90ns)   --->   "%icmp_ln73_172 = icmp_eq  i8 %tmp_484, i8 255" [top.cpp:73]   --->   Operation 2519 'icmp' 'icmp_ln73_172' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2520 [1/1] (0.90ns)   --->   "%icmp_ln73_173 = icmp_eq  i8 %tmp_484, i8 0" [top.cpp:73]   --->   Operation 2520 'icmp' 'icmp_ln73_173' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_345)   --->   "%select_ln73_228 = select i1 %and_ln73_342, i1 %icmp_ln73_172, i1 %icmp_ln73_173" [top.cpp:73]   --->   Operation 2521 'select' 'select_ln73_228' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_346)   --->   "%xor_ln73_286 = xor i1 %tmp_482, i1 1" [top.cpp:73]   --->   Operation 2522 'xor' 'xor_ln73_286' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_346)   --->   "%and_ln73_343 = and i1 %icmp_ln73_171, i1 %xor_ln73_286" [top.cpp:73]   --->   Operation 2523 'and' 'and_ln73_343' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_346)   --->   "%select_ln73_229 = select i1 %and_ln73_342, i1 %and_ln73_343, i1 %icmp_ln73_172" [top.cpp:73]   --->   Operation 2524 'select' 'select_ln73_229' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_115)   --->   "%and_ln73_344 = and i1 %and_ln73_342, i1 %icmp_ln73_172" [top.cpp:73]   --->   Operation 2525 'and' 'and_ln73_344' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_345)   --->   "%xor_ln73_287 = xor i1 %select_ln73_228, i1 1" [top.cpp:73]   --->   Operation 2526 'xor' 'xor_ln73_287' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_345)   --->   "%or_ln73_114 = or i1 %tmp_481, i1 %xor_ln73_287" [top.cpp:73]   --->   Operation 2527 'or' 'or_ln73_114' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_345)   --->   "%xor_ln73_288 = xor i1 %tmp_478, i1 1" [top.cpp:73]   --->   Operation 2528 'xor' 'xor_ln73_288' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2529 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_345 = and i1 %or_ln73_114, i1 %xor_ln73_288" [top.cpp:73]   --->   Operation 2529 'and' 'and_ln73_345' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2530 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_346 = and i1 %tmp_481, i1 %select_ln73_229" [top.cpp:73]   --->   Operation 2530 'and' 'and_ln73_346' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_115)   --->   "%or_ln73_185 = or i1 %and_ln73_344, i1 %and_ln73_346" [top.cpp:73]   --->   Operation 2531 'or' 'or_ln73_185' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_115)   --->   "%xor_ln73_289 = xor i1 %or_ln73_185, i1 1" [top.cpp:73]   --->   Operation 2532 'xor' 'xor_ln73_289' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_115)   --->   "%and_ln73_347 = and i1 %tmp_478, i1 %xor_ln73_289" [top.cpp:73]   --->   Operation 2533 'and' 'and_ln73_347' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_231)   --->   "%select_ln73_230 = select i1 %and_ln73_345, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2534 'select' 'select_ln73_230' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2535 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_115 = or i1 %and_ln73_345, i1 %and_ln73_347" [top.cpp:73]   --->   Operation 2535 'or' 'or_ln73_115' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2536 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_231 = select i1 %or_ln73_115, i24 %select_ln73_230, i24 %add_ln73_57" [top.cpp:73]   --->   Operation 2536 'select' 'select_ln73_231' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.92>
ST_31 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 56" [top.cpp:73]   --->   Operation 2537 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2538 [1/1] (0.00ns)   --->   "%zext_ln73_136 = zext i14 %tmp_72" [top.cpp:73]   --->   Operation 2538 'zext' 'zext_ln73_136' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2539 [1/1] (0.00ns)   --->   "%C_addr_56 = getelementptr i24 %C, i64 0, i64 %zext_ln73_136" [top.cpp:73]   --->   Operation 2539 'getelementptr' 'C_addr_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2540 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 57" [top.cpp:73]   --->   Operation 2540 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln73_137 = zext i14 %tmp_73" [top.cpp:73]   --->   Operation 2541 'zext' 'zext_ln73_137' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2542 [1/1] (0.00ns)   --->   "%C_addr_57 = getelementptr i24 %C, i64 0, i64 %zext_ln73_137" [top.cpp:73]   --->   Operation 2542 'getelementptr' 'C_addr_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2543 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_227, i14 %C_addr_56" [top.cpp:73]   --->   Operation 2543 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_31 : Operation 2544 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_231, i14 %C_addr_57" [top.cpp:73]   --->   Operation 2544 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_31 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14" [top.cpp:73]   --->   Operation 2545 'sext' 'sext_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2546 [1/1] (3.38ns)   --->   "%mul_ln73_58 = mul i48 %sext_ln73_58, i48 %conv7_i_58_cast" [top.cpp:73]   --->   Operation 2546 'mul' 'mul_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2547 [1/1] (0.00ns)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 47" [top.cpp:73]   --->   Operation 2547 'bitselect' 'tmp_485' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2548 [1/1] (0.00ns)   --->   "%trunc_ln73_57 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_58, i32 16, i32 39" [top.cpp:73]   --->   Operation 2548 'partselect' 'trunc_ln73_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 15" [top.cpp:73]   --->   Operation 2549 'bitselect' 'tmp_486' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_348)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 39" [top.cpp:73]   --->   Operation 2550 'bitselect' 'tmp_487' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln73_58 = zext i1 %tmp_486" [top.cpp:73]   --->   Operation 2551 'zext' 'zext_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2552 [1/1] (1.10ns)   --->   "%add_ln73_58 = add i24 %trunc_ln73_57, i24 %zext_ln73_58" [top.cpp:73]   --->   Operation 2552 'add' 'add_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_58, i32 23" [top.cpp:73]   --->   Operation 2553 'bitselect' 'tmp_488' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_348)   --->   "%xor_ln73_290 = xor i1 %tmp_488, i1 1" [top.cpp:73]   --->   Operation 2554 'xor' 'xor_ln73_290' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2555 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_348 = and i1 %tmp_487, i1 %xor_ln73_290" [top.cpp:73]   --->   Operation 2555 'and' 'and_ln73_348' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_352)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 40" [top.cpp:73]   --->   Operation 2556 'bitselect' 'tmp_489' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_58, i32 41" [top.cpp:73]   --->   Operation 2557 'partselect' 'tmp_490' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2558 [1/1] (0.89ns)   --->   "%icmp_ln73_174 = icmp_eq  i7 %tmp_490, i7 127" [top.cpp:73]   --->   Operation 2558 'icmp' 'icmp_ln73_174' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_58, i32 40" [top.cpp:73]   --->   Operation 2559 'partselect' 'tmp_491' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2560 [1/1] (0.90ns)   --->   "%icmp_ln73_175 = icmp_eq  i8 %tmp_491, i8 255" [top.cpp:73]   --->   Operation 2560 'icmp' 'icmp_ln73_175' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2561 [1/1] (0.90ns)   --->   "%icmp_ln73_176 = icmp_eq  i8 %tmp_491, i8 0" [top.cpp:73]   --->   Operation 2561 'icmp' 'icmp_ln73_176' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_351)   --->   "%select_ln73_232 = select i1 %and_ln73_348, i1 %icmp_ln73_175, i1 %icmp_ln73_176" [top.cpp:73]   --->   Operation 2562 'select' 'select_ln73_232' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_352)   --->   "%xor_ln73_291 = xor i1 %tmp_489, i1 1" [top.cpp:73]   --->   Operation 2563 'xor' 'xor_ln73_291' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_352)   --->   "%and_ln73_349 = and i1 %icmp_ln73_174, i1 %xor_ln73_291" [top.cpp:73]   --->   Operation 2564 'and' 'and_ln73_349' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_352)   --->   "%select_ln73_233 = select i1 %and_ln73_348, i1 %and_ln73_349, i1 %icmp_ln73_175" [top.cpp:73]   --->   Operation 2565 'select' 'select_ln73_233' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_117)   --->   "%and_ln73_350 = and i1 %and_ln73_348, i1 %icmp_ln73_175" [top.cpp:73]   --->   Operation 2566 'and' 'and_ln73_350' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_351)   --->   "%xor_ln73_292 = xor i1 %select_ln73_232, i1 1" [top.cpp:73]   --->   Operation 2567 'xor' 'xor_ln73_292' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_351)   --->   "%or_ln73_116 = or i1 %tmp_488, i1 %xor_ln73_292" [top.cpp:73]   --->   Operation 2568 'or' 'or_ln73_116' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_351)   --->   "%xor_ln73_293 = xor i1 %tmp_485, i1 1" [top.cpp:73]   --->   Operation 2569 'xor' 'xor_ln73_293' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2570 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_351 = and i1 %or_ln73_116, i1 %xor_ln73_293" [top.cpp:73]   --->   Operation 2570 'and' 'and_ln73_351' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2571 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_352 = and i1 %tmp_488, i1 %select_ln73_233" [top.cpp:73]   --->   Operation 2571 'and' 'and_ln73_352' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_117)   --->   "%or_ln73_186 = or i1 %and_ln73_350, i1 %and_ln73_352" [top.cpp:73]   --->   Operation 2572 'or' 'or_ln73_186' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_117)   --->   "%xor_ln73_294 = xor i1 %or_ln73_186, i1 1" [top.cpp:73]   --->   Operation 2573 'xor' 'xor_ln73_294' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_117)   --->   "%and_ln73_353 = and i1 %tmp_485, i1 %xor_ln73_294" [top.cpp:73]   --->   Operation 2574 'and' 'and_ln73_353' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_235)   --->   "%select_ln73_234 = select i1 %and_ln73_351, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2575 'select' 'select_ln73_234' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2576 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_117 = or i1 %and_ln73_351, i1 %and_ln73_353" [top.cpp:73]   --->   Operation 2576 'or' 'or_ln73_117' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2577 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_235 = select i1 %or_ln73_117, i24 %select_ln73_234, i24 %add_ln73_58" [top.cpp:73]   --->   Operation 2577 'select' 'select_ln73_235' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14" [top.cpp:73]   --->   Operation 2578 'sext' 'sext_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2579 [1/1] (3.38ns)   --->   "%mul_ln73_59 = mul i48 %sext_ln73_59, i48 %conv7_i_59_cast" [top.cpp:73]   --->   Operation 2579 'mul' 'mul_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 47" [top.cpp:73]   --->   Operation 2580 'bitselect' 'tmp_492' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2581 [1/1] (0.00ns)   --->   "%trunc_ln73_58 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_59, i32 16, i32 39" [top.cpp:73]   --->   Operation 2581 'partselect' 'trunc_ln73_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 15" [top.cpp:73]   --->   Operation 2582 'bitselect' 'tmp_493' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_354)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 39" [top.cpp:73]   --->   Operation 2583 'bitselect' 'tmp_494' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln73_59 = zext i1 %tmp_493" [top.cpp:73]   --->   Operation 2584 'zext' 'zext_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2585 [1/1] (1.10ns)   --->   "%add_ln73_59 = add i24 %trunc_ln73_58, i24 %zext_ln73_59" [top.cpp:73]   --->   Operation 2585 'add' 'add_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_59, i32 23" [top.cpp:73]   --->   Operation 2586 'bitselect' 'tmp_495' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_354)   --->   "%xor_ln73_295 = xor i1 %tmp_495, i1 1" [top.cpp:73]   --->   Operation 2587 'xor' 'xor_ln73_295' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2588 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_354 = and i1 %tmp_494, i1 %xor_ln73_295" [top.cpp:73]   --->   Operation 2588 'and' 'and_ln73_354' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_358)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 40" [top.cpp:73]   --->   Operation 2589 'bitselect' 'tmp_496' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_59, i32 41" [top.cpp:73]   --->   Operation 2590 'partselect' 'tmp_497' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2591 [1/1] (0.89ns)   --->   "%icmp_ln73_177 = icmp_eq  i7 %tmp_497, i7 127" [top.cpp:73]   --->   Operation 2591 'icmp' 'icmp_ln73_177' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2592 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_59, i32 40" [top.cpp:73]   --->   Operation 2592 'partselect' 'tmp_498' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 2593 [1/1] (0.90ns)   --->   "%icmp_ln73_178 = icmp_eq  i8 %tmp_498, i8 255" [top.cpp:73]   --->   Operation 2593 'icmp' 'icmp_ln73_178' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2594 [1/1] (0.90ns)   --->   "%icmp_ln73_179 = icmp_eq  i8 %tmp_498, i8 0" [top.cpp:73]   --->   Operation 2594 'icmp' 'icmp_ln73_179' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_357)   --->   "%select_ln73_236 = select i1 %and_ln73_354, i1 %icmp_ln73_178, i1 %icmp_ln73_179" [top.cpp:73]   --->   Operation 2595 'select' 'select_ln73_236' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_358)   --->   "%xor_ln73_296 = xor i1 %tmp_496, i1 1" [top.cpp:73]   --->   Operation 2596 'xor' 'xor_ln73_296' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_358)   --->   "%and_ln73_355 = and i1 %icmp_ln73_177, i1 %xor_ln73_296" [top.cpp:73]   --->   Operation 2597 'and' 'and_ln73_355' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_358)   --->   "%select_ln73_237 = select i1 %and_ln73_354, i1 %and_ln73_355, i1 %icmp_ln73_178" [top.cpp:73]   --->   Operation 2598 'select' 'select_ln73_237' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_119)   --->   "%and_ln73_356 = and i1 %and_ln73_354, i1 %icmp_ln73_178" [top.cpp:73]   --->   Operation 2599 'and' 'and_ln73_356' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_357)   --->   "%xor_ln73_297 = xor i1 %select_ln73_236, i1 1" [top.cpp:73]   --->   Operation 2600 'xor' 'xor_ln73_297' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_357)   --->   "%or_ln73_118 = or i1 %tmp_495, i1 %xor_ln73_297" [top.cpp:73]   --->   Operation 2601 'or' 'or_ln73_118' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_357)   --->   "%xor_ln73_298 = xor i1 %tmp_492, i1 1" [top.cpp:73]   --->   Operation 2602 'xor' 'xor_ln73_298' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2603 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_357 = and i1 %or_ln73_118, i1 %xor_ln73_298" [top.cpp:73]   --->   Operation 2603 'and' 'and_ln73_357' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2604 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_358 = and i1 %tmp_495, i1 %select_ln73_237" [top.cpp:73]   --->   Operation 2604 'and' 'and_ln73_358' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_119)   --->   "%or_ln73_187 = or i1 %and_ln73_356, i1 %and_ln73_358" [top.cpp:73]   --->   Operation 2605 'or' 'or_ln73_187' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_119)   --->   "%xor_ln73_299 = xor i1 %or_ln73_187, i1 1" [top.cpp:73]   --->   Operation 2606 'xor' 'xor_ln73_299' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_119)   --->   "%and_ln73_359 = and i1 %tmp_492, i1 %xor_ln73_299" [top.cpp:73]   --->   Operation 2607 'and' 'and_ln73_359' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_239)   --->   "%select_ln73_238 = select i1 %and_ln73_357, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2608 'select' 'select_ln73_238' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2609 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_119 = or i1 %and_ln73_357, i1 %and_ln73_359" [top.cpp:73]   --->   Operation 2609 'or' 'or_ln73_119' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2610 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_239 = select i1 %or_ln73_119, i24 %select_ln73_238, i24 %add_ln73_59" [top.cpp:73]   --->   Operation 2610 'select' 'select_ln73_239' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.92>
ST_32 : Operation 2611 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 58" [top.cpp:73]   --->   Operation 2611 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln73_138 = zext i14 %tmp_74" [top.cpp:73]   --->   Operation 2612 'zext' 'zext_ln73_138' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2613 [1/1] (0.00ns)   --->   "%C_addr_58 = getelementptr i24 %C, i64 0, i64 %zext_ln73_138" [top.cpp:73]   --->   Operation 2613 'getelementptr' 'C_addr_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 59" [top.cpp:73]   --->   Operation 2614 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln73_139 = zext i14 %tmp_75" [top.cpp:73]   --->   Operation 2615 'zext' 'zext_ln73_139' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2616 [1/1] (0.00ns)   --->   "%C_addr_59 = getelementptr i24 %C, i64 0, i64 %zext_ln73_139" [top.cpp:73]   --->   Operation 2616 'getelementptr' 'C_addr_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2617 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_235, i14 %C_addr_58" [top.cpp:73]   --->   Operation 2617 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_32 : Operation 2618 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_239, i14 %C_addr_59" [top.cpp:73]   --->   Operation 2618 'store' 'store_ln73' <Predicate = (!icmp_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_32 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln73_60 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15" [top.cpp:73]   --->   Operation 2619 'sext' 'sext_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2620 [1/1] (3.38ns)   --->   "%mul_ln73_60 = mul i48 %sext_ln73_60, i48 %conv7_i_60_cast" [top.cpp:73]   --->   Operation 2620 'mul' 'mul_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2621 [1/1] (0.00ns)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 47" [top.cpp:73]   --->   Operation 2621 'bitselect' 'tmp_499' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2622 [1/1] (0.00ns)   --->   "%trunc_ln73_59 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_60, i32 16, i32 39" [top.cpp:73]   --->   Operation 2622 'partselect' 'trunc_ln73_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 15" [top.cpp:73]   --->   Operation 2623 'bitselect' 'tmp_500' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_360)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 39" [top.cpp:73]   --->   Operation 2624 'bitselect' 'tmp_501' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2625 [1/1] (0.00ns)   --->   "%zext_ln73_60 = zext i1 %tmp_500" [top.cpp:73]   --->   Operation 2625 'zext' 'zext_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2626 [1/1] (1.10ns)   --->   "%add_ln73_60 = add i24 %trunc_ln73_59, i24 %zext_ln73_60" [top.cpp:73]   --->   Operation 2626 'add' 'add_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_60, i32 23" [top.cpp:73]   --->   Operation 2627 'bitselect' 'tmp_502' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_360)   --->   "%xor_ln73_300 = xor i1 %tmp_502, i1 1" [top.cpp:73]   --->   Operation 2628 'xor' 'xor_ln73_300' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2629 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_360 = and i1 %tmp_501, i1 %xor_ln73_300" [top.cpp:73]   --->   Operation 2629 'and' 'and_ln73_360' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_364)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 40" [top.cpp:73]   --->   Operation 2630 'bitselect' 'tmp_503' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_504 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_60, i32 41" [top.cpp:73]   --->   Operation 2631 'partselect' 'tmp_504' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2632 [1/1] (0.89ns)   --->   "%icmp_ln73_180 = icmp_eq  i7 %tmp_504, i7 127" [top.cpp:73]   --->   Operation 2632 'icmp' 'icmp_ln73_180' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_60, i32 40" [top.cpp:73]   --->   Operation 2633 'partselect' 'tmp_505' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2634 [1/1] (0.90ns)   --->   "%icmp_ln73_181 = icmp_eq  i8 %tmp_505, i8 255" [top.cpp:73]   --->   Operation 2634 'icmp' 'icmp_ln73_181' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2635 [1/1] (0.90ns)   --->   "%icmp_ln73_182 = icmp_eq  i8 %tmp_505, i8 0" [top.cpp:73]   --->   Operation 2635 'icmp' 'icmp_ln73_182' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_363)   --->   "%select_ln73_240 = select i1 %and_ln73_360, i1 %icmp_ln73_181, i1 %icmp_ln73_182" [top.cpp:73]   --->   Operation 2636 'select' 'select_ln73_240' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_364)   --->   "%xor_ln73_301 = xor i1 %tmp_503, i1 1" [top.cpp:73]   --->   Operation 2637 'xor' 'xor_ln73_301' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_364)   --->   "%and_ln73_361 = and i1 %icmp_ln73_180, i1 %xor_ln73_301" [top.cpp:73]   --->   Operation 2638 'and' 'and_ln73_361' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_364)   --->   "%select_ln73_241 = select i1 %and_ln73_360, i1 %and_ln73_361, i1 %icmp_ln73_181" [top.cpp:73]   --->   Operation 2639 'select' 'select_ln73_241' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_121)   --->   "%and_ln73_362 = and i1 %and_ln73_360, i1 %icmp_ln73_181" [top.cpp:73]   --->   Operation 2640 'and' 'and_ln73_362' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_363)   --->   "%xor_ln73_302 = xor i1 %select_ln73_240, i1 1" [top.cpp:73]   --->   Operation 2641 'xor' 'xor_ln73_302' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_363)   --->   "%or_ln73_120 = or i1 %tmp_502, i1 %xor_ln73_302" [top.cpp:73]   --->   Operation 2642 'or' 'or_ln73_120' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_363)   --->   "%xor_ln73_303 = xor i1 %tmp_499, i1 1" [top.cpp:73]   --->   Operation 2643 'xor' 'xor_ln73_303' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2644 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_363 = and i1 %or_ln73_120, i1 %xor_ln73_303" [top.cpp:73]   --->   Operation 2644 'and' 'and_ln73_363' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2645 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_364 = and i1 %tmp_502, i1 %select_ln73_241" [top.cpp:73]   --->   Operation 2645 'and' 'and_ln73_364' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_121)   --->   "%or_ln73_188 = or i1 %and_ln73_362, i1 %and_ln73_364" [top.cpp:73]   --->   Operation 2646 'or' 'or_ln73_188' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_121)   --->   "%xor_ln73_304 = xor i1 %or_ln73_188, i1 1" [top.cpp:73]   --->   Operation 2647 'xor' 'xor_ln73_304' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_121)   --->   "%and_ln73_365 = and i1 %tmp_499, i1 %xor_ln73_304" [top.cpp:73]   --->   Operation 2648 'and' 'and_ln73_365' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_243)   --->   "%select_ln73_242 = select i1 %and_ln73_363, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2649 'select' 'select_ln73_242' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2650 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_121 = or i1 %and_ln73_363, i1 %and_ln73_365" [top.cpp:73]   --->   Operation 2650 'or' 'or_ln73_121' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2651 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_243 = select i1 %or_ln73_121, i24 %select_ln73_242, i24 %add_ln73_60" [top.cpp:73]   --->   Operation 2651 'select' 'select_ln73_243' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln73_61 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15" [top.cpp:73]   --->   Operation 2652 'sext' 'sext_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2653 [1/1] (3.38ns)   --->   "%mul_ln73_61 = mul i48 %sext_ln73_61, i48 %conv7_i_61_cast" [top.cpp:73]   --->   Operation 2653 'mul' 'mul_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 47" [top.cpp:73]   --->   Operation 2654 'bitselect' 'tmp_506' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2655 [1/1] (0.00ns)   --->   "%trunc_ln73_60 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_61, i32 16, i32 39" [top.cpp:73]   --->   Operation 2655 'partselect' 'trunc_ln73_60' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 15" [top.cpp:73]   --->   Operation 2656 'bitselect' 'tmp_507' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_366)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 39" [top.cpp:73]   --->   Operation 2657 'bitselect' 'tmp_508' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln73_61 = zext i1 %tmp_507" [top.cpp:73]   --->   Operation 2658 'zext' 'zext_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2659 [1/1] (1.10ns)   --->   "%add_ln73_61 = add i24 %trunc_ln73_60, i24 %zext_ln73_61" [top.cpp:73]   --->   Operation 2659 'add' 'add_ln73_61' <Predicate = (!icmp_ln65)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2660 [1/1] (0.00ns)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_61, i32 23" [top.cpp:73]   --->   Operation 2660 'bitselect' 'tmp_509' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_366)   --->   "%xor_ln73_305 = xor i1 %tmp_509, i1 1" [top.cpp:73]   --->   Operation 2661 'xor' 'xor_ln73_305' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2662 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_366 = and i1 %tmp_508, i1 %xor_ln73_305" [top.cpp:73]   --->   Operation 2662 'and' 'and_ln73_366' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_370)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 40" [top.cpp:73]   --->   Operation 2663 'bitselect' 'tmp_510' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_61, i32 41" [top.cpp:73]   --->   Operation 2664 'partselect' 'tmp_511' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2665 [1/1] (0.89ns)   --->   "%icmp_ln73_183 = icmp_eq  i7 %tmp_511, i7 127" [top.cpp:73]   --->   Operation 2665 'icmp' 'icmp_ln73_183' <Predicate = (!icmp_ln65)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_61, i32 40" [top.cpp:73]   --->   Operation 2666 'partselect' 'tmp_512' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 2667 [1/1] (0.90ns)   --->   "%icmp_ln73_184 = icmp_eq  i8 %tmp_512, i8 255" [top.cpp:73]   --->   Operation 2667 'icmp' 'icmp_ln73_184' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2668 [1/1] (0.90ns)   --->   "%icmp_ln73_185 = icmp_eq  i8 %tmp_512, i8 0" [top.cpp:73]   --->   Operation 2668 'icmp' 'icmp_ln73_185' <Predicate = (!icmp_ln65)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_369)   --->   "%select_ln73_244 = select i1 %and_ln73_366, i1 %icmp_ln73_184, i1 %icmp_ln73_185" [top.cpp:73]   --->   Operation 2669 'select' 'select_ln73_244' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_370)   --->   "%xor_ln73_306 = xor i1 %tmp_510, i1 1" [top.cpp:73]   --->   Operation 2670 'xor' 'xor_ln73_306' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_370)   --->   "%and_ln73_367 = and i1 %icmp_ln73_183, i1 %xor_ln73_306" [top.cpp:73]   --->   Operation 2671 'and' 'and_ln73_367' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_370)   --->   "%select_ln73_245 = select i1 %and_ln73_366, i1 %and_ln73_367, i1 %icmp_ln73_184" [top.cpp:73]   --->   Operation 2672 'select' 'select_ln73_245' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_123)   --->   "%and_ln73_368 = and i1 %and_ln73_366, i1 %icmp_ln73_184" [top.cpp:73]   --->   Operation 2673 'and' 'and_ln73_368' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_369)   --->   "%xor_ln73_307 = xor i1 %select_ln73_244, i1 1" [top.cpp:73]   --->   Operation 2674 'xor' 'xor_ln73_307' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_369)   --->   "%or_ln73_122 = or i1 %tmp_509, i1 %xor_ln73_307" [top.cpp:73]   --->   Operation 2675 'or' 'or_ln73_122' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_369)   --->   "%xor_ln73_308 = xor i1 %tmp_506, i1 1" [top.cpp:73]   --->   Operation 2676 'xor' 'xor_ln73_308' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2677 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_369 = and i1 %or_ln73_122, i1 %xor_ln73_308" [top.cpp:73]   --->   Operation 2677 'and' 'and_ln73_369' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2678 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_370 = and i1 %tmp_509, i1 %select_ln73_245" [top.cpp:73]   --->   Operation 2678 'and' 'and_ln73_370' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_123)   --->   "%or_ln73_189 = or i1 %and_ln73_368, i1 %and_ln73_370" [top.cpp:73]   --->   Operation 2679 'or' 'or_ln73_189' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_123)   --->   "%xor_ln73_309 = xor i1 %or_ln73_189, i1 1" [top.cpp:73]   --->   Operation 2680 'xor' 'xor_ln73_309' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_123)   --->   "%and_ln73_371 = and i1 %tmp_506, i1 %xor_ln73_309" [top.cpp:73]   --->   Operation 2681 'and' 'and_ln73_371' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_247)   --->   "%select_ln73_246 = select i1 %and_ln73_369, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2682 'select' 'select_ln73_246' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2683 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_123 = or i1 %and_ln73_369, i1 %and_ln73_371" [top.cpp:73]   --->   Operation 2683 'or' 'or_ln73_123' <Predicate = (!icmp_ln65)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2684 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_247 = select i1 %or_ln73_123, i24 %select_ln73_246, i24 %add_ln73_61" [top.cpp:73]   --->   Operation 2684 'select' 'select_ln73_247' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.92>
ST_33 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 60" [top.cpp:73]   --->   Operation 2685 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln73_140 = zext i14 %tmp_76" [top.cpp:73]   --->   Operation 2686 'zext' 'zext_ln73_140' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2687 [1/1] (0.00ns)   --->   "%C_addr_60 = getelementptr i24 %C, i64 0, i64 %zext_ln73_140" [top.cpp:73]   --->   Operation 2687 'getelementptr' 'C_addr_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2688 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 61" [top.cpp:73]   --->   Operation 2688 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln73_141 = zext i14 %tmp_77" [top.cpp:73]   --->   Operation 2689 'zext' 'zext_ln73_141' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2690 [1/1] (0.00ns)   --->   "%C_addr_61 = getelementptr i24 %C, i64 0, i64 %zext_ln73_141" [top.cpp:73]   --->   Operation 2690 'getelementptr' 'C_addr_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2691 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_243, i14 %C_addr_60" [top.cpp:73]   --->   Operation 2691 'store' 'store_ln73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_33 : Operation 2692 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_247, i14 %C_addr_61" [top.cpp:73]   --->   Operation 2692 'store' 'store_ln73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_33 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln73_62 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15" [top.cpp:73]   --->   Operation 2693 'sext' 'sext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2694 [1/1] (3.38ns)   --->   "%mul_ln73_62 = mul i48 %sext_ln73_62, i48 %conv7_i_62_cast" [top.cpp:73]   --->   Operation 2694 'mul' 'mul_ln73_62' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 47" [top.cpp:73]   --->   Operation 2695 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2696 [1/1] (0.00ns)   --->   "%trunc_ln73_61 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_62, i32 16, i32 39" [top.cpp:73]   --->   Operation 2696 'partselect' 'trunc_ln73_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 15" [top.cpp:73]   --->   Operation 2697 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_372)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 39" [top.cpp:73]   --->   Operation 2698 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln73_62 = zext i1 %tmp_514" [top.cpp:73]   --->   Operation 2699 'zext' 'zext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2700 [1/1] (1.10ns)   --->   "%add_ln73_62 = add i24 %trunc_ln73_61, i24 %zext_ln73_62" [top.cpp:73]   --->   Operation 2700 'add' 'add_ln73_62' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_62, i32 23" [top.cpp:73]   --->   Operation 2701 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_372)   --->   "%xor_ln73_310 = xor i1 %tmp_516, i1 1" [top.cpp:73]   --->   Operation 2702 'xor' 'xor_ln73_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2703 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_372 = and i1 %tmp_515, i1 %xor_ln73_310" [top.cpp:73]   --->   Operation 2703 'and' 'and_ln73_372' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_376)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 40" [top.cpp:73]   --->   Operation 2704 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_62, i32 41" [top.cpp:73]   --->   Operation 2705 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2706 [1/1] (0.89ns)   --->   "%icmp_ln73_186 = icmp_eq  i7 %tmp_518, i7 127" [top.cpp:73]   --->   Operation 2706 'icmp' 'icmp_ln73_186' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2707 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_62, i32 40" [top.cpp:73]   --->   Operation 2707 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2708 [1/1] (0.90ns)   --->   "%icmp_ln73_187 = icmp_eq  i8 %tmp_519, i8 255" [top.cpp:73]   --->   Operation 2708 'icmp' 'icmp_ln73_187' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2709 [1/1] (0.90ns)   --->   "%icmp_ln73_188 = icmp_eq  i8 %tmp_519, i8 0" [top.cpp:73]   --->   Operation 2709 'icmp' 'icmp_ln73_188' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_375)   --->   "%select_ln73_248 = select i1 %and_ln73_372, i1 %icmp_ln73_187, i1 %icmp_ln73_188" [top.cpp:73]   --->   Operation 2710 'select' 'select_ln73_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_376)   --->   "%xor_ln73_311 = xor i1 %tmp_517, i1 1" [top.cpp:73]   --->   Operation 2711 'xor' 'xor_ln73_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_376)   --->   "%and_ln73_373 = and i1 %icmp_ln73_186, i1 %xor_ln73_311" [top.cpp:73]   --->   Operation 2712 'and' 'and_ln73_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_376)   --->   "%select_ln73_249 = select i1 %and_ln73_372, i1 %and_ln73_373, i1 %icmp_ln73_187" [top.cpp:73]   --->   Operation 2713 'select' 'select_ln73_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_125)   --->   "%and_ln73_374 = and i1 %and_ln73_372, i1 %icmp_ln73_187" [top.cpp:73]   --->   Operation 2714 'and' 'and_ln73_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_375)   --->   "%xor_ln73_312 = xor i1 %select_ln73_248, i1 1" [top.cpp:73]   --->   Operation 2715 'xor' 'xor_ln73_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_375)   --->   "%or_ln73_124 = or i1 %tmp_516, i1 %xor_ln73_312" [top.cpp:73]   --->   Operation 2716 'or' 'or_ln73_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_375)   --->   "%xor_ln73_313 = xor i1 %tmp_513, i1 1" [top.cpp:73]   --->   Operation 2717 'xor' 'xor_ln73_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2718 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_375 = and i1 %or_ln73_124, i1 %xor_ln73_313" [top.cpp:73]   --->   Operation 2718 'and' 'and_ln73_375' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2719 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_376 = and i1 %tmp_516, i1 %select_ln73_249" [top.cpp:73]   --->   Operation 2719 'and' 'and_ln73_376' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_125)   --->   "%or_ln73_190 = or i1 %and_ln73_374, i1 %and_ln73_376" [top.cpp:73]   --->   Operation 2720 'or' 'or_ln73_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_125)   --->   "%xor_ln73_314 = xor i1 %or_ln73_190, i1 1" [top.cpp:73]   --->   Operation 2721 'xor' 'xor_ln73_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_125)   --->   "%and_ln73_377 = and i1 %tmp_513, i1 %xor_ln73_314" [top.cpp:73]   --->   Operation 2722 'and' 'and_ln73_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_251)   --->   "%select_ln73_250 = select i1 %and_ln73_375, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2723 'select' 'select_ln73_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2724 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_125 = or i1 %and_ln73_375, i1 %and_ln73_377" [top.cpp:73]   --->   Operation 2724 'or' 'or_ln73_125' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2725 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_251 = select i1 %or_ln73_125, i24 %select_ln73_250, i24 %add_ln73_62" [top.cpp:73]   --->   Operation 2725 'select' 'select_ln73_251' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln73_63 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15" [top.cpp:73]   --->   Operation 2726 'sext' 'sext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2727 [1/1] (3.38ns)   --->   "%mul_ln73_63 = mul i48 %sext_ln73_63, i48 %conv7_i_63_cast" [top.cpp:73]   --->   Operation 2727 'mul' 'mul_ln73_63' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2728 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 47" [top.cpp:73]   --->   Operation 2728 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2729 [1/1] (0.00ns)   --->   "%trunc_ln73_62 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_63, i32 16, i32 39" [top.cpp:73]   --->   Operation 2729 'partselect' 'trunc_ln73_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 15" [top.cpp:73]   --->   Operation 2730 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_378)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 39" [top.cpp:73]   --->   Operation 2731 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln73_63 = zext i1 %tmp_521" [top.cpp:73]   --->   Operation 2732 'zext' 'zext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2733 [1/1] (1.10ns)   --->   "%add_ln73_63 = add i24 %trunc_ln73_62, i24 %zext_ln73_63" [top.cpp:73]   --->   Operation 2733 'add' 'add_ln73_63' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_63, i32 23" [top.cpp:73]   --->   Operation 2734 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_378)   --->   "%xor_ln73_315 = xor i1 %tmp_523, i1 1" [top.cpp:73]   --->   Operation 2735 'xor' 'xor_ln73_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2736 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_378 = and i1 %tmp_522, i1 %xor_ln73_315" [top.cpp:73]   --->   Operation 2736 'and' 'and_ln73_378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_382)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 40" [top.cpp:73]   --->   Operation 2737 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2738 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_63, i32 41" [top.cpp:73]   --->   Operation 2738 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2739 [1/1] (0.89ns)   --->   "%icmp_ln73_189 = icmp_eq  i7 %tmp_525, i7 127" [top.cpp:73]   --->   Operation 2739 'icmp' 'icmp_ln73_189' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2740 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_63, i32 40" [top.cpp:73]   --->   Operation 2740 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2741 [1/1] (0.90ns)   --->   "%icmp_ln73_190 = icmp_eq  i8 %tmp_526, i8 255" [top.cpp:73]   --->   Operation 2741 'icmp' 'icmp_ln73_190' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2742 [1/1] (0.90ns)   --->   "%icmp_ln73_191 = icmp_eq  i8 %tmp_526, i8 0" [top.cpp:73]   --->   Operation 2742 'icmp' 'icmp_ln73_191' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_381)   --->   "%select_ln73_252 = select i1 %and_ln73_378, i1 %icmp_ln73_190, i1 %icmp_ln73_191" [top.cpp:73]   --->   Operation 2743 'select' 'select_ln73_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_382)   --->   "%xor_ln73_316 = xor i1 %tmp_524, i1 1" [top.cpp:73]   --->   Operation 2744 'xor' 'xor_ln73_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_382)   --->   "%and_ln73_379 = and i1 %icmp_ln73_189, i1 %xor_ln73_316" [top.cpp:73]   --->   Operation 2745 'and' 'and_ln73_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_382)   --->   "%select_ln73_253 = select i1 %and_ln73_378, i1 %and_ln73_379, i1 %icmp_ln73_190" [top.cpp:73]   --->   Operation 2746 'select' 'select_ln73_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_127)   --->   "%and_ln73_380 = and i1 %and_ln73_378, i1 %icmp_ln73_190" [top.cpp:73]   --->   Operation 2747 'and' 'and_ln73_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_381)   --->   "%xor_ln73_317 = xor i1 %select_ln73_252, i1 1" [top.cpp:73]   --->   Operation 2748 'xor' 'xor_ln73_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_381)   --->   "%or_ln73_126 = or i1 %tmp_523, i1 %xor_ln73_317" [top.cpp:73]   --->   Operation 2749 'or' 'or_ln73_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node and_ln73_381)   --->   "%xor_ln73_318 = xor i1 %tmp_520, i1 1" [top.cpp:73]   --->   Operation 2750 'xor' 'xor_ln73_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2751 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_381 = and i1 %or_ln73_126, i1 %xor_ln73_318" [top.cpp:73]   --->   Operation 2751 'and' 'and_ln73_381' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2752 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln73_382 = and i1 %tmp_523, i1 %select_ln73_253" [top.cpp:73]   --->   Operation 2752 'and' 'and_ln73_382' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_127)   --->   "%or_ln73_191 = or i1 %and_ln73_380, i1 %and_ln73_382" [top.cpp:73]   --->   Operation 2753 'or' 'or_ln73_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_127)   --->   "%xor_ln73_319 = xor i1 %or_ln73_191, i1 1" [top.cpp:73]   --->   Operation 2754 'xor' 'xor_ln73_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_127)   --->   "%and_ln73_383 = and i1 %tmp_520, i1 %xor_ln73_319" [top.cpp:73]   --->   Operation 2755 'and' 'and_ln73_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_255)   --->   "%select_ln73_254 = select i1 %and_ln73_381, i24 8388607, i24 8388608" [top.cpp:73]   --->   Operation 2756 'select' 'select_ln73_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2757 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln73_127 = or i1 %and_ln73_381, i1 %and_ln73_383" [top.cpp:73]   --->   Operation 2757 'or' 'or_ln73_127' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2758 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln73_255 = select i1 %or_ln73_127, i24 %select_ln73_254, i24 %add_ln73_63" [top.cpp:73]   --->   Operation 2758 'select' 'select_ln73_255' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.35>
ST_34 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 62" [top.cpp:73]   --->   Operation 2759 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln73_142 = zext i14 %tmp_78" [top.cpp:73]   --->   Operation 2760 'zext' 'zext_ln73_142' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2761 [1/1] (0.00ns)   --->   "%C_addr_62 = getelementptr i24 %C, i64 0, i64 %zext_ln73_142" [top.cpp:73]   --->   Operation 2761 'getelementptr' 'C_addr_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 63" [top.cpp:73]   --->   Operation 2762 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln73_143 = zext i14 %tmp_79" [top.cpp:73]   --->   Operation 2763 'zext' 'zext_ln73_143' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2764 [1/1] (0.00ns)   --->   "%C_addr_63 = getelementptr i24 %C, i64 0, i64 %zext_ln73_143" [top.cpp:73]   --->   Operation 2764 'getelementptr' 'C_addr_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2765 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:66]   --->   Operation 2765 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2766 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:65]   --->   Operation 2766 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2767 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:65]   --->   Operation 2767 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2768 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_251, i14 %C_addr_62" [top.cpp:73]   --->   Operation 2768 'store' 'store_ln73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_34 : Operation 2769 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln73 = store i24 %select_ln73_255, i14 %C_addr_63" [top.cpp:73]   --->   Operation 2769 'store' 'store_ln73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_34 : Operation 2770 [1/1] (0.00ns)   --->   "%br_ln65 = br void %phase2_write_col" [top.cpp:65]   --->   Operation 2770 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln65', top.cpp:65) of constant 0 on local variable 'i', top.cpp:65 [200]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:65) on local variable 'i', top.cpp:65 [203]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', top.cpp:65) [204]  (0.921 ns)
	'store' operation 0 bit ('store_ln65', top.cpp:65) of variable 'add_ln65', top.cpp:65 on local variable 'i', top.cpp:65 [2740]  (0.489 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load', top.cpp:73) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' [500]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln73', top.cpp:73) [502]  (3.387 ns)
	'add' operation 24 bit ('add_ln73', top.cpp:73) [508]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73', top.cpp:73) [510]  (0.000 ns)
	'and' operation 1 bit ('and_ln73', top.cpp:73) [511]  (0.331 ns)
	'select' operation 1 bit ('select_ln73', top.cpp:73) [518]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_2', top.cpp:73) [523]  (0.000 ns)
	'or' operation 1 bit ('or_ln73', top.cpp:73) [524]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_3', top.cpp:73) [526]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_1', top.cpp:73) [532]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_3', top.cpp:73) [533]  (0.435 ns)

 <State 3>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_2', top.cpp:73) [572]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_2', top.cpp:73) [578]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_10', top.cpp:73) [580]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_12', top.cpp:73) [581]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_8', top.cpp:73) [588]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_12', top.cpp:73) [593]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_4', top.cpp:73) [594]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_15', top.cpp:73) [596]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_5', top.cpp:73) [602]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_11', top.cpp:73) [603]  (0.435 ns)

 <State 4>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_4', top.cpp:73) [642]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_4', top.cpp:73) [648]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_20', top.cpp:73) [650]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_24', top.cpp:73) [651]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_16', top.cpp:73) [658]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_22', top.cpp:73) [663]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_8', top.cpp:73) [664]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_27', top.cpp:73) [666]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_9', top.cpp:73) [672]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_19', top.cpp:73) [673]  (0.435 ns)

 <State 5>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_6', top.cpp:73) [712]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_6', top.cpp:73) [718]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_30', top.cpp:73) [720]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_36', top.cpp:73) [721]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_25', top.cpp:73) [731]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_40', top.cpp:73) [737]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_134', top.cpp:73) [738]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_34', top.cpp:73) [739]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_41', top.cpp:73) [740]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_13', top.cpp:73) [742]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_27', top.cpp:73) [743]  (0.435 ns)

 <State 6>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_8', top.cpp:73) [782]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_8', top.cpp:73) [788]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_40', top.cpp:73) [790]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_48', top.cpp:73) [791]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_32', top.cpp:73) [798]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_42', top.cpp:73) [803]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_16', top.cpp:73) [804]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_51', top.cpp:73) [806]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_17', top.cpp:73) [812]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_35', top.cpp:73) [813]  (0.435 ns)

 <State 7>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_10', top.cpp:73) [852]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_10', top.cpp:73) [858]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_50', top.cpp:73) [860]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_60', top.cpp:73) [861]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_40', top.cpp:73) [868]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_52', top.cpp:73) [873]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_20', top.cpp:73) [874]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_63', top.cpp:73) [876]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_21', top.cpp:73) [882]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_43', top.cpp:73) [883]  (0.435 ns)

 <State 8>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_12', top.cpp:73) [922]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_12', top.cpp:73) [928]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_60', top.cpp:73) [930]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_72', top.cpp:73) [931]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_49', top.cpp:73) [941]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_76', top.cpp:73) [947]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_140', top.cpp:73) [948]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_64', top.cpp:73) [949]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_77', top.cpp:73) [950]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_25', top.cpp:73) [952]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_51', top.cpp:73) [953]  (0.435 ns)

 <State 9>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_14', top.cpp:73) [992]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_14', top.cpp:73) [998]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_70', top.cpp:73) [1000]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_84', top.cpp:73) [1001]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_57', top.cpp:73) [1011]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_88', top.cpp:73) [1017]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_142', top.cpp:73) [1018]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_74', top.cpp:73) [1019]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_89', top.cpp:73) [1020]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_29', top.cpp:73) [1022]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_59', top.cpp:73) [1023]  (0.435 ns)

 <State 10>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_16', top.cpp:73) [1062]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_16', top.cpp:73) [1068]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_80', top.cpp:73) [1070]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_96', top.cpp:73) [1071]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_65', top.cpp:73) [1081]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_100', top.cpp:73) [1087]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_144', top.cpp:73) [1088]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_84', top.cpp:73) [1089]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_101', top.cpp:73) [1090]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_33', top.cpp:73) [1092]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_67', top.cpp:73) [1093]  (0.435 ns)

 <State 11>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_18', top.cpp:73) [1132]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_18', top.cpp:73) [1138]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_90', top.cpp:73) [1140]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_108', top.cpp:73) [1141]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_72', top.cpp:73) [1148]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_92', top.cpp:73) [1153]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_36', top.cpp:73) [1154]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_111', top.cpp:73) [1156]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_37', top.cpp:73) [1162]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_75', top.cpp:73) [1163]  (0.435 ns)

 <State 12>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_20', top.cpp:73) [1202]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_20', top.cpp:73) [1208]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_100', top.cpp:73) [1210]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_120', top.cpp:73) [1211]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_81', top.cpp:73) [1221]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_124', top.cpp:73) [1227]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_148', top.cpp:73) [1228]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_104', top.cpp:73) [1229]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_125', top.cpp:73) [1230]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_41', top.cpp:73) [1232]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_83', top.cpp:73) [1233]  (0.435 ns)

 <State 13>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_22', top.cpp:73) [1272]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_22', top.cpp:73) [1278]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_110', top.cpp:73) [1280]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_132', top.cpp:73) [1281]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_88', top.cpp:73) [1288]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_112', top.cpp:73) [1293]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_44', top.cpp:73) [1294]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_135', top.cpp:73) [1296]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_45', top.cpp:73) [1302]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_91', top.cpp:73) [1303]  (0.435 ns)

 <State 14>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_24', top.cpp:73) [1342]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_24', top.cpp:73) [1348]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_120', top.cpp:73) [1350]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_144', top.cpp:73) [1351]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_96', top.cpp:73) [1358]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_122', top.cpp:73) [1363]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_48', top.cpp:73) [1364]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_147', top.cpp:73) [1366]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_49', top.cpp:73) [1372]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_99', top.cpp:73) [1373]  (0.435 ns)

 <State 15>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_26', top.cpp:73) [1412]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_26', top.cpp:73) [1418]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_130', top.cpp:73) [1420]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_156', top.cpp:73) [1421]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_104', top.cpp:73) [1428]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_132', top.cpp:73) [1433]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_52', top.cpp:73) [1434]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_159', top.cpp:73) [1436]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_53', top.cpp:73) [1442]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_107', top.cpp:73) [1443]  (0.435 ns)

 <State 16>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_28', top.cpp:73) [1482]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_28', top.cpp:73) [1488]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_140', top.cpp:73) [1490]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_168', top.cpp:73) [1491]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_112', top.cpp:73) [1498]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_142', top.cpp:73) [1503]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_56', top.cpp:73) [1504]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_171', top.cpp:73) [1506]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_57', top.cpp:73) [1512]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_115', top.cpp:73) [1513]  (0.435 ns)

 <State 17>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_30', top.cpp:73) [1552]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_30', top.cpp:73) [1558]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_150', top.cpp:73) [1560]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_180', top.cpp:73) [1561]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_120', top.cpp:73) [1568]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_152', top.cpp:73) [1573]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_60', top.cpp:73) [1574]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_183', top.cpp:73) [1576]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_61', top.cpp:73) [1582]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_123', top.cpp:73) [1583]  (0.435 ns)

 <State 18>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_32', top.cpp:73) [1622]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_32', top.cpp:73) [1628]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_160', top.cpp:73) [1630]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_192', top.cpp:73) [1631]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_128', top.cpp:73) [1638]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_162', top.cpp:73) [1643]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_64', top.cpp:73) [1644]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_195', top.cpp:73) [1646]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_65', top.cpp:73) [1652]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_131', top.cpp:73) [1653]  (0.435 ns)

 <State 19>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_34', top.cpp:73) [1692]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_34', top.cpp:73) [1698]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_170', top.cpp:73) [1700]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_204', top.cpp:73) [1701]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_136', top.cpp:73) [1708]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_172', top.cpp:73) [1713]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_68', top.cpp:73) [1714]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_207', top.cpp:73) [1716]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_69', top.cpp:73) [1722]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_139', top.cpp:73) [1723]  (0.435 ns)

 <State 20>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_36', top.cpp:73) [1762]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_36', top.cpp:73) [1768]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_180', top.cpp:73) [1770]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_216', top.cpp:73) [1771]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_144', top.cpp:73) [1778]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_182', top.cpp:73) [1783]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_72', top.cpp:73) [1784]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_219', top.cpp:73) [1786]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_73', top.cpp:73) [1792]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_147', top.cpp:73) [1793]  (0.435 ns)

 <State 21>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_38', top.cpp:73) [1832]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_38', top.cpp:73) [1838]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_190', top.cpp:73) [1840]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_228', top.cpp:73) [1841]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_152', top.cpp:73) [1848]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_192', top.cpp:73) [1853]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_76', top.cpp:73) [1854]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_231', top.cpp:73) [1856]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_77', top.cpp:73) [1862]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_155', top.cpp:73) [1863]  (0.435 ns)

 <State 22>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_40', top.cpp:73) [1902]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_40', top.cpp:73) [1908]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_200', top.cpp:73) [1910]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_240', top.cpp:73) [1911]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_160', top.cpp:73) [1918]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_202', top.cpp:73) [1923]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_80', top.cpp:73) [1924]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_243', top.cpp:73) [1926]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_81', top.cpp:73) [1932]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_163', top.cpp:73) [1933]  (0.435 ns)

 <State 23>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_42', top.cpp:73) [1972]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_42', top.cpp:73) [1978]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_210', top.cpp:73) [1980]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_252', top.cpp:73) [1981]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_168', top.cpp:73) [1988]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_212', top.cpp:73) [1993]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_84', top.cpp:73) [1994]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_255', top.cpp:73) [1996]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_85', top.cpp:73) [2002]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_171', top.cpp:73) [2003]  (0.435 ns)

 <State 24>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_44', top.cpp:73) [2042]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_44', top.cpp:73) [2048]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_220', top.cpp:73) [2050]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_264', top.cpp:73) [2051]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_176', top.cpp:73) [2058]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_222', top.cpp:73) [2063]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_88', top.cpp:73) [2064]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_267', top.cpp:73) [2066]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_89', top.cpp:73) [2072]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_179', top.cpp:73) [2073]  (0.435 ns)

 <State 25>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_46', top.cpp:73) [2112]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_46', top.cpp:73) [2118]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_230', top.cpp:73) [2120]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_276', top.cpp:73) [2121]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_184', top.cpp:73) [2128]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_232', top.cpp:73) [2133]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_92', top.cpp:73) [2134]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_279', top.cpp:73) [2136]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_93', top.cpp:73) [2142]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_187', top.cpp:73) [2143]  (0.435 ns)

 <State 26>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_48', top.cpp:73) [2182]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_48', top.cpp:73) [2188]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_240', top.cpp:73) [2190]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_288', top.cpp:73) [2191]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_192', top.cpp:73) [2198]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_242', top.cpp:73) [2203]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_96', top.cpp:73) [2204]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_291', top.cpp:73) [2206]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_97', top.cpp:73) [2212]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_195', top.cpp:73) [2213]  (0.435 ns)

 <State 27>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_50', top.cpp:73) [2252]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_50', top.cpp:73) [2258]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_250', top.cpp:73) [2260]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_300', top.cpp:73) [2261]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_200', top.cpp:73) [2268]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_252', top.cpp:73) [2273]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_100', top.cpp:73) [2274]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_303', top.cpp:73) [2276]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_101', top.cpp:73) [2282]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_203', top.cpp:73) [2283]  (0.435 ns)

 <State 28>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_52', top.cpp:73) [2322]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_52', top.cpp:73) [2328]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_260', top.cpp:73) [2330]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_312', top.cpp:73) [2331]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_208', top.cpp:73) [2338]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_262', top.cpp:73) [2343]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_104', top.cpp:73) [2344]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_315', top.cpp:73) [2346]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_105', top.cpp:73) [2352]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_211', top.cpp:73) [2353]  (0.435 ns)

 <State 29>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_54', top.cpp:73) [2392]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_54', top.cpp:73) [2398]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_270', top.cpp:73) [2400]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_324', top.cpp:73) [2401]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_216', top.cpp:73) [2408]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_272', top.cpp:73) [2413]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_108', top.cpp:73) [2414]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_327', top.cpp:73) [2416]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_109', top.cpp:73) [2422]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_219', top.cpp:73) [2423]  (0.435 ns)

 <State 30>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_56', top.cpp:73) [2462]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_56', top.cpp:73) [2468]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_280', top.cpp:73) [2470]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_336', top.cpp:73) [2471]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_224', top.cpp:73) [2478]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_282', top.cpp:73) [2483]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_112', top.cpp:73) [2484]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_339', top.cpp:73) [2486]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_113', top.cpp:73) [2492]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_227', top.cpp:73) [2493]  (0.435 ns)

 <State 31>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_58', top.cpp:73) [2532]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_58', top.cpp:73) [2538]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_290', top.cpp:73) [2540]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_348', top.cpp:73) [2541]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_232', top.cpp:73) [2548]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_292', top.cpp:73) [2553]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_116', top.cpp:73) [2554]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_351', top.cpp:73) [2556]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_117', top.cpp:73) [2562]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_235', top.cpp:73) [2563]  (0.435 ns)

 <State 32>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_60', top.cpp:73) [2602]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_60', top.cpp:73) [2608]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_300', top.cpp:73) [2610]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_360', top.cpp:73) [2611]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_240', top.cpp:73) [2618]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_302', top.cpp:73) [2623]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_120', top.cpp:73) [2624]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_363', top.cpp:73) [2626]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_121', top.cpp:73) [2632]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_243', top.cpp:73) [2633]  (0.435 ns)

 <State 33>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln73_62', top.cpp:73) [2672]  (3.387 ns)
	'add' operation 24 bit ('add_ln73_62', top.cpp:73) [2678]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln73_310', top.cpp:73) [2680]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_372', top.cpp:73) [2681]  (0.331 ns)
	'select' operation 1 bit ('select_ln73_248', top.cpp:73) [2688]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln73_312', top.cpp:73) [2693]  (0.000 ns)
	'or' operation 1 bit ('or_ln73_124', top.cpp:73) [2694]  (0.000 ns)
	'and' operation 1 bit ('and_ln73_375', top.cpp:73) [2696]  (0.331 ns)
	'or' operation 1 bit ('or_ln73_125', top.cpp:73) [2702]  (0.331 ns)
	'select' operation 24 bit ('select_ln73_251', top.cpp:73) [2703]  (0.435 ns)

 <State 34>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('C_addr_62', top.cpp:73) [493]  (0.000 ns)
	'store' operation 0 bit ('store_ln73', top.cpp:73) of variable 'select_ln73_251', top.cpp:73 on array 'C' [2704]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
