{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703082204546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703082204546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 22:23:24 2023 " "Processing started: Wed Dec 20 22:23:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703082204546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703082204546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703082204546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703082204690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "rtl/r0.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r1.v" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "rtl/r1.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/z.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/tr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/dr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(18) " "Verilog HDL warning at alu.v(18): extended using \"x\" or \"z\"" {  } { { "rtl/alu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/alu.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703082204739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/CPU_Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "rtl/x.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r2.v" { { "Info" "ISGN_ENTITY_NAME" "1 r2 " "Found entity 1: r2" {  } { { "rtl/r2.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r3.v" { { "Info" "ISGN_ENTITY_NAME" "1 r3 " "Found entity 1: r3" {  } { { "rtl/r3.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/y.v" { { "Info" "ISGN_ENTITY_NAME" "1 y " "Found entity 1: y" {  } { { "rtl/y.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/y.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703082204752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arload cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"arload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arinc cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"arinc\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcload cpu.v(49) " "Verilog HDL Implicit Net warning at cpu.v(49): created implicit net for \"pcload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcinc cpu.v(50) " "Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for \"pcinc\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drload cpu.v(59) " "Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for \"drload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trload cpu.v(68) " "Verilog HDL Implicit Net warning at cpu.v(68): created implicit net for \"trload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0load cpu.v(86) " "Verilog HDL Implicit Net warning at cpu.v(86): created implicit net for \"r0load\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0bus cpu.v(87) " "Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for \"r0bus\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1load cpu.v(95) " "Verilog HDL Implicit Net warning at cpu.v(95): created implicit net for \"r1load\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1bus cpu.v(96) " "Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for \"r1bus\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2load cpu.v(104) " "Verilog HDL Implicit Net warning at cpu.v(104): created implicit net for \"r2load\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2bus cpu.v(105) " "Verilog HDL Implicit Net warning at cpu.v(105): created implicit net for \"r2bus\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3load cpu.v(113) " "Verilog HDL Implicit Net warning at cpu.v(113): created implicit net for \"r3load\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3bus cpu.v(114) " "Verilog HDL Implicit Net warning at cpu.v(114): created implicit net for \"r3bus\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xload cpu.v(122) " "Verilog HDL Implicit Net warning at cpu.v(122): created implicit net for \"xload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yload cpu.v(131) " "Verilog HDL Implicit Net warning at cpu.v(131): created implicit net for \"yload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zload cpu.v(148) " "Verilog HDL Implicit Net warning at cpu.v(148): created implicit net for \"zload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zout cpu.v(149) " "Verilog HDL Implicit Net warning at cpu.v(149): created implicit net for \"zout\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add1 control.v(54) " "Verilog HDL Implicit Net warning at control.v(54): created implicit net for \"add1\"" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add2 control.v(55) " "Verilog HDL Implicit Net warning at control.v(55): created implicit net for \"add2\"" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3 control.v(56) " "Verilog HDL Implicit Net warning at control.v(56): created implicit net for \"add3\"" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703082204753 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcbus cpu.v(156) " "Verilog HDL error at cpu.v(156): object \"pcbus\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 156 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "drhbus cpu.v(157) " "Verilog HDL error at cpu.v(157): object \"drhbus\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 157 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "drlbus cpu.v(158) " "Verilog HDL error at cpu.v(158): object \"drlbus\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "trbus cpu.v(159) " "Verilog HDL error at cpu.v(159): object \"trbus\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ybus cpu.v(166) " "Verilog HDL error at cpu.v(166): object \"ybus\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 166 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "membus cpu.v(168) " "Verilog HDL error at cpu.v(168): object \"membus\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "busmem cpu.v(169) " "Verilog HDL error at cpu.v(169): object \"busmem\" is not declared" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 169 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1703082204754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg " "Generated suppressed messages file C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703082204772 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703082204797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 20 22:23:24 2023 " "Processing ended: Wed Dec 20 22:23:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703082204797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703082204797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703082204797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703082204797 ""}
