{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680101008641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680101008641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 10:43:28 2023 " "Processing started: Wed Mar 29 10:43:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680101008641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1680101008641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath --convert_bdf_to_vhdl=\"C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/Datapath.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath --convert_bdf_to_vhdl=\"C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/Datapath.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1680101008641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680101009711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680101009711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1680101009873 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin opcode\[4...0\] " "Illegal wire or bus name \"opcode\[4...0\]\" of type pin " {  } { { "datapath.bdf" "" { Schematic "C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/datapath.bdf" { { 224 888 1064 240 "opcode\[4...0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1680101009896 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin c3_2_downto_0\[2...0\] " "Illegal wire or bus name \"c3_2_downto_0\[2...0\]\" of type pin " {  } { { "datapath.bdf" "" { Schematic "C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/datapath.bdf" { { 240 888 1085 256 "c3_2_downto_0\[2...0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1680101009896 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin cpu_bus\[31...0\] " "Illegal wire or bus name \"cpu_bus\[31...0\]\" of type pin " {  } { { "datapath.bdf" "" { Schematic "C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/datapath.bdf" { { 496 912 1088 512 "cpu_bus\[31...0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1680101009896 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal cpu_bus\[31...0\] " "Illegal wire or bus name \"cpu_bus\[31...0\]\" of type signal " {  } { { "datapath.bdf" "" { Schematic "C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/datapath.bdf" { { 56 448 528 73 "cpu_bus\[31...0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1680101009896 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal register_select\[4...0\] " "Illegal wire or bus name \"register_select\[4...0\]\" of type signal " {  } { { "datapath.bdf" "" { Schematic "C:/Users/spenc/OneDrive/Documents/School/ECE 4435/Datapath/datapath.bdf" { { 184 184 584 201 "register_select\[4...0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1680101009896 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1680101009899 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 6 s 0 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680101009923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 29 10:43:29 2023 " "Processing ended: Wed Mar 29 10:43:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680101009923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680101009923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680101009923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680101009923 ""}
