2021-05-24T12:47:57.56707200255-12:47:57 **** Build of configuration Hardware for project zc706_lstm_kernels ****
000-make -j8 all 
000-/home/jrk/tools/Xilinx/Vitis/2020.2/bin/v++ --target hw --compile -I"../src" --config krnl_lstm-compile.cfg -I/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw -o"build/krnl_lstm.xo" "../src/krnl_lstm.cpp"
000-Option Map File Used: '/home/jrk/tools/Xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2020.2 (64-bit)
000-  **** SW Build (by xbuild) on 2020-11-18-05:13:29
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
000-	Reports: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/reports/krnl_lstm
000-	Log files: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/logs/krnl_lstm
000-Running Dispatch Server on port:33057
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/krnl_lstm.xo.compile_summary, at Mon May 24 12:48:10 2021
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon May 24 12:48:10 2021
000-INFO: [v++ 60-895]   Target platform: /home/jrk/vivado/zc706/sdk/wksp1/zc706/export/zc706/zc706.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jrk/vivado/zc706/sdk/wksp1/zc706/export/zc706/hw/zc706.xsa'
000-INFO: [v++ 60-585] Compiling for hardware target
000-INFO: [v++ 60-423]   Target device: zc706
000-INFO: [v++ 60-242] Creating kernel: 'krnl_lstm'
000-
000-===>The following messages were generated while  performing high-level synthesis for kernel: krnl_lstm Log file: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/krnl_lstm/krnl_lstm/vitis_hls.log :
000-INFO: [v++ 204-61] Pipelining loop 'mem_rd'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'mem_rd'
000-INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_311_1'
000-INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
000-INFO: [v++ 200-789] **** Estimated Fmax: 126.02 MHz
000-INFO: [v++ 60-594] Finished kernel compilation
000-INFO: [v++ 60-244] Generating system estimate report...
000-INFO: [v++ 60-1092] Generated system estimate report: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/reports/krnl_lstm/system_estimate_krnl_lstm.xtxt
000-INFO: [v++ 60-586] Created build/krnl_lstm.xo
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/krnl_lstm.xo.compile_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 11m 51s
000-INFO: [v++ 60-1653] Closing dispatch client.
00255-
12:59:52 Build Finished (took 11m:54s.598ms)

