[info] copying core's instructions and data to ram...

[info] copy down

[info] load nemu interpreter successfully!

[info] initing nemu...

[1;34m[src/device/io/mmio.c,13,add_mmio_map] Add mmio map 'clint' at [0xa2000000, 0xa200ffff][0m
[1;34m[src/device/io/mmio.c,13,add_mmio_map] Add mmio map 'sdhci' at [0xa3000000, 0xa300007f][0m
[1;34m[src/device/sdcard.c,121,init_sdcard] Can not find sdcard image: debian.img[0m
[1;34m[src/device/io/mmio.c,13,add_mmio_map] Add mmio map 'difftest.serial' at [0xa10003f8, 0xa10003ff][0m
[info] init nemu down

[info] loading instructions and data from ram to nemu...

[info] load instructions and data from ram to nemu down

========================================== in cycle [0] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000004
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000004
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 113
========================================== cycle [0] ends ==========================================
========================================== in cycle [1] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000008
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000008
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 193
========================================== cycle [1] ends ==========================================
========================================== in cycle [2] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000000c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000000c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 213
========================================== cycle [2] ends ==========================================
========================================== in cycle [3] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000010
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000010
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 293
========================================== cycle [3] ends ==========================================
========================================== in cycle [4] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000014
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000014
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 313
========================================== cycle [4] ends ==========================================
========================================== in cycle [5] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000018
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000018
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 393
========================================== cycle [5] ends ==========================================
========================================== in cycle [6] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000001c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000001c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 413
========================================== cycle [6] ends ==========================================
========================================== in cycle [7] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000020
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000020
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 493
========================================== cycle [7] ends ==========================================
========================================== in cycle [8] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000024
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000024
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 513
========================================== cycle [8] ends ==========================================
========================================== in cycle [9] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000028
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000005 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000028
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 593
========================================== cycle [9] ends ==========================================
========================================== in cycle [10] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000002c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000002c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 613
========================================== cycle [10] ends ==========================================
========================================== in cycle [11] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000030
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000030
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 693
========================================== cycle [11] ends ==========================================
========================================== in cycle [12] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000034
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000034
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 713
========================================== cycle [12] ends ==========================================
========================================== in cycle [13] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000038
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000038
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 793
========================================== cycle [13] ends ==========================================
========================================== in cycle [14] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000003c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000003c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 813
========================================== cycle [14] ends ==========================================
========================================== in cycle [15] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000040
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000040
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 893
========================================== cycle [15] ends ==========================================
========================================== in cycle [16] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000044
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000044
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 913
========================================== cycle [16] ends ==========================================
========================================== in cycle [17] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000048
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000048
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 993
========================================== cycle [17] ends ==========================================
========================================== in cycle [18] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000004c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000004c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is a13
========================================== cycle [18] ends ==========================================
========================================== in cycle [19] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000050
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000050
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is a93
========================================== cycle [19] ends ==========================================
========================================== in cycle [20] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000054
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000054
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is b13
========================================== cycle [20] ends ==========================================
========================================== in cycle [21] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000058
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000058
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is b93
========================================== cycle [21] ends ==========================================
========================================== in cycle [22] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000005c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000005c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c13
========================================== cycle [22] ends ==========================================
========================================== in cycle [23] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000060
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000060
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c93
========================================== cycle [23] ends ==========================================
========================================== in cycle [24] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000064
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000064
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is d13
========================================== cycle [24] ends ==========================================
========================================== in cycle [25] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000068
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000068
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is d93
========================================== cycle [25] ends ==========================================
========================================== in cycle [26] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000006c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000006c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is e13
========================================== cycle [26] ends ==========================================
========================================== in cycle [27] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000070
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000070
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is e93
========================================== cycle [27] ends ==========================================
========================================== in cycle [28] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000074
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000074
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is f13
========================================== cycle [28] ends ==========================================
========================================== in cycle [29] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000078
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000078
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is f93
========================================== cycle [29] ends ==========================================
========================================== in cycle [30] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000007c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000007c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 1e2b7
========================================== cycle [30] ends ==========================================
========================================== in cycle [31] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x000000000001e000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000080
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x000000000001e000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000080
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 3002a073
========================================== cycle [31] ends ==========================================
========================================== in cycle [32] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x000000000001e000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000084
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x000000000001e000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000084
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 100293
========================================== cycle [32] ends ==========================================
========================================== in cycle [33] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000001 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000088
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x0000000000000001 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080000088
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 3f29293
========================================== cycle [33] ends ==========================================
========================================== in cycle [34] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x8000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000008c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x8000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000008c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 2ca63
========================================== cycle [34] ends ==========================================
========================================== in cycle [35] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x8000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x8000000000000000 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000a0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 297
========================================== cycle [35] ends ==========================================
========================================== in cycle [36] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x00000000800000a0 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x00000000800000a0 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000a4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 4428293
========================================== cycle [36] ends ==========================================
========================================== in cycle [37] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000a8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000a8
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 30529073
========================================== cycle [37] ends ==========================================
========================================== in cycle [38] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000ac
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000000000000 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000ac
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 5197
========================================== cycle [38] ends ==========================================
========================================== in cycle [39] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x00000000800050ac 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000b0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x00000000800050ac 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000b0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 9c018193
========================================== cycle [39] ends ==========================================
========================================== in cycle [40] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000b4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000000000000 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000b4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 7217
========================================== cycle [40] ends ==========================================
========================================== in cycle [41] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x00000000800070b4 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000b8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x00000000800070b4 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000b8
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is a4b20213
========================================== cycle [41] ends ==========================================
========================================== in cycle [42] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006aff t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000bc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006aff t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000bc
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fc027213
========================================== cycle [42] ends ==========================================
========================================== in cycle [43] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000c0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000c0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is f1402573
========================================== cycle [43] ends ==========================================
========================================== in cycle [44] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000c4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000c4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 100593
========================================== cycle [44] ends ==========================================
========================================== in cycle [45] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000c8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000c8
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is b57063
========================================== cycle [45] ends ==========================================
========================================== in cycle [46] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000cc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000cc
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 1151613
========================================== cycle [46] ends ==========================================
========================================== in cycle [47] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000d0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000d0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c20233
========================================== cycle [47] ends ==========================================
========================================== in cycle [48] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000d4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000d4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 150113
========================================== cycle [48] ends ==========================================
========================================== in cycle [49] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000001 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000d8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000000001 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000d8
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 1111113
========================================== cycle [49] ends ==========================================
========================================== in cycle [50] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000020000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000dc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000000020000 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000dc
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 410133
========================================== cycle [50] ends ==========================================
========================================== in cycle [51] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000e0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800000e0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 46d0106f
========================================== cycle [51] ends ==========================================
========================================== in cycle [52] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d4c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000001 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d4c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is a8593
========================================== cycle [52] ends ==========================================
========================================== in cycle [53] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d50
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d50
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 10a1b13
========================================== cycle [53] ends ==========================================
========================================== in cycle [54] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d54
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d54
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 48513
========================================== cycle [54] ends ==========================================
========================================== in cycle [55] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d58
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000000000000 sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d58
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 45c000ef
========================================== cycle [55] ends ==========================================
========================================== in cycle [56] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021b4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021b4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 58613
========================================== cycle [56] ends ==========================================
========================================== in cycle [57] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021b8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021b8
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 50593
========================================== cycle [57] ends ==========================================
========================================== in cycle [58] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021bc
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021bc
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fff00513
========================================== cycle [58] ends ==========================================
========================================== in cycle [59] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021c0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021c0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 2060c63
========================================== cycle [59] ends ==========================================
========================================== in cycle [60] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021f8
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021f8
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 8067
========================================== cycle [60] ends ==========================================
========================================== in cycle [61] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d5c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d5c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 10b5b13
========================================== cycle [61] ends ==========================================
========================================== in cycle [62] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d60
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0x0000000000000000 a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d60
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 50593
========================================== cycle [62] ends ==========================================
========================================== in cycle [63] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d64
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0xffffffffffffffff a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d64
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is b0513
========================================== cycle [63] ends ==========================================
========================================== in cycle [64] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d68
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d5c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080001d68
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 420000ef
========================================== cycle [64] ends ==========================================
========================================== in cycle [65] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002188
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002188
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 50613
========================================== cycle [65] ends ==========================================
========================================== in cycle [66] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000218c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000218c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 513
========================================== cycle [66] ends ==========================================
========================================== in cycle [67] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000000 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15f693
========================================== cycle [67] ends ==========================================
========================================== in cycle [68] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 68463
========================================== cycle [68] ends ==========================================
========================================== in cycle [69] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c50533
========================================== cycle [69] ends ==========================================
========================================== in cycle [70] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0xffffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15d593
========================================== cycle [70] ends ==========================================
========================================== in cycle [71] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 161613
========================================== cycle [71] ends ==========================================
========================================== in cycle [72] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fe0596e3
========================================== cycle [72] ends ==========================================
========================================== in cycle [73] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15f693
========================================== cycle [73] ends ==========================================
========================================== in cycle [74] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 68463
========================================== cycle [74] ends ==========================================
========================================== in cycle [75] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c50533
========================================== cycle [75] ends ==========================================
========================================== in cycle [76] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x7fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15d593
========================================== cycle [76] ends ==========================================
========================================== in cycle [77] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 161613
========================================== cycle [77] ends ==========================================
========================================== in cycle [78] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fe0596e3
========================================== cycle [78] ends ==========================================
========================================== in cycle [79] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15f693
========================================== cycle [79] ends ==========================================
========================================== in cycle [80] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 68463
========================================== cycle [80] ends ==========================================
========================================== in cycle [81] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c50533
========================================== cycle [81] ends ==========================================
========================================== in cycle [82] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x3fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15d593
========================================== cycle [82] ends ==========================================
========================================== in cycle [83] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 161613
========================================== cycle [83] ends ==========================================
========================================== in cycle [84] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fe0596e3
========================================== cycle [84] ends ==========================================
========================================== in cycle [85] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15f693
========================================== cycle [85] ends ==========================================
========================================== in cycle [86] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 68463
========================================== cycle [86] ends ==========================================
========================================== in cycle [87] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c50533
========================================== cycle [87] ends ==========================================
========================================== in cycle [88] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x1fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15d593
========================================== cycle [88] ends ==========================================
========================================== in cycle [89] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 161613
========================================== cycle [89] ends ==========================================
========================================== in cycle [90] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fe0596e3
========================================== cycle [90] ends ==========================================
========================================== in cycle [91] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15f693
========================================== cycle [91] ends ==========================================
========================================== in cycle [92] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 68463
========================================== cycle [92] ends ==========================================
========================================== in cycle [93] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c50533
========================================== cycle [93] ends ==========================================
========================================== in cycle [94] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x0fffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x000000008000219c
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15d593
========================================== cycle [94] ends ==========================================
========================================== in cycle [95] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a0
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 161613
========================================== cycle [95] ends ==========================================
========================================== in cycle [96] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x00000000800021a4
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is fe0596e3
========================================== cycle [96] ends ==========================================
========================================== in cycle [97] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002190
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 15f693
========================================== cycle [97] ends ==========================================
========================================== in cycle [98] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002194
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is 68463
========================================== cycle [98] ends ==========================================
========================================== in cycle [99] ==========================================
dumping core regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
dumping nemu regs :
$0: 0x0000000000000000 
ra: 0x0000000080001d6c sp: 0x0000000080026ac0 gp: 0x0000000080004a6c 
tp: 0x0000000080006ac0 t0: 0x00000000800000e4 t1: 0x0000000000000000 
t2: 0x0000000000000000 s0: 0x0000000000000000 s1: 0x0000000000000000 
a0: 0x0000000000000000 a1: 0x07ffffffffffffff a2: 0x0000000000000000 
a3: 0x0000000000000001 a4: 0x0000000000000000 a5: 0x0000000000000000 
a6: 0x0000000000000000 a7: 0x0000000000000000 s2: 0x0000000000000000 
s3: 0x0000000000000000 s4: 0x0000000000000000 s5: 0x0000000000000000 
s6: 0x0000000000000000 s7: 0x0000000000000000 s8: 0x0000000000000000 
s9: 0x0000000000000000 s10: 0x0000000000000000 s11: 0x0000000000000000 
t3: 0x0000000000000000 t4: 0x0000000000000000 t5: 0x0000000000000000 
t6: 0x0000000000000000 pc : 0x0000000080002198
[1;32;40m[PASS] core's regs is equal with nemu's regs [0m 
next instruction is c50533
========================================== cycle [99] ends ==========================================
[info] simulation successfully!

