{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634016559059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634016559070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 00:29:18 2021 " "Processing started: Tue Oct 12 00:29:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634016559070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016559070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016559070 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1634016559450 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1634016559450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_INTERFACE " "Found entity 1: SPI_INTERFACE" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_INTERFACE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MESSAGE_INTERPRETER.v(364) " "Verilog HDL information at MESSAGE_INTERPRETER.v(364): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 364 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634016568981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/message_interpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/message_interpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MESSAGE_INTERPRETER " "Found entity 1: MESSAGE_INTERPRETER" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux81.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux81.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX81 " "Found entity 1: CC_MUX81" {  } { { "../RTL_COMPONENTS/CC_MUX81.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_MUX81.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/wheel_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/wheel_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WHEEL_CONTROLLER " "Found entity 1: WHEEL_CONTROLLER" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_MULT " "Found entity 1: SC_STATEMACHINE_MULT" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_MULT.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_STATEMACHINE_MULT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_global_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_global_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_GLOBAL_VEL " "Found entity 1: SC_STATEMACHINE_GLOBAL_VEL" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_GLOBAL_VEL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_STATEMACHINE_GLOBAL_VEL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_BASE " "Found entity 1: SC_STATEMACHINE_BASE" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_BASE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_STATEMACHINE_BASE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016568991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016568991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGSHIFTER " "Found entity 1: SC_REGSHIFTER" {  } { { "../RTL_COMPONENTS/SC_REGSHIFTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGSHIFTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGGENERAL " "Found entity 1: SC_REGGENERAL" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE " "Found entity 1: SC_DEBOUNCE" {  } { { "../RTL_COMPONENTS/SC_DEBOUNCE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_DEBOUNCE.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER_PWM " "Found entity 1: SC_COUNTER_PWM" {  } { { "../RTL_COMPONENTS/SC_COUNTER_PWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER_PWM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER " "Found entity 1: SC_COUNTER" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPM " "Found entity 1: RPM" {  } { { "../RTL_COMPONENTS/RPM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/RPM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "../RTL_COMPONENTS/qmults.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmults.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 qdiv " "Found entity 1: qdiv" {  } { { "../RTL_COMPONENTS/qdiv.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qdiv.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "../RTL_COMPONENTS/qadd.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qadd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/preescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/preescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 PREESCALER " "Found entity 1: PREESCALER" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/pi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/pi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI_control " "Found entity 1: PI_control" {  } { { "../RTL_COMPONENTS/PI_control.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PI_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/movement_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/movement_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOVEMENT_CONTROLLER " "Found entity 1: MOVEMENT_CONTROLLER" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/modulopwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/modulopwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloPWM " "Found entity 1: moduloPWM" {  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/global_velocity.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/global_velocity.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLOBAL_VELOCITY " "Found entity 1: GLOBAL_VELOCITY" {  } { { "../RTL_COMPONENTS/GLOBAL_VELOCITY.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/GLOBAL_VELOCITY.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/Encoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/direction_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/direction_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIRECTION_DET " "Found entity 1: DIRECTION_DET" {  } { { "../RTL_COMPONENTS/DIRECTION_DET.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/DIRECTION_DET.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/core_cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/core_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/core_cordic.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/core_cordic.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/core_cordic.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "../RTL_COMPONENTS/CC_MUX41.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_MUX41.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_lessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_lessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LESSTHAN " "Found entity 1: CC_LESSTHAN" {  } { { "../RTL_COMPONENTS/CC_LESSTHAN.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_LESSTHAN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_greaterthan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_greaterthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_GREATERTHAN " "Found entity 1: CC_GREATERTHAN" {  } { { "../RTL_COMPONENTS/CC_GREATERTHAN.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_GREATERTHAN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_EQUAL " "Found entity 1: CC_EQUAL" {  } { { "../RTL_COMPONENTS/CC_EQUAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_EQUAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016569039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016569039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634016569241 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_TRIG1_Out BB_SYSTEM.v(108) " "Output port \"BB_SYSTEM_TRIG1_Out\" at BB_SYSTEM.v(108) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634016569241 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_TRIG2_Out BB_SYSTEM.v(111) " "Output port \"BB_SYSTEM_TRIG2_Out\" at BB_SYSTEM.v(111) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634016569241 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_TRIG3_Out BB_SYSTEM.v(114) " "Output port \"BB_SYSTEM_TRIG3_Out\" at BB_SYSTEM.v(114) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634016569241 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_TRIG4_Out BB_SYSTEM.v(117) " "Output port \"BB_SYSTEM_TRIG4_Out\" at BB_SYSTEM.v(117) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634016569241 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_SCL_Out BB_SYSTEM.v(121) " "Output port \"BB_SYSTEM_SCL_Out\" at BB_SYSTEM.v(121) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634016569241 "|BB_SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INTERFACE SPI_INTERFACE:SPI_INTERFACE_U0 " "Elaborating entity \"SPI_INTERFACE\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\"" {  } { { "BB_SYSTEM.v" "SPI_INTERFACE_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_INTERFACE:SPI_INTERFACE_U0\|SPI_SLAVE:SPI_U0 " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\|SPI_SLAVE:SPI_U0\"" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "SPI_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_INTERFACE.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESSAGE_INTERPRETER SPI_INTERFACE:SPI_INTERFACE_U0\|MESSAGE_INTERPRETER:MESSAGE_INT_U0 " "Elaborating entity \"MESSAGE_INTERPRETER\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\|MESSAGE_INTERPRETER:MESSAGE_INT_U0\"" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "MESSAGE_INT_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_INTERFACE.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569271 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(154) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(154): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569271 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(162) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(162): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569271 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(170) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(170): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569271 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(178) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(178): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(186) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(186): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(194) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(194): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(202) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(202): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(210) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(210): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(218) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(218): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(226) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(226): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(232) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(232): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(233) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(233): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(234) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(234): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_POSX_InBus MESSAGE_INTERPRETER.v(235) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(235): variable \"MESSAGE_INTERPRETER_POSX_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(240) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(240): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(241) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(241): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(242) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(242): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_POSY_InBus MESSAGE_INTERPRETER.v(243) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(243): variable \"MESSAGE_INTERPRETER_POSY_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(248) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(248): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(249) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(249): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(250) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(250): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_THETA_InBus MESSAGE_INTERPRETER.v(251) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(251): variable \"MESSAGE_INTERPRETER_THETA_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(257) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(257): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(258) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(258): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(259) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(259): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM1_InBus MESSAGE_INTERPRETER.v(260) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(260): variable \"MESSAGE_INTERPRETER_RPM1_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(265) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(265): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(266) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(266): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(267) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(267): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM2_InBus MESSAGE_INTERPRETER.v(268) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(268): variable \"MESSAGE_INTERPRETER_RPM2_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(273) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(273): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(274) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(274): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(275) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(275): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM3_InBus MESSAGE_INTERPRETER.v(276) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(276): variable \"MESSAGE_INTERPRETER_RPM3_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(281) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(281): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(282) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(282): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(283) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(283): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM4_InBus MESSAGE_INTERPRETER.v(284) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(284): variable \"MESSAGE_INTERPRETER_RPM4_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(290) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(290): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(291) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(291): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(292) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(292): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST1_InBus MESSAGE_INTERPRETER.v(293) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(293): variable \"MESSAGE_INTERPRETER_DIST1_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(298) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(298): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(299) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(299): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(300) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(300): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST2_InBus MESSAGE_INTERPRETER.v(301) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(301): variable \"MESSAGE_INTERPRETER_DIST2_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(306) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(306): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(307) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(307): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(308) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(308): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST3_InBus MESSAGE_INTERPRETER.v(309) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(309): variable \"MESSAGE_INTERPRETER_DIST3_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(314) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(314): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(315) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(315): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(316) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(316): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST4_InBus MESSAGE_INTERPRETER.v(317) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(317): variable \"MESSAGE_INTERPRETER_DIST4_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(323) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(323): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(324) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(324): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(325) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(325): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_BEHAVIOR_InBus MESSAGE_INTERPRETER.v(326) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(326): variable \"MESSAGE_INTERPRETER_BEHAVIOR_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(331) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(331): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(332) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(332): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(333) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(333): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_IMUX_InBus MESSAGE_INTERPRETER.v(334) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(334): variable \"MESSAGE_INTERPRETER_IMUX_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(339) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(339): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(340) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(340): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(341) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(341): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_IMUY_InBus MESSAGE_INTERPRETER.v(342) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(342): variable \"MESSAGE_INTERPRETER_IMUY_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(347) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(347): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(348) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(348): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(349) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(349): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_IMUZ_InBus MESSAGE_INTERPRETER.v(350) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(350): variable \"MESSAGE_INTERPRETER_IMUZ_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(355) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(355): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(356) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(356): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(357) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(357): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(358) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(358): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX81 CC_MUX81:CC_MUX81_U0 " "Elaborating entity \"CC_MUX81\" for hierarchy \"CC_MUX81:CC_MUX81_U0\"" {  } { { "BB_SYSTEM.v" "CC_MUX81_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVEMENT_CONTROLLER MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0 " "Elaborating entity \"MOVEMENT_CONTROLLER\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\"" {  } { { "BB_SYSTEM.v" "MOVEMENT_CONTROLLER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_MULT MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_STATEMACHINE_MULT:STATEMACHINE_u0 " "Elaborating entity \"SC_STATEMACHINE_MULT\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_STATEMACHINE_MULT:STATEMACHINE_u0\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "STATEMACHINE_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qadd:qadd_w1_first " "Elaborating entity \"qadd\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qadd:qadd_w1_first\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "qadd_w1_first" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmults MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qmults:qmult_w1_first " "Elaborating entity \"qmults\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qmults:qmult_w1_first\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "qmult_w1_first" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGGENERAL MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_REGGENERAL:w1_reg_u0 " "Elaborating entity \"SC_REGGENERAL\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_REGGENERAL:w1_reg_u0\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "w1_reg_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WHEEL_CONTROLLER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1 " "Elaborating entity \"WHEEL_CONTROLLER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\"" {  } { { "BB_SYSTEM.v" "WHEEL_CONTROLLER_1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIRECTION_DET WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|DIRECTION_DET:DIRECTION_MOTOR_U0 " "Elaborating entity \"DIRECTION_DET\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|DIRECTION_DET:DIRECTION_MOTOR_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "DIRECTION_MOTOR_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0 " "Elaborating entity \"SC_COUNTER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "COUNTER_TICK_167ms_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0 " "Elaborating entity \"Encoder\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "ENCODER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM " "Elaborating entity \"qmult\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "CONV_PUL2RPM" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_PUL2RPM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_PUL2RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM " "Elaborating entity \"qmult\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "CONV_RAD2RPM" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_RAD2RPM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_RAD2RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qadd:ERROR_CALCULATOR " "Elaborating entity \"qadd\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qadd:ERROR_CALCULATOR\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "ERROR_CALCULATOR" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI_control WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0 " "Elaborating entity \"PI_control\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PI_CONTROLLER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREESCALER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us " "Elaborating entity \"PREESCALER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PREESCALER_82us" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloPWM WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR " "Elaborating entity \"moduloPWM\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PWM_GENERATOR" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER_PWM WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador " "Elaborating entity \"SC_COUNTER_PWM\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\"" {  } { { "../RTL_COMPONENTS/moduloPWM.v" "contador" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016569339 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016572493 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634016572493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572533 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634016572533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016572638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016572638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016572683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016572683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572703 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634016572703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016572753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016572753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016572803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016572803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016572954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634016572954 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634016572954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ogt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ogt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ogt " "Found entity 1: mult_ogt" {  } { { "db/mult_ogt.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/mult_ogt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634016572994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016572994 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "152 " "Ignored 152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "152 " "Ignored 152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1634016573625 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1634016573625 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BB_SYSTEM_SDA_InOut " "bidirectional pin \"BB_SYSTEM_SDA_InOut\" has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634016573638 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1634016573638 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 185 -1 0 } } { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 77 -1 0 } } { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634016573664 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634016573664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_TRIG1_Out GND " "Pin \"BB_SYSTEM_TRIG1_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634016575043 "|BB_SYSTEM|BB_SYSTEM_TRIG1_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_TRIG2_Out GND " "Pin \"BB_SYSTEM_TRIG2_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634016575043 "|BB_SYSTEM|BB_SYSTEM_TRIG2_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_TRIG3_Out GND " "Pin \"BB_SYSTEM_TRIG3_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634016575043 "|BB_SYSTEM|BB_SYSTEM_TRIG3_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_TRIG4_Out GND " "Pin \"BB_SYSTEM_TRIG4_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634016575043 "|BB_SYSTEM|BB_SYSTEM_TRIG4_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_SCL_Out GND " "Pin \"BB_SYSTEM_SCL_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634016575043 "|BB_SYSTEM|BB_SYSTEM_SCL_Out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634016575043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634016575185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634016576806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/output_files/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/output_files/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016576916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634016577167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634016577167 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB1_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB1_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_PHASEB1_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB2_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB2_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_PHASEB2_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEA3_In " "No output dependent on input pin \"BB_SYSTEM_PHASEA3_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_PHASEA3_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB4_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB4_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_PHASEB4_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_ECHO1_In " "No output dependent on input pin \"BB_SYSTEM_ECHO1_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_ECHO1_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_ECHO2_In " "No output dependent on input pin \"BB_SYSTEM_ECHO2_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_ECHO2_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_ECHO3_In " "No output dependent on input pin \"BB_SYSTEM_ECHO3_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_ECHO3_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_ECHO4_In " "No output dependent on input pin \"BB_SYSTEM_ECHO4_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_ECHO4_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_SELECT_InBus\[0\] " "No output dependent on input pin \"BB_SYSTEM_SELECT_InBus\[0\]\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_SELECT_InBus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_SELECT_InBus\[1\] " "No output dependent on input pin \"BB_SYSTEM_SELECT_InBus\[1\]\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_SELECT_InBus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_SELECT_InBus\[2\] " "No output dependent on input pin \"BB_SYSTEM_SELECT_InBus\[2\]\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016577397 "|BB_SYSTEM|BB_SYSTEM_SELECT_InBus[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634016577397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2789 " "Implemented 2789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634016577397 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634016577397 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1634016577397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2730 " "Implemented 2730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634016577397 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1634016577397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634016577397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634016577441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 00:29:37 2021 " "Processing ended: Tue Oct 12 00:29:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634016577441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634016577441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634016577441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634016577441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634016579229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634016579239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 00:29:38 2021 " "Processing started: Tue Oct 12 00:29:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634016579239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634016579239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634016579239 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634016579328 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1634016579328 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1634016579328 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1634016579449 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1634016579449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634016579469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634016579546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634016579546 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634016579860 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634016579870 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634016579980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634016579980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634016579980 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634016579980 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634016579990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634016579990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 6000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634016579990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 6002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634016579990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 6004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634016579990 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634016579990 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634016579990 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634016581147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1634016581151 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|dataa " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|combout " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|dataa " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|combout " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634016581151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|datac " "Node \"WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|combout " "Node \"WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634016581151 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|dataa " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|combout " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|dataa " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|combout " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634016581151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|datac " "Node \"WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|combout " "Node \"WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016581151 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1634016581151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016581161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1634016581161 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634016581171 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1634016581171 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634016581171 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634016581171 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 BB_SYSTEM_CLOCK_50 " "  20.000 BB_SYSTEM_CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634016581171 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1634016581171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BB_SYSTEM_CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node BB_SYSTEM_CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[1\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[1\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[2\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[2\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[3\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[3\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[4\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[4\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[5\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[5\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[6\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[6\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0\|counter\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0\|counter\[0\]" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/Encoder.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|Encoder:ENCODER_U0\|counter\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|Encoder:ENCODER_U0\|counter\[0\]" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/Encoder.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|Encoder:ENCODER_U0\|counter\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|Encoder:ENCODER_U0\|counter\[0\]" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/Encoder.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|Encoder:ENCODER_U0\|counter\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|Encoder:ENCODER_U0\|counter\[0\]" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/Encoder.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[7\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[8\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[10\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[11\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[12\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[13\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[14\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[15\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]  " "Automatically promoted node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~19 " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~19" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]  " "Automatically promoted node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~19 " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~19" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]  " "Automatically promoted node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~19 " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~19" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]  " "Automatically promoted node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634016581381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~28 " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]~28" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 5533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634016581381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634016581381 ""}  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634016581381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634016581802 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634016581812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634016581812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634016581812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634016581812 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634016581822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634016581902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier block " "Packed 28 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1634016581912 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1634016581912 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634016581912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634016582012 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634016582022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634016582673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634016583153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634016583173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634016583884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634016583884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634016584657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634016585788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634016585788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634016586076 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1634016586076 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634016586076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634016586079 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634016586239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634016586259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634016586778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634016586779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634016587561 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634016588241 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1634016588592 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEB1_In 3.3-V LVTTL 43 " "Pin BB_SYSTEM_PHASEB1_In uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEB1_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEB1_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEB2_In 3.3-V LVTTL 42 " "Pin BB_SYSTEM_PHASEB2_In uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEB2_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEB2_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA3_In 3.3-V LVTTL 129 " "Pin BB_SYSTEM_PHASEA3_In uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA3_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA3_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEB4_In 3.3-V LVTTL 126 " "Pin BB_SYSTEM_PHASEB4_In uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEB4_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEB4_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO1_In 3.3-V LVTTL 64 " "Pin BB_SYSTEM_ECHO1_In uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO1_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO1_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO2_In 3.3-V LVTTL 68 " "Pin BB_SYSTEM_ECHO2_In uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO2_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO2_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO3_In 3.3-V LVTTL 119 " "Pin BB_SYSTEM_ECHO3_In uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO3_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO3_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO4_In 3.3-V LVTTL 112 " "Pin BB_SYSTEM_ECHO4_In uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO4_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO4_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SELECT_InBus\[0\] 3.3-V LVTTL 100 " "Pin BB_SYSTEM_SELECT_InBus\[0\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SELECT_InBus[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SELECT_InBus\[0\]" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SELECT_InBus\[1\] 3.3-V LVTTL 103 " "Pin BB_SYSTEM_SELECT_InBus\[1\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SELECT_InBus[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SELECT_InBus\[1\]" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SELECT_InBus\[2\] 3.3-V LVTTL 105 " "Pin BB_SYSTEM_SELECT_InBus\[2\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SELECT_InBus[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SELECT_InBus\[2\]" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SDA_InOut 3.3-V LVTTL 33 " "Pin BB_SYSTEM_SDA_InOut uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SDA_InOut } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SDA_InOut" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CLOCK_50 3.3-V LVTTL 23 " "Pin BB_SYSTEM_CLOCK_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CLOCK_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_RESET_InLow 3.3-V LVTTL 125 " "Pin BB_SYSTEM_RESET_InLow uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_RESET_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CS_In 3.3-V LVTTL 76 " "Pin BB_SYSTEM_CS_In uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CS_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CS_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SCLK_In 3.3-V LVTTL 70 " "Pin BB_SYSTEM_SCLK_In uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SCLK_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SCLK_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_MOSI_In 3.3-V LVTTL 74 " "Pin BB_SYSTEM_MOSI_In uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_MOSI_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_MOSI_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA1_In 3.3-V LVTTL 46 " "Pin BB_SYSTEM_PHASEA1_In uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA1_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA1_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA2_In 3.3-V LVTTL 44 " "Pin BB_SYSTEM_PHASEA2_In uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA2_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA2_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEB3_In 3.3-V LVTTL 127 " "Pin BB_SYSTEM_PHASEB3_In uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEB3_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEB3_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA4_In 3.3-V LVTTL 128 " "Pin BB_SYSTEM_PHASEA4_In uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA4_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA4_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634016588602 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1634016588602 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BB_SYSTEM_SDA_InOut a permanently disabled " "Pin BB_SYSTEM_SDA_InOut has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SDA_InOut } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SDA_InOut" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634016588602 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1634016588602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/output_files/BB_SYSTEM.fit.smsg " "Generated suppressed messages file C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/output_files/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634016588774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1414 " "Peak virtual memory: 1414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634016589893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 00:29:49 2021 " "Processing ended: Tue Oct 12 00:29:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634016589893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634016589893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634016589893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634016589893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634016591435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634016591435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 00:29:51 2021 " "Processing started: Tue Oct 12 00:29:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634016591435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634016591435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634016591435 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634016592095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634016592165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634016592595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 00:29:52 2021 " "Processing ended: Tue Oct 12 00:29:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634016592595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634016592595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634016592595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634016592595 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634016593226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634016593946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634016593946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 00:29:53 2021 " "Processing started: Tue Oct 12 00:29:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634016593946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634016593946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634016593946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634016594056 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1634016594281 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1634016594281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016594346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016594346 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1634016594636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1634016594646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|datac " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|combout " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|datad " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|combout " "Node \"WHEEL_CONTROLLER_4\|PWM_GENERATOR\|salidaActual~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1634016594646 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|datad " "Node \"WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|combout " "Node \"WHEEL_CONTROLLER_3\|PWM_GENERATOR\|salidaActual~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1634016594646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|datac " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|combout " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|datad " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|combout " "Node \"WHEEL_CONTROLLER_2\|PWM_GENERATOR\|salidaActual~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1634016594646 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|datad " "Node \"WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""} { "Warning" "WSTA_SCC_NODE" "WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|combout " "Node \"WHEEL_CONTROLLER_1\|PWM_GENERATOR\|salidaActual~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634016594646 ""}  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1634016594646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016594656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016594656 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634016594666 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634016594666 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634016594679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.629 " "Worst-case setup slack is 10.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.629               0.000 BB_SYSTEM_CLOCK_50  " "   10.629               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016594727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 BB_SYSTEM_CLOCK_50  " "    0.452               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016594737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634016594737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634016594747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.403 " "Worst-case minimum pulse width slack is 9.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.403               0.000 BB_SYSTEM_CLOCK_50  " "    9.403               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016594747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016594747 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016594817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016594817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016594817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016594817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.523 ns " "Worst Case Available Settling Time: 34.523 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016594817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016594817 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634016594817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634016594817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634016594847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634016595565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016595748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016595748 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634016595748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.011 " "Worst-case setup slack is 11.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.011               0.000 BB_SYSTEM_CLOCK_50  " "   11.011               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016595779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 BB_SYSTEM_CLOCK_50  " "    0.400               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016595787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634016595787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634016595787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.425 " "Worst-case minimum pulse width slack is 9.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.425               0.000 BB_SYSTEM_CLOCK_50  " "    9.425               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016595798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016595798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016595858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016595858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016595858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016595858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.830 ns " "Worst Case Available Settling Time: 34.830 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016595858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016595858 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634016595858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634016595868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[1\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_2|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[6\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_3|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[2\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PREESCALER:PREESCALER_82us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|PREESCALER:PREESCALER_82us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Node: WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|COMANDO_PWM\[3\] is being clocked by WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|SC_COUNTER:COUNTER_TICK_167ms_U0\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1634016596037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1634016596037 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_4|SC_COUNTER:COUNTER_TICK_167ms_U0|R_Register[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634016596047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.632 " "Worst-case setup slack is 15.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.632               0.000 BB_SYSTEM_CLOCK_50  " "   15.632               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016596057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 BB_SYSTEM_CLOCK_50  " "    0.186               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016596097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634016596137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634016596147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.239 " "Worst-case minimum pulse width slack is 9.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.239               0.000 BB_SYSTEM_CLOCK_50  " "    9.239               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634016596182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634016596182 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016596288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016596288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016596288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016596288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.499 ns " "Worst Case Available Settling Time: 37.499 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016596288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1634016596288 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634016596288 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634016596758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634016596758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634016596829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 00:29:56 2021 " "Processing ended: Tue Oct 12 00:29:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634016596829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634016596829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634016596829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634016596829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1634016598290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634016598290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 00:29:58 2021 " "Processing started: Tue Oct 12 00:29:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634016598290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634016598290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634016598290 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1634016598921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634016599311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634016599371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 00:29:59 2021 " "Processing ended: Tue Oct 12 00:29:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634016599371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634016599371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634016599371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634016599371 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634016600042 ""}
